# Benchmark "matrix_multiplication" written by ABC on Thu Aug 29 16:00:13 2019
.model matrix_multiplication
.inputs matrix_multiplication^clk matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^data_pi~0 matrix_multiplication^data_pi~1 \
 matrix_multiplication^data_pi~2 matrix_multiplication^data_pi~3 \
 matrix_multiplication^data_pi~4 matrix_multiplication^data_pi~5 \
 matrix_multiplication^data_pi~6 matrix_multiplication^data_pi~7 \
 matrix_multiplication^data_pi~8 matrix_multiplication^data_pi~9 \
 matrix_multiplication^data_pi~10 matrix_multiplication^data_pi~11 \
 matrix_multiplication^data_pi~12 matrix_multiplication^data_pi~13 \
 matrix_multiplication^data_pi~14 matrix_multiplication^data_pi~15 \
 matrix_multiplication^data_pi~16 matrix_multiplication^data_pi~17 \
 matrix_multiplication^data_pi~18 matrix_multiplication^data_pi~19 \
 matrix_multiplication^data_pi~20 matrix_multiplication^data_pi~21 \
 matrix_multiplication^data_pi~22 matrix_multiplication^data_pi~23 \
 matrix_multiplication^data_pi~24 matrix_multiplication^data_pi~25 \
 matrix_multiplication^data_pi~26 matrix_multiplication^data_pi~27 \
 matrix_multiplication^data_pi~28 matrix_multiplication^data_pi~29 \
 matrix_multiplication^data_pi~30 matrix_multiplication^data_pi~31 \
 matrix_multiplication^data_pi~32 matrix_multiplication^data_pi~33 \
 matrix_multiplication^data_pi~34 matrix_multiplication^data_pi~35 \
 matrix_multiplication^data_pi~36 matrix_multiplication^data_pi~37 \
 matrix_multiplication^data_pi~38 matrix_multiplication^data_pi~39 \
 matrix_multiplication^data_pi~40 matrix_multiplication^data_pi~41 \
 matrix_multiplication^data_pi~42 matrix_multiplication^data_pi~43 \
 matrix_multiplication^data_pi~44 matrix_multiplication^data_pi~45 \
 matrix_multiplication^data_pi~46 matrix_multiplication^data_pi~47 \
 matrix_multiplication^data_pi~48 matrix_multiplication^data_pi~49 \
 matrix_multiplication^data_pi~50 matrix_multiplication^data_pi~51 \
 matrix_multiplication^data_pi~52 matrix_multiplication^data_pi~53 \
 matrix_multiplication^data_pi~54 matrix_multiplication^data_pi~55 \
 matrix_multiplication^data_pi~56 matrix_multiplication^data_pi~57 \
 matrix_multiplication^data_pi~58 matrix_multiplication^data_pi~59 \
 matrix_multiplication^data_pi~60 matrix_multiplication^data_pi~61 \
 matrix_multiplication^data_pi~62 matrix_multiplication^data_pi~63 \
 matrix_multiplication^addr_pi~0 matrix_multiplication^addr_pi~1 \
 matrix_multiplication^addr_pi~2 matrix_multiplication^addr_pi~3 \
 matrix_multiplication^addr_pi~4 matrix_multiplication^addr_pi~5 \
 matrix_multiplication^addr_pi~6 matrix_multiplication^we_a \
 matrix_multiplication^we_b matrix_multiplication^we_c \
 matrix_multiplication^start_mat_mul
.outputs matrix_multiplication^data_from_out_mat~0 \
 matrix_multiplication^data_from_out_mat~1 \
 matrix_multiplication^data_from_out_mat~2 \
 matrix_multiplication^data_from_out_mat~3 \
 matrix_multiplication^data_from_out_mat~4 \
 matrix_multiplication^data_from_out_mat~5 \
 matrix_multiplication^data_from_out_mat~6 \
 matrix_multiplication^data_from_out_mat~7 \
 matrix_multiplication^data_from_out_mat~8 \
 matrix_multiplication^data_from_out_mat~9 \
 matrix_multiplication^data_from_out_mat~10 \
 matrix_multiplication^data_from_out_mat~11 \
 matrix_multiplication^data_from_out_mat~12 \
 matrix_multiplication^data_from_out_mat~13 \
 matrix_multiplication^data_from_out_mat~14 \
 matrix_multiplication^data_from_out_mat~15 \
 matrix_multiplication^data_from_out_mat~16 \
 matrix_multiplication^data_from_out_mat~17 \
 matrix_multiplication^data_from_out_mat~18 \
 matrix_multiplication^data_from_out_mat~19 \
 matrix_multiplication^data_from_out_mat~20 \
 matrix_multiplication^data_from_out_mat~21 \
 matrix_multiplication^data_from_out_mat~22 \
 matrix_multiplication^data_from_out_mat~23 \
 matrix_multiplication^data_from_out_mat~24 \
 matrix_multiplication^data_from_out_mat~25 \
 matrix_multiplication^data_from_out_mat~26 \
 matrix_multiplication^data_from_out_mat~27 \
 matrix_multiplication^data_from_out_mat~28 \
 matrix_multiplication^data_from_out_mat~29 \
 matrix_multiplication^data_from_out_mat~30 \
 matrix_multiplication^data_from_out_mat~31 \
 matrix_multiplication^data_from_out_mat~32 \
 matrix_multiplication^data_from_out_mat~33 \
 matrix_multiplication^data_from_out_mat~34 \
 matrix_multiplication^data_from_out_mat~35 \
 matrix_multiplication^data_from_out_mat~36 \
 matrix_multiplication^data_from_out_mat~37 \
 matrix_multiplication^data_from_out_mat~38 \
 matrix_multiplication^data_from_out_mat~39 \
 matrix_multiplication^data_from_out_mat~40 \
 matrix_multiplication^data_from_out_mat~41 \
 matrix_multiplication^data_from_out_mat~42 \
 matrix_multiplication^data_from_out_mat~43 \
 matrix_multiplication^data_from_out_mat~44 \
 matrix_multiplication^data_from_out_mat~45 \
 matrix_multiplication^data_from_out_mat~46 \
 matrix_multiplication^data_from_out_mat~47 \
 matrix_multiplication^data_from_out_mat~48 \
 matrix_multiplication^data_from_out_mat~49 \
 matrix_multiplication^data_from_out_mat~50 \
 matrix_multiplication^data_from_out_mat~51 \
 matrix_multiplication^data_from_out_mat~52 \
 matrix_multiplication^data_from_out_mat~53 \
 matrix_multiplication^data_from_out_mat~54 \
 matrix_multiplication^data_from_out_mat~55 \
 matrix_multiplication^data_from_out_mat~56 \
 matrix_multiplication^data_from_out_mat~57 \
 matrix_multiplication^data_from_out_mat~58 \
 matrix_multiplication^data_from_out_mat~59 \
 matrix_multiplication^data_from_out_mat~60 \
 matrix_multiplication^data_from_out_mat~61 \
 matrix_multiplication^data_from_out_mat~62 \
 matrix_multiplication^data_from_out_mat~63 \
 matrix_multiplication^done_mat_mul

.latch      n7815 matrix_multiplication^c_addr_4_4_reg~0_FF_NODE  0
.latch      n7820 matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE  0
.latch      n7825 matrix_multiplication^c_addr_4_4_reg~1_FF_NODE  0
.latch      n7830 matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE  0
.latch      n7835 matrix_multiplication^c_addr_4_4_reg~2_FF_NODE  0
.latch      n7840 matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE  0
.latch      n7845 matrix_multiplication^c_addr_4_4_reg~3_FF_NODE  0
.latch      n7850 matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE  0
.latch      n7855 matrix_multiplication^c_addr_4_4_reg~4_FF_NODE  0
.latch      n7860 matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE  0
.latch      n7865 matrix_multiplication^c_addr_4_4_reg~5_FF_NODE  0
.latch      n7870 matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE  0
.latch      n7875 matrix_multiplication^c_addr_4_4_reg~6_FF_NODE  0
.latch      n7880 matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE  0
.latch      n7885 matrix_multiplication^c_addr_3_4_reg~0_FF_NODE  0
.latch      n7890 matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE  0
.latch      n7895 matrix_multiplication^c_addr_3_4_reg~1_FF_NODE  0
.latch      n7900 matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE  0
.latch      n7905 matrix_multiplication^c_addr_3_4_reg~2_FF_NODE  0
.latch      n7910 matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE  0
.latch      n7915 matrix_multiplication^c_addr_3_4_reg~3_FF_NODE  0
.latch      n7920 matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE  0
.latch      n7925 matrix_multiplication^c_addr_3_4_reg~4_FF_NODE  0
.latch      n7930 matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE  0
.latch      n7935 matrix_multiplication^c_addr_3_4_reg~5_FF_NODE  0
.latch      n7940 matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE  0
.latch      n7945 matrix_multiplication^c_addr_3_4_reg~6_FF_NODE  0
.latch      n7950 matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE  0
.latch      n7955 matrix_multiplication^c_addr_2_4_reg~0_FF_NODE  0
.latch      n7960 matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE  0
.latch      n7965 matrix_multiplication^c_addr_2_4_reg~1_FF_NODE  0
.latch      n7970 matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE  0
.latch      n7975 matrix_multiplication^c_addr_2_4_reg~2_FF_NODE  0
.latch      n7980 matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE  0
.latch      n7985 matrix_multiplication^c_addr_2_4_reg~3_FF_NODE  0
.latch      n7990 matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE  0
.latch      n7995 matrix_multiplication^c_addr_2_4_reg~4_FF_NODE  0
.latch      n8000 matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE  0
.latch      n8005 matrix_multiplication^c_addr_2_4_reg~5_FF_NODE  0
.latch      n8010 matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE  0
.latch      n8015 matrix_multiplication^c_addr_2_4_reg~6_FF_NODE  0
.latch      n8020 matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE  0
.latch      n8025 matrix_multiplication^c_addr_1_4_reg~0_FF_NODE  0
.latch      n8030 matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE  0
.latch      n8035 matrix_multiplication^c_addr_1_4_reg~1_FF_NODE  0
.latch      n8040 matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE  0
.latch      n8045 matrix_multiplication^c_addr_1_4_reg~2_FF_NODE  0
.latch      n8050 matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE  0
.latch      n8055 matrix_multiplication^c_addr_1_4_reg~3_FF_NODE  0
.latch      n8060 matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE  0
.latch      n8065 matrix_multiplication^c_addr_1_4_reg~4_FF_NODE  0
.latch      n8070 matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE  0
.latch      n8075 matrix_multiplication^c_addr_1_4_reg~5_FF_NODE  0
.latch      n8080 matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE  0
.latch      n8085 matrix_multiplication^c_addr_1_4_reg~6_FF_NODE  0
.latch      n8090 matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE  0
.latch      n8095 matrix_multiplication^b_addr_0_4_reg~0_FF_NODE  0
.latch      n8100 matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE  0
.latch      n8105 matrix_multiplication^b_addr_0_4_reg~1_FF_NODE  0
.latch      n8110 matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE  0
.latch      n8115 matrix_multiplication^b_addr_0_4_reg~2_FF_NODE  0
.latch      n8120 matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE  0
.latch      n8125 matrix_multiplication^b_addr_0_4_reg~3_FF_NODE  0
.latch      n8130 matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE  0
.latch      n8135 matrix_multiplication^b_addr_0_4_reg~4_FF_NODE  0
.latch      n8140 matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE  0
.latch      n8145 matrix_multiplication^b_addr_0_4_reg~5_FF_NODE  0
.latch      n8150 matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE  0
.latch      n8155 matrix_multiplication^b_addr_0_4_reg~6_FF_NODE  0
.latch      n8160 matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE  0
.latch      n8165 matrix_multiplication^c_addr_0_4_reg~0_FF_NODE  0
.latch      n8170 matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE  0
.latch      n8175 matrix_multiplication^c_addr_0_4_reg~1_FF_NODE  0
.latch      n8180 matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE  0
.latch      n8185 matrix_multiplication^c_addr_0_4_reg~2_FF_NODE  0
.latch      n8190 matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE  0
.latch      n8195 matrix_multiplication^c_addr_0_4_reg~3_FF_NODE  0
.latch      n8200 matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE  0
.latch      n8205 matrix_multiplication^c_addr_0_4_reg~4_FF_NODE  0
.latch      n8210 matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE  0
.latch      n8215 matrix_multiplication^c_addr_0_4_reg~5_FF_NODE  0
.latch      n8220 matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE  0
.latch      n8225 matrix_multiplication^c_addr_0_4_reg~6_FF_NODE  0
.latch      n8230 matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE  0
.latch      n8235 matrix_multiplication^c_addr_4_3_reg~0_FF_NODE  0
.latch      n8240 matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE  0
.latch      n8245 matrix_multiplication^c_addr_4_3_reg~1_FF_NODE  0
.latch      n8250 matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE  0
.latch      n8255 matrix_multiplication^c_addr_4_3_reg~2_FF_NODE  0
.latch      n8260 matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE  0
.latch      n8265 matrix_multiplication^c_addr_4_3_reg~3_FF_NODE  0
.latch      n8270 matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE  0
.latch      n8275 matrix_multiplication^c_addr_4_3_reg~4_FF_NODE  0
.latch      n8280 matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE  0
.latch      n8285 matrix_multiplication^c_addr_4_3_reg~5_FF_NODE  0
.latch      n8290 matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE  0
.latch      n8295 matrix_multiplication^c_addr_4_3_reg~6_FF_NODE  0
.latch      n8300 matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE  0
.latch      n8305 matrix_multiplication^c_addr_3_3_reg~0_FF_NODE  0
.latch      n8310 matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE  0
.latch      n8315 matrix_multiplication^c_addr_3_3_reg~1_FF_NODE  0
.latch      n8320 matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE  0
.latch      n8325 matrix_multiplication^c_addr_3_3_reg~2_FF_NODE  0
.latch      n8330 matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE  0
.latch      n8335 matrix_multiplication^c_addr_3_3_reg~3_FF_NODE  0
.latch      n8340 matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE  0
.latch      n8345 matrix_multiplication^c_addr_3_3_reg~4_FF_NODE  0
.latch      n8350 matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE  0
.latch      n8355 matrix_multiplication^c_addr_3_3_reg~5_FF_NODE  0
.latch      n8360 matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE  0
.latch      n8365 matrix_multiplication^c_addr_3_3_reg~6_FF_NODE  0
.latch      n8370 matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE  0
.latch      n8375 matrix_multiplication^c_addr_2_3_reg~0_FF_NODE  0
.latch      n8380 matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE  0
.latch      n8385 matrix_multiplication^c_addr_2_3_reg~1_FF_NODE  0
.latch      n8390 matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE  0
.latch      n8395 matrix_multiplication^c_addr_2_3_reg~2_FF_NODE  0
.latch      n8400 matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE  0
.latch      n8405 matrix_multiplication^c_addr_2_3_reg~3_FF_NODE  0
.latch      n8410 matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE  0
.latch      n8415 matrix_multiplication^c_addr_2_3_reg~4_FF_NODE  0
.latch      n8420 matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE  0
.latch      n8425 matrix_multiplication^c_addr_2_3_reg~5_FF_NODE  0
.latch      n8430 matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE  0
.latch      n8435 matrix_multiplication^c_addr_2_3_reg~6_FF_NODE  0
.latch      n8440 matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE  0
.latch      n8445 matrix_multiplication^c_addr_1_3_reg~0_FF_NODE  0
.latch      n8450 matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE  0
.latch      n8455 matrix_multiplication^c_addr_1_3_reg~1_FF_NODE  0
.latch      n8460 matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE  0
.latch      n8465 matrix_multiplication^c_addr_1_3_reg~2_FF_NODE  0
.latch      n8470 matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE  0
.latch      n8475 matrix_multiplication^c_addr_1_3_reg~3_FF_NODE  0
.latch      n8480 matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE  0
.latch      n8485 matrix_multiplication^c_addr_1_3_reg~4_FF_NODE  0
.latch      n8490 matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE  0
.latch      n8495 matrix_multiplication^c_addr_1_3_reg~5_FF_NODE  0
.latch      n8500 matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE  0
.latch      n8505 matrix_multiplication^c_addr_1_3_reg~6_FF_NODE  0
.latch      n8510 matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE  0
.latch      n8515 matrix_multiplication^b_addr_0_3_reg~0_FF_NODE  0
.latch      n8520 matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE  0
.latch      n8525 matrix_multiplication^b_addr_0_3_reg~1_FF_NODE  0
.latch      n8530 matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE  0
.latch      n8535 matrix_multiplication^b_addr_0_3_reg~2_FF_NODE  0
.latch      n8540 matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE  0
.latch      n8545 matrix_multiplication^b_addr_0_3_reg~3_FF_NODE  0
.latch      n8550 matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE  0
.latch      n8555 matrix_multiplication^b_addr_0_3_reg~4_FF_NODE  0
.latch      n8560 matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE  0
.latch      n8565 matrix_multiplication^b_addr_0_3_reg~5_FF_NODE  0
.latch      n8570 matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE  0
.latch      n8575 matrix_multiplication^b_addr_0_3_reg~6_FF_NODE  0
.latch      n8580 matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE  0
.latch      n8585 matrix_multiplication^c_addr_0_3_reg~0_FF_NODE  0
.latch      n8590 matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE  0
.latch      n8595 matrix_multiplication^c_addr_0_3_reg~1_FF_NODE  0
.latch      n8600 matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE  0
.latch      n8605 matrix_multiplication^c_addr_0_3_reg~2_FF_NODE  0
.latch      n8610 matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE  0
.latch      n8615 matrix_multiplication^c_addr_0_3_reg~3_FF_NODE  0
.latch      n8620 matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE  0
.latch      n8625 matrix_multiplication^c_addr_0_3_reg~4_FF_NODE  0
.latch      n8630 matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE  0
.latch      n8635 matrix_multiplication^c_addr_0_3_reg~5_FF_NODE  0
.latch      n8640 matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE  0
.latch      n8645 matrix_multiplication^c_addr_0_3_reg~6_FF_NODE  0
.latch      n8650 matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE  0
.latch      n8655 matrix_multiplication^c_addr_4_2_reg~0_FF_NODE  0
.latch      n8660 matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE  0
.latch      n8665 matrix_multiplication^c_addr_4_2_reg~1_FF_NODE  0
.latch      n8670 matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE  0
.latch      n8675 matrix_multiplication^c_addr_4_2_reg~2_FF_NODE  0
.latch      n8680 matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE  0
.latch      n8685 matrix_multiplication^c_addr_4_2_reg~3_FF_NODE  0
.latch      n8690 matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE  0
.latch      n8695 matrix_multiplication^c_addr_4_2_reg~4_FF_NODE  0
.latch      n8700 matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE  0
.latch      n8705 matrix_multiplication^c_addr_4_2_reg~5_FF_NODE  0
.latch      n8710 matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE  0
.latch      n8715 matrix_multiplication^c_addr_4_2_reg~6_FF_NODE  0
.latch      n8720 matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE  0
.latch      n8725 matrix_multiplication^c_addr_3_2_reg~0_FF_NODE  0
.latch      n8730 matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE  0
.latch      n8735 matrix_multiplication^c_addr_3_2_reg~1_FF_NODE  0
.latch      n8740 matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE  0
.latch      n8745 matrix_multiplication^c_addr_3_2_reg~2_FF_NODE  0
.latch      n8750 matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE  0
.latch      n8755 matrix_multiplication^c_addr_3_2_reg~3_FF_NODE  0
.latch      n8760 matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE  0
.latch      n8765 matrix_multiplication^c_addr_3_2_reg~4_FF_NODE  0
.latch      n8770 matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE  0
.latch      n8775 matrix_multiplication^c_addr_3_2_reg~5_FF_NODE  0
.latch      n8780 matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE  0
.latch      n8785 matrix_multiplication^c_addr_3_2_reg~6_FF_NODE  0
.latch      n8790 matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE  0
.latch      n8795 matrix_multiplication^c_addr_2_2_reg~0_FF_NODE  0
.latch      n8800 matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE  0
.latch      n8805 matrix_multiplication^c_addr_2_2_reg~1_FF_NODE  0
.latch      n8810 matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE  0
.latch      n8815 matrix_multiplication^c_addr_2_2_reg~2_FF_NODE  0
.latch      n8820 matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE  0
.latch      n8825 matrix_multiplication^c_addr_2_2_reg~3_FF_NODE  0
.latch      n8830 matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE  0
.latch      n8835 matrix_multiplication^c_addr_2_2_reg~4_FF_NODE  0
.latch      n8840 matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE  0
.latch      n8845 matrix_multiplication^c_addr_2_2_reg~5_FF_NODE  0
.latch      n8850 matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE  0
.latch      n8855 matrix_multiplication^c_addr_2_2_reg~6_FF_NODE  0
.latch      n8860 matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE  0
.latch      n8865 matrix_multiplication^c_addr_1_2_reg~0_FF_NODE  0
.latch      n8870 matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE  0
.latch      n8875 matrix_multiplication^c_addr_1_2_reg~1_FF_NODE  0
.latch      n8880 matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE  0
.latch      n8885 matrix_multiplication^c_addr_1_2_reg~2_FF_NODE  0
.latch      n8890 matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE  0
.latch      n8895 matrix_multiplication^c_addr_1_2_reg~3_FF_NODE  0
.latch      n8900 matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE  0
.latch      n8905 matrix_multiplication^c_addr_1_2_reg~4_FF_NODE  0
.latch      n8910 matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE  0
.latch      n8915 matrix_multiplication^c_addr_1_2_reg~5_FF_NODE  0
.latch      n8920 matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE  0
.latch      n8925 matrix_multiplication^c_addr_1_2_reg~6_FF_NODE  0
.latch      n8930 matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE  0
.latch      n8935 matrix_multiplication^b_addr_0_2_reg~0_FF_NODE  0
.latch      n8940 matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE  0
.latch      n8945 matrix_multiplication^b_addr_0_2_reg~1_FF_NODE  0
.latch      n8950 matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE  0
.latch      n8955 matrix_multiplication^b_addr_0_2_reg~2_FF_NODE  0
.latch      n8960 matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE  0
.latch      n8965 matrix_multiplication^b_addr_0_2_reg~3_FF_NODE  0
.latch      n8970 matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE  0
.latch      n8975 matrix_multiplication^b_addr_0_2_reg~4_FF_NODE  0
.latch      n8980 matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE  0
.latch      n8985 matrix_multiplication^b_addr_0_2_reg~5_FF_NODE  0
.latch      n8990 matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE  0
.latch      n8995 matrix_multiplication^b_addr_0_2_reg~6_FF_NODE  0
.latch      n9000 matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE  0
.latch      n9005 matrix_multiplication^c_addr_0_2_reg~0_FF_NODE  0
.latch      n9010 matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE  0
.latch      n9015 matrix_multiplication^c_addr_0_2_reg~1_FF_NODE  0
.latch      n9020 matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE  0
.latch      n9025 matrix_multiplication^c_addr_0_2_reg~2_FF_NODE  0
.latch      n9030 matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE  0
.latch      n9035 matrix_multiplication^c_addr_0_2_reg~3_FF_NODE  0
.latch      n9040 matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE  0
.latch      n9045 matrix_multiplication^c_addr_0_2_reg~4_FF_NODE  0
.latch      n9050 matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE  0
.latch      n9055 matrix_multiplication^c_addr_0_2_reg~5_FF_NODE  0
.latch      n9060 matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE  0
.latch      n9065 matrix_multiplication^c_addr_0_2_reg~6_FF_NODE  0
.latch      n9070 matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE  0
.latch      n9075 matrix_multiplication^c_addr_4_1_reg~0_FF_NODE  0
.latch      n9080 matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE  0
.latch      n9085 matrix_multiplication^c_addr_4_1_reg~1_FF_NODE  0
.latch      n9090 matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE  0
.latch      n9095 matrix_multiplication^c_addr_4_1_reg~2_FF_NODE  0
.latch      n9100 matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE  0
.latch      n9105 matrix_multiplication^c_addr_4_1_reg~3_FF_NODE  0
.latch      n9110 matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE  0
.latch      n9115 matrix_multiplication^c_addr_4_1_reg~4_FF_NODE  0
.latch      n9120 matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE  0
.latch      n9125 matrix_multiplication^c_addr_4_1_reg~5_FF_NODE  0
.latch      n9130 matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE  0
.latch      n9135 matrix_multiplication^c_addr_4_1_reg~6_FF_NODE  0
.latch      n9140 matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE  0
.latch      n9145 matrix_multiplication^c_addr_3_1_reg~0_FF_NODE  0
.latch      n9150 matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE  0
.latch      n9155 matrix_multiplication^c_addr_3_1_reg~1_FF_NODE  0
.latch      n9160 matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE  0
.latch      n9165 matrix_multiplication^c_addr_3_1_reg~2_FF_NODE  0
.latch      n9170 matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE  0
.latch      n9175 matrix_multiplication^c_addr_3_1_reg~3_FF_NODE  0
.latch      n9180 matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE  0
.latch      n9185 matrix_multiplication^c_addr_3_1_reg~4_FF_NODE  0
.latch      n9190 matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE  0
.latch      n9195 matrix_multiplication^c_addr_3_1_reg~5_FF_NODE  0
.latch      n9200 matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE  0
.latch      n9205 matrix_multiplication^c_addr_3_1_reg~6_FF_NODE  0
.latch      n9210 matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE  0
.latch      n9215 matrix_multiplication^c_addr_2_1_reg~0_FF_NODE  0
.latch      n9220 matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE  0
.latch      n9225 matrix_multiplication^c_addr_2_1_reg~1_FF_NODE  0
.latch      n9230 matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE  0
.latch      n9235 matrix_multiplication^c_addr_2_1_reg~2_FF_NODE  0
.latch      n9240 matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE  0
.latch      n9245 matrix_multiplication^c_addr_2_1_reg~3_FF_NODE  0
.latch      n9250 matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE  0
.latch      n9255 matrix_multiplication^c_addr_2_1_reg~4_FF_NODE  0
.latch      n9260 matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE  0
.latch      n9265 matrix_multiplication^c_addr_2_1_reg~5_FF_NODE  0
.latch      n9270 matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE  0
.latch      n9275 matrix_multiplication^c_addr_2_1_reg~6_FF_NODE  0
.latch      n9280 matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE  0
.latch      n9285 matrix_multiplication^c_addr_1_1_reg~0_FF_NODE  0
.latch      n9290 matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE  0
.latch      n9295 matrix_multiplication^c_addr_1_1_reg~1_FF_NODE  0
.latch      n9300 matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE  0
.latch      n9305 matrix_multiplication^c_addr_1_1_reg~2_FF_NODE  0
.latch      n9310 matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE  0
.latch      n9315 matrix_multiplication^c_addr_1_1_reg~3_FF_NODE  0
.latch      n9320 matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE  0
.latch      n9325 matrix_multiplication^c_addr_1_1_reg~4_FF_NODE  0
.latch      n9330 matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE  0
.latch      n9335 matrix_multiplication^c_addr_1_1_reg~5_FF_NODE  0
.latch      n9340 matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE  0
.latch      n9345 matrix_multiplication^c_addr_1_1_reg~6_FF_NODE  0
.latch      n9350 matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE  0
.latch      n9355 matrix_multiplication^b_addr_0_1_reg~0_FF_NODE  0
.latch      n9360 matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE  0
.latch      n9365 matrix_multiplication^b_addr_0_1_reg~1_FF_NODE  0
.latch      n9370 matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE  0
.latch      n9375 matrix_multiplication^b_addr_0_1_reg~2_FF_NODE  0
.latch      n9380 matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE  0
.latch      n9385 matrix_multiplication^b_addr_0_1_reg~3_FF_NODE  0
.latch      n9390 matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE  0
.latch      n9395 matrix_multiplication^b_addr_0_1_reg~4_FF_NODE  0
.latch      n9400 matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE  0
.latch      n9405 matrix_multiplication^b_addr_0_1_reg~5_FF_NODE  0
.latch      n9410 matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE  0
.latch      n9415 matrix_multiplication^b_addr_0_1_reg~6_FF_NODE  0
.latch      n9420 matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE  0
.latch      n9425 matrix_multiplication^c_addr_0_1_reg~0_FF_NODE  0
.latch      n9430 matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE  0
.latch      n9435 matrix_multiplication^c_addr_0_1_reg~1_FF_NODE  0
.latch      n9440 matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE  0
.latch      n9445 matrix_multiplication^c_addr_0_1_reg~2_FF_NODE  0
.latch      n9450 matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE  0
.latch      n9455 matrix_multiplication^c_addr_0_1_reg~3_FF_NODE  0
.latch      n9460 matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE  0
.latch      n9465 matrix_multiplication^c_addr_0_1_reg~4_FF_NODE  0
.latch      n9470 matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE  0
.latch      n9475 matrix_multiplication^c_addr_0_1_reg~5_FF_NODE  0
.latch      n9480 matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE  0
.latch      n9485 matrix_multiplication^c_addr_0_1_reg~6_FF_NODE  0
.latch      n9490 matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE  0
.latch      n9495 matrix_multiplication^a_addr_4_0_reg~0_FF_NODE  0
.latch      n9500 matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE  0
.latch      n9505 matrix_multiplication^a_addr_4_0_reg~1_FF_NODE  0
.latch      n9510 matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE  0
.latch      n9515 matrix_multiplication^a_addr_4_0_reg~2_FF_NODE  0
.latch      n9520 matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE  0
.latch      n9525 matrix_multiplication^a_addr_4_0_reg~3_FF_NODE  0
.latch      n9530 matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE  0
.latch      n9535 matrix_multiplication^a_addr_4_0_reg~4_FF_NODE  0
.latch      n9540 matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE  0
.latch      n9545 matrix_multiplication^a_addr_4_0_reg~5_FF_NODE  0
.latch      n9550 matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE  0
.latch      n9555 matrix_multiplication^a_addr_4_0_reg~6_FF_NODE  0
.latch      n9560 matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE  0
.latch      n9565 matrix_multiplication^c_addr_4_0_reg~0_FF_NODE  0
.latch      n9570 matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE  0
.latch      n9575 matrix_multiplication^c_addr_4_0_reg~1_FF_NODE  0
.latch      n9580 matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE  0
.latch      n9585 matrix_multiplication^c_addr_4_0_reg~2_FF_NODE  0
.latch      n9590 matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE  0
.latch      n9595 matrix_multiplication^c_addr_4_0_reg~3_FF_NODE  0
.latch      n9600 matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE  0
.latch      n9605 matrix_multiplication^c_addr_4_0_reg~4_FF_NODE  0
.latch      n9610 matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE  0
.latch      n9615 matrix_multiplication^c_addr_4_0_reg~5_FF_NODE  0
.latch      n9620 matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE  0
.latch      n9625 matrix_multiplication^c_addr_4_0_reg~6_FF_NODE  0
.latch      n9630 matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE  0
.latch      n9635 matrix_multiplication^a_addr_3_0_reg~0_FF_NODE  0
.latch      n9640 matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE  0
.latch      n9645 matrix_multiplication^a_addr_3_0_reg~1_FF_NODE  0
.latch      n9650 matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE  0
.latch      n9655 matrix_multiplication^a_addr_3_0_reg~2_FF_NODE  0
.latch      n9660 matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE  0
.latch      n9665 matrix_multiplication^a_addr_3_0_reg~3_FF_NODE  0
.latch      n9670 matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE  0
.latch      n9675 matrix_multiplication^a_addr_3_0_reg~4_FF_NODE  0
.latch      n9680 matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE  0
.latch      n9685 matrix_multiplication^a_addr_3_0_reg~5_FF_NODE  0
.latch      n9690 matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE  0
.latch      n9695 matrix_multiplication^a_addr_3_0_reg~6_FF_NODE  0
.latch      n9700 matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE  0
.latch      n9705 matrix_multiplication^c_addr_3_0_reg~0_FF_NODE  0
.latch      n9710 matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE  0
.latch      n9715 matrix_multiplication^c_addr_3_0_reg~1_FF_NODE  0
.latch      n9720 matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE  0
.latch      n9725 matrix_multiplication^c_addr_3_0_reg~2_FF_NODE  0
.latch      n9730 matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE  0
.latch      n9735 matrix_multiplication^c_addr_3_0_reg~3_FF_NODE  0
.latch      n9740 matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE  0
.latch      n9745 matrix_multiplication^c_addr_3_0_reg~4_FF_NODE  0
.latch      n9750 matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE  0
.latch      n9755 matrix_multiplication^c_addr_3_0_reg~5_FF_NODE  0
.latch      n9760 matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE  0
.latch      n9765 matrix_multiplication^c_addr_3_0_reg~6_FF_NODE  0
.latch      n9770 matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE  0
.latch      n9775 matrix_multiplication^a_addr_2_0_reg~0_FF_NODE  0
.latch      n9780 matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE  0
.latch      n9785 matrix_multiplication^a_addr_2_0_reg~1_FF_NODE  0
.latch      n9790 matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE  0
.latch      n9795 matrix_multiplication^a_addr_2_0_reg~2_FF_NODE  0
.latch      n9800 matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE  0
.latch      n9805 matrix_multiplication^a_addr_2_0_reg~3_FF_NODE  0
.latch      n9810 matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE  0
.latch      n9815 matrix_multiplication^a_addr_2_0_reg~4_FF_NODE  0
.latch      n9820 matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE  0
.latch      n9825 matrix_multiplication^a_addr_2_0_reg~5_FF_NODE  0
.latch      n9830 matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE  0
.latch      n9835 matrix_multiplication^a_addr_2_0_reg~6_FF_NODE  0
.latch      n9840 matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE  0
.latch      n9845 matrix_multiplication^c_addr_2_0_reg~0_FF_NODE  0
.latch      n9850 matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE  0
.latch      n9855 matrix_multiplication^c_addr_2_0_reg~1_FF_NODE  0
.latch      n9860 matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE  0
.latch      n9865 matrix_multiplication^c_addr_2_0_reg~2_FF_NODE  0
.latch      n9870 matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE  0
.latch      n9875 matrix_multiplication^c_addr_2_0_reg~3_FF_NODE  0
.latch      n9880 matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE  0
.latch      n9885 matrix_multiplication^c_addr_2_0_reg~4_FF_NODE  0
.latch      n9890 matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE  0
.latch      n9895 matrix_multiplication^c_addr_2_0_reg~5_FF_NODE  0
.latch      n9900 matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE  0
.latch      n9905 matrix_multiplication^c_addr_2_0_reg~6_FF_NODE  0
.latch      n9910 matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE  0
.latch      n9915 matrix_multiplication^a_addr_1_0_reg~0_FF_NODE  0
.latch      n9920 matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE  0
.latch      n9925 matrix_multiplication^a_addr_1_0_reg~1_FF_NODE  0
.latch      n9930 matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE  0
.latch      n9935 matrix_multiplication^a_addr_1_0_reg~2_FF_NODE  0
.latch      n9940 matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE  0
.latch      n9945 matrix_multiplication^a_addr_1_0_reg~3_FF_NODE  0
.latch      n9950 matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE  0
.latch      n9955 matrix_multiplication^a_addr_1_0_reg~4_FF_NODE  0
.latch      n9960 matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE  0
.latch      n9965 matrix_multiplication^a_addr_1_0_reg~5_FF_NODE  0
.latch      n9970 matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE  0
.latch      n9975 matrix_multiplication^a_addr_1_0_reg~6_FF_NODE  0
.latch      n9980 matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE  0
.latch      n9985 matrix_multiplication^c_addr_1_0_reg~0_FF_NODE  0
.latch      n9990 matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE  0
.latch      n9995 matrix_multiplication^c_addr_1_0_reg~1_FF_NODE  0
.latch     n10000 matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE  0
.latch     n10005 matrix_multiplication^c_addr_1_0_reg~2_FF_NODE  0
.latch     n10010 matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE  0
.latch     n10015 matrix_multiplication^c_addr_1_0_reg~3_FF_NODE  0
.latch     n10020 matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE  0
.latch     n10025 matrix_multiplication^c_addr_1_0_reg~4_FF_NODE  0
.latch     n10030 matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE  0
.latch     n10035 matrix_multiplication^c_addr_1_0_reg~5_FF_NODE  0
.latch     n10040 matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE  0
.latch     n10045 matrix_multiplication^c_addr_1_0_reg~6_FF_NODE  0
.latch     n10050 matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE  0
.latch     n10055 matrix_multiplication^a_addr_0_0_reg~0_FF_NODE  0
.latch     n10060 matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE  0
.latch     n10065 matrix_multiplication^a_addr_0_0_reg~1_FF_NODE  0
.latch     n10070 matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE  0
.latch     n10075 matrix_multiplication^a_addr_0_0_reg~2_FF_NODE  0
.latch     n10080 matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE  0
.latch     n10085 matrix_multiplication^a_addr_0_0_reg~3_FF_NODE  0
.latch     n10090 matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE  0
.latch     n10095 matrix_multiplication^a_addr_0_0_reg~4_FF_NODE  0
.latch     n10100 matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE  0
.latch     n10105 matrix_multiplication^a_addr_0_0_reg~5_FF_NODE  0
.latch     n10110 matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE  0
.latch     n10115 matrix_multiplication^a_addr_0_0_reg~6_FF_NODE  0
.latch     n10120 matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE  0
.latch     n10125 matrix_multiplication^b_addr_0_0_reg~0_FF_NODE  0
.latch     n10130 matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE  0
.latch     n10135 matrix_multiplication^b_addr_0_0_reg~1_FF_NODE  0
.latch     n10140 matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE  0
.latch     n10145 matrix_multiplication^b_addr_0_0_reg~2_FF_NODE  0
.latch     n10150 matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE  0
.latch     n10155 matrix_multiplication^b_addr_0_0_reg~3_FF_NODE  0
.latch     n10160 matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE  0
.latch     n10165 matrix_multiplication^b_addr_0_0_reg~4_FF_NODE  0
.latch     n10170 matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE  0
.latch     n10175 matrix_multiplication^b_addr_0_0_reg~5_FF_NODE  0
.latch     n10180 matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE  0
.latch     n10185 matrix_multiplication^b_addr_0_0_reg~6_FF_NODE  0
.latch     n10190 matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE  0
.latch     n10195 matrix_multiplication^c_addr_0_0_reg~0_FF_NODE  0
.latch     n10200 matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE  0
.latch     n10205 matrix_multiplication^c_addr_0_0_reg~1_FF_NODE  0
.latch     n10210 matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE  0
.latch     n10215 matrix_multiplication^c_addr_0_0_reg~2_FF_NODE  0
.latch     n10220 matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE  0
.latch     n10225 matrix_multiplication^c_addr_0_0_reg~3_FF_NODE  0
.latch     n10230 matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE  0
.latch     n10235 matrix_multiplication^c_addr_0_0_reg~4_FF_NODE  0
.latch     n10240 matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE  0
.latch     n10245 matrix_multiplication^c_addr_0_0_reg~5_FF_NODE  0
.latch     n10250 matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE  0
.latch     n10255 matrix_multiplication^c_addr_0_0_reg~6_FF_NODE  0
.latch     n10260 matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE  0
.latch     n10265 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE  0
.latch     n10270 matrix_multiplication^addr_pi_reg~0_FF_NODE  0
.latch     n10275 matrix_multiplication^addr_pi_reg~1_FF_NODE  0
.latch     n10280 matrix_multiplication^addr_pi_reg~2_FF_NODE  0
.latch     n10285 matrix_multiplication^addr_pi_reg~3_FF_NODE  0
.latch     n10290 matrix_multiplication^addr_pi_reg~4_FF_NODE  0
.latch     n10295 matrix_multiplication^addr_pi_reg~5_FF_NODE  0
.latch     n10300 matrix_multiplication^addr_pi_reg~6_FF_NODE  0


.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0 b_data[1]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~1 b_data[2]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~2 b_data[3]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~3 b_data[4]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4 b_data[5]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5 b_data[6]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6 b_data[7]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~7 b_data[8]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~8 b_data[9]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~9 b_data[10]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10 b_data[11]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11 b_data[12]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12 b_data[13]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13 b_data[14]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~14 b_data[15]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15 b_data[16]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~16 b_data[17]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~17 b_data[18]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~18 b_data[19]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19 b_data[20]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~20 b_data[21]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21 b_data[22]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22 b_data[23]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23 b_data[24]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~24 b_data[25]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25 b_data[26]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~26 b_data[27]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~27 b_data[28]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~28 b_data[29]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~29 b_data[30]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~30 b_data[31]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~31 b_data[32]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~32 b_data[33]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33 b_data[34]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34 b_data[35]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~35 b_data[36]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~36 b_data[37]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37 b_data[38]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~38 b_data[39]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39 b_data[40]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~40 b_data[41]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41 b_data[42]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~42 b_data[43]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~43 b_data[44]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44 b_data[45]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~45 b_data[46]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46 b_data[47]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~47 b_data[48]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~48 b_data[49]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~49 b_data[50]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~50 b_data[51]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~51 b_data[52]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~52 b_data[53]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~53 b_data[54]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54 b_data[55]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~55 b_data[56]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~56 b_data[57]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~57 b_data[58]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58 b_data[59]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~59 b_data[60]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~60 b_data[61]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61 b_data[62]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~62 b_data[63]=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~63 a_data[0]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~0 a_data[1]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~1 a_data[2]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~2 a_data[3]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~3 a_data[4]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~4 a_data[5]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~5 a_data[6]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~6 a_data[7]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~7 a_data[8]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~8 a_data[9]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~9 a_data[10]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~10 a_data[11]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~11 a_data[12]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~12 a_data[13]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~13 a_data[14]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~14 a_data[15]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~15 a_data[16]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16 a_data[17]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~17 a_data[18]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18 a_data[19]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~19 a_data[20]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~20 a_data[21]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21 a_data[22]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~22 a_data[23]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~23 a_data[24]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~24 a_data[25]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~25 a_data[26]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26 a_data[27]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~27 a_data[28]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~28 a_data[29]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~29 a_data[30]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~30 a_data[31]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~31 a_data[32]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~32 a_data[33]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~33 a_data[34]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~34 a_data[35]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~35 a_data[36]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~36 a_data[37]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~37 a_data[38]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~38 a_data[39]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~39 a_data[40]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~40 a_data[41]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41 a_data[42]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~42 a_data[43]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~43 a_data[44]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~44 a_data[45]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~45 a_data[46]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~46 a_data[47]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~47 a_data[48]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~48 a_data[49]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~49 a_data[50]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~50 a_data[51]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51 a_data[52]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~52 a_data[53]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53 a_data[54]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54 a_data[55]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55 a_data[56]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~56 a_data[57]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~57 a_data[58]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~58 a_data[59]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~59 a_data[60]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~60 a_data[61]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~61 a_data[62]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~62 a_data[63]=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~63 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0 addr[0]=matrix_multiplication^c_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_data_out~63 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~0 b_data[1]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~1 b_data[2]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~2 b_data[3]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~3 b_data[4]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~4 b_data[5]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5 b_data[6]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~6 b_data[7]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~7 b_data[8]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~8 b_data[9]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~9 b_data[10]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~10 b_data[11]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~11 b_data[12]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12 b_data[13]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~13 b_data[14]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~14 b_data[15]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~15 b_data[16]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~16 b_data[17]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~17 b_data[18]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~18 b_data[19]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19 b_data[20]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~20 b_data[21]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~21 b_data[22]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~22 b_data[23]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23 b_data[24]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~24 b_data[25]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25 b_data[26]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~26 b_data[27]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~27 b_data[28]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~28 b_data[29]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~29 b_data[30]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~30 b_data[31]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~31 b_data[32]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~32 b_data[33]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~33 b_data[34]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~34 b_data[35]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~35 b_data[36]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~36 b_data[37]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~37 b_data[38]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~38 b_data[39]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~39 b_data[40]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~40 b_data[41]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~41 b_data[42]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~42 b_data[43]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~43 b_data[44]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~44 b_data[45]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~45 b_data[46]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~46 b_data[47]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~47 b_data[48]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~48 b_data[49]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~49 b_data[50]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~50 b_data[51]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~51 b_data[52]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~52 b_data[53]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~53 b_data[54]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~54 b_data[55]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~55 b_data[56]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~56 b_data[57]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~57 b_data[58]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~58 b_data[59]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~59 b_data[60]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~60 b_data[61]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~61 b_data[62]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~62 b_data[63]=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~63 a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1 addr[0]=matrix_multiplication^c_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^a_data_out~63 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~0 b_data[1]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~1 b_data[2]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~2 b_data[3]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~3 b_data[4]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~4 b_data[5]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~5 b_data[6]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~6 b_data[7]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~7 b_data[8]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~8 b_data[9]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~9 b_data[10]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~10 b_data[11]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~11 b_data[12]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~12 b_data[13]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~13 b_data[14]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~14 b_data[15]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~15 b_data[16]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~16 b_data[17]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~17 b_data[18]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~18 b_data[19]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~19 b_data[20]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~20 b_data[21]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~21 b_data[22]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~22 b_data[23]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~23 b_data[24]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~24 b_data[25]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~25 b_data[26]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~26 b_data[27]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~27 b_data[28]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~28 b_data[29]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~29 b_data[30]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~30 b_data[31]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~31 b_data[32]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~32 b_data[33]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~33 b_data[34]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~34 b_data[35]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~35 b_data[36]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~36 b_data[37]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~37 b_data[38]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~38 b_data[39]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~39 b_data[40]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~40 b_data[41]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~41 b_data[42]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~42 b_data[43]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~43 b_data[44]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~44 b_data[45]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~45 b_data[46]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~46 b_data[47]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~47 b_data[48]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~48 b_data[49]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~49 b_data[50]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~50 b_data[51]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~51 b_data[52]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~52 b_data[53]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~53 b_data[54]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~54 b_data[55]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~55 b_data[56]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~56 b_data[57]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~57 b_data[58]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~58 b_data[59]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~59 b_data[60]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~60 b_data[61]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~61 b_data[62]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~62 b_data[63]=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~63 a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2 addr[0]=matrix_multiplication^c_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^a_data_out~63 b_loc[0]=vcc b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~0 b_data[1]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~1 b_data[2]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~2 b_data[3]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~3 b_data[4]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~4 b_data[5]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~5 b_data[6]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~6 b_data[7]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~7 b_data[8]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~8 b_data[9]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~9 b_data[10]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~10 b_data[11]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~11 b_data[12]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12 b_data[13]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~13 b_data[14]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~14 b_data[15]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~15 b_data[16]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~16 b_data[17]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~17 b_data[18]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~18 b_data[19]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~19 b_data[20]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~20 b_data[21]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~21 b_data[22]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~22 b_data[23]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~23 b_data[24]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~24 b_data[25]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~25 b_data[26]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~26 b_data[27]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~27 b_data[28]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~28 b_data[29]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~29 b_data[30]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~30 b_data[31]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~31 b_data[32]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~32 b_data[33]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~33 b_data[34]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~34 b_data[35]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~35 b_data[36]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~36 b_data[37]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~37 b_data[38]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~38 b_data[39]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~39 b_data[40]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~40 b_data[41]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~41 b_data[42]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~42 b_data[43]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~43 b_data[44]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~44 b_data[45]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~45 b_data[46]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~46 b_data[47]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~47 b_data[48]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~48 b_data[49]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~49 b_data[50]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~50 b_data[51]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~51 b_data[52]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~52 b_data[53]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~53 b_data[54]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~54 b_data[55]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~55 b_data[56]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~56 b_data[57]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~57 b_data[58]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~58 b_data[59]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~59 b_data[60]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~60 b_data[61]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~61 b_data[62]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~62 b_data[63]=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~63 a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3 addr[0]=matrix_multiplication^c_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^a_data_out~63 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=vcc b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~0 b_data[1]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~1 b_data[2]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~2 b_data[3]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~3 b_data[4]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~4 b_data[5]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~5 b_data[6]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~6 b_data[7]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~7 b_data[8]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~8 b_data[9]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~9 b_data[10]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~10 b_data[11]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~11 b_data[12]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~12 b_data[13]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~13 b_data[14]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~14 b_data[15]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~15 b_data[16]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~16 b_data[17]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~17 b_data[18]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~18 b_data[19]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~19 b_data[20]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~20 b_data[21]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~21 b_data[22]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~22 b_data[23]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~23 b_data[24]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~24 b_data[25]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~25 b_data[26]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~26 b_data[27]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~27 b_data[28]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~28 b_data[29]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~29 b_data[30]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~30 b_data[31]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~31 b_data[32]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~32 b_data[33]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~33 b_data[34]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~34 b_data[35]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~35 b_data[36]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~36 b_data[37]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~37 b_data[38]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~38 b_data[39]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~39 b_data[40]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~40 b_data[41]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~41 b_data[42]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~42 b_data[43]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~43 b_data[44]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~44 b_data[45]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~45 b_data[46]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~46 b_data[47]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~47 b_data[48]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~48 b_data[49]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~49 b_data[50]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~50 b_data[51]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~51 b_data[52]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~52 b_data[53]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~53 b_data[54]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~54 b_data[55]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~55 b_data[56]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~56 b_data[57]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~57 b_data[58]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~58 b_data[59]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~59 b_data[60]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~60 b_data[61]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~61 b_data[62]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~62 b_data[63]=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~63 a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4 addr[0]=matrix_multiplication^c_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~63 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=vcc b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4 addr[0]=matrix_multiplication^c_addr_muxed_1_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~63 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=vcc b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4 addr[0]=matrix_multiplication^c_addr_muxed_2_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~63 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=vcc b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4 addr[0]=matrix_multiplication^c_addr_muxed_3_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~63 b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=vcc b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=vcc a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4 addr[0]=matrix_multiplication^c_addr_muxed_4_4_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_4_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_4_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_4_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_4_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_4_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^b_addr_muxed_0_4_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_4_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_4_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_4_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_4_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_4_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_4_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_4.single_port_ram+u_single_port_ram^out~62
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~63 b_loc[0]=vcc b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3 addr[0]=matrix_multiplication^c_addr_muxed_1_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~63 b_loc[0]=vcc b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3 addr[0]=matrix_multiplication^c_addr_muxed_2_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~63 b_loc[0]=vcc b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3 addr[0]=matrix_multiplication^c_addr_muxed_3_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~63 b_loc[0]=vcc b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=vcc a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3 addr[0]=matrix_multiplication^c_addr_muxed_4_3_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_3_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_3_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_3_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_3_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_3_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^b_addr_muxed_0_3_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_3_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_3_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_3_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_3_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_3_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_3_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_3.single_port_ram+u_single_port_ram^out~62
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~63 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2 addr[0]=matrix_multiplication^c_addr_muxed_1_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~63 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2 addr[0]=matrix_multiplication^c_addr_muxed_2_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~63 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2 addr[0]=matrix_multiplication^c_addr_muxed_3_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~63 b_loc[0]=gnd b_loc[1]=vcc b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=vcc a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2 addr[0]=matrix_multiplication^c_addr_muxed_4_2_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_2_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_2_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_2_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_2_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_2_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^b_addr_muxed_0_2_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_2_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_2_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_2_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_2_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_2_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_2_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~62
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~63 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1 addr[0]=matrix_multiplication^c_addr_muxed_1_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~63 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1 addr[0]=matrix_multiplication^c_addr_muxed_2_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~63 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1 addr[0]=matrix_multiplication^c_addr_muxed_3_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~63 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=vcc a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1 addr[0]=matrix_multiplication^c_addr_muxed_4_1_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_1_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_1_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_1_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_1_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_1_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^b_addr_muxed_0_1_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_1_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_1_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_1_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_1_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_1_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_1_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~62
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_data_out~63 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~0 a_data[1]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~1 a_data[2]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~2 a_data[3]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~3 a_data[4]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4 a_data[5]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~5 a_data[6]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~6 a_data[7]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~7 a_data[8]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~8 a_data[9]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~9 a_data[10]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~10 a_data[11]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11 a_data[12]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~12 a_data[13]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13 a_data[14]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~14 a_data[15]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~15 a_data[16]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~16 a_data[17]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~17 a_data[18]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18 a_data[19]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19 a_data[20]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~20 a_data[21]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~21 a_data[22]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~22 a_data[23]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~23 a_data[24]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~24 a_data[25]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~25 a_data[26]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~26 a_data[27]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~27 a_data[28]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~28 a_data[29]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~29 a_data[30]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~30 a_data[31]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~31 a_data[32]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~32 a_data[33]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33 a_data[34]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~34 a_data[35]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~35 a_data[36]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~36 a_data[37]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~37 a_data[38]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~38 a_data[39]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~39 a_data[40]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~40 a_data[41]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~41 a_data[42]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~42 a_data[43]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~43 a_data[44]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~44 a_data[45]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~45 a_data[46]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~46 a_data[47]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~47 a_data[48]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~48 a_data[49]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~49 a_data[50]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~50 a_data[51]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51 a_data[52]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~52 a_data[53]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53 a_data[54]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~54 a_data[55]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55 a_data[56]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~56 a_data[57]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57 a_data[58]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~58 a_data[59]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59 a_data[60]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~60 a_data[61]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~61 a_data[62]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~62 a_data[63]=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~63 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0 addr[0]=matrix_multiplication^c_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^b_data_out~63 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~0 a_data[1]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~1 a_data[2]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~2 a_data[3]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~3 a_data[4]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~4 a_data[5]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~5 a_data[6]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~6 a_data[7]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~7 a_data[8]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~8 a_data[9]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~9 a_data[10]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~10 a_data[11]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~11 a_data[12]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~12 a_data[13]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~13 a_data[14]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14 a_data[15]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~15 a_data[16]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~16 a_data[17]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~17 a_data[18]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~18 a_data[19]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~19 a_data[20]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~20 a_data[21]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~21 a_data[22]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~22 a_data[23]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~23 a_data[24]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~24 a_data[25]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~25 a_data[26]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~26 a_data[27]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~27 a_data[28]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~28 a_data[29]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~29 a_data[30]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~30 a_data[31]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~31 a_data[32]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~32 a_data[33]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~33 a_data[34]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~34 a_data[35]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~35 a_data[36]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~36 a_data[37]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~37 a_data[38]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~38 a_data[39]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~39 a_data[40]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~40 a_data[41]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~41 a_data[42]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~42 a_data[43]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~43 a_data[44]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~44 a_data[45]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~45 a_data[46]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~46 a_data[47]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~47 a_data[48]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~48 a_data[49]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~49 a_data[50]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~50 a_data[51]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~51 a_data[52]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~52 a_data[53]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~53 a_data[54]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~54 a_data[55]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55 a_data[56]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~56 a_data[57]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~57 a_data[58]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~58 a_data[59]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~59 a_data[60]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~60 a_data[61]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~61 a_data[62]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~62 a_data[63]=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~63 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0 addr[0]=matrix_multiplication^c_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^b_data_out~63 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc a_loc[1]=vcc a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~0 a_data[1]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~1 a_data[2]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~2 a_data[3]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~3 a_data[4]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~4 a_data[5]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~5 a_data[6]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6 a_data[7]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~7 a_data[8]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~8 a_data[9]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~9 a_data[10]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~10 a_data[11]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~11 a_data[12]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~12 a_data[13]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~13 a_data[14]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~14 a_data[15]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~15 a_data[16]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~16 a_data[17]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~17 a_data[18]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~18 a_data[19]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~19 a_data[20]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~20 a_data[21]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~21 a_data[22]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~22 a_data[23]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~23 a_data[24]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~24 a_data[25]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~25 a_data[26]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~26 a_data[27]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~27 a_data[28]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~28 a_data[29]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~29 a_data[30]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~30 a_data[31]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~31 a_data[32]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~32 a_data[33]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~33 a_data[34]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~34 a_data[35]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~35 a_data[36]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~36 a_data[37]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~37 a_data[38]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~38 a_data[39]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~39 a_data[40]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~40 a_data[41]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~41 a_data[42]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~42 a_data[43]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~43 a_data[44]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~44 a_data[45]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~45 a_data[46]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~46 a_data[47]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~47 a_data[48]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~48 a_data[49]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~49 a_data[50]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~50 a_data[51]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~51 a_data[52]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~52 a_data[53]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~53 a_data[54]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~54 a_data[55]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~55 a_data[56]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~56 a_data[57]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~57 a_data[58]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~58 a_data[59]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~59 a_data[60]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~60 a_data[61]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~61 a_data[62]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~62 a_data[63]=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~63 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0 addr[0]=matrix_multiplication^c_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^b_data_out~63 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=vcc a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=vcc final_mat_mul_size[3]=gnd final_mat_mul_size[4]=vcc final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~0 a_data[1]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~1 a_data[2]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~2 a_data[3]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~3 a_data[4]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~4 a_data[5]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~5 a_data[6]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~6 a_data[7]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~7 a_data[8]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~8 a_data[9]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~9 a_data[10]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~10 a_data[11]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~11 a_data[12]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~12 a_data[13]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~13 a_data[14]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~14 a_data[15]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~15 a_data[16]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~16 a_data[17]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~17 a_data[18]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~18 a_data[19]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~19 a_data[20]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~20 a_data[21]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~21 a_data[22]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~22 a_data[23]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~23 a_data[24]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~24 a_data[25]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~25 a_data[26]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~26 a_data[27]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~27 a_data[28]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~28 a_data[29]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~29 a_data[30]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~30 a_data[31]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~31 a_data[32]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~32 a_data[33]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~33 a_data[34]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~34 a_data[35]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~35 a_data[36]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~36 a_data[37]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~37 a_data[38]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~38 a_data[39]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~39 a_data[40]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~40 a_data[41]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~41 a_data[42]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~42 a_data[43]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~43 a_data[44]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~44 a_data[45]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~45 a_data[46]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~46 a_data[47]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~47 a_data[48]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~48 a_data[49]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~49 a_data[50]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~50 a_data[51]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~51 a_data[52]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~52 a_data[53]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~53 a_data[54]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~54 a_data[55]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~55 a_data[56]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~56 a_data[57]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~57 a_data[58]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~58 a_data[59]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~59 a_data[60]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~60 a_data[61]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~61 a_data[62]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~62 a_data[63]=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~63 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_addr~0 c_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_addr~1 c_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_addr~2 c_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_addr~3 c_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_addr~4 c_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_addr~5 c_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_addr~6 b_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_addr~0 b_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_addr~1 b_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_addr~2 b_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_addr~3 b_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_addr~4 b_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_addr~5 b_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_addr~6 a_addr[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_addr~0 a_addr[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_addr~1 a_addr[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_addr~2 a_addr[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_addr~3 a_addr[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_addr~4 a_addr[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_addr~5 a_addr[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_data_out~63 c_data[0]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~0 c_data[1]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~1 c_data[2]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~2 c_data[3]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~3 c_data[4]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~4 c_data[5]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~5 c_data[6]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~6 c_data[7]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~7 c_data[8]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~8 c_data[9]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~9 c_data[10]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~10 c_data[11]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~11 c_data[12]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~12 c_data[13]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~13 c_data[14]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~14 c_data[15]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~15 c_data[16]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~16 c_data[17]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~17 c_data[18]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~18 c_data[19]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~19 c_data[20]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~20 c_data[21]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~21 c_data[22]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~22 c_data[23]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~23 c_data[24]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~24 c_data[25]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~25 c_data[26]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~26 c_data[27]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~27 c_data[28]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~28 c_data[29]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~29 c_data[30]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~30 c_data[31]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~31 c_data[32]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~32 c_data[33]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~33 c_data[34]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~34 c_data[35]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~35 c_data[36]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~36 c_data[37]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~37 c_data[38]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~38 c_data[39]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~39 c_data[40]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~40 c_data[41]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~41 c_data[42]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~42 c_data[43]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~43 c_data[44]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~44 c_data[45]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~45 c_data[46]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~46 c_data[47]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~47 c_data[48]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~48 c_data[49]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~49 c_data[50]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~50 c_data[51]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~51 c_data[52]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~52 c_data[53]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~53 c_data[54]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~54 c_data[55]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~55 c_data[56]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~56 c_data[57]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~57 c_data[58]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~58 c_data[59]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~59 c_data[60]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~60 c_data[61]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~61 c_data[62]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~62 c_data[63]=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_data~63 done_mat_mul=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0 addr[0]=matrix_multiplication^c_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^c_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^c_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^c_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^c_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^c_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^c_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^a_addr_muxed_4_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_4_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_4_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_4_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_4_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_4_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_4_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_4_0.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^a_addr_muxed_3_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_3_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_3_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_3_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_3_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_3_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_3_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_3_0.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^a_addr_muxed_2_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_2_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_2_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_2_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_2_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_2_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_2_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^a_addr_muxed_1_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_1_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_1_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_1_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_1_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_1_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_1_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^a_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^b_addr_muxed_0_0_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_0_0_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_0_0_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_0_0_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_0_0_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_0_0_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_0_0_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~62
.subckt CLOCK_GATING I=matrix_multiplication^clk


.names n12774 n12775 n12776 n12777 n12778 \
 matrix_multiplication^data_from_out_mat~0
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~0 \
 n12774
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~0 \
 n12775
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~0 \
 n12776
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~0 \
 n12777
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~0 \
 n12778
000000 1
.names n12780 n12781 n12782 n12783 n12784 n12785 \
 matrix_multiplication^data_from_out_mat~1
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~1 \
 n12780
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~1 \
 n12781
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~1 \
 n12782
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~1 \
 n12783
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~1 \
 n12784
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~1 \
 n12785
0000 1
.names n12787 n12788 n12789 n12790 n12791 n12792 \
 matrix_multiplication^data_from_out_mat~2
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~2 \
 n12787
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~2 \
 n12788
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~2 \
 n12789
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~2 \
 n12790
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~2 \
 n12791
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~2 \
 n12792
0000 1
.names n12794 n12795 n12796 n12797 n12798 n12799 \
 matrix_multiplication^data_from_out_mat~3
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~3 \
 n12794
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~3 \
 n12795
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~3 \
 n12796
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~3 \
 n12797
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~3 \
 n12798
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~3 \
 n12799
0000 1
.names n12801 n12802 n12803 n12804 n12805 n12806 \
 matrix_multiplication^data_from_out_mat~4
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~4 \
 n12801
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~4 \
 n12802
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~4 \
 n12803
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~4 \
 n12804
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~4 \
 n12805
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~4 \
 n12806
0000 1
.names n12808 n12809 n12810 n12811 n12812 n12813 \
 matrix_multiplication^data_from_out_mat~5
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~5 \
 n12808
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~5 \
 n12809
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~5 \
 n12810
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~5 \
 n12811
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~5 \
 n12812
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~5 \
 n12813
0000 1
.names n12815 n12816 n12817 n12818 n12819 n12820 \
 matrix_multiplication^data_from_out_mat~6
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~6 \
 n12815
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~6 \
 n12816
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~6 \
 n12817
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~6 \
 n12818
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~6 \
 n12819
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~6 \
 n12820
0000 1
.names n12822 n12823 n12824 n12825 n12826 \
 matrix_multiplication^data_from_out_mat~7
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~7 \
 n12822
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~7 \
 n12823
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~7 \
 n12824
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~7 \
 n12825
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~7 \
 n12826
000000 1
.names n12828 n12829 n12830 n12831 n12832 n12833 \
 matrix_multiplication^data_from_out_mat~8
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~8 \
 n12828
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~8 \
 n12829
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~8 \
 n12830
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~8 \
 n12831
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~8 \
 n12832
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~8 \
 n12833
0000 1
.names n12835 n12836 n12837 n12838 n12839 \
 matrix_multiplication^data_from_out_mat~9
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~9 \
 n12835
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~9 \
 n12836
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~9 \
 n12837
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~9 \
 n12838
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~9 \
 n12839
000000 1
.names n12841 n12842 n12843 n12844 n12845 n12846 \
 matrix_multiplication^data_from_out_mat~10
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~10 \
 n12841
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~10 \
 n12842
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~10 \
 n12843
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~10 \
 n12844
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~10 \
 n12845
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~10 \
 n12846
0000 1
.names n12848 n12849 n12850 n12851 n12852 n12853 \
 matrix_multiplication^data_from_out_mat~11
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~11 \
 n12848
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~11 \
 n12849
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~11 \
 n12850
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~11 \
 n12851
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~11 \
 n12852
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~11 \
 n12853
0000 1
.names n12855 n12856 n12857 n12858 n12859 \
 matrix_multiplication^data_from_out_mat~12
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~12 \
 n12855
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~12 \
 n12856
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~12 \
 n12857
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~12 \
 n12858
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~12 \
 n12859
000000 1
.names n12861 n12862 n12863 n12864 n12865 n12866 \
 matrix_multiplication^data_from_out_mat~13
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~13 \
 n12861
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~13 \
 n12862
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~13 \
 n12863
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~13 \
 n12864
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~13 \
 n12865
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~13 \
 n12866
0000 1
.names n12868 n12869 n12870 n12871 n12872 n12873 \
 matrix_multiplication^data_from_out_mat~14
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~14 \
 n12868
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~14 \
 n12869
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~14 \
 n12870
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~14 \
 n12871
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~14 \
 n12872
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~14 \
 n12873
0000 1
.names n12875 n12876 n12877 n12878 n12879 \
 matrix_multiplication^data_from_out_mat~15
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~15 \
 n12875
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~15 \
 n12876
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~15 \
 n12877
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~15 \
 n12878
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~15 \
 n12879
000000 1
.names n12881 n12882 n12883 n12884 n12885 n12886 \
 matrix_multiplication^data_from_out_mat~16
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~16 \
 n12881
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~16 \
 n12882
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~16 \
 n12883
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~16 \
 n12884
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~16 \
 n12885
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~16 \
 n12886
0000 1
.names n12888 n12889 n12890 n12891 n12892 \
 matrix_multiplication^data_from_out_mat~17
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~17 \
 n12888
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~17 \
 n12889
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~17 \
 n12890
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~17 \
 n12891
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~17 \
 n12892
000000 1
.names n12894 n12895 n12896 n12897 n12898 n12899 \
 matrix_multiplication^data_from_out_mat~18
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~18 \
 n12894
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~18 \
 n12895
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~18 \
 n12896
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~18 \
 n12897
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~18 \
 n12898
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~18 \
 n12899
0000 1
.names n12901 n12902 n12903 n12904 n12905 n12906 \
 matrix_multiplication^data_from_out_mat~19
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~19 \
 n12901
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~19 \
 n12902
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~19 \
 n12903
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~19 \
 n12904
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~19 \
 n12905
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~19 \
 n12906
0000 1
.names n12908 n12909 n12910 n12911 n12912 n12913 \
 matrix_multiplication^data_from_out_mat~20
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~20 \
 n12908
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~20 \
 n12909
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~20 \
 n12910
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~20 \
 n12911
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~20 \
 n12912
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~20 \
 n12913
0000 1
.names n12915 n12916 n12917 n12918 n12919 n12920 \
 matrix_multiplication^data_from_out_mat~21
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~21 \
 n12915
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~21 \
 n12916
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~21 \
 n12917
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~21 \
 n12918
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~21 \
 n12919
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~21 \
 n12920
0000 1
.names n12922 n12923 n12924 n12925 n12926 n12927 \
 matrix_multiplication^data_from_out_mat~22
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~22 \
 n12922
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~22 \
 n12923
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~22 \
 n12924
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~22 \
 n12925
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~22 \
 n12926
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~22 \
 n12927
0000 1
.names n12929 n12930 n12931 n12932 n12933 \
 matrix_multiplication^data_from_out_mat~23
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~23 \
 n12929
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~23 \
 n12930
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~23 \
 n12931
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~23 \
 n12932
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~23 \
 n12933
000000 1
.names n12935 n12936 n12937 n12938 n12939 n12940 \
 matrix_multiplication^data_from_out_mat~24
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~24 \
 n12935
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~24 \
 n12936
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~24 \
 n12937
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~24 \
 n12938
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~24 \
 n12939
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~24 \
 n12940
0000 1
.names n12942 n12943 n12944 n12945 n12946 \
 matrix_multiplication^data_from_out_mat~25
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~25 \
 n12942
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~25 \
 n12943
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~25 \
 n12944
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~25 \
 n12945
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~25 \
 n12946
000000 1
.names n12948 n12949 n12950 n12951 n12952 n12953 \
 matrix_multiplication^data_from_out_mat~26
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~26 \
 n12948
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~26 \
 n12949
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~26 \
 n12950
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~26 \
 n12951
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~26 \
 n12952
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~26 \
 n12953
0000 1
.names n12955 n12956 n12957 n12958 n12959 n12960 \
 matrix_multiplication^data_from_out_mat~27
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~27 \
 n12955
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~27 \
 n12956
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~27 \
 n12957
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~27 \
 n12958
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~27 \
 n12959
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~27 \
 n12960
0000 1
.names n12962 n12963 n12964 n12965 n12966 \
 matrix_multiplication^data_from_out_mat~28
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~28 \
 n12962
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~28 \
 n12963
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~28 \
 n12964
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~28 \
 n12965
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~28 \
 n12966
000000 1
.names n12968 n12969 n12970 n12971 n12972 n12973 \
 matrix_multiplication^data_from_out_mat~29
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~29 \
 n12968
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~29 \
 n12969
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~29 \
 n12970
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~29 \
 n12971
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~29 \
 n12972
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~29 \
 n12973
0000 1
.names n12975 n12976 n12977 n12978 n12979 n12980 \
 matrix_multiplication^data_from_out_mat~30
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~30 \
 n12975
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~30 \
 n12976
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~30 \
 n12977
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~30 \
 n12978
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~30 \
 n12979
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~30 \
 n12980
0000 1
.names n12982 n12983 n12984 n12985 n12986 \
 matrix_multiplication^data_from_out_mat~31
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~31 \
 n12982
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~31 \
 n12983
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~31 \
 n12984
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~31 \
 n12985
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~31 \
 n12986
000000 1
.names n12988 n12989 n12990 n12991 n12992 n12993 \
 matrix_multiplication^data_from_out_mat~32
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~32 \
 n12988
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~32 \
 n12989
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~32 \
 n12990
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~32 \
 n12991
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~32 \
 n12992
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~32 \
 n12993
0000 1
.names n12995 n12996 n12997 n12998 n12999 \
 matrix_multiplication^data_from_out_mat~33
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~33 \
 n12995
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~33 \
 n12996
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~33 \
 n12997
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~33 \
 n12998
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~33 \
 n12999
000000 1
.names n13001 n13002 n13003 n13004 n13005 n13006 \
 matrix_multiplication^data_from_out_mat~34
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~34 \
 n13001
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~34 \
 n13002
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~34 \
 n13003
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~34 \
 n13004
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~34 \
 n13005
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~34 \
 n13006
0000 1
.names n13008 n13009 n13010 n13011 n13012 n13013 \
 matrix_multiplication^data_from_out_mat~35
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~35 \
 n13008
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~35 \
 n13009
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~35 \
 n13010
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~35 \
 n13011
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~35 \
 n13012
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~35 \
 n13013
0000 1
.names n13015 n13016 n13017 n13018 n13019 n13020 \
 matrix_multiplication^data_from_out_mat~36
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~36 \
 n13015
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~36 \
 n13016
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~36 \
 n13017
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~36 \
 n13018
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~36 \
 n13019
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~36 \
 n13020
0000 1
.names n13022 n13023 n13024 n13025 n13026 n13027 \
 matrix_multiplication^data_from_out_mat~37
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~37 \
 n13022
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~37 \
 n13023
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~37 \
 n13024
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~37 \
 n13025
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~37 \
 n13026
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~37 \
 n13027
0000 1
.names n13029 n13030 n13031 n13032 n13033 n13034 \
 matrix_multiplication^data_from_out_mat~38
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~38 \
 n13029
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~38 \
 n13030
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~38 \
 n13031
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~38 \
 n13032
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~38 \
 n13033
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~38 \
 n13034
0000 1
.names n13036 n13037 n13038 n13039 n13040 \
 matrix_multiplication^data_from_out_mat~39
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~39 \
 n13036
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~39 \
 n13037
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~39 \
 n13038
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~39 \
 n13039
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~39 \
 n13040
000000 1
.names n13042 n13043 n13044 n13045 n13046 n13047 \
 matrix_multiplication^data_from_out_mat~40
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~40 \
 n13042
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~40 \
 n13043
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~40 \
 n13044
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~40 \
 n13045
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~40 \
 n13046
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~40 \
 n13047
0000 1
.names n13049 n13050 n13051 n13052 n13053 \
 matrix_multiplication^data_from_out_mat~41
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~41 \
 n13049
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~41 \
 n13050
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~41 \
 n13051
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~41 \
 n13052
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~41 \
 n13053
000000 1
.names n13055 n13056 n13057 n13058 n13059 n13060 \
 matrix_multiplication^data_from_out_mat~42
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~42 \
 n13055
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~42 \
 n13056
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~42 \
 n13057
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~42 \
 n13058
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~42 \
 n13059
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~42 \
 n13060
0000 1
.names n13062 n13063 n13064 n13065 n13066 n13067 \
 matrix_multiplication^data_from_out_mat~43
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~43 \
 n13062
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~43 \
 n13063
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~43 \
 n13064
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~43 \
 n13065
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~43 \
 n13066
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~43 \
 n13067
0000 1
.names n13069 n13070 n13071 n13072 n13073 \
 matrix_multiplication^data_from_out_mat~44
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~44 \
 n13069
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~44 \
 n13070
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~44 \
 n13071
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~44 \
 n13072
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~44 \
 n13073
000000 1
.names n13075 n13076 n13077 n13078 n13079 n13080 \
 matrix_multiplication^data_from_out_mat~45
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~45 \
 n13075
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~45 \
 n13076
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~45 \
 n13077
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~45 \
 n13078
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~45 \
 n13079
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~45 \
 n13080
0000 1
.names n13082 n13083 n13084 n13085 n13086 n13087 \
 matrix_multiplication^data_from_out_mat~46
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~46 \
 n13082
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~46 \
 n13083
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~46 \
 n13084
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~46 \
 n13085
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~46 \
 n13086
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~46 \
 n13087
0000 1
.names n13089 n13090 n13091 n13092 n13093 \
 matrix_multiplication^data_from_out_mat~47
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~47 \
 n13089
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~47 \
 n13090
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~47 \
 n13091
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~47 \
 n13092
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~47 \
 n13093
000000 1
.names n13095 n13096 n13097 n13098 n13099 n13100 \
 matrix_multiplication^data_from_out_mat~48
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~48 \
 n13095
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~48 \
 n13096
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~48 \
 n13097
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~48 \
 n13098
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~48 \
 n13099
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~48 \
 n13100
0000 1
.names n13102 n13103 n13104 n13105 n13106 \
 matrix_multiplication^data_from_out_mat~49
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~49 \
 n13102
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~49 \
 n13103
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~49 \
 n13104
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~49 \
 n13105
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~49 \
 n13106
000000 1
.names n13108 n13109 n13110 n13111 n13112 n13113 \
 matrix_multiplication^data_from_out_mat~50
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~50 \
 n13108
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~50 \
 n13109
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~50 \
 n13110
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~50 \
 n13111
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~50 \
 n13112
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~50 \
 n13113
0000 1
.names n13115 n13116 n13117 n13118 n13119 n13120 \
 matrix_multiplication^data_from_out_mat~51
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~51 \
 n13115
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~51 \
 n13116
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~51 \
 n13117
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~51 \
 n13118
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~51 \
 n13119
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~51 \
 n13120
0000 1
.names n13122 n13123 n13124 n13125 n13126 n13127 \
 matrix_multiplication^data_from_out_mat~52
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~52 \
 n13122
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~52 \
 n13123
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~52 \
 n13124
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~52 \
 n13125
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~52 \
 n13126
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~52 \
 n13127
0000 1
.names n13129 n13130 n13131 n13132 n13133 n13134 \
 matrix_multiplication^data_from_out_mat~53
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~53 \
 n13129
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~53 \
 n13130
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~53 \
 n13131
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~53 \
 n13132
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~53 \
 n13133
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~53 \
 n13134
0000 1
.names n13136 n13137 n13138 n13139 n13140 n13141 \
 matrix_multiplication^data_from_out_mat~54
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~54 \
 n13136
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~54 \
 n13137
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~54 \
 n13138
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~54 \
 n13139
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~54 \
 n13140
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~54 \
 n13141
0000 1
.names n13143 n13144 n13145 n13146 n13147 \
 matrix_multiplication^data_from_out_mat~55
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~55 \
 n13143
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~55 \
 n13144
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~55 \
 n13145
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~55 \
 n13146
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~55 \
 n13147
000000 1
.names n13149 n13150 n13151 n13152 n13153 n13154 \
 matrix_multiplication^data_from_out_mat~56
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~56 \
 n13149
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~56 \
 n13150
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~56 \
 n13151
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~56 \
 n13152
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~56 \
 n13153
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~56 \
 n13154
0000 1
.names n13156 n13157 n13158 n13159 n13160 \
 matrix_multiplication^data_from_out_mat~57
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~57 \
 n13156
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~57 \
 n13157
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~57 \
 n13158
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~57 \
 n13159
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~57 \
 n13160
000000 1
.names n13162 n13163 n13164 n13165 n13166 n13167 \
 matrix_multiplication^data_from_out_mat~58
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~58 \
 n13162
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~58 \
 n13163
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~58 \
 n13164
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~58 \
 n13165
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~58 \
 n13166
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~58 \
 n13167
0000 1
.names n13169 n13170 n13171 n13172 n13173 n13174 \
 matrix_multiplication^data_from_out_mat~59
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~59 \
 n13169
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~59 \
 n13170
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~59 \
 n13171
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~59 \
 n13172
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~59 \
 n13173
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~59 \
 n13174
0000 1
.names n13176 n13177 n13178 n13179 n13180 \
 matrix_multiplication^data_from_out_mat~60
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~60 \
 n13176
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~60 \
 n13177
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~60 \
 n13178
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~60 \
 n13179
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~60 \
 n13180
000000 1
.names n13182 n13183 n13184 n13185 n13186 n13187 \
 matrix_multiplication^data_from_out_mat~61
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~61 \
 n13182
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~61 \
 n13183
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~61 \
 n13184
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~61 \
 n13185
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~61 \
 n13186
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~61 \
 n13187
0000 1
.names n13189 n13190 n13191 n13192 n13193 n13194 \
 matrix_multiplication^data_from_out_mat~62
111111 0
.names matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~62 \
 n13189
000 1
.names matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~62 \
 n13190
0000 1
.names matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~62 \
 n13191
0000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~62 \
 n13192
000000 1
.names matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~62 \
 n13193
0000 1
.names matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~62 \
 n13194
0000 1
.names n13196 n13197 n13198 n13199 n13200 \
 matrix_multiplication^data_from_out_mat~63
11111 0
.names matrix_multiplication.ram+matrix_c_0_2.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_1_4.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_2_3.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_1_2.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_1_1.single_port_ram+u_single_port_ram^out~63 \
 n13196
00000 1
.names matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_3_4.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_4_4.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_4_1.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_4_0.single_port_ram+u_single_port_ram^out~63 \
 n13197
00000 1
.names matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_3_1.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_2_0.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_3_0.single_port_ram+u_single_port_ram^out~63 \
 n13198
00000 1
.names matrix_multiplication.ram+matrix_c_3_2.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_4_2.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_1_0.single_port_ram+u_single_port_ram^out~63 \
 n13199
0000 1
.names matrix_multiplication.ram+matrix_c_0_3.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_0_4.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_2_4.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_1_3.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_3_3.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_c_4_3.single_port_ram+u_single_port_ram^out~63 \
 n13200
000000 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_addr~0 \
 n7815
01 1
.names matrix_multiplication^c_addr_4_4_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7820
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_addr~1 \
 n7825
01 1
.names matrix_multiplication^c_addr_4_4_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7830
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_addr~2 \
 n7835
01 1
.names matrix_multiplication^c_addr_4_4_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7840
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_addr~3 \
 n7845
01 1
.names matrix_multiplication^c_addr_4_4_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7850
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_addr~4 \
 n7855
01 1
.names matrix_multiplication^c_addr_4_4_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7860
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_addr~5 \
 n7865
01 1
.names matrix_multiplication^c_addr_4_4_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7870
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4^c_addr~6 \
 n7875
01 1
.names matrix_multiplication^c_addr_4_4_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7880
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~0 \
 n7885
01 1
.names matrix_multiplication^c_addr_3_4_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7890
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~1 \
 n7895
01 1
.names matrix_multiplication^c_addr_3_4_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7900
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~2 \
 n7905
01 1
.names matrix_multiplication^c_addr_3_4_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7910
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~3 \
 n7915
01 1
.names matrix_multiplication^c_addr_3_4_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7920
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~4 \
 n7925
01 1
.names matrix_multiplication^c_addr_3_4_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7930
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~5 \
 n7935
01 1
.names matrix_multiplication^c_addr_3_4_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7940
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4^c_addr~6 \
 n7945
01 1
.names matrix_multiplication^c_addr_3_4_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7950
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~0 \
 n7955
01 1
.names matrix_multiplication^c_addr_2_4_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7960
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~1 \
 n7965
01 1
.names matrix_multiplication^c_addr_2_4_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7970
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~2 \
 n7975
01 1
.names matrix_multiplication^c_addr_2_4_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7980
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~3 \
 n7985
01 1
.names matrix_multiplication^c_addr_2_4_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n7990
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~4 \
 n7995
01 1
.names matrix_multiplication^c_addr_2_4_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8000
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~5 \
 n8005
01 1
.names matrix_multiplication^c_addr_2_4_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8010
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4^c_addr~6 \
 n8015
01 1
.names matrix_multiplication^c_addr_2_4_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8020
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~0 \
 n8025
01 1
.names matrix_multiplication^c_addr_1_4_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8030
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~1 \
 n8035
01 1
.names matrix_multiplication^c_addr_1_4_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8040
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~2 \
 n8045
01 1
.names matrix_multiplication^c_addr_1_4_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8050
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~3 \
 n8055
01 1
.names matrix_multiplication^c_addr_1_4_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8060
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~4 \
 n8065
01 1
.names matrix_multiplication^c_addr_1_4_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8070
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~5 \
 n8075
01 1
.names matrix_multiplication^c_addr_1_4_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8080
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4^c_addr~6 \
 n8085
01 1
.names matrix_multiplication^c_addr_1_4_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8090
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_addr~0 \
 n8095
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^b_addr_0_4_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8100
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_addr~1 \
 n8105
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^b_addr_0_4_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8110
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_addr~2 \
 n8115
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^b_addr_0_4_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8120
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_addr~3 \
 n8125
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^b_addr_0_4_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8130
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_addr~4 \
 n8135
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^b_addr_0_4_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8140
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_addr~5 \
 n8145
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^b_addr_0_4_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8150
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^b_addr~6 \
 n8155
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^b_addr_0_4_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8160
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~0 \
 n8165
01 1
.names matrix_multiplication^c_addr_0_4_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8170
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~1 \
 n8175
01 1
.names matrix_multiplication^c_addr_0_4_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8180
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~2 \
 n8185
01 1
.names matrix_multiplication^c_addr_0_4_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8190
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~3 \
 n8195
01 1
.names matrix_multiplication^c_addr_0_4_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8200
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~4 \
 n8205
01 1
.names matrix_multiplication^c_addr_0_4_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8210
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~5 \
 n8215
01 1
.names matrix_multiplication^c_addr_0_4_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8220
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4^c_addr~6 \
 n8225
01 1
.names matrix_multiplication^c_addr_0_4_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8230
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_addr~0 \
 n8235
01 1
.names matrix_multiplication^c_addr_4_3_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8240
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_addr~1 \
 n8245
01 1
.names matrix_multiplication^c_addr_4_3_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8250
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_addr~2 \
 n8255
01 1
.names matrix_multiplication^c_addr_4_3_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8260
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_addr~3 \
 n8265
01 1
.names matrix_multiplication^c_addr_4_3_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8270
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_addr~4 \
 n8275
01 1
.names matrix_multiplication^c_addr_4_3_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8280
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_addr~5 \
 n8285
01 1
.names matrix_multiplication^c_addr_4_3_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8290
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3^c_addr~6 \
 n8295
01 1
.names matrix_multiplication^c_addr_4_3_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8300
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~0 \
 n8305
01 1
.names matrix_multiplication^c_addr_3_3_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8310
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~1 \
 n8315
01 1
.names matrix_multiplication^c_addr_3_3_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8320
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~2 \
 n8325
01 1
.names matrix_multiplication^c_addr_3_3_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8330
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~3 \
 n8335
01 1
.names matrix_multiplication^c_addr_3_3_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8340
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~4 \
 n8345
01 1
.names matrix_multiplication^c_addr_3_3_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8350
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~5 \
 n8355
01 1
.names matrix_multiplication^c_addr_3_3_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8360
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3^c_addr~6 \
 n8365
01 1
.names matrix_multiplication^c_addr_3_3_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8370
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~0 \
 n8375
01 1
.names matrix_multiplication^c_addr_2_3_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8380
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~1 \
 n8385
01 1
.names matrix_multiplication^c_addr_2_3_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8390
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~2 \
 n8395
01 1
.names matrix_multiplication^c_addr_2_3_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8400
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~3 \
 n8405
01 1
.names matrix_multiplication^c_addr_2_3_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8410
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~4 \
 n8415
01 1
.names matrix_multiplication^c_addr_2_3_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8420
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~5 \
 n8425
01 1
.names matrix_multiplication^c_addr_2_3_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8430
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3^c_addr~6 \
 n8435
01 1
.names matrix_multiplication^c_addr_2_3_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8440
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~0 \
 n8445
01 1
.names matrix_multiplication^c_addr_1_3_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8450
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~1 \
 n8455
01 1
.names matrix_multiplication^c_addr_1_3_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8460
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~2 \
 n8465
01 1
.names matrix_multiplication^c_addr_1_3_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8470
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~3 \
 n8475
01 1
.names matrix_multiplication^c_addr_1_3_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8480
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~4 \
 n8485
01 1
.names matrix_multiplication^c_addr_1_3_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8490
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~5 \
 n8495
01 1
.names matrix_multiplication^c_addr_1_3_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8500
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3^c_addr~6 \
 n8505
01 1
.names matrix_multiplication^c_addr_1_3_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8510
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~0 \
 n8515
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^b_addr_0_3_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8520
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~1 \
 n8525
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^b_addr_0_3_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8530
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~2 \
 n8535
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^b_addr_0_3_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8540
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~3 \
 n8545
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^b_addr_0_3_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8550
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~4 \
 n8555
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^b_addr_0_3_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8560
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~5 \
 n8565
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^b_addr_0_3_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8570
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^b_addr~6 \
 n8575
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^b_addr_0_3_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8580
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~0 \
 n8585
01 1
.names matrix_multiplication^c_addr_0_3_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8590
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~1 \
 n8595
01 1
.names matrix_multiplication^c_addr_0_3_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8600
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~2 \
 n8605
01 1
.names matrix_multiplication^c_addr_0_3_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8610
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~3 \
 n8615
01 1
.names matrix_multiplication^c_addr_0_3_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8620
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~4 \
 n8625
01 1
.names matrix_multiplication^c_addr_0_3_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8630
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~5 \
 n8635
01 1
.names matrix_multiplication^c_addr_0_3_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8640
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3^c_addr~6 \
 n8645
01 1
.names matrix_multiplication^c_addr_0_3_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8650
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_addr~0 \
 n8655
01 1
.names matrix_multiplication^c_addr_4_2_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8660
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_addr~1 \
 n8665
01 1
.names matrix_multiplication^c_addr_4_2_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8670
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_addr~2 \
 n8675
01 1
.names matrix_multiplication^c_addr_4_2_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8680
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_addr~3 \
 n8685
01 1
.names matrix_multiplication^c_addr_4_2_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8690
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_addr~4 \
 n8695
01 1
.names matrix_multiplication^c_addr_4_2_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8700
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_addr~5 \
 n8705
01 1
.names matrix_multiplication^c_addr_4_2_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8710
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2^c_addr~6 \
 n8715
01 1
.names matrix_multiplication^c_addr_4_2_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8720
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~0 \
 n8725
01 1
.names matrix_multiplication^c_addr_3_2_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8730
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~1 \
 n8735
01 1
.names matrix_multiplication^c_addr_3_2_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8740
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~2 \
 n8745
01 1
.names matrix_multiplication^c_addr_3_2_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8750
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~3 \
 n8755
01 1
.names matrix_multiplication^c_addr_3_2_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8760
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~4 \
 n8765
01 1
.names matrix_multiplication^c_addr_3_2_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8770
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~5 \
 n8775
01 1
.names matrix_multiplication^c_addr_3_2_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8780
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2^c_addr~6 \
 n8785
01 1
.names matrix_multiplication^c_addr_3_2_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8790
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0 \
 n8795
01 1
.names matrix_multiplication^c_addr_2_2_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8800
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~1 \
 n8805
01 1
.names matrix_multiplication^c_addr_2_2_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8810
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~2 \
 n8815
01 1
.names matrix_multiplication^c_addr_2_2_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8820
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~3 \
 n8825
01 1
.names matrix_multiplication^c_addr_2_2_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8830
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~4 \
 n8835
01 1
.names matrix_multiplication^c_addr_2_2_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8840
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~5 \
 n8845
01 1
.names matrix_multiplication^c_addr_2_2_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8850
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~6 \
 n8855
01 1
.names matrix_multiplication^c_addr_2_2_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8860
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0 \
 n8865
01 1
.names matrix_multiplication^c_addr_1_2_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8870
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~1 \
 n8875
01 1
.names matrix_multiplication^c_addr_1_2_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8880
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~2 \
 n8885
01 1
.names matrix_multiplication^c_addr_1_2_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8890
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~3 \
 n8895
01 1
.names matrix_multiplication^c_addr_1_2_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8900
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~4 \
 n8905
01 1
.names matrix_multiplication^c_addr_1_2_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8910
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~5 \
 n8915
01 1
.names matrix_multiplication^c_addr_1_2_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8920
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~6 \
 n8925
01 1
.names matrix_multiplication^c_addr_1_2_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n8930
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~0 \
 n8935
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^b_addr_0_2_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8940
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~1 \
 n8945
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^b_addr_0_2_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8950
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~2 \
 n8955
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^b_addr_0_2_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8960
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~3 \
 n8965
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^b_addr_0_2_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8970
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~4 \
 n8975
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^b_addr_0_2_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8980
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~5 \
 n8985
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^b_addr_0_2_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n8990
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^b_addr~6 \
 n8995
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^b_addr_0_2_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9000
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0 \
 n9005
01 1
.names matrix_multiplication^c_addr_0_2_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9010
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~1 \
 n9015
01 1
.names matrix_multiplication^c_addr_0_2_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9020
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~2 \
 n9025
01 1
.names matrix_multiplication^c_addr_0_2_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9030
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~3 \
 n9035
01 1
.names matrix_multiplication^c_addr_0_2_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9040
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~4 \
 n9045
01 1
.names matrix_multiplication^c_addr_0_2_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9050
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~5 \
 n9055
01 1
.names matrix_multiplication^c_addr_0_2_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9060
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~6 \
 n9065
01 1
.names matrix_multiplication^c_addr_0_2_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9070
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_addr~0 \
 n9075
01 1
.names matrix_multiplication^c_addr_4_1_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9080
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_addr~1 \
 n9085
01 1
.names matrix_multiplication^c_addr_4_1_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9090
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_addr~2 \
 n9095
01 1
.names matrix_multiplication^c_addr_4_1_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9100
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_addr~3 \
 n9105
01 1
.names matrix_multiplication^c_addr_4_1_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9110
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_addr~4 \
 n9115
01 1
.names matrix_multiplication^c_addr_4_1_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9120
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_addr~5 \
 n9125
01 1
.names matrix_multiplication^c_addr_4_1_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9130
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1^c_addr~6 \
 n9135
01 1
.names matrix_multiplication^c_addr_4_1_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9140
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~0 \
 n9145
01 1
.names matrix_multiplication^c_addr_3_1_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9150
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~1 \
 n9155
01 1
.names matrix_multiplication^c_addr_3_1_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9160
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~2 \
 n9165
01 1
.names matrix_multiplication^c_addr_3_1_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9170
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~3 \
 n9175
01 1
.names matrix_multiplication^c_addr_3_1_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9180
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~4 \
 n9185
01 1
.names matrix_multiplication^c_addr_3_1_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9190
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~5 \
 n9195
01 1
.names matrix_multiplication^c_addr_3_1_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9200
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1^c_addr~6 \
 n9205
01 1
.names matrix_multiplication^c_addr_3_1_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9210
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0 \
 n9215
01 1
.names matrix_multiplication^c_addr_2_1_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9220
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~1 \
 n9225
01 1
.names matrix_multiplication^c_addr_2_1_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9230
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~2 \
 n9235
01 1
.names matrix_multiplication^c_addr_2_1_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9240
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~3 \
 n9245
01 1
.names matrix_multiplication^c_addr_2_1_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9250
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~4 \
 n9255
01 1
.names matrix_multiplication^c_addr_2_1_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9260
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~5 \
 n9265
01 1
.names matrix_multiplication^c_addr_2_1_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9270
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~6 \
 n9275
01 1
.names matrix_multiplication^c_addr_2_1_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9280
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0 \
 n9285
01 1
.names matrix_multiplication^c_addr_1_1_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9290
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~1 \
 n9295
01 1
.names matrix_multiplication^c_addr_1_1_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9300
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~2 \
 n9305
01 1
.names matrix_multiplication^c_addr_1_1_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9310
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~3 \
 n9315
01 1
.names matrix_multiplication^c_addr_1_1_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9320
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~4 \
 n9325
01 1
.names matrix_multiplication^c_addr_1_1_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9330
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~5 \
 n9335
01 1
.names matrix_multiplication^c_addr_1_1_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9340
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~6 \
 n9345
01 1
.names matrix_multiplication^c_addr_1_1_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9350
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~0 \
 n9355
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^b_addr_0_1_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9360
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~1 \
 n9365
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^b_addr_0_1_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9370
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~2 \
 n9375
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^b_addr_0_1_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9380
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~3 \
 n9385
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^b_addr_0_1_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9390
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~4 \
 n9395
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^b_addr_0_1_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9400
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~5 \
 n9405
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^b_addr_0_1_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9410
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^b_addr~6 \
 n9415
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^b_addr_0_1_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9420
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0 \
 n9425
01 1
.names matrix_multiplication^c_addr_0_1_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9430
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~1 \
 n9435
01 1
.names matrix_multiplication^c_addr_0_1_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9440
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~2 \
 n9445
01 1
.names matrix_multiplication^c_addr_0_1_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9450
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~3 \
 n9455
01 1
.names matrix_multiplication^c_addr_0_1_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9460
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~4 \
 n9465
01 1
.names matrix_multiplication^c_addr_0_1_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9470
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~5 \
 n9475
01 1
.names matrix_multiplication^c_addr_0_1_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9480
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~6 \
 n9485
01 1
.names matrix_multiplication^c_addr_0_1_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9490
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_addr~0 \
 n9495
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^a_addr_4_0_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9500
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_addr~1 \
 n9505
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^a_addr_4_0_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9510
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_addr~2 \
 n9515
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^a_addr_4_0_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9520
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_addr~3 \
 n9525
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^a_addr_4_0_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9530
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_addr~4 \
 n9535
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^a_addr_4_0_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9540
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_addr~5 \
 n9545
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^a_addr_4_0_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9550
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^a_addr~6 \
 n9555
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^a_addr_4_0_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9560
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_addr~0 \
 n9565
01 1
.names matrix_multiplication^c_addr_4_0_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9570
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_addr~1 \
 n9575
01 1
.names matrix_multiplication^c_addr_4_0_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9580
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_addr~2 \
 n9585
01 1
.names matrix_multiplication^c_addr_4_0_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9590
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_addr~3 \
 n9595
01 1
.names matrix_multiplication^c_addr_4_0_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9600
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_addr~4 \
 n9605
01 1
.names matrix_multiplication^c_addr_4_0_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9610
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_addr~5 \
 n9615
01 1
.names matrix_multiplication^c_addr_4_0_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9620
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0^c_addr~6 \
 n9625
01 1
.names matrix_multiplication^c_addr_4_0_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9630
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~0 \
 n9635
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^a_addr_3_0_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9640
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~1 \
 n9645
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^a_addr_3_0_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9650
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~2 \
 n9655
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^a_addr_3_0_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9660
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~3 \
 n9665
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^a_addr_3_0_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9670
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~4 \
 n9675
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^a_addr_3_0_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9680
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~5 \
 n9685
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^a_addr_3_0_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9690
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^a_addr~6 \
 n9695
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^a_addr_3_0_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9700
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~0 \
 n9705
01 1
.names matrix_multiplication^c_addr_3_0_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9710
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~1 \
 n9715
01 1
.names matrix_multiplication^c_addr_3_0_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9720
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~2 \
 n9725
01 1
.names matrix_multiplication^c_addr_3_0_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9730
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~3 \
 n9735
01 1
.names matrix_multiplication^c_addr_3_0_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9740
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~4 \
 n9745
01 1
.names matrix_multiplication^c_addr_3_0_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9750
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~5 \
 n9755
01 1
.names matrix_multiplication^c_addr_3_0_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9760
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0^c_addr~6 \
 n9765
01 1
.names matrix_multiplication^c_addr_3_0_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9770
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~0 \
 n9775
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^a_addr_2_0_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9780
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~1 \
 n9785
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^a_addr_2_0_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9790
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~2 \
 n9795
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^a_addr_2_0_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9800
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~3 \
 n9805
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^a_addr_2_0_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9810
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~4 \
 n9815
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^a_addr_2_0_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9820
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~5 \
 n9825
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^a_addr_2_0_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9830
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^a_addr~6 \
 n9835
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^a_addr_2_0_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9840
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0 \
 n9845
01 1
.names matrix_multiplication^c_addr_2_0_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9850
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~1 \
 n9855
01 1
.names matrix_multiplication^c_addr_2_0_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9860
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~2 \
 n9865
01 1
.names matrix_multiplication^c_addr_2_0_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9870
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~3 \
 n9875
01 1
.names matrix_multiplication^c_addr_2_0_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9880
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~4 \
 n9885
01 1
.names matrix_multiplication^c_addr_2_0_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9890
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~5 \
 n9895
01 1
.names matrix_multiplication^c_addr_2_0_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9900
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~6 \
 n9905
01 1
.names matrix_multiplication^c_addr_2_0_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9910
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~0 \
 n9915
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^a_addr_1_0_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9920
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~1 \
 n9925
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^a_addr_1_0_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9930
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~2 \
 n9935
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^a_addr_1_0_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9940
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~3 \
 n9945
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^a_addr_1_0_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9950
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~4 \
 n9955
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^a_addr_1_0_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9960
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~5 \
 n9965
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^a_addr_1_0_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9970
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^a_addr~6 \
 n9975
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^a_addr_1_0_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n9980
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0 \
 n9985
01 1
.names matrix_multiplication^c_addr_1_0_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n9990
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~1 \
 n9995
01 1
.names matrix_multiplication^c_addr_1_0_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n10000
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~2 \
 n10005
01 1
.names matrix_multiplication^c_addr_1_0_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n10010
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~3 \
 n10015
01 1
.names matrix_multiplication^c_addr_1_0_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n10020
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~4 \
 n10025
01 1
.names matrix_multiplication^c_addr_1_0_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n10030
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~5 \
 n10035
01 1
.names matrix_multiplication^c_addr_1_0_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n10040
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~6 \
 n10045
01 1
.names matrix_multiplication^c_addr_1_0_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n10050
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~0 \
 n10055
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^a_addr_0_0_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n10060
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~1 \
 n10065
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^a_addr_0_0_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n10070
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~2 \
 n10075
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^a_addr_0_0_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n10080
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~3 \
 n10085
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^a_addr_0_0_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n10090
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~4 \
 n10095
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^a_addr_0_0_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n10100
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~5 \
 n10105
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^a_addr_0_0_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n10110
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^a_addr~6 \
 n10115
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^a_addr_0_0_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n10120
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~0 \
 n10125
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^b_addr_0_0_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n10130
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~1 \
 n10135
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^b_addr_0_0_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n10140
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~2 \
 n10145
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^b_addr_0_0_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n10150
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~3 \
 n10155
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^b_addr_0_0_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n10160
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~4 \
 n10165
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^b_addr_0_0_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n10170
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~5 \
 n10175
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^b_addr_0_0_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n10180
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^b_addr~6 \
 n10185
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^b_addr_0_0_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n10190
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0 \
 n10195
01 1
.names matrix_multiplication^c_addr_0_0_reg~0_FF_NODE \
 matrix_multiplication^addr_pi_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n10200
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~1 \
 n10205
01 1
.names matrix_multiplication^c_addr_0_0_reg~1_FF_NODE \
 matrix_multiplication^addr_pi_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n10210
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~2 \
 n10215
01 1
.names matrix_multiplication^c_addr_0_0_reg~2_FF_NODE \
 matrix_multiplication^addr_pi_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n10220
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~3 \
 n10225
01 1
.names matrix_multiplication^c_addr_0_0_reg~3_FF_NODE \
 matrix_multiplication^addr_pi_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n10230
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~4 \
 n10235
01 1
.names matrix_multiplication^c_addr_0_0_reg~4_FF_NODE \
 matrix_multiplication^addr_pi_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n10240
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~5 \
 n10245
01 1
.names matrix_multiplication^c_addr_0_0_reg~5_FF_NODE \
 matrix_multiplication^addr_pi_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n10250
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~6 \
 n10255
01 1
.names matrix_multiplication^c_addr_0_0_reg~6_FF_NODE \
 matrix_multiplication^addr_pi_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_reading_from_mem n10260
-101 1
1-00 1
.names matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem n10265
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~0 n10270
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~1 n10275
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~2 n10280
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~3 n10285
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~4 n10290
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~5 n10295
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~6 n10300
01 1
.names matrix_multiplication^done_mat_mul
 0
.names gnd
 0
.names vcc
 1
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0
 0
.names unconn
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_3
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_4
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_4
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_4
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_3
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_3
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_3
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_3
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_2
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_2
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_1
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_1
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0
 0
.names matrix_multiplication.matmul_20x20_systolic+u_matmul_20x20_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_0
 0
.end


.model single_port_ram
.inputs clk data addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] \
 addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] addr[13] addr[14] we
.outputs out
.blackbox
.end


.model matmul_4x4_systolic
.inputs b_data_in[0] b_data_in[1] b_data_in[2] b_data_in[3] b_data_in[4] \
 b_data_in[5] b_data_in[6] b_data_in[7] b_data_in[8] b_data_in[9] \
 b_data_in[10] b_data_in[11] b_data_in[12] b_data_in[13] b_data_in[14] \
 b_data_in[15] b_data_in[16] b_data_in[17] b_data_in[18] b_data_in[19] \
 b_data_in[20] b_data_in[21] b_data_in[22] b_data_in[23] b_data_in[24] \
 b_data_in[25] b_data_in[26] b_data_in[27] b_data_in[28] b_data_in[29] \
 b_data_in[30] b_data_in[31] b_data_in[32] b_data_in[33] b_data_in[34] \
 b_data_in[35] b_data_in[36] b_data_in[37] b_data_in[38] b_data_in[39] \
 b_data_in[40] b_data_in[41] b_data_in[42] b_data_in[43] b_data_in[44] \
 b_data_in[45] b_data_in[46] b_data_in[47] b_data_in[48] b_data_in[49] \
 b_data_in[50] b_data_in[51] b_data_in[52] b_data_in[53] b_data_in[54] \
 b_data_in[55] b_data_in[56] b_data_in[57] b_data_in[58] b_data_in[59] \
 b_data_in[60] b_data_in[61] b_data_in[62] b_data_in[63] a_data_in[0] \
 a_data_in[1] a_data_in[2] a_data_in[3] a_data_in[4] a_data_in[5] \
 a_data_in[6] a_data_in[7] a_data_in[8] a_data_in[9] a_data_in[10] \
 a_data_in[11] a_data_in[12] a_data_in[13] a_data_in[14] a_data_in[15] \
 a_data_in[16] a_data_in[17] a_data_in[18] a_data_in[19] a_data_in[20] \
 a_data_in[21] a_data_in[22] a_data_in[23] a_data_in[24] a_data_in[25] \
 a_data_in[26] a_data_in[27] a_data_in[28] a_data_in[29] a_data_in[30] \
 a_data_in[31] a_data_in[32] a_data_in[33] a_data_in[34] a_data_in[35] \
 a_data_in[36] a_data_in[37] a_data_in[38] a_data_in[39] a_data_in[40] \
 a_data_in[41] a_data_in[42] a_data_in[43] a_data_in[44] a_data_in[45] \
 a_data_in[46] a_data_in[47] a_data_in[48] a_data_in[49] a_data_in[50] \
 a_data_in[51] a_data_in[52] a_data_in[53] a_data_in[54] a_data_in[55] \
 a_data_in[56] a_data_in[57] a_data_in[58] a_data_in[59] a_data_in[60] \
 a_data_in[61] a_data_in[62] a_data_in[63] b_loc[0] b_loc[1] b_loc[2] \
 b_loc[3] b_loc[4] b_loc[5] b_loc[6] b_loc[7] a_loc[0] a_loc[1] a_loc[2] \
 a_loc[3] a_loc[4] a_loc[5] a_loc[6] a_loc[7] final_mat_mul_size[0] \
 final_mat_mul_size[1] final_mat_mul_size[2] final_mat_mul_size[3] \
 final_mat_mul_size[4] final_mat_mul_size[5] final_mat_mul_size[6] \
 final_mat_mul_size[7] b_data[0] b_data[1] b_data[2] b_data[3] b_data[4] \
 b_data[5] b_data[6] b_data[7] b_data[8] b_data[9] b_data[10] b_data[11] \
 b_data[12] b_data[13] b_data[14] b_data[15] b_data[16] b_data[17] \
 b_data[18] b_data[19] b_data[20] b_data[21] b_data[22] b_data[23] \
 b_data[24] b_data[25] b_data[26] b_data[27] b_data[28] b_data[29] \
 b_data[30] b_data[31] b_data[32] b_data[33] b_data[34] b_data[35] \
 b_data[36] b_data[37] b_data[38] b_data[39] b_data[40] b_data[41] \
 b_data[42] b_data[43] b_data[44] b_data[45] b_data[46] b_data[47] \
 b_data[48] b_data[49] b_data[50] b_data[51] b_data[52] b_data[53] \
 b_data[54] b_data[55] b_data[56] b_data[57] b_data[58] b_data[59] \
 b_data[60] b_data[61] b_data[62] b_data[63] a_data[0] a_data[1] a_data[2] \
 a_data[3] a_data[4] a_data[5] a_data[6] a_data[7] a_data[8] a_data[9] \
 a_data[10] a_data[11] a_data[12] a_data[13] a_data[14] a_data[15] \
 a_data[16] a_data[17] a_data[18] a_data[19] a_data[20] a_data[21] \
 a_data[22] a_data[23] a_data[24] a_data[25] a_data[26] a_data[27] \
 a_data[28] a_data[29] a_data[30] a_data[31] a_data[32] a_data[33] \
 a_data[34] a_data[35] a_data[36] a_data[37] a_data[38] a_data[39] \
 a_data[40] a_data[41] a_data[42] a_data[43] a_data[44] a_data[45] \
 a_data[46] a_data[47] a_data[48] a_data[49] a_data[50] a_data[51] \
 a_data[52] a_data[53] a_data[54] a_data[55] a_data[56] a_data[57] \
 a_data[58] a_data[59] a_data[60] a_data[61] a_data[62] a_data[63] \
 start_mat_mul reset clk
.outputs c_addr[0] c_addr[1] c_addr[2] c_addr[3] c_addr[4] c_addr[5] \
 c_addr[6] b_addr[0] b_addr[1] b_addr[2] b_addr[3] b_addr[4] b_addr[5] \
 b_addr[6] a_addr[0] a_addr[1] a_addr[2] a_addr[3] a_addr[4] a_addr[5] \
 a_addr[6] b_data_out[0] b_data_out[1] b_data_out[2] b_data_out[3] \
 b_data_out[4] b_data_out[5] b_data_out[6] b_data_out[7] b_data_out[8] \
 b_data_out[9] b_data_out[10] b_data_out[11] b_data_out[12] b_data_out[13] \
 b_data_out[14] b_data_out[15] b_data_out[16] b_data_out[17] b_data_out[18] \
 b_data_out[19] b_data_out[20] b_data_out[21] b_data_out[22] b_data_out[23] \
 b_data_out[24] b_data_out[25] b_data_out[26] b_data_out[27] b_data_out[28] \
 b_data_out[29] b_data_out[30] b_data_out[31] b_data_out[32] b_data_out[33] \
 b_data_out[34] b_data_out[35] b_data_out[36] b_data_out[37] b_data_out[38] \
 b_data_out[39] b_data_out[40] b_data_out[41] b_data_out[42] b_data_out[43] \
 b_data_out[44] b_data_out[45] b_data_out[46] b_data_out[47] b_data_out[48] \
 b_data_out[49] b_data_out[50] b_data_out[51] b_data_out[52] b_data_out[53] \
 b_data_out[54] b_data_out[55] b_data_out[56] b_data_out[57] b_data_out[58] \
 b_data_out[59] b_data_out[60] b_data_out[61] b_data_out[62] b_data_out[63] \
 a_data_out[0] a_data_out[1] a_data_out[2] a_data_out[3] a_data_out[4] \
 a_data_out[5] a_data_out[6] a_data_out[7] a_data_out[8] a_data_out[9] \
 a_data_out[10] a_data_out[11] a_data_out[12] a_data_out[13] a_data_out[14] \
 a_data_out[15] a_data_out[16] a_data_out[17] a_data_out[18] a_data_out[19] \
 a_data_out[20] a_data_out[21] a_data_out[22] a_data_out[23] a_data_out[24] \
 a_data_out[25] a_data_out[26] a_data_out[27] a_data_out[28] a_data_out[29] \
 a_data_out[30] a_data_out[31] a_data_out[32] a_data_out[33] a_data_out[34] \
 a_data_out[35] a_data_out[36] a_data_out[37] a_data_out[38] a_data_out[39] \
 a_data_out[40] a_data_out[41] a_data_out[42] a_data_out[43] a_data_out[44] \
 a_data_out[45] a_data_out[46] a_data_out[47] a_data_out[48] a_data_out[49] \
 a_data_out[50] a_data_out[51] a_data_out[52] a_data_out[53] a_data_out[54] \
 a_data_out[55] a_data_out[56] a_data_out[57] a_data_out[58] a_data_out[59] \
 a_data_out[60] a_data_out[61] a_data_out[62] a_data_out[63] c_data[0] \
 c_data[1] c_data[2] c_data[3] c_data[4] c_data[5] c_data[6] c_data[7] \
 c_data[8] c_data[9] c_data[10] c_data[11] c_data[12] c_data[13] c_data[14] \
 c_data[15] c_data[16] c_data[17] c_data[18] c_data[19] c_data[20] \
 c_data[21] c_data[22] c_data[23] c_data[24] c_data[25] c_data[26] \
 c_data[27] c_data[28] c_data[29] c_data[30] c_data[31] c_data[32] \
 c_data[33] c_data[34] c_data[35] c_data[36] c_data[37] c_data[38] \
 c_data[39] c_data[40] c_data[41] c_data[42] c_data[43] c_data[44] \
 c_data[45] c_data[46] c_data[47] c_data[48] c_data[49] c_data[50] \
 c_data[51] c_data[52] c_data[53] c_data[54] c_data[55] c_data[56] \
 c_data[57] c_data[58] c_data[59] c_data[60] c_data[61] c_data[62] \
 c_data[63] done_mat_mul
.blackbox
.end


.model CLOCK_GATING
.inputs I
.outputs
.blackbox
.end
