# =========================================================
# 1. Clean everything
# =========================================================
quit -sim
vdel -all
vlib work

# =========================================================
# 2. Compile DUT and TB
# =========================================================
vlog -sv full_adder_dut.sv
vlog -sv full_adder_tb.sv

# =========================================================
# 3. Start simulation (TOP = full_adder_tb)
# +acc keeps signals visible
# =========================================================
vsim -voptargs=+acc work.full_adder_tb

# =========================================================
# 4. Open Wave window
# =========================================================
view wave

# =========================================================
# 5. ADD SIGNALS TO WAVE (THIS IS THE KEY STEP)
# =========================================================
add wave -r sim:/full_adder_tb/*

# =========================================================
# 6. Run simulation
# =========================================================
run -all
