#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55604fad2790 .scope module, "testbench" "testbench" 2 6;
 .timescale 0 0;
v0x55604faf8d10_0 .net "CLK", 0 0, v0x55604faf8630_0;  1 drivers
v0x55604faf8dd0_0 .net "DATA_A", 31 0, v0x55604faf86d0_0;  1 drivers
v0x55604faf8e90_0 .net "DATA_B", 31 0, v0x55604faf8790_0;  1 drivers
v0x55604faf8f60_0 .net "NIBBLE_OUT", 15 0, L_0x55604fafa050;  1 drivers
v0x55604faf9030_0 .net "RESET_L", 0 0, v0x55604faf8930_0;  1 drivers
v0x55604faf9120_0 .net "SEL", 3 0, v0x55604faf89d0_0;  1 drivers
v0x55604faf9230_0 .net "sel_A", 11 0, v0x55604faf8a70_0;  1 drivers
v0x55604faf9320_0 .net "sel_B", 11 0, v0x55604faf8b70_0;  1 drivers
S_0x55604fad18c0 .scope module, "pog" "selector4" 2 23, 3 5 0, S_0x55604fad2790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "NIBBLE_OUT"
    .port_info 1 /INPUT 32 "DATA_A"
    .port_info 2 /INPUT 32 "DATA_B"
    .port_info 3 /INPUT 12 "sel_A"
    .port_info 4 /INPUT 12 "sel_B"
    .port_info 5 /INPUT 4 "SEL"
    .port_info 6 /INPUT 1 "RESET_L"
    .port_info 7 /INPUT 1 "CLK"
v0x55604faf7aa0_0 .net "CLK", 0 0, v0x55604faf8630_0;  alias, 1 drivers
v0x55604faf7bf0_0 .net "DATA_A", 31 0, v0x55604faf86d0_0;  alias, 1 drivers
v0x55604faf7d40_0 .net "DATA_B", 31 0, v0x55604faf8790_0;  alias, 1 drivers
v0x55604faf7e70_0 .net "NIBBLE_OUT", 15 0, L_0x55604fafa050;  alias, 1 drivers
v0x55604faf7f30_0 .net "RESET_L", 0 0, v0x55604faf8930_0;  alias, 1 drivers
v0x55604faf8060_0 .net "SEL", 3 0, v0x55604faf89d0_0;  alias, 1 drivers
v0x55604faf8140_0 .net "sel_A", 11 0, v0x55604faf8a70_0;  alias, 1 drivers
v0x55604faf8200_0 .net "sel_B", 11 0, v0x55604faf8b70_0;  alias, 1 drivers
L_0x55604faf9410 .part v0x55604faf8a70_0, 0, 3;
L_0x55604faf94b0 .part v0x55604faf8b70_0, 0, 3;
L_0x55604faf9550 .part v0x55604faf89d0_0, 0, 1;
L_0x55604faf95f0 .part v0x55604faf8a70_0, 3, 3;
L_0x55604faf9780 .part v0x55604faf8b70_0, 3, 3;
L_0x55604faf98e0 .part v0x55604faf89d0_0, 1, 1;
L_0x55604faf9a80 .part v0x55604faf8a70_0, 6, 3;
L_0x55604faf9b20 .part v0x55604faf8b70_0, 6, 3;
L_0x55604faf9c40 .part v0x55604faf89d0_0, 2, 1;
L_0x55604faf9d10 .part v0x55604faf8a70_0, 9, 3;
L_0x55604faf9e40 .part v0x55604faf8b70_0, 9, 3;
L_0x55604faf9f10 .part v0x55604faf89d0_0, 3, 1;
L_0x55604fafa050 .concat8 [ 4 4 4 4], v0x55604face140_0, v0x55604faf4e30_0, v0x55604faf6080_0, v0x55604faf7270_0;
S_0x55604facf690 .scope generate, "selectores[0]" "selectores[0]" 3 16, 3 16 0, S_0x55604fad18c0;
 .timescale 0 0;
P_0x55604facecb0 .param/l "i" 0 3 16, +C4<00>;
S_0x55604facd690 .scope module, "seli" "selector" 3 18, 4 1 0, S_0x55604facf690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x55604facb290_0 .net "clk", 0 0, v0x55604faf8630_0;  alias, 1 drivers
v0x55604fad40a0_0 .net "dataA", 31 0, v0x55604faf86d0_0;  alias, 1 drivers
v0x55604fad4280_0 .net "dataB", 31 0, v0x55604faf8790_0;  alias, 1 drivers
v0x55604fad4460_0 .var "nibbleA", 3 0;
v0x55604fad0650_0 .var "nibbleB", 3 0;
v0x55604face140_0 .var "nibbleOut", 3 0;
v0x55604facbc20_0 .net "reset_L", 0 0, v0x55604faf8930_0;  alias, 1 drivers
v0x55604faf3e70_0 .net "sel", 0 0, L_0x55604faf9550;  1 drivers
v0x55604faf3f30_0 .net "selA", 2 0, L_0x55604faf9410;  1 drivers
v0x55604faf4010_0 .net "selB", 2 0, L_0x55604faf94b0;  1 drivers
v0x55604faf40f0_0 .var "tempA", 3 0;
v0x55604faf41d0_0 .var "tempB", 3 0;
v0x55604faf42b0_0 .var "tempOut", 3 0;
E_0x55604faadbd0/0 .event edge, v0x55604faf3f30_0, v0x55604fad40a0_0, v0x55604faf4010_0, v0x55604fad4280_0;
E_0x55604faadbd0/1 .event edge, v0x55604faf3e70_0, v0x55604faf41d0_0, v0x55604faf40f0_0;
E_0x55604faadbd0 .event/or E_0x55604faadbd0/0, E_0x55604faadbd0/1;
E_0x55604fad1cb0 .event posedge, v0x55604facb290_0;
S_0x55604faf4490 .scope generate, "selectores[1]" "selectores[1]" 3 16, 3 16 0, S_0x55604fad18c0;
 .timescale 0 0;
P_0x55604faf4650 .param/l "i" 0 3 16, +C4<01>;
S_0x55604faf4710 .scope module, "seli" "selector" 3 18, 4 1 0, S_0x55604faf4490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x55604faf4a60_0 .net "clk", 0 0, v0x55604faf8630_0;  alias, 1 drivers
v0x55604faf4b20_0 .net "dataA", 31 0, v0x55604faf86d0_0;  alias, 1 drivers
v0x55604faf4bc0_0 .net "dataB", 31 0, v0x55604faf8790_0;  alias, 1 drivers
v0x55604faf4c60_0 .var "nibbleA", 3 0;
v0x55604faf4d00_0 .var "nibbleB", 3 0;
v0x55604faf4e30_0 .var "nibbleOut", 3 0;
v0x55604faf4f10_0 .net "reset_L", 0 0, v0x55604faf8930_0;  alias, 1 drivers
v0x55604faf4fb0_0 .net "sel", 0 0, L_0x55604faf98e0;  1 drivers
v0x55604faf5050_0 .net "selA", 2 0, L_0x55604faf95f0;  1 drivers
v0x55604faf5130_0 .net "selB", 2 0, L_0x55604faf9780;  1 drivers
v0x55604faf5210_0 .var "tempA", 3 0;
v0x55604faf52f0_0 .var "tempB", 3 0;
v0x55604faf53d0_0 .var "tempOut", 3 0;
E_0x55604facafb0/0 .event edge, v0x55604faf5050_0, v0x55604fad40a0_0, v0x55604faf5130_0, v0x55604fad4280_0;
E_0x55604facafb0/1 .event edge, v0x55604faf4fb0_0, v0x55604faf52f0_0, v0x55604faf5210_0;
E_0x55604facafb0 .event/or E_0x55604facafb0/0, E_0x55604facafb0/1;
S_0x55604faf55b0 .scope generate, "selectores[2]" "selectores[2]" 3 16, 3 16 0, S_0x55604fad18c0;
 .timescale 0 0;
P_0x55604faf5750 .param/l "i" 0 3 16, +C4<010>;
S_0x55604faf5810 .scope module, "seli" "selector" 3 18, 4 1 0, S_0x55604faf55b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x55604faf5b60_0 .net "clk", 0 0, v0x55604faf8630_0;  alias, 1 drivers
v0x55604faf5c70_0 .net "dataA", 31 0, v0x55604faf86d0_0;  alias, 1 drivers
v0x55604faf5d80_0 .net "dataB", 31 0, v0x55604faf8790_0;  alias, 1 drivers
v0x55604faf5e70_0 .var "nibbleA", 3 0;
v0x55604faf5f50_0 .var "nibbleB", 3 0;
v0x55604faf6080_0 .var "nibbleOut", 3 0;
v0x55604faf6160_0 .net "reset_L", 0 0, v0x55604faf8930_0;  alias, 1 drivers
v0x55604faf6250_0 .net "sel", 0 0, L_0x55604faf9c40;  1 drivers
v0x55604faf6310_0 .net "selA", 2 0, L_0x55604faf9a80;  1 drivers
v0x55604faf63f0_0 .net "selB", 2 0, L_0x55604faf9b20;  1 drivers
v0x55604faf64d0_0 .var "tempA", 3 0;
v0x55604faf65b0_0 .var "tempB", 3 0;
v0x55604faf6690_0 .var "tempOut", 3 0;
E_0x55604faad970/0 .event edge, v0x55604faf6310_0, v0x55604fad40a0_0, v0x55604faf63f0_0, v0x55604fad4280_0;
E_0x55604faad970/1 .event edge, v0x55604faf6250_0, v0x55604faf65b0_0, v0x55604faf64d0_0;
E_0x55604faad970 .event/or E_0x55604faad970/0, E_0x55604faad970/1;
S_0x55604faf6870 .scope generate, "selectores[3]" "selectores[3]" 3 16, 3 16 0, S_0x55604fad18c0;
 .timescale 0 0;
P_0x55604faf6a10 .param/l "i" 0 3 16, +C4<011>;
S_0x55604faf6af0 .scope module, "seli" "selector" 3 18, 4 1 0, S_0x55604faf6870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x55604faf6e40_0 .net "clk", 0 0, v0x55604faf8630_0;  alias, 1 drivers
v0x55604faf6f00_0 .net "dataA", 31 0, v0x55604faf86d0_0;  alias, 1 drivers
v0x55604faf6fc0_0 .net "dataB", 31 0, v0x55604faf8790_0;  alias, 1 drivers
v0x55604faf7060_0 .var "nibbleA", 3 0;
v0x55604faf7140_0 .var "nibbleB", 3 0;
v0x55604faf7270_0 .var "nibbleOut", 3 0;
v0x55604faf7350_0 .net "reset_L", 0 0, v0x55604faf8930_0;  alias, 1 drivers
v0x55604faf73f0_0 .net "sel", 0 0, L_0x55604faf9f10;  1 drivers
v0x55604faf74b0_0 .net "selA", 2 0, L_0x55604faf9d10;  1 drivers
v0x55604faf7620_0 .net "selB", 2 0, L_0x55604faf9e40;  1 drivers
v0x55604faf7700_0 .var "tempA", 3 0;
v0x55604faf77e0_0 .var "tempB", 3 0;
v0x55604faf78c0_0 .var "tempOut", 3 0;
E_0x55604faacfa0/0 .event edge, v0x55604faf74b0_0, v0x55604fad40a0_0, v0x55604faf7620_0, v0x55604fad4280_0;
E_0x55604faacfa0/1 .event edge, v0x55604faf73f0_0, v0x55604faf77e0_0, v0x55604faf7700_0;
E_0x55604faacfa0 .event/or E_0x55604faacfa0/0, E_0x55604faacfa0/1;
S_0x55604faf83c0 .scope module, "prob" "prob" 2 36, 5 1 0, S_0x55604fad2790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CLK"
    .port_info 1 /OUTPUT 32 "DATA_A"
    .port_info 2 /OUTPUT 32 "DATA_B"
    .port_info 3 /OUTPUT 12 "sel_A"
    .port_info 4 /OUTPUT 12 "sel_B"
    .port_info 5 /OUTPUT 4 "SEL"
    .port_info 6 /OUTPUT 1 "RESET_L"
    .port_info 7 /INPUT 16 "NIBBLE_OUT"
v0x55604faf8630_0 .var "CLK", 0 0;
v0x55604faf86d0_0 .var "DATA_A", 31 0;
v0x55604faf8790_0 .var "DATA_B", 31 0;
v0x55604faf8830_0 .net "NIBBLE_OUT", 15 0, L_0x55604fafa050;  alias, 1 drivers
v0x55604faf8930_0 .var "RESET_L", 0 0;
v0x55604faf89d0_0 .var "SEL", 3 0;
v0x55604faf8a70_0 .var "sel_A", 11 0;
v0x55604faf8b70_0 .var "sel_B", 11 0;
    .scope S_0x55604facd690;
T_0 ;
    %wait E_0x55604fad1cb0;
    %load/vec4 v0x55604facbc20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55604face140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55604fad4460_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55604fad0650_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55604faf40f0_0;
    %assign/vec4 v0x55604fad4460_0, 0;
    %load/vec4 v0x55604faf41d0_0;
    %assign/vec4 v0x55604fad0650_0, 0;
    %load/vec4 v0x55604faf42b0_0;
    %assign/vec4 v0x55604face140_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55604facd690;
T_1 ;
    %wait E_0x55604faadbd0;
    %load/vec4 v0x55604fad40a0_0;
    %load/vec4 v0x55604faf3f30_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55604faf40f0_0, 0, 4;
    %load/vec4 v0x55604fad4280_0;
    %load/vec4 v0x55604faf4010_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55604faf41d0_0, 0, 4;
    %load/vec4 v0x55604faf3e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x55604faf41d0_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x55604faf40f0_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x55604faf42b0_0, 0, 4;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55604faf4710;
T_2 ;
    %wait E_0x55604fad1cb0;
    %load/vec4 v0x55604faf4f10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55604faf4e30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55604faf4c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55604faf4d00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55604faf5210_0;
    %assign/vec4 v0x55604faf4c60_0, 0;
    %load/vec4 v0x55604faf52f0_0;
    %assign/vec4 v0x55604faf4d00_0, 0;
    %load/vec4 v0x55604faf53d0_0;
    %assign/vec4 v0x55604faf4e30_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55604faf4710;
T_3 ;
    %wait E_0x55604facafb0;
    %load/vec4 v0x55604faf4b20_0;
    %load/vec4 v0x55604faf5050_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55604faf5210_0, 0, 4;
    %load/vec4 v0x55604faf4bc0_0;
    %load/vec4 v0x55604faf5130_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55604faf52f0_0, 0, 4;
    %load/vec4 v0x55604faf4fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x55604faf52f0_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x55604faf5210_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x55604faf53d0_0, 0, 4;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55604faf5810;
T_4 ;
    %wait E_0x55604fad1cb0;
    %load/vec4 v0x55604faf6160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55604faf6080_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55604faf5e70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55604faf5f50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55604faf64d0_0;
    %assign/vec4 v0x55604faf5e70_0, 0;
    %load/vec4 v0x55604faf65b0_0;
    %assign/vec4 v0x55604faf5f50_0, 0;
    %load/vec4 v0x55604faf6690_0;
    %assign/vec4 v0x55604faf6080_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55604faf5810;
T_5 ;
    %wait E_0x55604faad970;
    %load/vec4 v0x55604faf5c70_0;
    %load/vec4 v0x55604faf6310_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55604faf64d0_0, 0, 4;
    %load/vec4 v0x55604faf5d80_0;
    %load/vec4 v0x55604faf63f0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55604faf65b0_0, 0, 4;
    %load/vec4 v0x55604faf6250_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x55604faf65b0_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x55604faf64d0_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x55604faf6690_0, 0, 4;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55604faf6af0;
T_6 ;
    %wait E_0x55604fad1cb0;
    %load/vec4 v0x55604faf7350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55604faf7270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55604faf7060_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55604faf7140_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55604faf7700_0;
    %assign/vec4 v0x55604faf7060_0, 0;
    %load/vec4 v0x55604faf77e0_0;
    %assign/vec4 v0x55604faf7140_0, 0;
    %load/vec4 v0x55604faf78c0_0;
    %assign/vec4 v0x55604faf7270_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55604faf6af0;
T_7 ;
    %wait E_0x55604faacfa0;
    %load/vec4 v0x55604faf6f00_0;
    %load/vec4 v0x55604faf74b0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55604faf7700_0, 0, 4;
    %load/vec4 v0x55604faf6fc0_0;
    %load/vec4 v0x55604faf7620_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55604faf77e0_0, 0, 4;
    %load/vec4 v0x55604faf73f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x55604faf77e0_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x55604faf7700_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x55604faf78c0_0, 0, 4;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55604faf83c0;
T_8 ;
    %vpi_call 5 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 5 13 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 93;
    %split/vec4 1;
    %assign/vec4 v0x55604faf8930_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x55604faf89d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0x55604faf8b70_0, 0;
    %split/vec4 12;
    %assign/vec4 v0x55604faf8a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x55604faf8790_0, 0;
    %assign/vec4 v0x55604faf86d0_0, 0;
    %wait E_0x55604fad1cb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55604faf8930_0, 0;
    %wait E_0x55604fad1cb0;
    %pushi/vec4 4095, 0, 32;
    %assign/vec4 v0x55604faf86d0_0, 0;
    %pushi/vec4 43981, 0, 32;
    %assign/vec4 v0x55604faf8790_0, 0;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0x55604faf8a70_0, 0;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55604faf8b70_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55604faf8b70_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55604faf8b70_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55604faf8b70_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55604faf89d0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55604faf89d0_0, 4, 5;
    %wait E_0x55604fad1cb0;
    %wait E_0x55604fad1cb0;
    %wait E_0x55604fad1cb0;
    %wait E_0x55604fad1cb0;
    %wait E_0x55604fad1cb0;
    %vpi_call 5 33 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55604faf83c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55604faf8630_0, 0;
    %end;
    .thread T_9;
    .scope S_0x55604faf83c0;
T_10 ;
    %delay 2, 0;
    %load/vec4 v0x55604faf8630_0;
    %inv;
    %assign/vec4 v0x55604faf8630_0, 0;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./selector4.v";
    "./selector.v";
    "./prob.v";
