always @(posedge clock) begin
    if (a) begin
        p <= 1;
        q <= p;
    end
    else begin
        p <= 0;
        q <= q;
    end
end

endmodule