scenario: Synchronous Load Operation
description: Assert load=1 with data=100'hF...F (all 1s) for one clock cycle, verify q loads correctly on next rising edge

scenario: Right Rotation
description: Set ena=2'b01, load=0 with initial q=100'h1 (single 1), verify bit shifts right each clock cycle and wraps around after 100 cycles

scenario: Left Rotation
description: Set ena=2'b10, load=0 with initial q=100'h1, verify bit shifts left each clock cycle and wraps around after 100 cycles

scenario: No Rotation
description: Set ena=2'b00 and ena=2'b11 alternately, verify q maintains its value without any rotation

scenario: Load During Rotation
description: Start rotation (ena=2'b01), then assert load=1 mid-sequence, verify immediate load on next clock edge

scenario: Alternating Directions
description: Toggle between left (2'b10) and right (2'b01) rotation every few cycles, verify correct direction changes

scenario: Complex Data Pattern
description: Load alternating 1s and 0s pattern, rotate both directions, verify pattern integrity maintained after full rotation

scenario: Rapid Enable Changes
description: Change ena value every clock cycle between all four possible values, verify correct handling of each transition
