package aes

import chisel3._
import chisel3.util._

// Takes 32bit inputs (from AES core) and writes to DMA
class DMAInputBuffer (addrBits: Int = 32, beatBytes: Int) extends Module {
  val io = IO(new Bundle {
    val baseAddr = Flipped(Decoupled(UInt(addrBits.W)))
    val dataIn  = Flipped(Decoupled(UInt(32.W)))
    val dmaOutput = Decoupled(new DMAWriterReq(addrBits, beatBytes))
    val done = Output(Bool())
  })

  val bitsFilled = RegInit(0.U(log2Ceil(128 + 1).W))
  val addrReg = RegInit(0.U(addrBits.W))
  val wideData = RegInit(0.U(128.W)) // AES data block size is 128b
  // AES core outputs 32 bits at a time
  val dataQueue = Module(new Queue(UInt(32.W), 4))
  // Signal when to start writing to DMA (ensure that all 128b of data is correctly matched to address)
  val startWrite = RegInit(false.B)
  // Delay done by a cycle to account for request to propagate to DMA
  val doneReg = RegInit(false.B)
  // Data to-be-reversed
  val toReverse = Wire(UInt(32.W))
  // Data with bytes reversed
  val reverse = Wire(UInt(32.W))

  // Start writing when we have an entire block of data (128b)
  when (bitsFilled === 128.U) {
    startWrite := true.B
  } .elsewhen (bitsFilled === 0.U) {
    startWrite := false.B
  }

  // NOTE: Base addr will only be set once per block in memory controller FSM
  when (io.baseAddr.fire) {
    addrReg := io.baseAddr.bits
  }
  // NOTE: The two statements below will NEVER concurrently fire (fire conditions prevent)
  when (dataQueue.io.deq.fire) {
    wideData := wideData | (reverse << bitsFilled).asUInt
    bitsFilled := bitsFilled + 32.U
  }
  when (io.dmaOutput.fire) {
    addrReg := addrReg + io.dmaOutput.bits.totalBytes
    wideData := wideData >> (io.dmaOutput.bits.totalBytes * 8.U)
    bitsFilled := bitsFilled - (io.dmaOutput.bits.totalBytes * 8.U)
  }

  io.baseAddr.ready := ~startWrite
  dataQueue.io.deq.ready := ~startWrite
  dataQueue.io.enq <> io.dataIn
  io.dmaOutput.valid := (bitsFilled > 0.U) & startWrite
  io.dmaOutput.bits.addr := addrReg
  io.dmaOutput.bits.data := wideData
  when (beatBytes.U < 16.U) {
    io.dmaOutput.bits.totalBytes := beatBytes.U
  } .otherwise {
    // 16 bytes == 128 bits
    io.dmaOutput.bits.totalBytes := 16.U
  }
  doneReg := bitsFilled === 0.U
  io.done := doneReg

  // Reversing bytes
  toReverse := dataQueue.io.deq.bits
  reverse   := (toReverse(7,0) << 24).asUInt | (toReverse(15,8) << 16).asUInt | (toReverse(23,16) << 8).asUInt | toReverse(31,24).asUInt
}

// Outputs data from DMA in 32bit chunks (for AES core)
// WARNING: Assumes that beatBytes is at most 16 (anything greater will require us to mask/truncate input data)
//          Currently a safe assumption as our 32b RISC-V core will have beatBytes = 4
class DMAOutputBuffer (beatBytes: Int) extends Module {
  val io = IO(new Bundle {
    val dmaInput  = Flipped(Decoupled(UInt((beatBytes*8).W)))
    val dataOut = Decoupled(UInt(32.W))
  })

  val bitsFilled = RegInit(0.U(log2Ceil(256 + 1).W))
  val wideData = RegInit(0.U(256.W)) // Max data we will ever read at a time is 256b
  val dataQueue = Module(new Queue(UInt(32.W), 8))
  val reverse = Wire(UInt(32.W)) // Used to carry data with bytes reversed

  // NOTE: These two statements will NEVER concurrently fire (fire conditions prevent)
  when (dataQueue.io.enq.fire) {
    bitsFilled := bitsFilled - 32.U
    wideData := wideData >> 32
  }
  when (io.dmaInput.fire) {
    bitsFilled := bitsFilled + (beatBytes * 8).U
    wideData := wideData | (io.dmaInput.bits << bitsFilled).asUInt
  }

  io.dmaInput.ready := bitsFilled < 32.U
  io.dataOut <> dataQueue.io.deq

  dataQueue.io.enq.valid := bitsFilled >= 32.U
  dataQueue.io.enq.bits := reverse

  // Reversing bytes
  reverse := (wideData(7,0) << 24).asUInt | (wideData(15,8) << 16).asUInt | (wideData(23,16) << 8).asUInt | wideData(31,24).asUInt
}
