Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b8fd33fb39fa4c30a20f220f39ed7a08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mac_array_48x48_tb_behav xil_defaultlib.mac_array_48x48_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.register(WORD_SIZE=22)
Compiling module xil_defaultlib.mac_unit
Compiling module xil_defaultlib.mac_array_4x4
Compiling module xil_defaultlib.mac_array_48x48
Compiling module xil_defaultlib.mac_array_48x48_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_array_48x48_tb_behav
