

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_69_4'
================================================================
* Date:           Sun Oct 20 17:38:06 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.30 ns|  20.707 ns|     2.00 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       64|  0.455 us|  1.939 us|   15|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_69_4  |       13|       61|        14|         12|          1|  0 ~ 4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 12, D = 14, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 17 2 
16 --> 
17 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../accelerator.cpp:68]   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load63 = alloca i32 1"   --->   Operation 19 'alloca' 'retval_0_0_0_0_0_load63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load69 = alloca i32 1"   --->   Operation 20 'alloca' 'retval_0_1_0_0_0_load69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load75 = alloca i32 1"   --->   Operation 21 'alloca' 'retval_0_2_0_0_0_load75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load81 = alloca i32 1"   --->   Operation 22 'alloca' 'retval_0_3_0_0_0_load81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_04519 = alloca i32 1"   --->   Operation 23 'alloca' 'mux_case_04519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_14623 = alloca i32 1"   --->   Operation 24 'alloca' 'mux_case_14623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_04727 = alloca i32 1"   --->   Operation 25 'alloca' 'mux_case_04727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_14831 = alloca i32 1"   --->   Operation 26 'alloca' 'mux_case_14831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_04935 = alloca i32 1"   --->   Operation 27 'alloca' 'mux_case_04935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_15039 = alloca i32 1"   --->   Operation 28 'alloca' 'mux_case_15039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_05143 = alloca i32 1"   --->   Operation 29 'alloca' 'mux_case_05143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_15247 = alloca i32 1"   --->   Operation 30 'alloca' 'mux_case_15247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_05351 = alloca i32 1"   --->   Operation 31 'alloca' 'mux_case_05351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_15455 = alloca i32 1"   --->   Operation 32 'alloca' 'mux_case_15455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_05559 = alloca i32 1"   --->   Operation 33 'alloca' 'mux_case_05559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_15663 = alloca i32 1"   --->   Operation 34 'alloca' 'mux_case_15663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%w1_local_187 = alloca i32 1"   --->   Operation 35 'alloca' 'w1_local_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w1_local_1_1 = alloca i32 1"   --->   Operation 36 'alloca' 'w1_local_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%w1_local_2_1 = alloca i32 1"   --->   Operation 37 'alloca' 'w1_local_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w1_local_3_1 = alloca i32 1"   --->   Operation 38 'alloca' 'w1_local_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%w2_local_189 = alloca i32 1"   --->   Operation 39 'alloca' 'w2_local_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%w2_local_1_1 = alloca i32 1"   --->   Operation 40 'alloca' 'w2_local_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%w2_local_2_1 = alloca i32 1"   --->   Operation 41 'alloca' 'w2_local_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%w2_local_3_1 = alloca i32 1"   --->   Operation 42 'alloca' 'w2_local_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bias_1_local_191 = alloca i32 1"   --->   Operation 43 'alloca' 'bias_1_local_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bias_1_local_1_1 = alloca i32 1"   --->   Operation 44 'alloca' 'bias_1_local_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bias_2_local_193 = alloca i32 1"   --->   Operation 45 'alloca' 'bias_2_local_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%bias_2_local_1_1 = alloca i32 1"   --->   Operation 46 'alloca' 'bias_2_local_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cmp_i_i100_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i100"   --->   Operation 47 'read' 'cmp_i_i100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training"   --->   Operation 48 'read' 'training_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load64_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %retval_0_0_0_0_0_load64"   --->   Operation 49 'read' 'retval_0_0_0_0_0_load64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load70_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %retval_0_1_0_0_0_load70"   --->   Operation 50 'read' 'retval_0_1_0_0_0_load70_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load76_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %retval_0_2_0_0_0_load76"   --->   Operation 51 'read' 'retval_0_2_0_0_0_load76_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load82_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %retval_0_3_0_0_0_load82"   --->   Operation 52 'read' 'retval_0_3_0_0_0_load82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_04520_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_04520"   --->   Operation 53 'read' 'mux_case_04520_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mux_case_14624_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_14624"   --->   Operation 54 'read' 'mux_case_14624_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mux_case_04728_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_04728"   --->   Operation 55 'read' 'mux_case_04728_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_14832_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_14832"   --->   Operation 56 'read' 'mux_case_14832_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_04936_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_04936"   --->   Operation 57 'read' 'mux_case_04936_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_15040_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_15040"   --->   Operation 58 'read' 'mux_case_15040_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_05144_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_05144"   --->   Operation 59 'read' 'mux_case_05144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_15248_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_15248"   --->   Operation 60 'read' 'mux_case_15248_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_case_05352_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_05352"   --->   Operation 61 'read' 'mux_case_05352_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_case_15456_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_15456"   --->   Operation 62 'read' 'mux_case_15456_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_05560_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_05560"   --->   Operation 63 'read' 'mux_case_05560_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_15664_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_15664"   --->   Operation 64 'read' 'mux_case_15664_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%w1_local_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_0"   --->   Operation 65 'read' 'w1_local_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%w1_local_1_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_1_0"   --->   Operation 66 'read' 'w1_local_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%w1_local_2_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_2_0"   --->   Operation 67 'read' 'w1_local_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%w1_local_3_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1_local_3_0"   --->   Operation 68 'read' 'w1_local_3_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%w2_local_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_0"   --->   Operation 69 'read' 'w2_local_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%w2_local_1_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_1_0"   --->   Operation 70 'read' 'w2_local_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%w2_local_2_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_2_0"   --->   Operation 71 'read' 'w2_local_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%w2_local_3_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2_local_3_0"   --->   Operation 72 'read' 'w2_local_3_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bias_1_local_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_1_local_0"   --->   Operation 73 'read' 'bias_1_local_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%bias_1_local_1_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_1_local_1_0"   --->   Operation 74 'read' 'bias_1_local_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%bias_2_local_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_2_local_0"   --->   Operation 75 'read' 'bias_2_local_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%bias_2_local_1_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_2_local_1_0"   --->   Operation 76 'read' 'bias_2_local_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_2_local_1_0_read, i16 %bias_2_local_1_1"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_2_local_0_read, i16 %bias_2_local_193"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 79 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_1_local_1_0_read, i16 %bias_1_local_1_1"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 80 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %bias_1_local_0_read, i16 %bias_1_local_191"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 81 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_3_0_read, i16 %w2_local_3_1"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 82 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_2_0_read, i16 %w2_local_2_1"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 83 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_1_0_read, i16 %w2_local_1_1"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 84 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_0_read, i16 %w2_local_189"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 85 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_3_0_read, i16 %w1_local_3_1"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 86 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_2_0_read, i16 %w1_local_2_1"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 87 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_1_0_read, i16 %w1_local_1_1"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 88 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_0_read, i16 %w1_local_187"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 89 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %mux_case_15664_read, i16 %mux_case_15663"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %mux_case_05560_read, i16 %mux_case_05559"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 91 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %mux_case_15456_read, i16 %mux_case_15455"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 92 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %mux_case_05352_read, i16 %mux_case_05351"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 93 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %mux_case_15248_read, i16 %mux_case_15247"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 94 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %mux_case_05144_read, i16 %mux_case_05143"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 95 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %mux_case_15040_read, i16 %mux_case_15039"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 96 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %mux_case_04936_read, i16 %mux_case_04935"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 97 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %mux_case_14832_read, i16 %mux_case_14831"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 98 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %mux_case_04728_read, i16 %mux_case_04727"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 99 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %mux_case_14624_read, i16 %mux_case_14623"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 100 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %mux_case_04520_read, i16 %mux_case_04519"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 101 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %retval_0_3_0_0_0_load82_read, i16 %retval_0_3_0_0_0_load81"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 102 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %retval_0_2_0_0_0_load76_read, i16 %retval_0_2_0_0_0_load75"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 103 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %retval_0_1_0_0_0_load70_read, i16 %retval_0_1_0_0_0_load69"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 104 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %retval_0_0_0_0_0_load64_read, i16 %retval_0_0_0_0_0_load63"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 105 [1/1] (0.48ns)   --->   "%store_ln68 = store i3 0, i3 %j" [../accelerator.cpp:68]   --->   Operation 105 'store' 'store_ln68' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body96"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.56>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%j_1 = load i3 %j" [../accelerator.cpp:69]   --->   Operation 107 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.74ns)   --->   "%icmp_ln69 = icmp_eq  i3 %j_1, i3 4" [../accelerator.cpp:69]   --->   Operation 108 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.74ns)   --->   "%add_ln69 = add i3 %j_1, i3 1" [../accelerator.cpp:69]   --->   Operation 109 'add' 'add_ln69' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.body96.split_ifconv, void %for.body96.cleanup294_crit_edge.exitStub" [../accelerator.cpp:69]   --->   Operation 110 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.74ns)   --->   "%icmp_ln143 = icmp_eq  i3 %j_1, i3 3" [../accelerator.cpp:143]   --->   Operation 111 'icmp' 'icmp_ln143' <Predicate = (!icmp_ln69)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.33ns)   --->   "%and_ln143 = and i1 %cmp_i_i100_read, i1 %icmp_ln143" [../accelerator.cpp:143]   --->   Operation 112 'and' 'and_ln143' <Predicate = (!icmp_ln69)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %and_ln143, void %for.inc288, void %for.body96.split_ifconv.cleanup294_crit_edge.exitStub" [../accelerator.cpp:143]   --->   Operation 113 'br' 'br_ln143' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.48ns)   --->   "%store_ln68 = store i3 %add_ln69, i3 %j" [../accelerator.cpp:68]   --->   Operation 114 'store' 'store_ln68' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 8.60>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%w1_local_187_load_1 = load i16 %w1_local_187" [../accelerator.cpp:134]   --->   Operation 115 'load' 'w1_local_187_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%w1_local_1_1_load_1 = load i16 %w1_local_1_1" [../accelerator.cpp:134]   --->   Operation 116 'load' 'w1_local_1_1_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%w1_local_2_1_load_1 = load i16 %w1_local_2_1" [../accelerator.cpp:134]   --->   Operation 117 'load' 'w1_local_2_1_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%w1_local_3_1_load_1 = load i16 %w1_local_3_1" [../accelerator.cpp:134]   --->   Operation 118 'load' 'w1_local_3_1_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%bias_1_local_191_load_1 = load i16 %bias_1_local_191" [../accelerator.cpp:134]   --->   Operation 119 'load' 'bias_1_local_191_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%bias_1_local_1_1_load_1 = load i16 %bias_1_local_1_1" [../accelerator.cpp:134]   --->   Operation 120 'load' 'bias_1_local_1_1_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i3 %j_1" [../accelerator.cpp:69]   --->   Operation 121 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.60ns)   --->   "%output_0 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.4i10.i10.i2, i2 0, i10 0, i2 1, i10 0, i2 2, i10 512, i2 3, i10 512, i10 0, i2 %trunc_ln69" [../accelerator.cpp:73]   --->   Operation 122 'sparsemux' 'output_0' <Predicate = (!icmp_ln69)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i10 %output_0" [../accelerator.cpp:73]   --->   Operation 123 'zext' 'zext_ln73' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.60ns)   --->   "%output_0_1 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.4i10.i10.i2, i2 0, i10 0, i2 1, i10 512, i2 2, i10 0, i2 3, i10 512, i10 0, i2 %trunc_ln69" [../accelerator.cpp:72]   --->   Operation 124 'sparsemux' 'output_0_1' <Predicate = (!icmp_ln69)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i10 %output_0_1" [../accelerator.cpp:72]   --->   Operation 125 'zext' 'zext_ln72' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 126 [4/4] (8.00ns)   --->   "%call_ret1 = call i160 @model_array, i16 %w1_local_187_load_1, i16 %w1_local_1_1_load_1, i16 %w1_local_2_1_load_1, i16 %w1_local_3_1_load_1, i16 %bias_1_local_191_load_1, i16 %bias_1_local_1_1_load_1, i16 %zext_ln73, i16 %zext_ln72, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:83]   --->   Operation 126 'call' 'call_ret1' <Predicate = (!icmp_ln69)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.00>
ST_4 : Operation 127 [3/4] (8.00ns)   --->   "%call_ret1 = call i160 @model_array, i16 %w1_local_187_load_1, i16 %w1_local_1_1_load_1, i16 %w1_local_2_1_load_1, i16 %w1_local_3_1_load_1, i16 %bias_1_local_191_load_1, i16 %bias_1_local_1_1_load_1, i16 %zext_ln73, i16 %zext_ln72, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:83]   --->   Operation 127 'call' 'call_ret1' <Predicate = (!icmp_ln69)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.00>
ST_5 : Operation 128 [2/4] (8.00ns)   --->   "%call_ret1 = call i160 @model_array, i16 %w1_local_187_load_1, i16 %w1_local_1_1_load_1, i16 %w1_local_2_1_load_1, i16 %w1_local_3_1_load_1, i16 %bias_1_local_191_load_1, i16 %bias_1_local_1_1_load_1, i16 %zext_ln73, i16 %zext_ln72, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:83]   --->   Operation 128 'call' 'call_ret1' <Predicate = (!icmp_ln69)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 10.3>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%w2_local_189_load_1 = load i16 %w2_local_189" [../accelerator.cpp:123]   --->   Operation 129 'load' 'w2_local_189_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%w2_local_1_1_load_1 = load i16 %w2_local_1_1" [../accelerator.cpp:123]   --->   Operation 130 'load' 'w2_local_1_1_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%w2_local_2_1_load_1 = load i16 %w2_local_2_1" [../accelerator.cpp:123]   --->   Operation 131 'load' 'w2_local_2_1_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%w2_local_3_1_load_1 = load i16 %w2_local_3_1" [../accelerator.cpp:123]   --->   Operation 132 'load' 'w2_local_3_1_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%bias_2_local_193_load_1 = load i16 %bias_2_local_193" [../accelerator.cpp:123]   --->   Operation 133 'load' 'bias_2_local_193_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%bias_2_local_1_1_load_1 = load i16 %bias_2_local_1_1" [../accelerator.cpp:123]   --->   Operation 134 'load' 'bias_2_local_1_1_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 135 [1/4] (2.33ns)   --->   "%call_ret1 = call i160 @model_array, i16 %w1_local_187_load_1, i16 %w1_local_1_1_load_1, i16 %w1_local_2_1_load_1, i16 %w1_local_3_1_load_1, i16 %bias_1_local_191_load_1, i16 %bias_1_local_1_1_load_1, i16 %zext_ln73, i16 %zext_ln72, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:83]   --->   Operation 135 'call' 'call_ret1' <Predicate = (!icmp_ln69)> <Delay = 2.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%array_out1_output_k = extractvalue i160 %call_ret1" [../accelerator.cpp:83]   --->   Operation 136 'extractvalue' 'array_out1_output_k' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%array_out1_output_k_2 = extractvalue i160 %call_ret1" [../accelerator.cpp:83]   --->   Operation 137 'extractvalue' 'array_out1_output_k_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 138 [4/4] (8.00ns)   --->   "%call_ret2 = call i160 @model_array, i16 %w2_local_189_load_1, i16 %w2_local_1_1_load_1, i16 %w2_local_2_1_load_1, i16 %w2_local_3_1_load_1, i16 %bias_2_local_193_load_1, i16 %bias_2_local_1_1_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_2, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:88]   --->   Operation 138 'call' 'call_ret2' <Predicate = (!icmp_ln69)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 139 [3/4] (8.00ns)   --->   "%call_ret2 = call i160 @model_array, i16 %w2_local_189_load_1, i16 %w2_local_1_1_load_1, i16 %w2_local_2_1_load_1, i16 %w2_local_3_1_load_1, i16 %bias_2_local_193_load_1, i16 %bias_2_local_1_1_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_2, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:88]   --->   Operation 139 'call' 'call_ret2' <Predicate = (!icmp_ln69)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 140 [2/4] (8.00ns)   --->   "%call_ret2 = call i160 @model_array, i16 %w2_local_189_load_1, i16 %w2_local_1_1_load_1, i16 %w2_local_2_1_load_1, i16 %w2_local_3_1_load_1, i16 %bias_2_local_193_load_1, i16 %bias_2_local_1_1_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_2, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:88]   --->   Operation 140 'call' 'call_ret2' <Predicate = (!icmp_ln69)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 11.7>
ST_9 : Operation 141 [1/4] (2.33ns)   --->   "%call_ret2 = call i160 @model_array, i16 %w2_local_189_load_1, i16 %w2_local_1_1_load_1, i16 %w2_local_2_1_load_1, i16 %w2_local_3_1_load_1, i16 %bias_2_local_193_load_1, i16 %bias_2_local_1_1_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_2, i16 0, i16 0, i16 %training_read" [../accelerator.cpp:88]   --->   Operation 141 'call' 'call_ret2' <Predicate = (!icmp_ln69)> <Delay = 2.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%array_out2_output_k = extractvalue i160 %call_ret2" [../accelerator.cpp:88]   --->   Operation 142 'extractvalue' 'array_out2_output_k' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.01ns)   --->   "%icmp_ln93 = icmp_eq  i16 %array_out2_output_k, i16 0" [../accelerator.cpp:93]   --->   Operation 143 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln69)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %array_out2_output_k, i32 15" [../accelerator.cpp:93]   --->   Operation 144 'bitselect' 'tmp' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.01ns)   --->   "%sub_ln93 = sub i16 0, i16 %array_out2_output_k" [../accelerator.cpp:93]   --->   Operation 145 'sub' 'sub_ln93' <Predicate = (!icmp_ln69)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.42ns)   --->   "%select_ln93 = select i1 %tmp, i16 %sub_ln93, i16 %array_out2_output_k" [../accelerator.cpp:93]   --->   Operation 146 'select' 'select_ln93' <Predicate = (!icmp_ln69)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @llvm.part.select.i16, i16 %select_ln93, i32 15, i32 0" [../accelerator.cpp:93]   --->   Operation 147 'partselect' 'tmp_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %tmp_2" [../accelerator.cpp:93]   --->   Operation 148 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i17 %tmp_3" [../accelerator.cpp:93]   --->   Operation 149 'sext' 'sext_ln93' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.78ns)   --->   "%tmp_4 = cttz i32 @llvm.cttz.i32, i32 %sext_ln93, i1 1" [../accelerator.cpp:93]   --->   Operation 150 'cttz' 'tmp_4' <Predicate = (!icmp_ln69)> <Delay = 0.78> <CoreInst = "cttz">   --->   Core 145 'cttz' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i32 %tmp_4" [../accelerator.cpp:93]   --->   Operation 151 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (1.20ns)   --->   "%sub_ln93_1 = sub i32 16, i32 %tmp_4" [../accelerator.cpp:93]   --->   Operation 152 'sub' 'sub_ln93_1' <Predicate = (!icmp_ln69)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (1.20ns)   --->   "%add_ln93 = add i32 %sub_ln93_1, i32 4294967243" [../accelerator.cpp:93]   --->   Operation 153 'add' 'add_ln93' <Predicate = (!icmp_ln69)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln93, i32 1, i32 31" [../accelerator.cpp:93]   --->   Operation 154 'partselect' 'tmp_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (1.19ns)   --->   "%icmp_ln93_1 = icmp_sgt  i31 %tmp_5, i31 0" [../accelerator.cpp:93]   --->   Operation 155 'icmp' 'icmp_ln93_1' <Predicate = (!icmp_ln69)> <Delay = 1.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln93_2 = trunc i32 %sub_ln93_1" [../accelerator.cpp:93]   --->   Operation 156 'trunc' 'trunc_ln93_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.86ns)   --->   "%sub_ln93_4 = sub i4 6, i4 %trunc_ln93_2" [../accelerator.cpp:93]   --->   Operation 157 'sub' 'sub_ln93_4' <Predicate = (!icmp_ln69)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln93_5 = zext i4 %sub_ln93_4" [../accelerator.cpp:93]   --->   Operation 158 'zext' 'zext_ln93_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.71ns)   --->   "%lshr_ln93_2 = lshr i16 65535, i16 %zext_ln93_5" [../accelerator.cpp:93]   --->   Operation 159 'lshr' 'lshr_ln93_2' <Predicate = (!icmp_ln69)> <Delay = 0.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln93_2)   --->   "%and_ln93_3 = and i16 %select_ln93, i16 %lshr_ln93_2" [../accelerator.cpp:93]   --->   Operation 160 'and' 'and_ln93_3' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (1.01ns) (out node of the LUT)   --->   "%icmp_ln93_2 = icmp_ne  i16 %and_ln93_3, i16 0" [../accelerator.cpp:93]   --->   Operation 161 'icmp' 'icmp_ln93_2' <Predicate = (!icmp_ln69)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%phi_ln93 = and i1 %icmp_ln93_1, i1 %icmp_ln93_2" [../accelerator.cpp:93]   --->   Operation 162 'and' 'phi_ln93' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln93, i32 31" [../accelerator.cpp:93]   --->   Operation 163 'bitselect' 'tmp_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln93_1 = xor i1 %tmp_6, i1 1" [../accelerator.cpp:93]   --->   Operation 164 'xor' 'xor_ln93_1' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln93, i32 %add_ln93" [../accelerator.cpp:93]   --->   Operation 165 'bitselect' 'tmp_7' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln93 = and i1 %tmp_7, i1 %xor_ln93_1" [../accelerator.cpp:93]   --->   Operation 166 'and' 'and_ln93' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln93 = or i1 %and_ln93, i1 %phi_ln93" [../accelerator.cpp:93]   --->   Operation 167 'or' 'or_ln93' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln93" [../accelerator.cpp:93]   --->   Operation 168 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln69)> <Delay = 0.33>
ST_9 : Operation 169 [1/1] (1.20ns)   --->   "%icmp_ln93_3 = icmp_sgt  i32 %add_ln93, i32 0" [../accelerator.cpp:93]   --->   Operation 169 'icmp' 'icmp_ln93_3' <Predicate = (!icmp_ln69)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (1.01ns)   --->   "%icmp_ln105 = icmp_sgt  i16 %array_out2_output_k, i16 0" [../accelerator.cpp:105]   --->   Operation 170 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln69)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%zext_ln106_cast = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.4i10.i10.i2, i2 0, i10 0, i2 1, i10 512, i2 2, i10 512, i2 3, i10 0, i10 0, i2 %trunc_ln69" [../accelerator.cpp:106]   --->   Operation 171 'sparsemux' 'zext_ln106_cast' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%zext_ln106 = zext i10 %zext_ln106_cast" [../accelerator.cpp:106]   --->   Operation 172 'zext' 'zext_ln106' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (1.01ns) (out node of the LUT)   --->   "%delta_2 = sub i16 %array_out2_output_k, i16 %zext_ln106" [../accelerator.cpp:106]   --->   Operation 173 'sub' 'delta_2' <Predicate = (!icmp_ln69)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (0.42ns)   --->   "%delta_2_1 = select i1 %icmp_ln105, i16 %delta_2, i16 0" [../accelerator.cpp:105]   --->   Operation 174 'select' 'delta_2_1' <Predicate = (!icmp_ln69)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 175 [4/4] (8.00ns)   --->   "%call_ret3 = call i160 @model_array, i16 %w2_local_189_load_1, i16 %w2_local_1_1_load_1, i16 %w2_local_2_1_load_1, i16 %w2_local_3_1_load_1, i16 %bias_2_local_193_load_1, i16 %bias_2_local_1_1_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_2, i16 %delta_2_1, i16 0, i16 %training_read" [../accelerator.cpp:123]   --->   Operation 175 'call' 'call_ret3' <Predicate = (!icmp_ln69)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i16 %select_ln93" [../accelerator.cpp:93]   --->   Operation 176 'zext' 'zext_ln93' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (1.20ns)   --->   "%add_ln93_1 = add i32 %sub_ln93_1, i32 4294967242" [../accelerator.cpp:93]   --->   Operation 177 'add' 'add_ln93_1' <Predicate = (!icmp_ln69 & icmp_ln93_3)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i32 %add_ln93_1" [../accelerator.cpp:93]   --->   Operation 178 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln69 & icmp_ln93_3)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (1.45ns)   --->   "%lshr_ln93 = lshr i64 %zext_ln93, i64 %zext_ln93_1" [../accelerator.cpp:93]   --->   Operation 179 'lshr' 'lshr_ln93' <Predicate = (!icmp_ln69 & icmp_ln93_3)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [3/4] (8.00ns)   --->   "%call_ret3 = call i160 @model_array, i16 %w2_local_189_load_1, i16 %w2_local_1_1_load_1, i16 %w2_local_2_1_load_1, i16 %w2_local_3_1_load_1, i16 %bias_2_local_193_load_1, i16 %bias_2_local_1_1_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_2, i16 %delta_2_1, i16 0, i16 %training_read" [../accelerator.cpp:123]   --->   Operation 180 'call' 'call_ret3' <Predicate = (!icmp_ln69)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 20.7>
ST_11 : Operation 181 [1/1] (1.20ns)   --->   "%sub_ln93_2 = sub i32 54, i32 %sub_ln93_1" [../accelerator.cpp:93]   --->   Operation 181 'sub' 'sub_ln93_2' <Predicate = (!icmp_ln69 & !icmp_ln93_3)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i32 %sub_ln93_2" [../accelerator.cpp:93]   --->   Operation 182 'zext' 'zext_ln93_2' <Predicate = (!icmp_ln69 & !icmp_ln93_3)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (1.45ns)   --->   "%shl_ln93 = shl i64 %zext_ln93, i64 %zext_ln93_2" [../accelerator.cpp:93]   --->   Operation 183 'shl' 'shl_ln93' <Predicate = (!icmp_ln69 & !icmp_ln93_3)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln93_2)   --->   "%cond50_i_i315 = select i1 %icmp_ln93_3, i64 %lshr_ln93, i64 %shl_ln93" [../accelerator.cpp:93]   --->   Operation 184 'select' 'cond50_i_i315' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln93_2)   --->   "%zext_ln93_3 = zext i2 %or_ln" [../accelerator.cpp:93]   --->   Operation 185 'zext' 'zext_ln93_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (1.47ns) (out node of the LUT)   --->   "%add_ln93_2 = add i64 %cond50_i_i315, i64 %zext_ln93_3" [../accelerator.cpp:93]   --->   Operation 186 'add' 'add_ln93_2' <Predicate = (!icmp_ln69)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%lshr_ln93_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln93_2, i32 1, i32 63" [../accelerator.cpp:93]   --->   Operation 187 'partselect' 'lshr_ln93_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln93_4 = zext i63 %lshr_ln93_1" [../accelerator.cpp:93]   --->   Operation 188 'zext' 'zext_ln93_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln93_2, i32 54" [../accelerator.cpp:93]   --->   Operation 189 'bitselect' 'tmp_9' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.45ns)   --->   "%select_ln93_1 = select i1 %tmp_9, i11 1023, i11 1022" [../accelerator.cpp:93]   --->   Operation 190 'select' 'select_ln93_1' <Predicate = (!icmp_ln69)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln93_3 = sub i11 7, i11 %trunc_ln93" [../accelerator.cpp:93]   --->   Operation 191 'sub' 'sub_ln93_3' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 192 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln93_3 = add i11 %select_ln93_1, i11 %sub_ln93_3" [../accelerator.cpp:93]   --->   Operation 192 'add' 'add_ln93_3' <Predicate = (!icmp_ln69)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp, i11 %add_ln93_3" [../accelerator.cpp:93]   --->   Operation 193 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln93_4, i12 %tmp_s, i32 52, i32 63" [../accelerator.cpp:93]   --->   Operation 194 'partset' 'LD' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln748 = bitcast i64 %LD" [../accelerator.cpp:93]   --->   Operation 195 'bitcast' 'bitcast_ln748' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln93_2, i32 1, i32 52" [../accelerator.cpp:93]   --->   Operation 196 'partselect' 'trunc_ln93_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.94ns)   --->   "%icmp_ln93_4 = icmp_ne  i11 %add_ln93_3, i11 2047" [../accelerator.cpp:93]   --->   Operation 197 'icmp' 'icmp_ln93_4' <Predicate = (!icmp_ln69)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [1/1] (1.30ns)   --->   "%icmp_ln93_5 = icmp_eq  i52 %trunc_ln93_1, i52 0" [../accelerator.cpp:93]   --->   Operation 198 'icmp' 'icmp_ln93_5' <Predicate = (!icmp_ln69)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.33ns)   --->   "%or_ln93_1 = or i1 %icmp_ln93_5, i1 %icmp_ln93_4" [../accelerator.cpp:93]   --->   Operation 199 'or' 'or_ln93_1' <Predicate = (!icmp_ln69)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (15.0ns)   --->   "%tmp_1 = fcmp_ogt  i64 %bitcast_ln748, i64 0.5" [../accelerator.cpp:93]   --->   Operation 200 'dcmp' 'tmp_1' <Predicate = (!icmp_ln69)> <Delay = 15.0> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [2/4] (8.00ns)   --->   "%call_ret3 = call i160 @model_array, i16 %w2_local_189_load_1, i16 %w2_local_1_1_load_1, i16 %w2_local_2_1_load_1, i16 %w2_local_3_1_load_1, i16 %bias_2_local_193_load_1, i16 %bias_2_local_1_1_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_2, i16 %delta_2_1, i16 0, i16 %training_read" [../accelerator.cpp:123]   --->   Operation 201 'call' 'call_ret3' <Predicate = (!icmp_ln69)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 15.3>
ST_12 : Operation 202 [1/1] (0.33ns)   --->   "%and_ln93_1 = and i1 %or_ln93_1, i1 %tmp_1" [../accelerator.cpp:93]   --->   Operation 202 'and' 'and_ln93_1' <Predicate = (!icmp_ln69)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (15.0ns)   --->   "%tmp_8 = fcmp_ole  i64 %bitcast_ln748, i64 0.5" [../accelerator.cpp:96]   --->   Operation 203 'dcmp' 'tmp_8' <Predicate = (!icmp_ln69)> <Delay = 15.0> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 15.0> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln96)   --->   "%and_ln96 = and i1 %or_ln93_1, i1 %tmp_8" [../accelerator.cpp:96]   --->   Operation 204 'and' 'and_ln96' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_2)   --->   "%xor_ln93 = xor i1 %icmp_ln93, i1 1" [../accelerator.cpp:93]   --->   Operation 205 'xor' 'xor_ln93' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93_2 = and i1 %and_ln93_1, i1 %xor_ln93" [../accelerator.cpp:93]   --->   Operation 206 'and' 'and_ln93_2' <Predicate = (!icmp_ln69)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node or_ln96)   --->   "%xor_ln96 = xor i1 %and_ln93_1, i1 1" [../accelerator.cpp:96]   --->   Operation 207 'xor' 'xor_ln96' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln96)   --->   "%and_ln96_1 = and i1 %and_ln96, i1 %xor_ln96" [../accelerator.cpp:96]   --->   Operation 208 'and' 'and_ln96_1' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln96 = or i1 %icmp_ln93, i1 %and_ln96_1" [../accelerator.cpp:96]   --->   Operation 209 'or' 'or_ln96' <Predicate = (!icmp_ln69)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/4] (2.33ns)   --->   "%call_ret3 = call i160 @model_array, i16 %w2_local_189_load_1, i16 %w2_local_1_1_load_1, i16 %w2_local_2_1_load_1, i16 %w2_local_3_1_load_1, i16 %bias_2_local_193_load_1, i16 %bias_2_local_1_1_load_1, i16 %array_out1_output_k, i16 %array_out1_output_k_2, i16 %delta_2_1, i16 0, i16 %training_read" [../accelerator.cpp:123]   --->   Operation 210 'call' 'call_ret3' <Predicate = (!icmp_ln69)> <Delay = 2.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%array_back2_delta_kmin1 = extractvalue i160 %call_ret3" [../accelerator.cpp:123]   --->   Operation 211 'extractvalue' 'array_back2_delta_kmin1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%array_back2_delta_kmin1_2 = extractvalue i160 %call_ret3" [../accelerator.cpp:123]   --->   Operation 212 'extractvalue' 'array_back2_delta_kmin1_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%array_back2_weight_changes = extractvalue i160 %call_ret3" [../accelerator.cpp:123]   --->   Operation 213 'extractvalue' 'array_back2_weight_changes' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_4 = extractvalue i160 %call_ret3" [../accelerator.cpp:123]   --->   Operation 214 'extractvalue' 'array_back2_weight_changes_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_5 = extractvalue i160 %call_ret3" [../accelerator.cpp:123]   --->   Operation 215 'extractvalue' 'array_back2_weight_changes_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_6 = extractvalue i160 %call_ret3" [../accelerator.cpp:123]   --->   Operation 216 'extractvalue' 'array_back2_weight_changes_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%array_back2_bias_change = extractvalue i160 %call_ret3" [../accelerator.cpp:123]   --->   Operation 217 'extractvalue' 'array_back2_bias_change' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%array_back2_bias_change_2 = extractvalue i160 %call_ret3" [../accelerator.cpp:123]   --->   Operation 218 'extractvalue' 'array_back2_bias_change_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_12 : Operation 219 [4/4] (8.00ns)   --->   "%call_ret = call i160 @model_array, i16 %w1_local_187_load_1, i16 %w1_local_1_1_load_1, i16 %w1_local_2_1_load_1, i16 %w1_local_3_1_load_1, i16 %bias_1_local_191_load_1, i16 %bias_1_local_1_1_load_1, i16 %zext_ln73, i16 %zext_ln72, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_2, i16 %training_read" [../accelerator.cpp:134]   --->   Operation 219 'call' 'call_ret' <Predicate = (!icmp_ln69)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 220 [1/1] (0.48ns)   --->   "%store_ln123 = store i16 %array_back2_bias_change_2, i16 %bias_2_local_1_1" [../accelerator.cpp:123]   --->   Operation 220 'store' 'store_ln123' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_12 : Operation 221 [1/1] (0.48ns)   --->   "%store_ln123 = store i16 %array_back2_bias_change, i16 %bias_2_local_193" [../accelerator.cpp:123]   --->   Operation 221 'store' 'store_ln123' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_12 : Operation 222 [1/1] (0.48ns)   --->   "%store_ln123 = store i16 %array_back2_weight_changes_6, i16 %w2_local_3_1" [../accelerator.cpp:123]   --->   Operation 222 'store' 'store_ln123' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_12 : Operation 223 [1/1] (0.48ns)   --->   "%store_ln123 = store i16 %array_back2_weight_changes_5, i16 %w2_local_2_1" [../accelerator.cpp:123]   --->   Operation 223 'store' 'store_ln123' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_12 : Operation 224 [1/1] (0.48ns)   --->   "%store_ln123 = store i16 %array_back2_weight_changes_4, i16 %w2_local_1_1" [../accelerator.cpp:123]   --->   Operation 224 'store' 'store_ln123' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_12 : Operation 225 [1/1] (0.48ns)   --->   "%store_ln123 = store i16 %array_back2_weight_changes, i16 %w2_local_189" [../accelerator.cpp:123]   --->   Operation 225 'store' 'store_ln123' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_12 : Operation 226 [1/1] (0.48ns)   --->   "%store_ln123 = store i16 %array_back2_weight_changes_6, i16 %mux_case_15663" [../accelerator.cpp:123]   --->   Operation 226 'store' 'store_ln123' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_12 : Operation 227 [1/1] (0.48ns)   --->   "%store_ln123 = store i16 %array_back2_weight_changes_4, i16 %mux_case_05559" [../accelerator.cpp:123]   --->   Operation 227 'store' 'store_ln123' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_12 : Operation 228 [1/1] (0.48ns)   --->   "%store_ln123 = store i16 %array_back2_weight_changes_5, i16 %mux_case_15455" [../accelerator.cpp:123]   --->   Operation 228 'store' 'store_ln123' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_12 : Operation 229 [1/1] (0.48ns)   --->   "%store_ln123 = store i16 %array_back2_weight_changes, i16 %mux_case_05351" [../accelerator.cpp:123]   --->   Operation 229 'store' 'store_ln123' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_12 : Operation 230 [1/1] (0.48ns)   --->   "%store_ln123 = store i16 %array_back2_bias_change_2, i16 %mux_case_14831" [../accelerator.cpp:123]   --->   Operation 230 'store' 'store_ln123' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_12 : Operation 231 [1/1] (0.48ns)   --->   "%store_ln123 = store i16 %array_back2_bias_change, i16 %mux_case_04727" [../accelerator.cpp:123]   --->   Operation 231 'store' 'store_ln123' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>

State 13 <SV = 12> <Delay = 8.00>
ST_13 : Operation 232 [3/4] (8.00ns)   --->   "%call_ret = call i160 @model_array, i16 %w1_local_187_load_1, i16 %w1_local_1_1_load_1, i16 %w1_local_2_1_load_1, i16 %w1_local_3_1_load_1, i16 %bias_1_local_191_load_1, i16 %bias_1_local_1_1_load_1, i16 %zext_ln73, i16 %zext_ln72, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_2, i16 %training_read" [../accelerator.cpp:134]   --->   Operation 232 'call' 'call_ret' <Predicate = (!icmp_ln69)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.00>
ST_14 : Operation 233 [2/4] (8.00ns)   --->   "%call_ret = call i160 @model_array, i16 %w1_local_187_load_1, i16 %w1_local_1_1_load_1, i16 %w1_local_2_1_load_1, i16 %w1_local_3_1_load_1, i16 %bias_1_local_191_load_1, i16 %bias_1_local_1_1_load_1, i16 %zext_ln73, i16 %zext_ln72, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_2, i16 %training_read" [../accelerator.cpp:134]   --->   Operation 233 'call' 'call_ret' <Predicate = (!icmp_ln69)> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.82>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load_2 = load i16 %retval_0_0_0_0_0_load63"   --->   Operation 234 'load' 'retval_0_0_0_0_0_load_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load_2 = load i16 %retval_0_1_0_0_0_load69"   --->   Operation 235 'load' 'retval_0_1_0_0_0_load_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load_2 = load i16 %retval_0_2_0_0_0_load75"   --->   Operation 236 'load' 'retval_0_2_0_0_0_load_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load_2 = load i16 %retval_0_3_0_0_0_load81"   --->   Operation 237 'load' 'retval_0_3_0_0_0_load_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../accelerator.cpp:68]   --->   Operation 238 'specpipeline' 'specpipeline_ln68' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4, i64 2" [../accelerator.cpp:68]   --->   Operation 239 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../accelerator.cpp:69]   --->   Operation 240 'specloopname' 'specloopname_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.74ns)   --->   "%icmp_ln94 = icmp_ne  i3 %j_1, i3 0" [../accelerator.cpp:94]   --->   Operation 241 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln69)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 242 [1/1] (0.74ns)   --->   "%icmp_ln94_1 = icmp_ne  i3 %j_1, i3 1" [../accelerator.cpp:94]   --->   Operation 242 'icmp' 'icmp_ln94_1' <Predicate = (!icmp_ln69)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (0.74ns)   --->   "%icmp_ln94_2 = icmp_ne  i3 %j_1, i3 2" [../accelerator.cpp:94]   --->   Operation 243 'icmp' 'icmp_ln94_2' <Predicate = (!icmp_ln69)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node retval_0_3_0_0_0_load)   --->   "%and_ln94 = and i1 %and_ln93_2, i1 %icmp_ln94" [../accelerator.cpp:94]   --->   Operation 244 'and' 'and_ln94' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node retval_0_3_0_0_0_load)   --->   "%and_ln94_1 = and i1 %icmp_ln94_1, i1 %icmp_ln94_2" [../accelerator.cpp:94]   --->   Operation 245 'and' 'and_ln94_1' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node retval_0_3_0_0_0_load)   --->   "%and_ln94_2 = and i1 %and_ln94_1, i1 %and_ln94" [../accelerator.cpp:94]   --->   Operation 246 'and' 'and_ln94_2' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node retval_0_3_0_0_0_load)   --->   "%and_ln96_2 = and i1 %icmp_ln94, i1 %icmp_ln94_1" [../accelerator.cpp:96]   --->   Operation 247 'and' 'and_ln96_2' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node retval_0_3_0_0_0_load)   --->   "%and_ln96_3 = and i1 %icmp_ln94_2, i1 %or_ln96" [../accelerator.cpp:96]   --->   Operation 248 'and' 'and_ln96_3' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node retval_0_3_0_0_0_load)   --->   "%and_ln96_4 = and i1 %and_ln96_3, i1 %and_ln96_2" [../accelerator.cpp:96]   --->   Operation 249 'and' 'and_ln96_4' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node retval_0_3_0_0_0_load)   --->   "%sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln94_2, i1 %and_ln96_4" [../accelerator.cpp:94]   --->   Operation 250 'bitconcatenate' 'sel_tmp' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.48ns) (out node of the LUT)   --->   "%retval_0_3_0_0_0_load = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 512, i2 1, i16 0, i2 0, i16 %retval_0_3_0_0_0_load_2, i16 0, i2 %sel_tmp" [../accelerator.cpp:94]   --->   Operation 251 'sparsemux' 'retval_0_3_0_0_0_load' <Predicate = (!icmp_ln69)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [1/1] (0.74ns)   --->   "%icmp_ln94_3 = icmp_eq  i3 %j_1, i3 2" [../accelerator.cpp:94]   --->   Operation 252 'icmp' 'icmp_ln94_3' <Predicate = (!icmp_ln69)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node retval_0_2_0_0_0_load)   --->   "%and_ln94_3 = and i1 %and_ln93_2, i1 %icmp_ln94_3" [../accelerator.cpp:94]   --->   Operation 253 'and' 'and_ln94_3' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node retval_0_2_0_0_0_load)   --->   "%and_ln96_5 = and i1 %icmp_ln94_3, i1 %or_ln96" [../accelerator.cpp:96]   --->   Operation 254 'and' 'and_ln96_5' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node retval_0_2_0_0_0_load)   --->   "%sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln94_3, i1 %and_ln96_5" [../accelerator.cpp:94]   --->   Operation 255 'bitconcatenate' 'sel_tmp1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.48ns) (out node of the LUT)   --->   "%retval_0_2_0_0_0_load = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 512, i2 1, i16 0, i2 0, i16 %retval_0_2_0_0_0_load_2, i16 0, i2 %sel_tmp1" [../accelerator.cpp:94]   --->   Operation 256 'sparsemux' 'retval_0_2_0_0_0_load' <Predicate = (!icmp_ln69)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [1/1] (0.74ns)   --->   "%icmp_ln94_4 = icmp_eq  i3 %j_1, i3 1" [../accelerator.cpp:94]   --->   Operation 257 'icmp' 'icmp_ln94_4' <Predicate = (!icmp_ln69)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node retval_0_1_0_0_0_load)   --->   "%and_ln94_4 = and i1 %and_ln93_2, i1 %icmp_ln94_4" [../accelerator.cpp:94]   --->   Operation 258 'and' 'and_ln94_4' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node retval_0_1_0_0_0_load)   --->   "%and_ln96_6 = and i1 %icmp_ln94_4, i1 %or_ln96" [../accelerator.cpp:96]   --->   Operation 259 'and' 'and_ln96_6' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node retval_0_1_0_0_0_load)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln94_4, i1 %and_ln96_6" [../accelerator.cpp:94]   --->   Operation 260 'bitconcatenate' 'sel_tmp2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (0.48ns) (out node of the LUT)   --->   "%retval_0_1_0_0_0_load = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 512, i2 1, i16 0, i2 0, i16 %retval_0_1_0_0_0_load_2, i16 0, i2 %sel_tmp2" [../accelerator.cpp:94]   --->   Operation 261 'sparsemux' 'retval_0_1_0_0_0_load' <Predicate = (!icmp_ln69)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/1] (0.74ns)   --->   "%icmp_ln94_5 = icmp_eq  i3 %j_1, i3 0" [../accelerator.cpp:94]   --->   Operation 262 'icmp' 'icmp_ln94_5' <Predicate = (!icmp_ln69)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node retval_0_0_0_0_0_load)   --->   "%and_ln94_5 = and i1 %and_ln93_2, i1 %icmp_ln94_5" [../accelerator.cpp:94]   --->   Operation 263 'and' 'and_ln94_5' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node retval_0_0_0_0_0_load)   --->   "%and_ln96_7 = and i1 %icmp_ln94_5, i1 %or_ln96" [../accelerator.cpp:96]   --->   Operation 264 'and' 'and_ln96_7' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node retval_0_0_0_0_0_load)   --->   "%sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln94_5, i1 %and_ln96_7" [../accelerator.cpp:94]   --->   Operation 265 'bitconcatenate' 'sel_tmp3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.48ns) (out node of the LUT)   --->   "%retval_0_0_0_0_0_load = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 512, i2 1, i16 0, i2 0, i16 %retval_0_0_0_0_0_load_2, i16 0, i2 %sel_tmp3" [../accelerator.cpp:94]   --->   Operation 266 'sparsemux' 'retval_0_0_0_0_0_load' <Predicate = (!icmp_ln69)> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 267 [1/4] (2.33ns)   --->   "%call_ret = call i160 @model_array, i16 %w1_local_187_load_1, i16 %w1_local_1_1_load_1, i16 %w1_local_2_1_load_1, i16 %w1_local_3_1_load_1, i16 %bias_1_local_191_load_1, i16 %bias_1_local_1_1_load_1, i16 %zext_ln73, i16 %zext_ln72, i16 %array_back2_delta_kmin1, i16 %array_back2_delta_kmin1_2, i16 %training_read" [../accelerator.cpp:134]   --->   Operation 267 'call' 'call_ret' <Predicate = (!icmp_ln69)> <Delay = 2.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%array_back1_weight_changes = extractvalue i160 %call_ret" [../accelerator.cpp:134]   --->   Operation 268 'extractvalue' 'array_back1_weight_changes' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_4 = extractvalue i160 %call_ret" [../accelerator.cpp:134]   --->   Operation 269 'extractvalue' 'array_back1_weight_changes_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_5 = extractvalue i160 %call_ret" [../accelerator.cpp:134]   --->   Operation 270 'extractvalue' 'array_back1_weight_changes_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_6 = extractvalue i160 %call_ret" [../accelerator.cpp:134]   --->   Operation 271 'extractvalue' 'array_back1_weight_changes_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%array_back1_bias_change = extractvalue i160 %call_ret" [../accelerator.cpp:134]   --->   Operation 272 'extractvalue' 'array_back1_bias_change' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%array_back1_bias_change_2 = extractvalue i160 %call_ret" [../accelerator.cpp:134]   --->   Operation 273 'extractvalue' 'array_back1_bias_change_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (0.48ns)   --->   "%store_ln134 = store i16 %array_back1_bias_change_2, i16 %bias_1_local_1_1" [../accelerator.cpp:134]   --->   Operation 274 'store' 'store_ln134' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 275 [1/1] (0.48ns)   --->   "%store_ln134 = store i16 %array_back1_bias_change, i16 %bias_1_local_191" [../accelerator.cpp:134]   --->   Operation 275 'store' 'store_ln134' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 276 [1/1] (0.48ns)   --->   "%store_ln134 = store i16 %array_back1_weight_changes_6, i16 %w1_local_3_1" [../accelerator.cpp:134]   --->   Operation 276 'store' 'store_ln134' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 277 [1/1] (0.48ns)   --->   "%store_ln134 = store i16 %array_back1_weight_changes_5, i16 %w1_local_2_1" [../accelerator.cpp:134]   --->   Operation 277 'store' 'store_ln134' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 278 [1/1] (0.48ns)   --->   "%store_ln134 = store i16 %array_back1_weight_changes_4, i16 %w1_local_1_1" [../accelerator.cpp:134]   --->   Operation 278 'store' 'store_ln134' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 279 [1/1] (0.48ns)   --->   "%store_ln134 = store i16 %array_back1_weight_changes, i16 %w1_local_187" [../accelerator.cpp:134]   --->   Operation 279 'store' 'store_ln134' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 280 [1/1] (0.48ns)   --->   "%store_ln134 = store i16 %array_back1_weight_changes_6, i16 %mux_case_15247" [../accelerator.cpp:134]   --->   Operation 280 'store' 'store_ln134' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 281 [1/1] (0.48ns)   --->   "%store_ln134 = store i16 %array_back1_weight_changes_4, i16 %mux_case_05143" [../accelerator.cpp:134]   --->   Operation 281 'store' 'store_ln134' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 282 [1/1] (0.48ns)   --->   "%store_ln134 = store i16 %array_back1_weight_changes_5, i16 %mux_case_15039" [../accelerator.cpp:134]   --->   Operation 282 'store' 'store_ln134' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 283 [1/1] (0.48ns)   --->   "%store_ln134 = store i16 %array_back1_weight_changes, i16 %mux_case_04935" [../accelerator.cpp:134]   --->   Operation 283 'store' 'store_ln134' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 284 [1/1] (0.48ns)   --->   "%store_ln134 = store i16 %array_back1_bias_change_2, i16 %mux_case_14623" [../accelerator.cpp:134]   --->   Operation 284 'store' 'store_ln134' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 285 [1/1] (0.48ns)   --->   "%store_ln134 = store i16 %array_back1_bias_change, i16 %mux_case_04519" [../accelerator.cpp:134]   --->   Operation 285 'store' 'store_ln134' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 286 [1/1] (0.48ns)   --->   "%store_ln94 = store i16 %retval_0_3_0_0_0_load, i16 %retval_0_3_0_0_0_load81" [../accelerator.cpp:94]   --->   Operation 286 'store' 'store_ln94' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 287 [1/1] (0.48ns)   --->   "%store_ln94 = store i16 %retval_0_2_0_0_0_load, i16 %retval_0_2_0_0_0_load75" [../accelerator.cpp:94]   --->   Operation 287 'store' 'store_ln94' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 288 [1/1] (0.48ns)   --->   "%store_ln94 = store i16 %retval_0_1_0_0_0_load, i16 %retval_0_1_0_0_0_load69" [../accelerator.cpp:94]   --->   Operation 288 'store' 'store_ln94' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 289 [1/1] (0.48ns)   --->   "%store_ln94 = store i16 %retval_0_0_0_0_0_load, i16 %retval_0_0_0_0_0_load63" [../accelerator.cpp:94]   --->   Operation 289 'store' 'store_ln94' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.48>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.body96" [../accelerator.cpp:69]   --->   Operation 290 'br' 'br_ln69' <Predicate = (!icmp_ln69 & !and_ln143)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.97>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%mux_case_04519_load_1 = load i16 %mux_case_04519"   --->   Operation 291 'load' 'mux_case_04519_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%mux_case_14623_load_1 = load i16 %mux_case_14623"   --->   Operation 292 'load' 'mux_case_14623_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%mux_case_04727_load_1 = load i16 %mux_case_04727"   --->   Operation 293 'load' 'mux_case_04727_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%mux_case_14831_load_1 = load i16 %mux_case_14831"   --->   Operation 294 'load' 'mux_case_14831_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%mux_case_04935_load_1 = load i16 %mux_case_04935"   --->   Operation 295 'load' 'mux_case_04935_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%mux_case_15039_load_1 = load i16 %mux_case_15039"   --->   Operation 296 'load' 'mux_case_15039_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%mux_case_05143_load_1 = load i16 %mux_case_05143"   --->   Operation 297 'load' 'mux_case_05143_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 298 [1/1] (0.00ns)   --->   "%mux_case_15247_load_1 = load i16 %mux_case_15247"   --->   Operation 298 'load' 'mux_case_15247_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%mux_case_05351_load_1 = load i16 %mux_case_05351"   --->   Operation 299 'load' 'mux_case_05351_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%mux_case_15455_load_1 = load i16 %mux_case_15455"   --->   Operation 300 'load' 'mux_case_15455_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%mux_case_05559_load_1 = load i16 %mux_case_05559"   --->   Operation 301 'load' 'mux_case_05559_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%mux_case_15663_load_1 = load i16 %mux_case_15663"   --->   Operation 302 'load' 'mux_case_15663_load_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 303 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_1_1_out, i16 %bias_2_local_1_1_load_1" [../accelerator.cpp:123]   --->   Operation 303 'write' 'write_ln123' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_193_out, i16 %bias_2_local_193_load_1" [../accelerator.cpp:123]   --->   Operation 304 'write' 'write_ln123' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 305 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_1_1_out, i16 %bias_1_local_1_1_load_1" [../accelerator.cpp:134]   --->   Operation 305 'write' 'write_ln134' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 306 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_191_out, i16 %bias_1_local_191_load_1" [../accelerator.cpp:134]   --->   Operation 306 'write' 'write_ln134' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_3_1_out, i16 %w2_local_3_1_load_1" [../accelerator.cpp:123]   --->   Operation 307 'write' 'write_ln123' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_2_1_out, i16 %w2_local_2_1_load_1" [../accelerator.cpp:123]   --->   Operation 308 'write' 'write_ln123' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_1_1_out, i16 %w2_local_1_1_load_1" [../accelerator.cpp:123]   --->   Operation 309 'write' 'write_ln123' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_189_out, i16 %w2_local_189_load_1" [../accelerator.cpp:123]   --->   Operation 310 'write' 'write_ln123' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_3_1_out, i16 %w1_local_3_1_load_1" [../accelerator.cpp:134]   --->   Operation 311 'write' 'write_ln134' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_2_1_out, i16 %w1_local_2_1_load_1" [../accelerator.cpp:134]   --->   Operation 312 'write' 'write_ln134' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 313 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_1_1_out, i16 %w1_local_1_1_load_1" [../accelerator.cpp:134]   --->   Operation 313 'write' 'write_ln134' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_187_out, i16 %w1_local_187_load_1" [../accelerator.cpp:134]   --->   Operation 314 'write' 'write_ln134' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_15663_out, i16 %mux_case_15663_load_1"   --->   Operation 315 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_05559_out, i16 %mux_case_05559_load_1"   --->   Operation 316 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_15455_out, i16 %mux_case_15455_load_1"   --->   Operation 317 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 318 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_05351_out, i16 %mux_case_05351_load_1"   --->   Operation 318 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 319 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_15247_out, i16 %mux_case_15247_load_1"   --->   Operation 319 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 320 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_05143_out, i16 %mux_case_05143_load_1"   --->   Operation 320 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 321 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_15039_out, i16 %mux_case_15039_load_1"   --->   Operation 321 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 322 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_04935_out, i16 %mux_case_04935_load_1"   --->   Operation 322 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 323 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_14831_out, i16 %mux_case_14831_load_1"   --->   Operation 323 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 324 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_04727_out, i16 %mux_case_04727_load_1"   --->   Operation 324 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_14623_out, i16 %mux_case_14623_load_1"   --->   Operation 325 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_04519_out, i16 %mux_case_04519_load_1"   --->   Operation 326 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_0_3_0_0_0_load81_out, i16 %retval_0_3_0_0_0_load_2"   --->   Operation 327 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_0_2_0_0_0_load75_out, i16 %retval_0_2_0_0_0_load_2"   --->   Operation 328 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 329 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_0_1_0_0_0_load69_out, i16 %retval_0_1_0_0_0_load_2"   --->   Operation 329 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 330 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_0_0_0_0_0_load63_out, i16 %retval_0_0_0_0_0_load_2"   --->   Operation 330 'write' 'write_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 331 [1/1] (0.00ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_0_3_0_0_0_load_out, i16 %retval_0_3_0_0_0_load" [../accelerator.cpp:94]   --->   Operation 331 'write' 'write_ln94' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 332 [1/1] (0.00ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_0_2_0_0_0_load_out, i16 %retval_0_2_0_0_0_load" [../accelerator.cpp:94]   --->   Operation 332 'write' 'write_ln94' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 333 [1/1] (0.00ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_0_1_0_0_0_load_out, i16 %retval_0_1_0_0_0_load" [../accelerator.cpp:94]   --->   Operation 333 'write' 'write_ln94' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 334 [1/1] (0.00ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_0_0_0_0_0_load_out, i16 %retval_0_0_0_0_0_load" [../accelerator.cpp:94]   --->   Operation 334 'write' 'write_ln94' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 335 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_out, i16 %array_back2_weight_changes" [../accelerator.cpp:123]   --->   Operation 335 'write' 'write_ln123' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 336 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_4_out, i16 %array_back2_weight_changes_4" [../accelerator.cpp:123]   --->   Operation 336 'write' 'write_ln123' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 337 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_5_out, i16 %array_back2_weight_changes_5" [../accelerator.cpp:123]   --->   Operation 337 'write' 'write_ln123' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 338 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_weight_changes_6_out, i16 %array_back2_weight_changes_6" [../accelerator.cpp:123]   --->   Operation 338 'write' 'write_ln123' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 339 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_bias_change_out, i16 %array_back2_bias_change" [../accelerator.cpp:123]   --->   Operation 339 'write' 'write_ln123' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 340 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back2_bias_change_2_out, i16 %array_back2_bias_change_2" [../accelerator.cpp:123]   --->   Operation 340 'write' 'write_ln123' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 341 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_out, i16 %array_back1_weight_changes" [../accelerator.cpp:134]   --->   Operation 341 'write' 'write_ln134' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 342 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_4_out, i16 %array_back1_weight_changes_4" [../accelerator.cpp:134]   --->   Operation 342 'write' 'write_ln134' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 343 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_5_out, i16 %array_back1_weight_changes_5" [../accelerator.cpp:134]   --->   Operation 343 'write' 'write_ln134' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 344 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_weight_changes_6_out, i16 %array_back1_weight_changes_6" [../accelerator.cpp:134]   --->   Operation 344 'write' 'write_ln134' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_bias_change_out, i16 %array_back1_bias_change" [../accelerator.cpp:134]   --->   Operation 345 'write' 'write_ln134' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 346 [1/1] (0.00ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %array_back1_bias_change_2_out, i16 %array_back1_bias_change_2" [../accelerator.cpp:134]   --->   Operation 346 'write' 'write_ln134' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_16 : Operation 347 [1/1] (0.48ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 347 'br' 'br_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.48>
ST_16 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node ret_ln0)   --->   "%UnifiedRetVal = phi i1 1, void %for.body96.cleanup294_crit_edge.exitStub, i1 0, void %for.body96.split_ifconv.cleanup294_crit_edge.exitStub"   --->   Operation 348 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 349 [1/1] (0.48ns) (out node of the LUT)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 349 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.48>

State 17 <SV = 2> <Delay = 0.48>
ST_17 : Operation 350 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load_1 = load i16 %retval_0_0_0_0_0_load63"   --->   Operation 350 'load' 'retval_0_0_0_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load_1 = load i16 %retval_0_1_0_0_0_load69"   --->   Operation 351 'load' 'retval_0_1_0_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 352 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load_1 = load i16 %retval_0_2_0_0_0_load75"   --->   Operation 352 'load' 'retval_0_2_0_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 353 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load_1 = load i16 %retval_0_3_0_0_0_load81"   --->   Operation 353 'load' 'retval_0_3_0_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 354 [1/1] (0.00ns)   --->   "%mux_case_04519_load = load i16 %mux_case_04519"   --->   Operation 354 'load' 'mux_case_04519_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 355 [1/1] (0.00ns)   --->   "%mux_case_14623_load = load i16 %mux_case_14623"   --->   Operation 355 'load' 'mux_case_14623_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%mux_case_04727_load = load i16 %mux_case_04727"   --->   Operation 356 'load' 'mux_case_04727_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 357 [1/1] (0.00ns)   --->   "%mux_case_14831_load = load i16 %mux_case_14831"   --->   Operation 357 'load' 'mux_case_14831_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 358 [1/1] (0.00ns)   --->   "%mux_case_04935_load = load i16 %mux_case_04935"   --->   Operation 358 'load' 'mux_case_04935_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 359 [1/1] (0.00ns)   --->   "%mux_case_15039_load = load i16 %mux_case_15039"   --->   Operation 359 'load' 'mux_case_15039_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 360 [1/1] (0.00ns)   --->   "%mux_case_05143_load = load i16 %mux_case_05143"   --->   Operation 360 'load' 'mux_case_05143_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 361 [1/1] (0.00ns)   --->   "%mux_case_15247_load = load i16 %mux_case_15247"   --->   Operation 361 'load' 'mux_case_15247_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 362 [1/1] (0.00ns)   --->   "%mux_case_05351_load = load i16 %mux_case_05351"   --->   Operation 362 'load' 'mux_case_05351_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 363 [1/1] (0.00ns)   --->   "%mux_case_15455_load = load i16 %mux_case_15455"   --->   Operation 363 'load' 'mux_case_15455_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 364 [1/1] (0.00ns)   --->   "%mux_case_05559_load = load i16 %mux_case_05559"   --->   Operation 364 'load' 'mux_case_05559_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 365 [1/1] (0.00ns)   --->   "%mux_case_15663_load = load i16 %mux_case_15663"   --->   Operation 365 'load' 'mux_case_15663_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 366 [1/1] (0.00ns)   --->   "%w1_local_187_load = load i16 %w1_local_187"   --->   Operation 366 'load' 'w1_local_187_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 367 [1/1] (0.00ns)   --->   "%w1_local_1_1_load = load i16 %w1_local_1_1"   --->   Operation 367 'load' 'w1_local_1_1_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 368 [1/1] (0.00ns)   --->   "%w1_local_2_1_load = load i16 %w1_local_2_1"   --->   Operation 368 'load' 'w1_local_2_1_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 369 [1/1] (0.00ns)   --->   "%w1_local_3_1_load = load i16 %w1_local_3_1"   --->   Operation 369 'load' 'w1_local_3_1_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 370 [1/1] (0.00ns)   --->   "%w2_local_189_load = load i16 %w2_local_189"   --->   Operation 370 'load' 'w2_local_189_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 371 [1/1] (0.00ns)   --->   "%w2_local_1_1_load = load i16 %w2_local_1_1"   --->   Operation 371 'load' 'w2_local_1_1_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 372 [1/1] (0.00ns)   --->   "%w2_local_2_1_load = load i16 %w2_local_2_1"   --->   Operation 372 'load' 'w2_local_2_1_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 373 [1/1] (0.00ns)   --->   "%w2_local_3_1_load = load i16 %w2_local_3_1"   --->   Operation 373 'load' 'w2_local_3_1_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 374 [1/1] (0.00ns)   --->   "%bias_1_local_191_load = load i16 %bias_1_local_191"   --->   Operation 374 'load' 'bias_1_local_191_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 375 [1/1] (0.00ns)   --->   "%bias_1_local_1_1_load = load i16 %bias_1_local_1_1"   --->   Operation 375 'load' 'bias_1_local_1_1_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 376 [1/1] (0.00ns)   --->   "%bias_2_local_193_load = load i16 %bias_2_local_193"   --->   Operation 376 'load' 'bias_2_local_193_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 377 [1/1] (0.00ns)   --->   "%bias_2_local_1_1_load = load i16 %bias_2_local_1_1"   --->   Operation 377 'load' 'bias_2_local_1_1_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 378 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_1_1_out, i16 %bias_2_local_1_1_load"   --->   Operation 378 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 379 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_2_local_193_out, i16 %bias_2_local_193_load"   --->   Operation 379 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 380 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_1_1_out, i16 %bias_1_local_1_1_load"   --->   Operation 380 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 381 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_1_local_191_out, i16 %bias_1_local_191_load"   --->   Operation 381 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 382 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_3_1_out, i16 %w2_local_3_1_load"   --->   Operation 382 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 383 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_2_1_out, i16 %w2_local_2_1_load"   --->   Operation 383 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 384 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_1_1_out, i16 %w2_local_1_1_load"   --->   Operation 384 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 385 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w2_local_189_out, i16 %w2_local_189_load"   --->   Operation 385 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 386 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_3_1_out, i16 %w1_local_3_1_load"   --->   Operation 386 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 387 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_2_1_out, i16 %w1_local_2_1_load"   --->   Operation 387 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 388 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_1_1_out, i16 %w1_local_1_1_load"   --->   Operation 388 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 389 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %w1_local_187_out, i16 %w1_local_187_load"   --->   Operation 389 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 390 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_15663_out, i16 %mux_case_15663_load"   --->   Operation 390 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 391 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_05559_out, i16 %mux_case_05559_load"   --->   Operation 391 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 392 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_15455_out, i16 %mux_case_15455_load"   --->   Operation 392 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 393 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_05351_out, i16 %mux_case_05351_load"   --->   Operation 393 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 394 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_15247_out, i16 %mux_case_15247_load"   --->   Operation 394 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 395 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_05143_out, i16 %mux_case_05143_load"   --->   Operation 395 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 396 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_15039_out, i16 %mux_case_15039_load"   --->   Operation 396 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 397 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_04935_out, i16 %mux_case_04935_load"   --->   Operation 397 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 398 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_14831_out, i16 %mux_case_14831_load"   --->   Operation 398 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 399 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_04727_out, i16 %mux_case_04727_load"   --->   Operation 399 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 400 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_14623_out, i16 %mux_case_14623_load"   --->   Operation 400 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 401 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mux_case_04519_out, i16 %mux_case_04519_load"   --->   Operation 401 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 402 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_0_3_0_0_0_load81_out, i16 %retval_0_3_0_0_0_load_1"   --->   Operation 402 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 403 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_0_2_0_0_0_load75_out, i16 %retval_0_2_0_0_0_load_1"   --->   Operation 403 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 404 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_0_1_0_0_0_load69_out, i16 %retval_0_1_0_0_0_load_1"   --->   Operation 404 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 405 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_0_0_0_0_0_load63_out, i16 %retval_0_0_0_0_0_load_1"   --->   Operation 405 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 406 [1/1] (0.48ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 406 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.303ns, clock uncertainty: 2.000ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 16 bit ('bias_2_local_1_1') [103]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of variable 'bias_2_local_1_0_read' on local variable 'bias_2_local_1_1' [134]  (0.489 ns)

 <State 2>: 1.567ns
The critical path consists of the following:
	'load' operation 3 bit ('j', ../accelerator.cpp:69) on local variable 'j', ../accelerator.cpp:68 [165]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln143', ../accelerator.cpp:143) [305]  (0.746 ns)
	'and' operation 1 bit ('and_ln143', ../accelerator.cpp:143) [306]  (0.331 ns)
	'store' operation 0 bit ('store_ln68', ../accelerator.cpp:68) of variable 'add_ln69', ../accelerator.cpp:69 on local variable 'j', ../accelerator.cpp:68 [337]  (0.489 ns)

 <State 3>: 8.606ns
The critical path consists of the following:
	'sparsemux' operation 10 bit ('output_0', ../accelerator.cpp:73) [190]  (0.605 ns)
	'call' operation 160 bit ('call_ret1', ../accelerator.cpp:83) to 'model_array' [194]  (8.001 ns)

 <State 4>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret1', ../accelerator.cpp:83) to 'model_array' [194]  (8.001 ns)

 <State 5>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret1', ../accelerator.cpp:83) to 'model_array' [194]  (8.001 ns)

 <State 6>: 10.332ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret1', ../accelerator.cpp:83) to 'model_array' [194]  (2.331 ns)
	'call' operation 160 bit ('call_ret2', ../accelerator.cpp:88) to 'model_array' [197]  (8.001 ns)

 <State 7>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret2', ../accelerator.cpp:88) to 'model_array' [197]  (8.001 ns)

 <State 8>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret2', ../accelerator.cpp:88) to 'model_array' [197]  (8.001 ns)

 <State 9>: 11.768ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret2', ../accelerator.cpp:88) to 'model_array' [197]  (2.331 ns)
	'icmp' operation 1 bit ('icmp_ln105', ../accelerator.cpp:105) [284]  (1.016 ns)
	'select' operation 16 bit ('delta_2', ../accelerator.cpp:105) [288]  (0.420 ns)
	'call' operation 160 bit ('call_ret3', ../accelerator.cpp:123) to 'model_array' [289]  (8.001 ns)

 <State 10>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret3', ../accelerator.cpp:123) to 'model_array' [289]  (8.001 ns)

 <State 11>: 20.707ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln93_2', ../accelerator.cpp:93) [230]  (1.203 ns)
	'shl' operation 64 bit ('shl_ln93', ../accelerator.cpp:93) [232]  (1.454 ns)
	'select' operation 64 bit ('cond50_i_i315', ../accelerator.cpp:93) [233]  (0.000 ns)
	'add' operation 64 bit ('add_ln93_2', ../accelerator.cpp:93) [235]  (1.470 ns)
	'select' operation 11 bit ('select_ln93_1', ../accelerator.cpp:93) [239]  (0.451 ns)
	'add' operation 11 bit ('add_ln93_3', ../accelerator.cpp:93) [241]  (1.075 ns)
	'dcmp' operation 1 bit ('tmp_1', ../accelerator.cpp:93) [249]  (15.055 ns)

 <State 12>: 15.386ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_8', ../accelerator.cpp:96) [251]  (15.055 ns)
	'and' operation 1 bit ('and_ln96', ../accelerator.cpp:96) [252]  (0.000 ns)
	'and' operation 1 bit ('and_ln96_1', ../accelerator.cpp:96) [262]  (0.000 ns)
	'or' operation 1 bit ('or_ln96', ../accelerator.cpp:96) [263]  (0.331 ns)

 <State 13>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret', ../accelerator.cpp:134) to 'model_array' [298]  (8.001 ns)

 <State 14>: 8.001ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret', ../accelerator.cpp:134) to 'model_array' [298]  (8.001 ns)

 <State 15>: 2.820ns
The critical path consists of the following:
	'call' operation 160 bit ('call_ret', ../accelerator.cpp:134) to 'model_array' [298]  (2.331 ns)
	'store' operation 0 bit ('store_ln134', ../accelerator.cpp:134) of variable 'array_back1.bias_change', ../accelerator.cpp:134 on local variable 'bias_1_local_1_1' [311]  (0.489 ns)

 <State 16>: 0.978ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('UnifiedRetVal') [456]  (0.489 ns)
	'phi' operation 1 bit ('UnifiedRetVal') [456]  (0.000 ns)
	blocking operation 0.489 ns on control path)

 <State 17>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('UnifiedRetVal') [456]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
