---
title: ğŸ“¡ 802.11g å‘å°„æœº | 3.äº¤ç»‡
date: 2019-11-03 17:10:04
tags:
---
äº¤ç»‡å™¨è¾“å…¥è¾“å‡ºç«¯å£
``` verilog
module stream_interleaver(
    input rst_n,
    input clk,
    input din,
    input [8:0] din_index,
    input en,
    input [3:0] sig_rate,
    output reg dout,
    output reg data_valid
    );
```
äº¤ç»‡å™¨ä»£ç (ç¬¬ä¸€çº§äº¤ç»‡å†™å…¥åœ°å€ç”Ÿæˆ)
``` verilog
// BPSK 48
4'b1101, 4'b1111: begin
    if (!write_addr_sel_1)
        write_addr_1 <= din_index[3:0] + (din_index[3:0] << 1) + din_index[5:4];
    else
        write_addr_1 <= din_index[3:0] + (din_index[3:0] << 1) + din_index[5:4] + 48;
    if (din_index == 47) begin
        write_addr_sel_1 <= ~write_addr_sel_1;
        read_en_1 <= 1;
    end
end
```
äº¤ç»‡å™¨ä»£ç (ç¬¬äºŒçº§äº¤ç»‡å†™å…¥åœ°å€ç”Ÿæˆ)
``` verilog
// BPSK QPSK no need for 2nd itv
4'b1101, 4'b1111, 4'b0101, 4'b0111: begin
    write_addr_2 <= din_index_2;
    if (din_index_2 == 11 || din_index_2 == 23) begin
        read_en_2 <= 1;
    end
    if (din_index_2 < 23)
        din_index_2 <= din_index_2 + 1;
    else
        din_index_2 <= 0;
end
```
ä»¿çœŸç»“æœ
![interleaver-isim-1](https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/interleaver-isim-1)

ç”±äºäº¤ç»‡çš„ç‰¹æ€§ï¼Œå¯è§äº¤ç»‡å¿…é¡»ç­‰æ•°æ®å…¨éƒ¨å†™å…¥åæ‰å¯ä»¥è¯»å‡ºï¼Œè¿™é‡Œä¸ºå‘å°„æœºå¼•å…¥äº†æ—¶å»¶