{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1591217231130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1591217231130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 21:47:11 2020 " "Processing started: Wed Jun 03 21:47:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1591217231130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1591217231130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1591217231131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1591217231984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591217232075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/timer.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591217232083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/pila.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/pila.v" { { "Info" "ISGN_ENTITY_NAME" "1 pila " "Found entity 1: pila" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/pila.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/pila.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591217232090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591217232098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/memoriadatos.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/memoriadatos.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaDatos " "Found entity 1: memoriaDatos" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memoriaDatos.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memoriaDatos.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591217232106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/entradasalida.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/entradasalida.v" { { "Info" "ISGN_ENTITY_NAME" "1 entradaSalida " "Found entity 1: entradaSalida" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591217232114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cpu.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591217232123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/componentes.v 5 5 " "Found 5 design units, including 5 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232137 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232137 ""} { "Info" "ISGN_ENTITY_NAME" "3 registro " "Found entity 3: registro" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232137 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2 " "Found entity 4: mux2" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232137 ""} { "Info" "ISGN_ENTITY_NAME" "5 ffd " "Found entity 5: ffd" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591217232137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/cd.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/cd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd " "Found entity 1: cd" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591217232154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(19) " "Verilog HDL warning at alu.v(19): extended using \"x\" or \"z\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/alu.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/alu.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1591217232161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/alu.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591217232162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/ecosisstem_cpu_for_quartus.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/ecosisstem_cpu_for_quartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecosistem_cpu " "Found entity 1: ecosistem_cpu" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591217232169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591217232169 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ecosistem_cpu " "Elaborating entity \"ecosistem_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1591217232253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:micpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:micpu\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "micpu" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591217232257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc cpu:micpu\|uc:UnidadDeControl " "Elaborating entity \"uc\" for hierarchy \"cpu:micpu\|uc:UnidadDeControl\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cpu.v" "UnidadDeControl" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cpu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591217232262 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we3 uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"we3\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232268 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wez uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"wez\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232268 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_inc uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"s_inc\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232268 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxSaltoR uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxSaltoR\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232268 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxRegistros uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxRegistros\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232268 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "guardarMemoriaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"guardarMemoriaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232269 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "activarMemoriaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"activarMemoriaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232269 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxDireccionesMemoriaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxDireccionesMemoriaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232269 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "activarPilaSubR uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"activarPilaSubR\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232269 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pushPilaSubR uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"pushPilaSubR\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232269 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxPilaSubR uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxPilaSubR\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232269 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "activarPilaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"activarPilaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232270 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pushPilaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"pushPilaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232270 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxPilaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxPilaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232270 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxAluMem_E_S uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxAluMem_E_S\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232270 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"op_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232271 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[0\] uc.v(19) " "Inferred latch for \"op_alu\[0\]\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232271 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[1\] uc.v(19) " "Inferred latch for \"op_alu\[1\]\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232271 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[2\] uc.v(19) " "Inferred latch for \"op_alu\[2\]\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232272 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxAluMem_E_S uc.v(19) " "Inferred latch for \"selectorMuxAluMem_E_S\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232272 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxPilaDatos uc.v(19) " "Inferred latch for \"selectorMuxPilaDatos\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232272 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pushPilaDatos uc.v(19) " "Inferred latch for \"pushPilaDatos\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232272 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "activarPilaDatos uc.v(19) " "Inferred latch for \"activarPilaDatos\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232272 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxPilaSubR uc.v(19) " "Inferred latch for \"selectorMuxPilaSubR\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232273 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pushPilaSubR uc.v(19) " "Inferred latch for \"pushPilaSubR\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232273 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "activarPilaSubR uc.v(19) " "Inferred latch for \"activarPilaSubR\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232273 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxDireccionesMemoriaDatos uc.v(19) " "Inferred latch for \"selectorMuxDireccionesMemoriaDatos\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232273 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "activarMemoriaDatos uc.v(19) " "Inferred latch for \"activarMemoriaDatos\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232273 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guardarMemoriaDatos uc.v(19) " "Inferred latch for \"guardarMemoriaDatos\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232273 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxRegistros uc.v(19) " "Inferred latch for \"selectorMuxRegistros\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232274 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxSaltoR uc.v(19) " "Inferred latch for \"selectorMuxSaltoR\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232274 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_inc uc.v(19) " "Inferred latch for \"s_inc\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232274 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wez uc.v(19) " "Inferred latch for \"wez\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232274 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we3 uc.v(19) " "Inferred latch for \"we3\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232274 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd cpu:micpu\|cd:CaminoDeDatos " "Elaborating entity \"cd\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cpu.v" "CaminoDeDatos" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cpu.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591217232279 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cd.v(58) " "Verilog HDL Case Statement warning at cd.v(58): incomplete case statement has no default case item" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1591217232283 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruccion cd.v(44) " "Verilog HDL Always Construct warning at cd.v(44): inferring latch(es) for variable \"instruccion\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591217232283 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[0\] cd.v(44) " "Inferred latch for \"instruccion\[0\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232283 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[1\] cd.v(44) " "Inferred latch for \"instruccion\[1\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232283 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[2\] cd.v(44) " "Inferred latch for \"instruccion\[2\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232283 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[3\] cd.v(44) " "Inferred latch for \"instruccion\[3\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232283 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[4\] cd.v(44) " "Inferred latch for \"instruccion\[4\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232283 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[5\] cd.v(44) " "Inferred latch for \"instruccion\[5\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232283 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[6\] cd.v(44) " "Inferred latch for \"instruccion\[6\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232283 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[7\] cd.v(44) " "Inferred latch for \"instruccion\[7\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232283 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[8\] cd.v(44) " "Inferred latch for \"instruccion\[8\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232283 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[9\] cd.v(44) " "Inferred latch for \"instruccion\[9\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232283 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[10\] cd.v(44) " "Inferred latch for \"instruccion\[10\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232283 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[11\] cd.v(44) " "Inferred latch for \"instruccion\[11\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232283 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[12\] cd.v(44) " "Inferred latch for \"instruccion\[12\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232284 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[13\] cd.v(44) " "Inferred latch for \"instruccion\[13\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232284 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[14\] cd.v(44) " "Inferred latch for \"instruccion\[14\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232284 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[15\] cd.v(44) " "Inferred latch for \"instruccion\[15\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591217232284 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog cpu:micpu\|cd:CaminoDeDatos\|memprog:memoriaPrograma " "Elaborating entity \"memprog\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|memprog:memoriaPrograma\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "memoriaPrograma" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591217232288 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1591217232328 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|memprog:memoriaPrograma"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1591217232328 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|memprog:memoriaPrograma"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1591217232329 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|memprog:memoriaPrograma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:micpu\|cd:CaminoDeDatos\|regfile:bancoDeRegistros " "Elaborating entity \"regfile\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|regfile:bancoDeRegistros\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "bancoDeRegistros" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591217232357 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ regfile.dat(1) " "Verilog HDL syntax error at regfile.dat(1) near text _" {  } { { "regfile.dat" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/regfile.dat" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1591217232358 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cpu:micpu\|cd:CaminoDeDatos\|regfile:bancoDeRegistros " "Can't elaborate user hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|regfile:bancoDeRegistros\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "bancoDeRegistros" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 102 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1591217232583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/output_files/cpu.map.smsg " "Generated suppressed messages file C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1591217232738 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1591217232927 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 03 21:47:12 2020 " "Processing ended: Wed Jun 03 21:47:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1591217232927 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1591217232927 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1591217232927 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591217232927 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 21 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 21 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591217233550 ""}
