// Seed: 2123942357
module module_0 #(
    parameter id_1  = 32'd11,
    parameter id_10 = 32'd68,
    parameter id_3  = 32'd67
) (
    _id_1,
    id_2
);
  inout logic [7:0] id_2;
  input wire _id_1;
  parameter id_3 = 1;
  wire id_4;
  wire [id_1 : -1 'h0] id_5;
  logic [1 : id_3] id_6;
  ;
  logic id_7 = id_2[1'b0], id_8;
  logic id_9;
  assign id_5 = id_4;
  parameter id_10 = id_3;
  logic [7:0][id_10 : 1] id_11;
  assign id_11[-1] = -1;
endmodule
module module_0 #(
    parameter id_11 = 32'd81,
    parameter id_17 = 32'd81,
    parameter id_21 = 32'd3,
    parameter id_5  = 32'd20,
    parameter id_8  = 32'd33
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17
);
  inout wire _id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire _id_11;
  inout uwire id_10;
  input wire id_9;
  inout wire _id_8;
  inout wire id_7;
  output wire id_6;
  input wire _id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  output logic [7:0] id_2;
  output wire id_1;
  wire id_18;
  wire [1 : 1] id_19, id_20, _id_21;
  wire module_1;
  assign id_3[-1&id_11] = id_19;
  assign id_10 = -1;
  logic [7:0] id_22;
  wire [1  ==  id_21 : id_17] id_23;
  assign id_22[id_8] = -1;
  assign id_8 = id_3;
  uwire id_24;
  ;
  and primCall (
      id_12,
      id_19,
      id_9,
      id_3,
      id_10,
      id_22,
      id_13,
      id_23,
      id_18,
      id_8,
      id_7,
      id_24,
      id_14,
      id_15,
      id_20,
      id_25,
      id_16,
      id_26
  );
  assign id_24 = -1;
  wire  [id_5 : 1] id_25;
  logic [ -1 : -1] id_26;
  module_0 modCall_1 (
      id_8,
      id_3
  );
  wire id_27;
  wire id_28;
endmodule
