{"id":"309612084_An_HEVC_multi-size_DCT_hardware_with_constant_throughput_and_supporting_heterogeneous_CUs","authors":["Jones Goebel","Guilherme Paim","Luciano Volcan Agostini","Bruno Zatt"],"meta":["May 2016","DOI:10.1109/ISCAS.2016.7539019","Conference: 2016 IEEE International Symposium on Circuits and Systems (ISCAS)"],"references":["261342289_Flexible_integer_DCT_architectures_for_HEVC","260712151_Efficient_integer_DCT_architectures_for_HEVC","257322209_Performance_and_Computational_Complexity_Assessment_of_High_Efficiency_Video_Encoders","261500823_A_cost_effective_2-D_adaptive_block_size_IDCT_architecture_for_HEVC_standard","256491893_Core_Transform_Design_for_the_High_Efficiency_Video_Coding_HEVC_Standard","255568019_Overview_of_the_High_Efficiency_Video_Coding_HEVC_standard","37723379_Standard_Codecs_Image_Compression_to_Advanced_Video_Coding"]}