// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/29/2015 14:44:12"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module OnBoard (
	state,
	LEDR,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	SW,
	KEY,
	CLOCK_50);
output 	[3:0] state;
output 	[9:0] LEDR;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;
input 	[7:0] SW;
input 	[2:0] KEY;
input 	CLOCK_50;

// Design Ports Information
// state[0]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[1]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[2]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[3]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("EggTimer_v_fast.sdo");
// synopsys translate_on

wire \fsm|state[0]~0_combout ;
wire \Selector2~0_combout ;
wire \disp3|display[4]~3_combout ;
wire \Selector10~0_combout ;
wire \disp2|display[3]~2_combout ;
wire \CLOCK_50~combout ;
wire \fsm|Mux1~0_combout ;
wire \fsm|Mux1~1_combout ;
wire \fsm|state[1]~4_combout ;
wire \fsm|state[1]~5_combout ;
wire \fsm|state[0]~1_combout ;
wire \fsm|state[0]~2_combout ;
wire \fsm|state[0]~3_combout ;
wire \WideOr0~0_combout ;
wire \Decoder0~0_combout ;
wire \Selector0~0_combout ;
wire \WideOr4~0_combout ;
wire \WideOr4~0clkctrl_outclk ;
wire \Selector1~0_combout ;
wire \Selector2~1_combout ;
wire \disp3|display[3]~2_combout ;
wire \Selector3~0_combout ;
wire \Selector4~0_combout ;
wire \Selector5~0_combout ;
wire \Selector6~1_combout ;
wire \disp2|display[0]~0_combout ;
wire \Selector8~0_combout ;
wire \disp2|display[1]~1_combout ;
wire \Selector9~0_combout ;
wire \Selector10~1_combout ;
wire \Selector11~0_combout ;
wire \Selector12~0_combout ;
wire \Selector13~0_combout ;
wire \Selector14~1_combout ;
wire \disp3|display[0]~0_combout ;
wire \Selector16~0_combout ;
wire \Decoder0~1_combout ;
wire \Decoder0~1clkctrl_outclk ;
wire \disp3|display[1]~1_combout ;
wire \Selector17~0_combout ;
wire \Selector18~0_combout ;
wire \Selector19~0_combout ;
wire \Selector20~0_combout ;
wire \Selector21~0_combout ;
wire \Selector21~1_combout ;
wire \Selector6~0_combout ;
wire \Selector22~0_combout ;
wire \Selector24~0_combout ;
wire \Selector25~0_combout ;
wire \Selector26~0_combout ;
wire \Selector27~0_combout ;
wire \disp2|display[4]~3_combout ;
wire \Selector28~0_combout ;
wire \Selector29~0_combout ;
wire \Selector29~1_combout ;
wire \Selector14~0_combout ;
wire \Selector30~0_combout ;
wire [7:0] \SW~combout ;
wire [2:0] \KEY~combout ;
wire [9:0] rLEDR;
wire [6:0] rHEX1;
wire [6:0] rHEX0;
wire [6:0] rHEX3;
wire [3:0] \fsm|state ;
wire [6:0] rHEX2;


// Location: LCCOMB_X1_Y21_N30
cycloneii_lcell_comb \fsm|state[0]~0 (
// Equation(s):
// \fsm|state[0]~0_combout  = (!\KEY~combout [0] & ((\fsm|state [0] & ((\fsm|state [2]) # (!\fsm|state [1]))) # (!\fsm|state [0] & ((\fsm|state [1]) # (!\fsm|state [2])))))

	.dataa(\fsm|state [0]),
	.datab(\KEY~combout [0]),
	.datac(\fsm|state [2]),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\fsm|state[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|state[0]~0 .lut_mask = 16'h3123;
defparam \fsm|state[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N0
cycloneii_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\SW~combout [5] & ((\SW~combout [7]) # ((!\SW~combout [4] & !\SW~combout [6])))) # (!\SW~combout [5] & (\SW~combout [7] & ((\SW~combout [6]) # (!\SW~combout [4]))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hF0B2;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N8
cycloneii_lcell_comb \disp3|display[4]~3 (
// Equation(s):
// \disp3|display[4]~3_combout  = (\SW~combout [4]) # ((\SW~combout [7]) # ((!\SW~combout [5] & \SW~combout [6])))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\disp3|display[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|display[4]~3 .lut_mask = 16'hFDFC;
defparam \disp3|display[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N12
cycloneii_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\SW~combout [0] & (\SW~combout [3] & ((\SW~combout [1]) # (\SW~combout [2])))) # (!\SW~combout [0] & ((\SW~combout [3]) # ((\SW~combout [1] & !\SW~combout [2]))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [1]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hF0D4;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N6
cycloneii_lcell_comb \disp2|display[3]~2 (
// Equation(s):
// \disp2|display[3]~2_combout  = (\SW~combout [2] & ((\SW~combout [3]) # (\SW~combout [0] $ (!\SW~combout [1])))) # (!\SW~combout [2] & (\SW~combout [3] $ (((\SW~combout [0] & !\SW~combout [1])))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [1]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\disp2|display[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|display[3]~2 .lut_mask = 16'hF9D2;
defparam \disp2|display[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N6
cycloneii_lcell_comb \fsm|Mux1~0 (
// Equation(s):
// \fsm|Mux1~0_combout  = (\fsm|state [0] & (\fsm|state [2] & ((\KEY~combout [1]) # (!\fsm|state [1])))) # (!\fsm|state [0] & ((\fsm|state [1]) # ((\KEY~combout [1] & !\fsm|state [2]))))

	.dataa(\KEY~combout [1]),
	.datab(\fsm|state [1]),
	.datac(\fsm|state [0]),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\fsm|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|Mux1~0 .lut_mask = 16'hBC0E;
defparam \fsm|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N18
cycloneii_lcell_comb \fsm|Mux1~1 (
// Equation(s):
// \fsm|Mux1~1_combout  = (\KEY~combout [0]) # (\fsm|Mux1~0_combout )

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\fsm|Mux1~0_combout ),
	.cin(gnd),
	.combout(\fsm|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|Mux1~1 .lut_mask = 16'hFFCC;
defparam \fsm|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y21_N19
cycloneii_lcell_ff \fsm|state[2] (
	.clk(\CLOCK_50~combout ),
	.datain(\fsm|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm|state [2]));

// Location: LCCOMB_X1_Y21_N18
cycloneii_lcell_comb \fsm|state[1]~4 (
// Equation(s):
// \fsm|state[1]~4_combout  = (!\KEY~combout [0] & (!\fsm|state [2] & ((\fsm|state [0]) # (!\fsm|state [1]))))

	.dataa(\fsm|state [0]),
	.datab(\KEY~combout [0]),
	.datac(\fsm|state [2]),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\fsm|state[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|state[1]~4 .lut_mask = 16'h0203;
defparam \fsm|state[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N30
cycloneii_lcell_comb \fsm|state[1]~5 (
// Equation(s):
// \fsm|state[1]~5_combout  = (\fsm|state[0]~2_combout  & (!\KEY~combout [0] & ((\fsm|state [1])))) # (!\fsm|state[0]~2_combout  & (((\fsm|state[1]~4_combout ))))

	.dataa(\KEY~combout [0]),
	.datab(\fsm|state[1]~4_combout ),
	.datac(\fsm|state [1]),
	.datad(\fsm|state[0]~2_combout ),
	.cin(gnd),
	.combout(\fsm|state[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|state[1]~5 .lut_mask = 16'h50CC;
defparam \fsm|state[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y21_N31
cycloneii_lcell_ff \fsm|state[1] (
	.clk(\CLOCK_50~combout ),
	.datain(\fsm|state[1]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm|state [1]));

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N26
cycloneii_lcell_comb \fsm|state[0]~1 (
// Equation(s):
// \fsm|state[0]~1_combout  = (\fsm|state [2] & (\KEY~combout [1] & ((\fsm|state [1])))) # (!\fsm|state [2] & ((\fsm|state [1] & ((!\KEY~combout [2]))) # (!\fsm|state [1] & (!\KEY~combout [1]))))

	.dataa(\KEY~combout [1]),
	.datab(\fsm|state [2]),
	.datac(\KEY~combout [2]),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\fsm|state[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|state[0]~1 .lut_mask = 16'h8B11;
defparam \fsm|state[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N28
cycloneii_lcell_comb \fsm|state[0]~2 (
// Equation(s):
// \fsm|state[0]~2_combout  = (\fsm|state[0]~1_combout  & ((\fsm|state [0]) # (!\fsm|state [1])))

	.dataa(vcc),
	.datab(\fsm|state [1]),
	.datac(\fsm|state [0]),
	.datad(\fsm|state[0]~1_combout ),
	.cin(gnd),
	.combout(\fsm|state[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|state[0]~2 .lut_mask = 16'hF300;
defparam \fsm|state[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N14
cycloneii_lcell_comb \fsm|state[0]~3 (
// Equation(s):
// \fsm|state[0]~3_combout  = (\KEY~combout [0] & (\fsm|state[0]~0_combout )) # (!\KEY~combout [0] & ((\fsm|state[0]~2_combout  & ((\fsm|state [0]))) # (!\fsm|state[0]~2_combout  & (\fsm|state[0]~0_combout ))))

	.dataa(\fsm|state[0]~0_combout ),
	.datab(\KEY~combout [0]),
	.datac(\fsm|state [0]),
	.datad(\fsm|state[0]~2_combout ),
	.cin(gnd),
	.combout(\fsm|state[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsm|state[0]~3 .lut_mask = 16'hB8AA;
defparam \fsm|state[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y21_N15
cycloneii_lcell_ff \fsm|state[0] (
	.clk(\CLOCK_50~combout ),
	.datain(\fsm|state[0]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm|state [0]));

// Location: LCCOMB_X3_Y21_N2
cycloneii_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ((\fsm|state [0] & \fsm|state [1])) # (!\fsm|state [2])

	.dataa(\fsm|state [2]),
	.datab(vcc),
	.datac(\fsm|state [0]),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'hF555;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N0
cycloneii_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (\fsm|state [0] & (!\fsm|state [1] & \fsm|state [2]))

	.dataa(\fsm|state [0]),
	.datab(vcc),
	.datac(\fsm|state [1]),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h0A00;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N14
cycloneii_lcell_comb \rLEDR[0] (
// Equation(s):
// rLEDR[0] = (\WideOr0~0_combout  & (rLEDR[0])) # (!\WideOr0~0_combout  & ((\Decoder0~0_combout )))

	.dataa(\WideOr0~0_combout ),
	.datab(vcc),
	.datac(rLEDR[0]),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(rLEDR[0]),
	.cout());
// synopsys translate_off
defparam \rLEDR[0] .lut_mask = 16'hF5A0;
defparam \rLEDR[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N16
cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\disp3|display[0]~0_combout  & (\fsm|state [0] & (!\fsm|state [2] & !\fsm|state [1])))

	.dataa(\disp3|display[0]~0_combout ),
	.datab(\fsm|state [0]),
	.datac(\fsm|state [2]),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h0008;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N24
cycloneii_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (!\fsm|state [1] & (\fsm|state [0] $ (\fsm|state [2])))

	.dataa(vcc),
	.datab(\fsm|state [1]),
	.datac(\fsm|state [0]),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = 16'h0330;
defparam \WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \WideOr4~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\WideOr4~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\WideOr4~0clkctrl_outclk ));
// synopsys translate_off
defparam \WideOr4~0clkctrl .clock_type = "global clock";
defparam \WideOr4~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N2
cycloneii_lcell_comb \rHEX3[0] (
// Equation(s):
// rHEX3[0] = (GLOBAL(\WideOr4~0clkctrl_outclk ) & ((\Selector0~0_combout ))) # (!GLOBAL(\WideOr4~0clkctrl_outclk ) & (rHEX3[0]))

	.dataa(vcc),
	.datab(rHEX3[0]),
	.datac(\Selector0~0_combout ),
	.datad(\WideOr4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX3[0]),
	.cout());
// synopsys translate_off
defparam \rHEX3[0] .lut_mask = 16'hF0CC;
defparam \rHEX3[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N12
cycloneii_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\disp3|display[1]~1_combout  & (\fsm|state [0] & (!\fsm|state [2] & !\fsm|state [1])))

	.dataa(\disp3|display[1]~1_combout ),
	.datab(\fsm|state [0]),
	.datac(\fsm|state [2]),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h0008;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N22
cycloneii_lcell_comb \rHEX3[1] (
// Equation(s):
// rHEX3[1] = (GLOBAL(\WideOr4~0clkctrl_outclk ) & ((\Selector1~0_combout ))) # (!GLOBAL(\WideOr4~0clkctrl_outclk ) & (rHEX3[1]))

	.dataa(vcc),
	.datab(rHEX3[1]),
	.datac(\WideOr4~0clkctrl_outclk ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(rHEX3[1]),
	.cout());
// synopsys translate_off
defparam \rHEX3[1] .lut_mask = 16'hFC0C;
defparam \rHEX3[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N26
cycloneii_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\Selector2~0_combout  & (\fsm|state [0] & (!\fsm|state [2] & !\fsm|state [1])))

	.dataa(\Selector2~0_combout ),
	.datab(\fsm|state [0]),
	.datac(\fsm|state [2]),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'h0008;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N4
cycloneii_lcell_comb \rHEX3[2] (
// Equation(s):
// rHEX3[2] = (GLOBAL(\WideOr4~0clkctrl_outclk ) & ((\Selector2~1_combout ))) # (!GLOBAL(\WideOr4~0clkctrl_outclk ) & (rHEX3[2]))

	.dataa(vcc),
	.datab(rHEX3[2]),
	.datac(\WideOr4~0clkctrl_outclk ),
	.datad(\Selector2~1_combout ),
	.cin(gnd),
	.combout(rHEX3[2]),
	.cout());
// synopsys translate_off
defparam \rHEX3[2] .lut_mask = 16'hFC0C;
defparam \rHEX3[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N22
cycloneii_lcell_comb \disp3|display[3]~2 (
// Equation(s):
// \disp3|display[3]~2_combout  = (\SW~combout [6] & ((\SW~combout [7]) # (\SW~combout [5] $ (!\SW~combout [4])))) # (!\SW~combout [6] & (\SW~combout [7] $ (((!\SW~combout [5] & \SW~combout [4])))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\disp3|display[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|display[3]~2 .lut_mask = 16'hF9B4;
defparam \disp3|display[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N10
cycloneii_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\fsm|state [0] & (\disp3|display[3]~2_combout  & (!\fsm|state [2] & !\fsm|state [1])))

	.dataa(\fsm|state [0]),
	.datab(\disp3|display[3]~2_combout ),
	.datac(\fsm|state [2]),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h0008;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N20
cycloneii_lcell_comb \rHEX3[3] (
// Equation(s):
// rHEX3[3] = (GLOBAL(\WideOr4~0clkctrl_outclk ) & ((\Selector3~0_combout ))) # (!GLOBAL(\WideOr4~0clkctrl_outclk ) & (rHEX3[3]))

	.dataa(rHEX3[3]),
	.datab(vcc),
	.datac(\WideOr4~0clkctrl_outclk ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(rHEX3[3]),
	.cout());
// synopsys translate_off
defparam \rHEX3[3] .lut_mask = 16'hFA0A;
defparam \rHEX3[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N4
cycloneii_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\disp3|display[4]~3_combout  & (\fsm|state [0] & (!\fsm|state [2] & !\fsm|state [1])))

	.dataa(\disp3|display[4]~3_combout ),
	.datab(\fsm|state [0]),
	.datac(\fsm|state [2]),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h0008;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N0
cycloneii_lcell_comb \rHEX3[4] (
// Equation(s):
// rHEX3[4] = (GLOBAL(\WideOr4~0clkctrl_outclk ) & ((\Selector4~0_combout ))) # (!GLOBAL(\WideOr4~0clkctrl_outclk ) & (rHEX3[4]))

	.dataa(vcc),
	.datab(rHEX3[4]),
	.datac(\Selector4~0_combout ),
	.datad(\WideOr4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX3[4]),
	.cout());
// synopsys translate_off
defparam \rHEX3[4] .lut_mask = 16'hF0CC;
defparam \rHEX3[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N24
cycloneii_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (((\fsm|state [2]) # (\fsm|state [1])) # (!\fsm|state [0])) # (!\Selector21~0_combout )

	.dataa(\Selector21~0_combout ),
	.datab(\fsm|state [0]),
	.datac(\fsm|state [2]),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hFFF7;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N10
cycloneii_lcell_comb \rHEX3[5] (
// Equation(s):
// rHEX3[5] = (GLOBAL(\WideOr4~0clkctrl_outclk ) & ((!\Selector5~0_combout ))) # (!GLOBAL(\WideOr4~0clkctrl_outclk ) & (rHEX3[5]))

	.dataa(rHEX3[5]),
	.datab(vcc),
	.datac(\Selector5~0_combout ),
	.datad(\WideOr4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX3[5]),
	.cout());
// synopsys translate_off
defparam \rHEX3[5] .lut_mask = 16'h0FAA;
defparam \rHEX3[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N22
cycloneii_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (((\fsm|state [1]) # (\fsm|state [2])) # (!\fsm|state [0])) # (!\Selector6~0_combout )

	.dataa(\Selector6~0_combout ),
	.datab(\fsm|state [0]),
	.datac(\fsm|state [1]),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hFFF7;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N18
cycloneii_lcell_comb \rHEX3[6] (
// Equation(s):
// rHEX3[6] = (GLOBAL(\WideOr4~0clkctrl_outclk ) & ((\Selector6~1_combout ))) # (!GLOBAL(\WideOr4~0clkctrl_outclk ) & (rHEX3[6]))

	.dataa(vcc),
	.datab(rHEX3[6]),
	.datac(\WideOr4~0clkctrl_outclk ),
	.datad(\Selector6~1_combout ),
	.cin(gnd),
	.combout(rHEX3[6]),
	.cout());
// synopsys translate_off
defparam \rHEX3[6] .lut_mask = 16'hFC0C;
defparam \rHEX3[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N4
cycloneii_lcell_comb \disp2|display[0]~0 (
// Equation(s):
// \disp2|display[0]~0_combout  = (\SW~combout [0] & (\SW~combout [3] $ (((!\SW~combout [1] & !\SW~combout [2]))))) # (!\SW~combout [0] & ((\SW~combout [3]) # ((!\SW~combout [1] & \SW~combout [2]))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [1]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\disp2|display[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|display[0]~0 .lut_mask = 16'hF1D2;
defparam \disp2|display[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N28
cycloneii_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\fsm|state [0] & (!\fsm|state [2] & (\disp2|display[0]~0_combout  & !\fsm|state [1])))

	.dataa(\fsm|state [0]),
	.datab(\fsm|state [2]),
	.datac(\disp2|display[0]~0_combout ),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h0020;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N22
cycloneii_lcell_comb \rHEX2[0] (
// Equation(s):
// rHEX2[0] = (GLOBAL(\WideOr4~0clkctrl_outclk ) & ((\Selector8~0_combout ))) # (!GLOBAL(\WideOr4~0clkctrl_outclk ) & (rHEX2[0]))

	.dataa(vcc),
	.datab(rHEX2[0]),
	.datac(\WideOr4~0clkctrl_outclk ),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(rHEX2[0]),
	.cout());
// synopsys translate_off
defparam \rHEX2[0] .lut_mask = 16'hFC0C;
defparam \rHEX2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N22
cycloneii_lcell_comb \disp2|display[1]~1 (
// Equation(s):
// \disp2|display[1]~1_combout  = (\SW~combout [0] & ((\SW~combout [1] & (\SW~combout [3])) # (!\SW~combout [1] & ((\SW~combout [2]))))) # (!\SW~combout [0] & ((\SW~combout [3]) # ((\SW~combout [1] & \SW~combout [2]))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [1]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\disp2|display[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|display[1]~1 .lut_mask = 16'hF6D0;
defparam \disp2|display[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N6
cycloneii_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\fsm|state [0] & (!\fsm|state [2] & (\disp2|display[1]~1_combout  & !\fsm|state [1])))

	.dataa(\fsm|state [0]),
	.datab(\fsm|state [2]),
	.datac(\disp2|display[1]~1_combout ),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'h0020;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N8
cycloneii_lcell_comb \rHEX2[1] (
// Equation(s):
// rHEX2[1] = (GLOBAL(\WideOr4~0clkctrl_outclk ) & ((\Selector9~0_combout ))) # (!GLOBAL(\WideOr4~0clkctrl_outclk ) & (rHEX2[1]))

	.dataa(vcc),
	.datab(rHEX2[1]),
	.datac(\WideOr4~0clkctrl_outclk ),
	.datad(\Selector9~0_combout ),
	.cin(gnd),
	.combout(rHEX2[1]),
	.cout());
// synopsys translate_off
defparam \rHEX2[1] .lut_mask = 16'hFC0C;
defparam \rHEX2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N20
cycloneii_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\Selector10~0_combout  & (\fsm|state [0] & (!\fsm|state [2] & !\fsm|state [1])))

	.dataa(\Selector10~0_combout ),
	.datab(\fsm|state [0]),
	.datac(\fsm|state [2]),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'h0008;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y21_N8
cycloneii_lcell_comb \rHEX2[2] (
// Equation(s):
// rHEX2[2] = (GLOBAL(\WideOr4~0clkctrl_outclk ) & ((\Selector10~1_combout ))) # (!GLOBAL(\WideOr4~0clkctrl_outclk ) & (rHEX2[2]))

	.dataa(vcc),
	.datab(rHEX2[2]),
	.datac(\Selector10~1_combout ),
	.datad(\WideOr4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX2[2]),
	.cout());
// synopsys translate_off
defparam \rHEX2[2] .lut_mask = 16'hF0CC;
defparam \rHEX2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N10
cycloneii_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\disp2|display[3]~2_combout  & (\fsm|state [0] & (!\fsm|state [1] & !\fsm|state [2])))

	.dataa(\disp2|display[3]~2_combout ),
	.datab(\fsm|state [0]),
	.datac(\fsm|state [1]),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'h0008;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N26
cycloneii_lcell_comb \rHEX2[3] (
// Equation(s):
// rHEX2[3] = (GLOBAL(\WideOr4~0clkctrl_outclk ) & ((\Selector11~0_combout ))) # (!GLOBAL(\WideOr4~0clkctrl_outclk ) & (rHEX2[3]))

	.dataa(vcc),
	.datab(rHEX2[3]),
	.datac(\WideOr4~0clkctrl_outclk ),
	.datad(\Selector11~0_combout ),
	.cin(gnd),
	.combout(rHEX2[3]),
	.cout());
// synopsys translate_off
defparam \rHEX2[3] .lut_mask = 16'hFC0C;
defparam \rHEX2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N12
cycloneii_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\disp2|display[4]~3_combout  & (\fsm|state [0] & (!\fsm|state [1] & !\fsm|state [2])))

	.dataa(\disp2|display[4]~3_combout ),
	.datab(\fsm|state [0]),
	.datac(\fsm|state [1]),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'h0008;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N16
cycloneii_lcell_comb \rHEX2[4] (
// Equation(s):
// rHEX2[4] = (GLOBAL(\WideOr4~0clkctrl_outclk ) & ((\Selector12~0_combout ))) # (!GLOBAL(\WideOr4~0clkctrl_outclk ) & (rHEX2[4]))

	.dataa(rHEX2[4]),
	.datab(vcc),
	.datac(\WideOr4~0clkctrl_outclk ),
	.datad(\Selector12~0_combout ),
	.cin(gnd),
	.combout(rHEX2[4]),
	.cout());
// synopsys translate_off
defparam \rHEX2[4] .lut_mask = 16'hFA0A;
defparam \rHEX2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N0
cycloneii_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ((\fsm|state [2]) # ((\fsm|state [1]) # (!\fsm|state [0]))) # (!\Selector29~0_combout )

	.dataa(\Selector29~0_combout ),
	.datab(\fsm|state [2]),
	.datac(\fsm|state [0]),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hFFDF;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N16
cycloneii_lcell_comb \rHEX2[5] (
// Equation(s):
// rHEX2[5] = (GLOBAL(\WideOr4~0clkctrl_outclk ) & ((!\Selector13~0_combout ))) # (!GLOBAL(\WideOr4~0clkctrl_outclk ) & (rHEX2[5]))

	.dataa(rHEX2[5]),
	.datab(vcc),
	.datac(\WideOr4~0clkctrl_outclk ),
	.datad(\Selector13~0_combout ),
	.cin(gnd),
	.combout(rHEX2[5]),
	.cout());
// synopsys translate_off
defparam \rHEX2[5] .lut_mask = 16'h0AFA;
defparam \rHEX2[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N30
cycloneii_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = (((\fsm|state [1]) # (\fsm|state [2])) # (!\fsm|state [0])) # (!\Selector14~0_combout )

	.dataa(\Selector14~0_combout ),
	.datab(\fsm|state [0]),
	.datac(\fsm|state [1]),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~1 .lut_mask = 16'hFFF7;
defparam \Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N6
cycloneii_lcell_comb \rHEX2[6] (
// Equation(s):
// rHEX2[6] = (GLOBAL(\WideOr4~0clkctrl_outclk ) & ((\Selector14~1_combout ))) # (!GLOBAL(\WideOr4~0clkctrl_outclk ) & (rHEX2[6]))

	.dataa(rHEX2[6]),
	.datab(vcc),
	.datac(\WideOr4~0clkctrl_outclk ),
	.datad(\Selector14~1_combout ),
	.cin(gnd),
	.combout(rHEX2[6]),
	.cout());
// synopsys translate_off
defparam \rHEX2[6] .lut_mask = 16'hFA0A;
defparam \rHEX2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N28
cycloneii_lcell_comb \disp3|display[0]~0 (
// Equation(s):
// \disp3|display[0]~0_combout  = (\SW~combout [5] & (((\SW~combout [7])))) # (!\SW~combout [5] & ((\SW~combout [4] & (\SW~combout [7] $ (!\SW~combout [6]))) # (!\SW~combout [4] & ((\SW~combout [7]) # (\SW~combout [6])))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\disp3|display[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|display[0]~0 .lut_mask = 16'hF1B4;
defparam \disp3|display[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N18
cycloneii_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\disp3|display[0]~0_combout  & !\fsm|state [2])

	.dataa(vcc),
	.datab(\disp3|display[0]~0_combout ),
	.datac(vcc),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'h00CC;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N12
cycloneii_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (!\fsm|state [0] & !\fsm|state [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\fsm|state [0]),
	.datad(\fsm|state [1]),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'h000F;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \Decoder0~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Decoder0~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Decoder0~1clkctrl_outclk ));
// synopsys translate_off
defparam \Decoder0~1clkctrl .clock_type = "global clock";
defparam \Decoder0~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N24
cycloneii_lcell_comb \rHEX1[0] (
// Equation(s):
// rHEX1[0] = (GLOBAL(\Decoder0~1clkctrl_outclk ) & (\Selector16~0_combout )) # (!GLOBAL(\Decoder0~1clkctrl_outclk ) & ((rHEX1[0])))

	.dataa(vcc),
	.datab(\Selector16~0_combout ),
	.datac(rHEX1[0]),
	.datad(\Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX1[0]),
	.cout());
// synopsys translate_off
defparam \rHEX1[0] .lut_mask = 16'hCCF0;
defparam \rHEX1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N26
cycloneii_lcell_comb \disp3|display[1]~1 (
// Equation(s):
// \disp3|display[1]~1_combout  = (\SW~combout [5] & ((\SW~combout [7]) # ((!\SW~combout [4] & \SW~combout [6])))) # (!\SW~combout [5] & ((\SW~combout [4] & ((\SW~combout [6]))) # (!\SW~combout [4] & (\SW~combout [7]))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\disp3|display[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|display[1]~1 .lut_mask = 16'hF6B0;
defparam \disp3|display[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N4
cycloneii_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\disp3|display[1]~1_combout  & !\fsm|state [2])

	.dataa(vcc),
	.datab(\disp3|display[1]~1_combout ),
	.datac(vcc),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'h00CC;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N10
cycloneii_lcell_comb \rHEX1[1] (
// Equation(s):
// rHEX1[1] = (GLOBAL(\Decoder0~1clkctrl_outclk ) & ((\Selector17~0_combout ))) # (!GLOBAL(\Decoder0~1clkctrl_outclk ) & (rHEX1[1]))

	.dataa(rHEX1[1]),
	.datab(vcc),
	.datac(\Selector17~0_combout ),
	.datad(\Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX1[1]),
	.cout());
// synopsys translate_off
defparam \rHEX1[1] .lut_mask = 16'hF0AA;
defparam \rHEX1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N2
cycloneii_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\Selector2~0_combout  & !\fsm|state [2])

	.dataa(\Selector2~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'h00AA;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N14
cycloneii_lcell_comb \rHEX1[2] (
// Equation(s):
// rHEX1[2] = (GLOBAL(\Decoder0~1clkctrl_outclk ) & (\Selector18~0_combout )) # (!GLOBAL(\Decoder0~1clkctrl_outclk ) & ((rHEX1[2])))

	.dataa(vcc),
	.datab(\Selector18~0_combout ),
	.datac(rHEX1[2]),
	.datad(\Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX1[2]),
	.cout());
// synopsys translate_off
defparam \rHEX1[2] .lut_mask = 16'hCCF0;
defparam \rHEX1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N6
cycloneii_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\disp3|display[3]~2_combout  & !\fsm|state [2])

	.dataa(vcc),
	.datab(\disp3|display[3]~2_combout ),
	.datac(vcc),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'h00CC;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y20_N20
cycloneii_lcell_comb \rHEX1[3] (
// Equation(s):
// rHEX1[3] = (GLOBAL(\Decoder0~1clkctrl_outclk ) & ((\Selector19~0_combout ))) # (!GLOBAL(\Decoder0~1clkctrl_outclk ) & (rHEX1[3]))

	.dataa(rHEX1[3]),
	.datab(vcc),
	.datac(\Selector19~0_combout ),
	.datad(\Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX1[3]),
	.cout());
// synopsys translate_off
defparam \rHEX1[3] .lut_mask = 16'hF0AA;
defparam \rHEX1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N16
cycloneii_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\disp3|display[4]~3_combout  & !\fsm|state [2])

	.dataa(\disp3|display[4]~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'h00AA;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N12
cycloneii_lcell_comb \rHEX1[4] (
// Equation(s):
// rHEX1[4] = (GLOBAL(\Decoder0~1clkctrl_outclk ) & ((\Selector20~0_combout ))) # (!GLOBAL(\Decoder0~1clkctrl_outclk ) & (rHEX1[4]))

	.dataa(rHEX1[4]),
	.datab(vcc),
	.datac(\Selector20~0_combout ),
	.datad(\Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX1[4]),
	.cout());
// synopsys translate_off
defparam \rHEX1[4] .lut_mask = 16'hF0AA;
defparam \rHEX1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N30
cycloneii_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\SW~combout [5] & ((\SW~combout [4]) # ((\SW~combout [7]) # (!\SW~combout [6])))) # (!\SW~combout [5] & (\SW~combout [7] $ (((\SW~combout [4] & !\SW~combout [6])))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hF8BE;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N14
cycloneii_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = (\fsm|state [2]) # (!\Selector21~0_combout )

	.dataa(vcc),
	.datab(\Selector21~0_combout ),
	.datac(vcc),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~1 .lut_mask = 16'hFF33;
defparam \Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N2
cycloneii_lcell_comb \rHEX1[5] (
// Equation(s):
// rHEX1[5] = (GLOBAL(\Decoder0~1clkctrl_outclk ) & ((!\Selector21~1_combout ))) # (!GLOBAL(\Decoder0~1clkctrl_outclk ) & (rHEX1[5]))

	.dataa(vcc),
	.datab(rHEX1[5]),
	.datac(\Selector21~1_combout ),
	.datad(\Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX1[5]),
	.cout());
// synopsys translate_off
defparam \rHEX1[5] .lut_mask = 16'h0FCC;
defparam \rHEX1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N20
cycloneii_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\SW~combout [7]) # ((\SW~combout [5] & ((!\SW~combout [6]) # (!\SW~combout [4]))) # (!\SW~combout [5] & ((\SW~combout [6]))))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hF7FA;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N24
cycloneii_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\fsm|state [2]) # (!\Selector6~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Selector6~0_combout ),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hFF0F;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N8
cycloneii_lcell_comb \rHEX1[6] (
// Equation(s):
// rHEX1[6] = (GLOBAL(\Decoder0~1clkctrl_outclk ) & (\Selector22~0_combout )) # (!GLOBAL(\Decoder0~1clkctrl_outclk ) & ((rHEX1[6])))

	.dataa(\Selector22~0_combout ),
	.datab(vcc),
	.datac(rHEX1[6]),
	.datad(\Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX1[6]),
	.cout());
// synopsys translate_off
defparam \rHEX1[6] .lut_mask = 16'hAAF0;
defparam \rHEX1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N26
cycloneii_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\disp2|display[0]~0_combout  & !\fsm|state [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\disp2|display[0]~0_combout ),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'h00F0;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N4
cycloneii_lcell_comb \rHEX0[0] (
// Equation(s):
// rHEX0[0] = (GLOBAL(\Decoder0~1clkctrl_outclk ) & ((\Selector24~0_combout ))) # (!GLOBAL(\Decoder0~1clkctrl_outclk ) & (rHEX0[0]))

	.dataa(vcc),
	.datab(rHEX0[0]),
	.datac(\Selector24~0_combout ),
	.datad(\Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX0[0]),
	.cout());
// synopsys translate_off
defparam \rHEX0[0] .lut_mask = 16'hF0CC;
defparam \rHEX0[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N24
cycloneii_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\disp2|display[1]~1_combout  & !\fsm|state [2])

	.dataa(vcc),
	.datab(\disp2|display[1]~1_combout ),
	.datac(vcc),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'h00CC;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N28
cycloneii_lcell_comb \rHEX0[1] (
// Equation(s):
// rHEX0[1] = (GLOBAL(\Decoder0~1clkctrl_outclk ) & ((\Selector25~0_combout ))) # (!GLOBAL(\Decoder0~1clkctrl_outclk ) & (rHEX0[1]))

	.dataa(vcc),
	.datab(rHEX0[1]),
	.datac(\Selector25~0_combout ),
	.datad(\Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX0[1]),
	.cout());
// synopsys translate_off
defparam \rHEX0[1] .lut_mask = 16'hF0CC;
defparam \rHEX0[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N30
cycloneii_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\Selector10~0_combout  & !\fsm|state [2])

	.dataa(\Selector10~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'h00AA;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N10
cycloneii_lcell_comb \rHEX0[2] (
// Equation(s):
// rHEX0[2] = (GLOBAL(\Decoder0~1clkctrl_outclk ) & ((\Selector26~0_combout ))) # (!GLOBAL(\Decoder0~1clkctrl_outclk ) & (rHEX0[2]))

	.dataa(rHEX0[2]),
	.datab(\Selector26~0_combout ),
	.datac(vcc),
	.datad(\Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX0[2]),
	.cout());
// synopsys translate_off
defparam \rHEX0[2] .lut_mask = 16'hCCAA;
defparam \rHEX0[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N20
cycloneii_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\disp2|display[3]~2_combout  & !\fsm|state [2])

	.dataa(\disp2|display[3]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'h00AA;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N0
cycloneii_lcell_comb \rHEX0[3] (
// Equation(s):
// rHEX0[3] = (GLOBAL(\Decoder0~1clkctrl_outclk ) & ((\Selector27~0_combout ))) # (!GLOBAL(\Decoder0~1clkctrl_outclk ) & (rHEX0[3]))

	.dataa(vcc),
	.datab(rHEX0[3]),
	.datac(\Selector27~0_combout ),
	.datad(\Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX0[3]),
	.cout());
// synopsys translate_off
defparam \rHEX0[3] .lut_mask = 16'hF0CC;
defparam \rHEX0[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N8
cycloneii_lcell_comb \disp2|display[4]~3 (
// Equation(s):
// \disp2|display[4]~3_combout  = (\SW~combout [0]) # ((\SW~combout [3]) # ((!\SW~combout [1] & \SW~combout [2])))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [1]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\disp2|display[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|display[4]~3 .lut_mask = 16'hFBFA;
defparam \disp2|display[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N20
cycloneii_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\disp2|display[4]~3_combout  & !\fsm|state [2])

	.dataa(vcc),
	.datab(\disp2|display[4]~3_combout ),
	.datac(vcc),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'h00CC;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y21_N28
cycloneii_lcell_comb \rHEX0[4] (
// Equation(s):
// rHEX0[4] = (GLOBAL(\Decoder0~1clkctrl_outclk ) & ((\Selector28~0_combout ))) # (!GLOBAL(\Decoder0~1clkctrl_outclk ) & (rHEX0[4]))

	.dataa(vcc),
	.datab(rHEX0[4]),
	.datac(\Selector28~0_combout ),
	.datad(\Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX0[4]),
	.cout());
// synopsys translate_off
defparam \rHEX0[4] .lut_mask = 16'hF0CC;
defparam \rHEX0[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N18
cycloneii_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\SW~combout [0] & ((\SW~combout [1]) # (\SW~combout [3] $ (!\SW~combout [2])))) # (!\SW~combout [0] & ((\SW~combout [3]) # ((\SW~combout [1] & !\SW~combout [2]))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [1]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'hF8DE;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N14
cycloneii_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = (\fsm|state [2]) # (!\Selector29~0_combout )

	.dataa(vcc),
	.datab(\Selector29~0_combout ),
	.datac(vcc),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~1 .lut_mask = 16'hFF33;
defparam \Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N2
cycloneii_lcell_comb \rHEX0[5] (
// Equation(s):
// rHEX0[5] = (GLOBAL(\Decoder0~1clkctrl_outclk ) & ((!\Selector29~1_combout ))) # (!GLOBAL(\Decoder0~1clkctrl_outclk ) & (rHEX0[5]))

	.dataa(vcc),
	.datab(rHEX0[5]),
	.datac(\Selector29~1_combout ),
	.datad(\Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX0[5]),
	.cout());
// synopsys translate_off
defparam \rHEX0[5] .lut_mask = 16'h0FCC;
defparam \rHEX0[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N16
cycloneii_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\SW~combout [3]) # ((\SW~combout [1] & ((!\SW~combout [2]) # (!\SW~combout [0]))) # (!\SW~combout [1] & ((\SW~combout [2]))))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [1]),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hF7FC;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N20
cycloneii_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\fsm|state [2]) # (!\Selector14~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Selector14~0_combout ),
	.datad(\fsm|state [2]),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'hFF0F;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N14
cycloneii_lcell_comb \rHEX0[6] (
// Equation(s):
// rHEX0[6] = (GLOBAL(\Decoder0~1clkctrl_outclk ) & ((\Selector30~0_combout ))) # (!GLOBAL(\Decoder0~1clkctrl_outclk ) & (rHEX0[6]))

	.dataa(vcc),
	.datab(rHEX0[6]),
	.datac(\Selector30~0_combout ),
	.datad(\Decoder0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(rHEX0[6]),
	.cout());
// synopsys translate_off
defparam \rHEX0[6] .lut_mask = 16'hF0CC;
defparam \rHEX0[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[0]~I (
	.datain(\fsm|state [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[0]));
// synopsys translate_off
defparam \state[0]~I .input_async_reset = "none";
defparam \state[0]~I .input_power_up = "low";
defparam \state[0]~I .input_register_mode = "none";
defparam \state[0]~I .input_sync_reset = "none";
defparam \state[0]~I .oe_async_reset = "none";
defparam \state[0]~I .oe_power_up = "low";
defparam \state[0]~I .oe_register_mode = "none";
defparam \state[0]~I .oe_sync_reset = "none";
defparam \state[0]~I .operation_mode = "output";
defparam \state[0]~I .output_async_reset = "none";
defparam \state[0]~I .output_power_up = "low";
defparam \state[0]~I .output_register_mode = "none";
defparam \state[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[1]~I (
	.datain(\fsm|state [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[1]));
// synopsys translate_off
defparam \state[1]~I .input_async_reset = "none";
defparam \state[1]~I .input_power_up = "low";
defparam \state[1]~I .input_register_mode = "none";
defparam \state[1]~I .input_sync_reset = "none";
defparam \state[1]~I .oe_async_reset = "none";
defparam \state[1]~I .oe_power_up = "low";
defparam \state[1]~I .oe_register_mode = "none";
defparam \state[1]~I .oe_sync_reset = "none";
defparam \state[1]~I .operation_mode = "output";
defparam \state[1]~I .output_async_reset = "none";
defparam \state[1]~I .output_power_up = "low";
defparam \state[1]~I .output_register_mode = "none";
defparam \state[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[2]~I (
	.datain(\fsm|state [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[2]));
// synopsys translate_off
defparam \state[2]~I .input_async_reset = "none";
defparam \state[2]~I .input_power_up = "low";
defparam \state[2]~I .input_register_mode = "none";
defparam \state[2]~I .input_sync_reset = "none";
defparam \state[2]~I .oe_async_reset = "none";
defparam \state[2]~I .oe_power_up = "low";
defparam \state[2]~I .oe_register_mode = "none";
defparam \state[2]~I .oe_sync_reset = "none";
defparam \state[2]~I .operation_mode = "output";
defparam \state[2]~I .output_async_reset = "none";
defparam \state[2]~I .output_power_up = "low";
defparam \state[2]~I .output_register_mode = "none";
defparam \state[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[3]));
// synopsys translate_off
defparam \state[3]~I .input_async_reset = "none";
defparam \state[3]~I .input_power_up = "low";
defparam \state[3]~I .input_register_mode = "none";
defparam \state[3]~I .input_sync_reset = "none";
defparam \state[3]~I .oe_async_reset = "none";
defparam \state[3]~I .oe_power_up = "low";
defparam \state[3]~I .oe_register_mode = "none";
defparam \state[3]~I .oe_sync_reset = "none";
defparam \state[3]~I .operation_mode = "output";
defparam \state[3]~I .output_async_reset = "none";
defparam \state[3]~I .output_power_up = "low";
defparam \state[3]~I .output_register_mode = "none";
defparam \state[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(rLEDR[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(rLEDR[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(rLEDR[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(rLEDR[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(rLEDR[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(rLEDR[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(rLEDR[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(rLEDR[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(rLEDR[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(rLEDR[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(rHEX3[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(rHEX3[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(rHEX3[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(rHEX3[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(rHEX3[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(rHEX3[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(rHEX3[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(rHEX2[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(rHEX2[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(rHEX2[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(rHEX2[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(rHEX2[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(rHEX2[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(rHEX2[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(rHEX1[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(rHEX1[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(rHEX1[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(rHEX1[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(rHEX1[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(rHEX1[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(rHEX1[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(rHEX0[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(rHEX0[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(rHEX0[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(rHEX0[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(rHEX0[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(rHEX0[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(rHEX0[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
