// Seed: 406749417
module module_0 ();
  logic id_1;
  ;
  assign id_1 = 1;
  assign id_1 = id_1 & id_1++;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  for (id_5 = id_1 + id_4; -1; id_5 = -1)
    assign id_5 = ~id_1 ? ~|id_1[1] != id_4 : 1 ? -1 == -1'd0 + 1 : -1'b0 ? 1 : 1;
endmodule
