
youlostit-ble.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000366c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  080037f4  080037f4  000137f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003858  08003858  0002018c  2**0
                  CONTENTS
  4 .ARM          00000000  08003858  08003858  0002018c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003858  08003858  0002018c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003858  08003858  00013858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800385c  0800385c  0001385c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000018c  20000000  08003860  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f8  2000018c  080039ec  0002018c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000484  080039ec  00020484  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201bc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a80b  00000000  00000000  000201ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f9f  00000000  00000000  0002aa0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009a8  00000000  00000000  0002c9b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000727  00000000  00000000  0002d358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000275a9  00000000  00000000  0002da7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b40b  00000000  00000000  00055028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f0d59  00000000  00000000  00060433  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000288c  00000000  00000000  0015118c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  00153a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000018c 	.word	0x2000018c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080037dc 	.word	0x080037dc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000190 	.word	0x20000190
 80001c4:	080037dc 	.word	0x080037dc

080001c8 <ble_init>:
uint8_t READ_CHAR_HANDLE[2];

uint16_t stackInitCompleteFlag=0;
uint8_t* rxEvent;

void ble_init(){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b084      	sub	sp, #16
 80001cc:	af02      	add	r7, sp, #8
	//fetching the reset event
	rxEvent=(uint8_t*)malloc(EVENT_STARTUP_SIZE);
 80001ce:	2006      	movs	r0, #6
 80001d0:	f003 f9aa 	bl	8003528 <malloc>
 80001d4:	4603      	mov	r3, r0
 80001d6:	461a      	mov	r2, r3
 80001d8:	4b70      	ldr	r3, [pc, #448]	; (800039c <ble_init+0x1d4>)
 80001da:	601a      	str	r2, [r3, #0]
	int res;

	while(!dataAvailable);
 80001dc:	bf00      	nop
 80001de:	4b70      	ldr	r3, [pc, #448]	; (80003a0 <ble_init+0x1d8>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d0fb      	beq.n	80001de <ble_init+0x16>
	res=fetchBleEvent(rxEvent,EVENT_STARTUP_SIZE);
 80001e6:	4b6d      	ldr	r3, [pc, #436]	; (800039c <ble_init+0x1d4>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	2106      	movs	r1, #6
 80001ec:	4618      	mov	r0, r3
 80001ee:	f000 f905 	bl	80003fc <fetchBleEvent>
 80001f2:	6078      	str	r0, [r7, #4]

	if(res==BLE_OK){
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	d111      	bne.n	800021e <ble_init+0x56>
	res=checkEventResp(rxEvent,EVENT_STATUP_DATA,EVENT_STARTUP_SIZE);
 80001fa:	4b68      	ldr	r3, [pc, #416]	; (800039c <ble_init+0x1d4>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	2206      	movs	r2, #6
 8000200:	4968      	ldr	r1, [pc, #416]	; (80003a4 <ble_init+0x1dc>)
 8000202:	4618      	mov	r0, r3
 8000204:	f000 f984 	bl	8000510 <checkEventResp>
 8000208:	6078      	str	r0, [r7, #4]
	if(res==BLE_OK){
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	2b00      	cmp	r3, #0
 800020e:	d106      	bne.n	800021e <ble_init+0x56>
	   stackInitCompleteFlag|=0x01;
 8000210:	4b65      	ldr	r3, [pc, #404]	; (80003a8 <ble_init+0x1e0>)
 8000212:	881b      	ldrh	r3, [r3, #0]
 8000214:	f043 0301 	orr.w	r3, r3, #1
 8000218:	b29a      	uxth	r2, r3
 800021a:	4b63      	ldr	r3, [pc, #396]	; (80003a8 <ble_init+0x1e0>)
 800021c:	801a      	strh	r2, [r3, #0]
	}
	}
	HAL_Delay(10);
 800021e:	200a      	movs	r0, #10
 8000220:	f001 fa84 	bl	800172c <HAL_Delay>
	free(rxEvent);
 8000224:	4b5d      	ldr	r3, [pc, #372]	; (800039c <ble_init+0x1d4>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4618      	mov	r0, r3
 800022a:	f003 f985 	bl	8003538 <free>

	//INIT GATT
	if(BLE_command(ACI_GATT_INIT,sizeof(ACI_GATT_INIT),ACI_GATT_INIT_COMPLETE,sizeof(ACI_GATT_INIT_COMPLETE),0)==BLE_OK){
 800022e:	2300      	movs	r3, #0
 8000230:	9300      	str	r3, [sp, #0]
 8000232:	2307      	movs	r3, #7
 8000234:	4a5d      	ldr	r2, [pc, #372]	; (80003ac <ble_init+0x1e4>)
 8000236:	2104      	movs	r1, #4
 8000238:	485d      	ldr	r0, [pc, #372]	; (80003b0 <ble_init+0x1e8>)
 800023a:	f000 fa7b 	bl	8000734 <BLE_command>
 800023e:	4603      	mov	r3, r0
 8000240:	2b00      	cmp	r3, #0
 8000242:	d106      	bne.n	8000252 <ble_init+0x8a>
	   stackInitCompleteFlag|=0x02;
 8000244:	4b58      	ldr	r3, [pc, #352]	; (80003a8 <ble_init+0x1e0>)
 8000246:	881b      	ldrh	r3, [r3, #0]
 8000248:	f043 0302 	orr.w	r3, r3, #2
 800024c:	b29a      	uxth	r2, r3
 800024e:	4b56      	ldr	r3, [pc, #344]	; (80003a8 <ble_init+0x1e0>)
 8000250:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 8000252:	4b52      	ldr	r3, [pc, #328]	; (800039c <ble_init+0x1d4>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	4618      	mov	r0, r3
 8000258:	f003 f96e 	bl	8003538 <free>

	//INIT GAP, actually the handle that i get is a GATT handle of a service, will change the name later
	if(BLE_command(ACI_GAP_INIT,sizeof(ACI_GAP_INIT),ACI_GAP_INIT_COMPLETE,sizeof(ACI_GAP_INIT_COMPLETE),3)==BLE_OK){
 800025c:	2303      	movs	r3, #3
 800025e:	9300      	str	r3, [sp, #0]
 8000260:	2307      	movs	r3, #7
 8000262:	4a54      	ldr	r2, [pc, #336]	; (80003b4 <ble_init+0x1ec>)
 8000264:	2107      	movs	r1, #7
 8000266:	4854      	ldr	r0, [pc, #336]	; (80003b8 <ble_init+0x1f0>)
 8000268:	f000 fa64 	bl	8000734 <BLE_command>
 800026c:	4603      	mov	r3, r0
 800026e:	2b00      	cmp	r3, #0
 8000270:	d11b      	bne.n	80002aa <ble_init+0xe2>
	   stackInitCompleteFlag|=0x04;
 8000272:	4b4d      	ldr	r3, [pc, #308]	; (80003a8 <ble_init+0x1e0>)
 8000274:	881b      	ldrh	r3, [r3, #0]
 8000276:	f043 0304 	orr.w	r3, r3, #4
 800027a:	b29a      	uxth	r2, r3
 800027c:	4b4a      	ldr	r3, [pc, #296]	; (80003a8 <ble_init+0x1e0>)
 800027e:	801a      	strh	r2, [r3, #0]
	   memcpy(GAP_SERVICE_HANDLE,rxEvent+7,2);
 8000280:	4b46      	ldr	r3, [pc, #280]	; (800039c <ble_init+0x1d4>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	3307      	adds	r3, #7
 8000286:	881b      	ldrh	r3, [r3, #0]
 8000288:	b29a      	uxth	r2, r3
 800028a:	4b4c      	ldr	r3, [pc, #304]	; (80003bc <ble_init+0x1f4>)
 800028c:	801a      	strh	r2, [r3, #0]
	   memcpy(GAP_CHAR_NAME_HANDLE,rxEvent+9,2);
 800028e:	4b43      	ldr	r3, [pc, #268]	; (800039c <ble_init+0x1d4>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	3309      	adds	r3, #9
 8000294:	881b      	ldrh	r3, [r3, #0]
 8000296:	b29a      	uxth	r2, r3
 8000298:	4b49      	ldr	r3, [pc, #292]	; (80003c0 <ble_init+0x1f8>)
 800029a:	801a      	strh	r2, [r3, #0]
	   memcpy(GAP_CHAR_APP_HANDLE,rxEvent+11,2);
 800029c:	4b3f      	ldr	r3, [pc, #252]	; (800039c <ble_init+0x1d4>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	330b      	adds	r3, #11
 80002a2:	881b      	ldrh	r3, [r3, #0]
 80002a4:	b29a      	uxth	r2, r3
 80002a6:	4b47      	ldr	r3, [pc, #284]	; (80003c4 <ble_init+0x1fc>)
 80002a8:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 80002aa:	4b3c      	ldr	r3, [pc, #240]	; (800039c <ble_init+0x1d4>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	4618      	mov	r0, r3
 80002b0:	f003 f942 	bl	8003538 <free>

	//SET THE NAME OF THE BOARD IN THE SERVICE CREATED AUTOMATICALLY
	updateCharValue(GAP_SERVICE_HANDLE,GAP_CHAR_NAME_HANDLE,0,sizeof(deviceName),deviceName);
 80002b4:	4b44      	ldr	r3, [pc, #272]	; (80003c8 <ble_init+0x200>)
 80002b6:	9300      	str	r3, [sp, #0]
 80002b8:	2309      	movs	r3, #9
 80002ba:	2200      	movs	r2, #0
 80002bc:	4940      	ldr	r1, [pc, #256]	; (80003c0 <ble_init+0x1f8>)
 80002be:	483f      	ldr	r0, [pc, #252]	; (80003bc <ble_init+0x1f4>)
 80002c0:	f000 fafe 	bl	80008c0 <updateCharValue>
	stackInitCompleteFlag|=0x08;
 80002c4:	4b38      	ldr	r3, [pc, #224]	; (80003a8 <ble_init+0x1e0>)
 80002c6:	881b      	ldrh	r3, [r3, #0]
 80002c8:	f043 0308 	orr.w	r3, r3, #8
 80002cc:	b29a      	uxth	r2, r3
 80002ce:	4b36      	ldr	r3, [pc, #216]	; (80003a8 <ble_init+0x1e0>)
 80002d0:	801a      	strh	r2, [r3, #0]
	free(rxEvent);
 80002d2:	4b32      	ldr	r3, [pc, #200]	; (800039c <ble_init+0x1d4>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	4618      	mov	r0, r3
 80002d8:	f003 f92e 	bl	8003538 <free>

	//INIT AUTH
	if(BLE_command(ACI_GAP_SET_AUTH,sizeof(ACI_GAP_SET_AUTH),ACI_GAP_SET_AUTH_RESP,sizeof(ACI_GAP_SET_AUTH_RESP),0)==BLE_OK){
 80002dc:	2300      	movs	r3, #0
 80002de:	9300      	str	r3, [sp, #0]
 80002e0:	2307      	movs	r3, #7
 80002e2:	4a3a      	ldr	r2, [pc, #232]	; (80003cc <ble_init+0x204>)
 80002e4:	2110      	movs	r1, #16
 80002e6:	483a      	ldr	r0, [pc, #232]	; (80003d0 <ble_init+0x208>)
 80002e8:	f000 fa24 	bl	8000734 <BLE_command>
 80002ec:	4603      	mov	r3, r0
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d106      	bne.n	8000300 <ble_init+0x138>
	   stackInitCompleteFlag|=0x10;
 80002f2:	4b2d      	ldr	r3, [pc, #180]	; (80003a8 <ble_init+0x1e0>)
 80002f4:	881b      	ldrh	r3, [r3, #0]
 80002f6:	f043 0310 	orr.w	r3, r3, #16
 80002fa:	b29a      	uxth	r2, r3
 80002fc:	4b2a      	ldr	r3, [pc, #168]	; (80003a8 <ble_init+0x1e0>)
 80002fe:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 8000300:	4b26      	ldr	r3, [pc, #152]	; (800039c <ble_init+0x1d4>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	4618      	mov	r0, r3
 8000306:	f003 f917 	bl	8003538 <free>

	//SET_TX_LEVEL
	if(BLE_command(ACI_HAL_SET_TX_POWER_LEVEL,sizeof(ACI_HAL_SET_TX_POWER_LEVEL),ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE,sizeof(ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE),0)==BLE_OK){
 800030a:	2300      	movs	r3, #0
 800030c:	9300      	str	r3, [sp, #0]
 800030e:	2307      	movs	r3, #7
 8000310:	4a30      	ldr	r2, [pc, #192]	; (80003d4 <ble_init+0x20c>)
 8000312:	2106      	movs	r1, #6
 8000314:	4830      	ldr	r0, [pc, #192]	; (80003d8 <ble_init+0x210>)
 8000316:	f000 fa0d 	bl	8000734 <BLE_command>
 800031a:	4603      	mov	r3, r0
 800031c:	2b00      	cmp	r3, #0
 800031e:	d106      	bne.n	800032e <ble_init+0x166>
	   stackInitCompleteFlag|=0x20;
 8000320:	4b21      	ldr	r3, [pc, #132]	; (80003a8 <ble_init+0x1e0>)
 8000322:	881b      	ldrh	r3, [r3, #0]
 8000324:	f043 0320 	orr.w	r3, r3, #32
 8000328:	b29a      	uxth	r2, r3
 800032a:	4b1f      	ldr	r3, [pc, #124]	; (80003a8 <ble_init+0x1e0>)
 800032c:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 800032e:	4b1b      	ldr	r3, [pc, #108]	; (800039c <ble_init+0x1d4>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	4618      	mov	r0, r3
 8000334:	f003 f900 	bl	8003538 <free>

	//SET SCAN RESPONSE DATA
	if(BLE_command(HCI_LE_SET_SCAN_RESPONSE_DATA,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA),HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE),0)==BLE_OK){
 8000338:	2300      	movs	r3, #0
 800033a:	9300      	str	r3, [sp, #0]
 800033c:	2307      	movs	r3, #7
 800033e:	4a27      	ldr	r2, [pc, #156]	; (80003dc <ble_init+0x214>)
 8000340:	2124      	movs	r1, #36	; 0x24
 8000342:	4827      	ldr	r0, [pc, #156]	; (80003e0 <ble_init+0x218>)
 8000344:	f000 f9f6 	bl	8000734 <BLE_command>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d106      	bne.n	800035c <ble_init+0x194>
	   stackInitCompleteFlag|=0x40;
 800034e:	4b16      	ldr	r3, [pc, #88]	; (80003a8 <ble_init+0x1e0>)
 8000350:	881b      	ldrh	r3, [r3, #0]
 8000352:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000356:	b29a      	uxth	r2, r3
 8000358:	4b13      	ldr	r3, [pc, #76]	; (80003a8 <ble_init+0x1e0>)
 800035a:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 800035c:	4b0f      	ldr	r3, [pc, #60]	; (800039c <ble_init+0x1d4>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	4618      	mov	r0, r3
 8000362:	f003 f8e9 	bl	8003538 <free>

	//This will start the advertisment,
	setConnectable();
 8000366:	f000 f963 	bl	8000630 <setConnectable>

	//add the nordic UART service
	addService(UUID_NORDIC_UART_SERVICE,NORDIC_UART_SERVICE_HANDLE,SET_ATTRIBUTES(7)); //SET_ATTRIBUTES(1+2+3*2+3+3));//1 atribute service +2 attribute char readable+3*(2 NOTIFYABLE READABLE charachteristics)
 800036a:	2207      	movs	r2, #7
 800036c:	491d      	ldr	r1, [pc, #116]	; (80003e4 <ble_init+0x21c>)
 800036e:	481e      	ldr	r0, [pc, #120]	; (80003e8 <ble_init+0x220>)
 8000370:	f000 fa2c 	bl	80007cc <addService>

	//add the nordic UART charachteristics
	addCharacteristic(UUID_CHAR_READ,READ_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),NOTIFIBLE);
 8000374:	2310      	movs	r3, #16
 8000376:	9300      	str	r3, [sp, #0]
 8000378:	2314      	movs	r3, #20
 800037a:	4a1a      	ldr	r2, [pc, #104]	; (80003e4 <ble_init+0x21c>)
 800037c:	491b      	ldr	r1, [pc, #108]	; (80003ec <ble_init+0x224>)
 800037e:	481c      	ldr	r0, [pc, #112]	; (80003f0 <ble_init+0x228>)
 8000380:	f000 fa5c 	bl	800083c <addCharacteristic>
	addCharacteristic(UUID_CHAR_WRITE,WRITE_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),WRITABLE);
 8000384:	2304      	movs	r3, #4
 8000386:	9300      	str	r3, [sp, #0]
 8000388:	2314      	movs	r3, #20
 800038a:	4a16      	ldr	r2, [pc, #88]	; (80003e4 <ble_init+0x21c>)
 800038c:	4919      	ldr	r1, [pc, #100]	; (80003f4 <ble_init+0x22c>)
 800038e:	481a      	ldr	r0, [pc, #104]	; (80003f8 <ble_init+0x230>)
 8000390:	f000 fa54 	bl	800083c <addCharacteristic>

	if(stackInitCompleteFlag==255){
	  //turn on led blue if everything was fine
	//  HAL_GPIO_WritePin(CPU_LED_GPIO_Port,CPU_LED_Pin,GPIO_PIN_SET);
	}
	return;
 8000394:	bf00      	nop
}
 8000396:	3708      	adds	r7, #8
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}
 800039c:	200002c0 	.word	0x200002c0
 80003a0:	200002c4 	.word	0x200002c4
 80003a4:	20000000 	.word	0x20000000
 80003a8:	200002be 	.word	0x200002be
 80003ac:	2000000c 	.word	0x2000000c
 80003b0:	20000008 	.word	0x20000008
 80003b4:	2000001c 	.word	0x2000001c
 80003b8:	20000014 	.word	0x20000014
 80003bc:	200001a8 	.word	0x200001a8
 80003c0:	200001ac 	.word	0x200001ac
 80003c4:	200001b0 	.word	0x200001b0
 80003c8:	200000ec 	.word	0x200000ec
 80003cc:	20000034 	.word	0x20000034
 80003d0:	20000024 	.word	0x20000024
 80003d4:	20000044 	.word	0x20000044
 80003d8:	2000003c 	.word	0x2000003c
 80003dc:	20000070 	.word	0x20000070
 80003e0:	2000004c 	.word	0x2000004c
 80003e4:	200002b4 	.word	0x200002b4
 80003e8:	200000f8 	.word	0x200000f8
 80003ec:	200002bc 	.word	0x200002bc
 80003f0:	20000118 	.word	0x20000118
 80003f4:	200002b8 	.word	0x200002b8
 80003f8:	20000108 	.word	0x20000108

080003fc <fetchBleEvent>:
	 if(BLE_command(ACI_HAL_SET_STANDBY,sizeof(ACI_HAL_SET_STANDBY),ACI_HAL_SET_STANDBY_COMPLETE,sizeof(ACI_HAL_SET_STANDBY_COMPLETE),0)==BLE_OK){
	 }
	 free(rxEvent);
}

int fetchBleEvent(uint8_t *container, int size){
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b08c      	sub	sp, #48	; 0x30
 8000400:	af02      	add	r7, sp, #8
 8000402:	6078      	str	r0, [r7, #4]
 8000404:	6039      	str	r1, [r7, #0]

  uint8_t master_header[]={0x0b,0x00,0x00,0x00,0x00};
 8000406:	4a3d      	ldr	r2, [pc, #244]	; (80004fc <fetchBleEvent+0x100>)
 8000408:	f107 0318 	add.w	r3, r7, #24
 800040c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000410:	6018      	str	r0, [r3, #0]
 8000412:	3304      	adds	r3, #4
 8000414:	7019      	strb	r1, [r3, #0]
  uint8_t slave_header[5];

  //Wait until it is available an event coming from the BLE module (GPIO PIN COULD CHANGE ACCORDING TO THE BOARD)
  if(HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000416:	2140      	movs	r1, #64	; 0x40
 8000418:	4839      	ldr	r0, [pc, #228]	; (8000500 <fetchBleEvent+0x104>)
 800041a:	f001 fc67 	bl	8001cec <HAL_GPIO_ReadPin>
 800041e:	4603      	mov	r3, r0
 8000420:	2b00      	cmp	r3, #0
 8000422:	d065      	beq.n	80004f0 <fetchBleEvent+0xf4>

  HAL_Delay(5);
 8000424:	2005      	movs	r0, #5
 8000426:	f001 f981 	bl	800172c <HAL_Delay>
  //PIN_CS of SPI2 LOW
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 800042a:	2200      	movs	r2, #0
 800042c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000430:	4834      	ldr	r0, [pc, #208]	; (8000504 <fetchBleEvent+0x108>)
 8000432:	f001 fc73 	bl	8001d1c <HAL_GPIO_WritePin>

  //SPI2 in this case, it could change according to the board
  //we send a byte containing a request of reading followed by 4 dummy bytes
  HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000436:	f107 0210 	add.w	r2, r7, #16
 800043a:	f107 0118 	add.w	r1, r7, #24
 800043e:	2301      	movs	r3, #1
 8000440:	9300      	str	r3, [sp, #0]
 8000442:	2305      	movs	r3, #5
 8000444:	4830      	ldr	r0, [pc, #192]	; (8000508 <fetchBleEvent+0x10c>)
 8000446:	f002 fce9 	bl	8002e1c <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 800044a:	2201      	movs	r2, #1
 800044c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000450:	482c      	ldr	r0, [pc, #176]	; (8000504 <fetchBleEvent+0x108>)
 8000452:	f001 fc63 	bl	8001d1c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000456:	2001      	movs	r0, #1
 8000458:	f001 f968 	bl	800172c <HAL_Delay>
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 800045c:	2200      	movs	r2, #0
 800045e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000462:	4828      	ldr	r0, [pc, #160]	; (8000504 <fetchBleEvent+0x108>)
 8000464:	f001 fc5a 	bl	8001d1c <HAL_GPIO_WritePin>

  HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000468:	f107 0210 	add.w	r2, r7, #16
 800046c:	f107 0118 	add.w	r1, r7, #24
 8000470:	2301      	movs	r3, #1
 8000472:	9300      	str	r3, [sp, #0]
 8000474:	2305      	movs	r3, #5
 8000476:	4824      	ldr	r0, [pc, #144]	; (8000508 <fetchBleEvent+0x10c>)
 8000478:	f002 fcd0 	bl	8002e1c <HAL_SPI_TransmitReceive>

  //let's get the size of data available
  int dataSize;
  dataSize=(slave_header[3]|slave_header[4]<<8);
 800047c:	7cfb      	ldrb	r3, [r7, #19]
 800047e:	461a      	mov	r2, r3
 8000480:	7d3b      	ldrb	r3, [r7, #20]
 8000482:	021b      	lsls	r3, r3, #8
 8000484:	4313      	orrs	r3, r2
 8000486:	627b      	str	r3, [r7, #36]	; 0x24
  int i;
  char dummy=0xff;
 8000488:	23ff      	movs	r3, #255	; 0xff
 800048a:	73fb      	strb	r3, [r7, #15]

  if(dataSize>size){
 800048c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800048e:	683b      	ldr	r3, [r7, #0]
 8000490:	429a      	cmp	r2, r3
 8000492:	dd01      	ble.n	8000498 <fetchBleEvent+0x9c>
	  dataSize=size;
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	627b      	str	r3, [r7, #36]	; 0x24
  }

  if(dataSize>0){
 8000498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800049a:	2b00      	cmp	r3, #0
 800049c:	dd1f      	ble.n	80004de <fetchBleEvent+0xe2>
	    //let's fill the get the bytes availables and insert them into the container variable
  		for(i=0;i<dataSize;i++){
 800049e:	2300      	movs	r3, #0
 80004a0:	623b      	str	r3, [r7, #32]
 80004a2:	e00d      	b.n	80004c0 <fetchBleEvent+0xc4>
  		HAL_SPI_TransmitReceive(&hspi3,(uint8_t*)&dummy,container+i,1,1);
 80004a4:	6a3b      	ldr	r3, [r7, #32]
 80004a6:	687a      	ldr	r2, [r7, #4]
 80004a8:	441a      	add	r2, r3
 80004aa:	f107 010f 	add.w	r1, r7, #15
 80004ae:	2301      	movs	r3, #1
 80004b0:	9300      	str	r3, [sp, #0]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4814      	ldr	r0, [pc, #80]	; (8000508 <fetchBleEvent+0x10c>)
 80004b6:	f002 fcb1 	bl	8002e1c <HAL_SPI_TransmitReceive>
  		for(i=0;i<dataSize;i++){
 80004ba:	6a3b      	ldr	r3, [r7, #32]
 80004bc:	3301      	adds	r3, #1
 80004be:	623b      	str	r3, [r7, #32]
 80004c0:	6a3a      	ldr	r2, [r7, #32]
 80004c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004c4:	429a      	cmp	r2, r3
 80004c6:	dbed      	blt.n	80004a4 <fetchBleEvent+0xa8>

  		}
  		HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 80004c8:	2201      	movs	r2, #1
 80004ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004ce:	480d      	ldr	r0, [pc, #52]	; (8000504 <fetchBleEvent+0x108>)
 80004d0:	f001 fc24 	bl	8001d1c <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
        return -1;
  	}

  //let's stop the SPI2
  dataAvailable=0;
 80004d4:	4b0d      	ldr	r3, [pc, #52]	; (800050c <fetchBleEvent+0x110>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	601a      	str	r2, [r3, #0]
  return BLE_OK;
 80004da:	2300      	movs	r3, #0
 80004dc:	e00a      	b.n	80004f4 <fetchBleEvent+0xf8>
  		HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 80004de:	2201      	movs	r2, #1
 80004e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004e4:	4807      	ldr	r0, [pc, #28]	; (8000504 <fetchBleEvent+0x108>)
 80004e6:	f001 fc19 	bl	8001d1c <HAL_GPIO_WritePin>
        return -1;
 80004ea:	f04f 33ff 	mov.w	r3, #4294967295
 80004ee:	e001      	b.n	80004f4 <fetchBleEvent+0xf8>
  }else{
  return -2;
 80004f0:	f06f 0301 	mvn.w	r3, #1
  }
}
 80004f4:	4618      	mov	r0, r3
 80004f6:	3728      	adds	r7, #40	; 0x28
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	080037f4 	.word	0x080037f4
 8000500:	48001000 	.word	0x48001000
 8000504:	48000c00 	.word	0x48000c00
 8000508:	200002cc 	.word	0x200002cc
 800050c:	200002c4 	.word	0x200002c4

08000510 <checkEventResp>:


int checkEventResp(uint8_t *event, uint8_t *reference, int size){
 8000510:	b480      	push	{r7}
 8000512:	b087      	sub	sp, #28
 8000514:	af00      	add	r7, sp, #0
 8000516:	60f8      	str	r0, [r7, #12]
 8000518:	60b9      	str	r1, [r7, #8]
 800051a:	607a      	str	r2, [r7, #4]
	int j=0;
 800051c:	2300      	movs	r3, #0
 800051e:	617b      	str	r3, [r7, #20]

	for(j=0;j<size;j++){
 8000520:	2300      	movs	r3, #0
 8000522:	617b      	str	r3, [r7, #20]
 8000524:	e00f      	b.n	8000546 <checkEventResp+0x36>

		if(event[j]!=reference[j]){
 8000526:	697b      	ldr	r3, [r7, #20]
 8000528:	68fa      	ldr	r2, [r7, #12]
 800052a:	4413      	add	r3, r2
 800052c:	781a      	ldrb	r2, [r3, #0]
 800052e:	697b      	ldr	r3, [r7, #20]
 8000530:	68b9      	ldr	r1, [r7, #8]
 8000532:	440b      	add	r3, r1
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	429a      	cmp	r2, r3
 8000538:	d002      	beq.n	8000540 <checkEventResp+0x30>
			return -1;
 800053a:	f04f 33ff 	mov.w	r3, #4294967295
 800053e:	e007      	b.n	8000550 <checkEventResp+0x40>
	for(j=0;j<size;j++){
 8000540:	697b      	ldr	r3, [r7, #20]
 8000542:	3301      	adds	r3, #1
 8000544:	617b      	str	r3, [r7, #20]
 8000546:	697a      	ldr	r2, [r7, #20]
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	429a      	cmp	r2, r3
 800054c:	dbeb      	blt.n	8000526 <checkEventResp+0x16>
		}
	}

return BLE_OK;
 800054e:	2300      	movs	r3, #0
}
 8000550:	4618      	mov	r0, r3
 8000552:	371c      	adds	r7, #28
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr

0800055c <sendCommand>:

//TODO make it not blocking function
void sendCommand(uint8_t *command,int size){
 800055c:	b580      	push	{r7, lr}
 800055e:	b08a      	sub	sp, #40	; 0x28
 8000560:	af02      	add	r7, sp, #8
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	6039      	str	r1, [r7, #0]

	  uint8_t master_header[]={0x0a,0x00,0x00,0x00,0x00};
 8000566:	4a1f      	ldr	r2, [pc, #124]	; (80005e4 <sendCommand+0x88>)
 8000568:	f107 0310 	add.w	r3, r7, #16
 800056c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000570:	6018      	str	r0, [r3, #0]
 8000572:	3304      	adds	r3, #4
 8000574:	7019      	strb	r1, [r3, #0]
	  uint8_t slave_header[5];

	  int result;

	do{
	  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000576:	2200      	movs	r2, #0
 8000578:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800057c:	481a      	ldr	r0, [pc, #104]	; (80005e8 <sendCommand+0x8c>)
 800057e:	f001 fbcd 	bl	8001d1c <HAL_GPIO_WritePin>

	  //wait until it is possible to write
	  //while(!dataAvailable);
	  HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000582:	f107 0208 	add.w	r2, r7, #8
 8000586:	f107 0110 	add.w	r1, r7, #16
 800058a:	2301      	movs	r3, #1
 800058c:	9300      	str	r3, [sp, #0]
 800058e:	2305      	movs	r3, #5
 8000590:	4816      	ldr	r0, [pc, #88]	; (80005ec <sendCommand+0x90>)
 8000592:	f002 fc43 	bl	8002e1c <HAL_SPI_TransmitReceive>
	  int bufferSize=(slave_header[2]<<8|slave_header[1]);
 8000596:	7abb      	ldrb	r3, [r7, #10]
 8000598:	021b      	lsls	r3, r3, #8
 800059a:	7a7a      	ldrb	r2, [r7, #9]
 800059c:	4313      	orrs	r3, r2
 800059e:	61bb      	str	r3, [r7, #24]
	  if(bufferSize>=size){
 80005a0:	69ba      	ldr	r2, [r7, #24]
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	429a      	cmp	r2, r3
 80005a6:	db09      	blt.n	80005bc <sendCommand+0x60>
		HAL_SPI_Transmit(&hspi3,command,size,1);
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	2301      	movs	r3, #1
 80005ae:	6879      	ldr	r1, [r7, #4]
 80005b0:	480e      	ldr	r0, [pc, #56]	; (80005ec <sendCommand+0x90>)
 80005b2:	f002 fabe 	bl	8002b32 <HAL_SPI_Transmit>
		result=0;
 80005b6:	2300      	movs	r3, #0
 80005b8:	61fb      	str	r3, [r7, #28]
 80005ba:	e002      	b.n	80005c2 <sendCommand+0x66>
	  }else{
		result=-1;
 80005bc:	f04f 33ff 	mov.w	r3, #4294967295
 80005c0:	61fb      	str	r3, [r7, #28]
	  }
	  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 80005c2:	2201      	movs	r2, #1
 80005c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005c8:	4807      	ldr	r0, [pc, #28]	; (80005e8 <sendCommand+0x8c>)
 80005ca:	f001 fba7 	bl	8001d1c <HAL_GPIO_WritePin>
	  dataAvailable=0;
 80005ce:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <sendCommand+0x94>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
	}while(result!=0);
 80005d4:	69fb      	ldr	r3, [r7, #28]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d1cd      	bne.n	8000576 <sendCommand+0x1a>

}
 80005da:	bf00      	nop
 80005dc:	bf00      	nop
 80005de:	3720      	adds	r7, #32
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	080037fc 	.word	0x080037fc
 80005e8:	48000c00 	.word	0x48000c00
 80005ec:	200002cc 	.word	0x200002cc
 80005f0:	200002c4 	.word	0x200002c4

080005f4 <catchBLE>:

void catchBLE(){
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
      int result=fetchBleEvent(buffer,127);
 80005fa:	217f      	movs	r1, #127	; 0x7f
 80005fc:	480a      	ldr	r0, [pc, #40]	; (8000628 <catchBLE+0x34>)
 80005fe:	f7ff fefd 	bl	80003fc <fetchBleEvent>
 8000602:	6078      	str	r0, [r7, #4]
	  if(result==BLE_OK){
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d109      	bne.n	800061e <catchBLE+0x2a>
		  if(checkEventResp(buffer,EVENT_DISCONNECTED,3)==BLE_OK){
 800060a:	2203      	movs	r2, #3
 800060c:	4907      	ldr	r1, [pc, #28]	; (800062c <catchBLE+0x38>)
 800060e:	4806      	ldr	r0, [pc, #24]	; (8000628 <catchBLE+0x34>)
 8000610:	f7ff ff7e 	bl	8000510 <checkEventResp>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d101      	bne.n	800061e <catchBLE+0x2a>
			  setConnectable();
 800061a:	f000 f809 	bl	8000630 <setConnectable>
		  }
	  }else{
		  //something bad is happening if I am here
	  }
}
 800061e:	bf00      	nop
 8000620:	3708      	adds	r7, #8
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	200001b4 	.word	0x200001b4
 800062c:	200000e8 	.word	0x200000e8

08000630 <setConnectable>:

void setConnectable(){
 8000630:	b590      	push	{r4, r7, lr}
 8000632:	b085      	sub	sp, #20
 8000634:	af00      	add	r7, sp, #0
	   uint8_t* rxEvent;
	   //Start advertising
	   uint8_t *localname;
	   int res;
	   localname=(uint8_t*)malloc(sizeof(deviceName)+5);//carattere di terminazione+listauid+slavetemp
 8000636:	200e      	movs	r0, #14
 8000638:	f002 ff76 	bl	8003528 <malloc>
 800063c:	4603      	mov	r3, r0
 800063e:	60fb      	str	r3, [r7, #12]
	   memcpy(localname,deviceName,sizeof(deviceName));
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	4937      	ldr	r1, [pc, #220]	; (8000720 <setConnectable+0xf0>)
 8000644:	461a      	mov	r2, r3
 8000646:	460b      	mov	r3, r1
 8000648:	cb03      	ldmia	r3!, {r0, r1}
 800064a:	6010      	str	r0, [r2, #0]
 800064c:	6051      	str	r1, [r2, #4]
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	7213      	strb	r3, [r2, #8]
	   localname[sizeof(deviceName)+1]=0x00;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	330a      	adds	r3, #10
 8000656:	2200      	movs	r2, #0
 8000658:	701a      	strb	r2, [r3, #0]
	   localname[sizeof(deviceName)+2]=0x00;
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	330b      	adds	r3, #11
 800065e:	2200      	movs	r2, #0
 8000660:	701a      	strb	r2, [r3, #0]
	   localname[sizeof(deviceName)+3]=0x00;
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	330c      	adds	r3, #12
 8000666:	2200      	movs	r2, #0
 8000668:	701a      	strb	r2, [r3, #0]
	   localname[sizeof(deviceName)+4]=0x00;
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	330d      	adds	r3, #13
 800066e:	2200      	movs	r2, #0
 8000670:	701a      	strb	r2, [r3, #0]
	   localname[sizeof(deviceName)]=0x00;
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	3309      	adds	r3, #9
 8000676:	2200      	movs	r2, #0
 8000678:	701a      	strb	r2, [r3, #0]


	   ACI_GAP_SET_DISCOVERABLE[11]=sizeof(deviceName)+1;
 800067a:	4b2a      	ldr	r3, [pc, #168]	; (8000724 <setConnectable+0xf4>)
 800067c:	220a      	movs	r2, #10
 800067e:	72da      	strb	r2, [r3, #11]
	   ACI_GAP_SET_DISCOVERABLE[3]=sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE)-4;
 8000680:	4b28      	ldr	r3, [pc, #160]	; (8000724 <setConnectable+0xf4>)
 8000682:	2217      	movs	r2, #23
 8000684:	70da      	strb	r2, [r3, #3]

	   uint8_t *discoverableCommand;
	   discoverableCommand=(uint8_t*)malloc(sizeof(ACI_GAP_SET_DISCOVERABLE)+sizeof(deviceName)+5);
 8000686:	201b      	movs	r0, #27
 8000688:	f002 ff4e 	bl	8003528 <malloc>
 800068c:	4603      	mov	r3, r0
 800068e:	60bb      	str	r3, [r7, #8]
	   memcpy(discoverableCommand,ACI_GAP_SET_DISCOVERABLE,sizeof(ACI_GAP_SET_DISCOVERABLE));
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	4a24      	ldr	r2, [pc, #144]	; (8000724 <setConnectable+0xf4>)
 8000694:	461c      	mov	r4, r3
 8000696:	4613      	mov	r3, r2
 8000698:	cb07      	ldmia	r3!, {r0, r1, r2}
 800069a:	6020      	str	r0, [r4, #0]
 800069c:	6061      	str	r1, [r4, #4]
 800069e:	60a2      	str	r2, [r4, #8]
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	7323      	strb	r3, [r4, #12]
	   memcpy(discoverableCommand+sizeof(ACI_GAP_SET_DISCOVERABLE),localname,sizeof(deviceName)+5);
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	330d      	adds	r3, #13
 80006a8:	220e      	movs	r2, #14
 80006aa:	68f9      	ldr	r1, [r7, #12]
 80006ac:	4618      	mov	r0, r3
 80006ae:	f003 f83b 	bl	8003728 <memcpy>

	   sendCommand(discoverableCommand,sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE));
 80006b2:	211b      	movs	r1, #27
 80006b4:	68b8      	ldr	r0, [r7, #8]
 80006b6:	f7ff ff51 	bl	800055c <sendCommand>
	   rxEvent=(uint8_t*)malloc(7);
 80006ba:	2007      	movs	r0, #7
 80006bc:	f002 ff34 	bl	8003528 <malloc>
 80006c0:	4603      	mov	r3, r0
 80006c2:	607b      	str	r3, [r7, #4]
	   while(!dataAvailable);
 80006c4:	bf00      	nop
 80006c6:	4b18      	ldr	r3, [pc, #96]	; (8000728 <setConnectable+0xf8>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d0fb      	beq.n	80006c6 <setConnectable+0x96>
	   res=fetchBleEvent(rxEvent,7);
 80006ce:	2107      	movs	r1, #7
 80006d0:	6878      	ldr	r0, [r7, #4]
 80006d2:	f7ff fe93 	bl	80003fc <fetchBleEvent>
 80006d6:	6038      	str	r0, [r7, #0]
	   if(res==BLE_OK){
 80006d8:	683b      	ldr	r3, [r7, #0]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d10f      	bne.n	80006fe <setConnectable+0xce>
	   res=checkEventResp(rxEvent,ACI_GAP_SET_DISCOVERABLE_COMPLETE,7);
 80006de:	2207      	movs	r2, #7
 80006e0:	4912      	ldr	r1, [pc, #72]	; (800072c <setConnectable+0xfc>)
 80006e2:	6878      	ldr	r0, [r7, #4]
 80006e4:	f7ff ff14 	bl	8000510 <checkEventResp>
 80006e8:	6038      	str	r0, [r7, #0]
	   if(res==BLE_OK){
 80006ea:	683b      	ldr	r3, [r7, #0]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d106      	bne.n	80006fe <setConnectable+0xce>
		   stackInitCompleteFlag|=0x80;
 80006f0:	4b0f      	ldr	r3, [pc, #60]	; (8000730 <setConnectable+0x100>)
 80006f2:	881b      	ldrh	r3, [r3, #0]
 80006f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006f8:	b29a      	uxth	r2, r3
 80006fa:	4b0d      	ldr	r3, [pc, #52]	; (8000730 <setConnectable+0x100>)
 80006fc:	801a      	strh	r2, [r3, #0]
	   }
	   }

	   free(rxEvent);
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	f002 ff1a 	bl	8003538 <free>
	   free(discoverableCommand);
 8000704:	68b8      	ldr	r0, [r7, #8]
 8000706:	f002 ff17 	bl	8003538 <free>
	   free(localname);
 800070a:	68f8      	ldr	r0, [r7, #12]
 800070c:	f002 ff14 	bl	8003538 <free>
	   HAL_Delay(10);
 8000710:	200a      	movs	r0, #10
 8000712:	f001 f80b 	bl	800172c <HAL_Delay>
}
 8000716:	bf00      	nop
 8000718:	3714      	adds	r7, #20
 800071a:	46bd      	mov	sp, r7
 800071c:	bd90      	pop	{r4, r7, pc}
 800071e:	bf00      	nop
 8000720:	200000ec 	.word	0x200000ec
 8000724:	20000078 	.word	0x20000078
 8000728:	200002c4 	.word	0x200002c4
 800072c:	20000088 	.word	0x20000088
 8000730:	200002be 	.word	0x200002be

08000734 <BLE_command>:

int BLE_command(uint8_t* command, int size, uint8_t* result, int sizeRes, int returnHandles){
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	60f8      	str	r0, [r7, #12]
 800073c:	60b9      	str	r1, [r7, #8]
 800073e:	607a      	str	r2, [r7, #4]
 8000740:	603b      	str	r3, [r7, #0]
	   int response;

	   sendCommand(command,size);
 8000742:	68b9      	ldr	r1, [r7, #8]
 8000744:	68f8      	ldr	r0, [r7, #12]
 8000746:	f7ff ff09 	bl	800055c <sendCommand>
	   rxEvent=(uint8_t*)malloc(sizeRes+2*returnHandles);
 800074a:	6a3b      	ldr	r3, [r7, #32]
 800074c:	005a      	lsls	r2, r3, #1
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	4413      	add	r3, r2
 8000752:	4618      	mov	r0, r3
 8000754:	f002 fee8 	bl	8003528 <malloc>
 8000758:	4603      	mov	r3, r0
 800075a:	461a      	mov	r2, r3
 800075c:	4b19      	ldr	r3, [pc, #100]	; (80007c4 <BLE_command+0x90>)
 800075e:	601a      	str	r2, [r3, #0]

	   long contatore=0;
 8000760:	2300      	movs	r3, #0
 8000762:	613b      	str	r3, [r7, #16]
	   while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000764:	e007      	b.n	8000776 <BLE_command+0x42>
		   contatore++;
 8000766:	693b      	ldr	r3, [r7, #16]
 8000768:	3301      	adds	r3, #1
 800076a:	613b      	str	r3, [r7, #16]
		   if(contatore>30000){
 800076c:	693b      	ldr	r3, [r7, #16]
 800076e:	f247 5230 	movw	r2, #30000	; 0x7530
 8000772:	4293      	cmp	r3, r2
 8000774:	dc07      	bgt.n	8000786 <BLE_command+0x52>
	   while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000776:	2140      	movs	r1, #64	; 0x40
 8000778:	4813      	ldr	r0, [pc, #76]	; (80007c8 <BLE_command+0x94>)
 800077a:	f001 fab7 	bl	8001cec <HAL_GPIO_ReadPin>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d0f0      	beq.n	8000766 <BLE_command+0x32>
 8000784:	e000      	b.n	8000788 <BLE_command+0x54>
			   break;
 8000786:	bf00      	nop
		   }
	   }


	   response=fetchBleEvent(rxEvent,sizeRes+returnHandles*2);
 8000788:	4b0e      	ldr	r3, [pc, #56]	; (80007c4 <BLE_command+0x90>)
 800078a:	6818      	ldr	r0, [r3, #0]
 800078c:	6a3b      	ldr	r3, [r7, #32]
 800078e:	005a      	lsls	r2, r3, #1
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	4413      	add	r3, r2
 8000794:	4619      	mov	r1, r3
 8000796:	f7ff fe31 	bl	80003fc <fetchBleEvent>
 800079a:	6178      	str	r0, [r7, #20]
	   if(response==BLE_OK){
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d107      	bne.n	80007b2 <BLE_command+0x7e>
		   response=checkEventResp(rxEvent,result,sizeRes);
 80007a2:	4b08      	ldr	r3, [pc, #32]	; (80007c4 <BLE_command+0x90>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	683a      	ldr	r2, [r7, #0]
 80007a8:	6879      	ldr	r1, [r7, #4]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f7ff feb0 	bl	8000510 <checkEventResp>
 80007b0:	6178      	str	r0, [r7, #20]
	   }
	   HAL_Delay(10);
 80007b2:	200a      	movs	r0, #10
 80007b4:	f000 ffba 	bl	800172c <HAL_Delay>


	return response;
 80007b8:	697b      	ldr	r3, [r7, #20]
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3718      	adds	r7, #24
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	200002c0 	.word	0x200002c0
 80007c8:	48001000 	.word	0x48001000

080007cc <addService>:

void addService(uint8_t* UUID, uint8_t* handle, int attributes){
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b086      	sub	sp, #24
 80007d0:	af02      	add	r7, sp, #8
 80007d2:	60f8      	str	r0, [r7, #12]
 80007d4:	60b9      	str	r1, [r7, #8]
 80007d6:	607a      	str	r2, [r7, #4]


	//memcpy
	memcpy(ADD_PRIMARY_SERVICE+5,UUID,16);
 80007d8:	4b14      	ldr	r3, [pc, #80]	; (800082c <addService+0x60>)
 80007da:	2210      	movs	r2, #16
 80007dc:	68f9      	ldr	r1, [r7, #12]
 80007de:	4618      	mov	r0, r3
 80007e0:	f002 ffa2 	bl	8003728 <memcpy>
    ADD_PRIMARY_SERVICE[22]=attributes;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	b2da      	uxtb	r2, r3
 80007e8:	4b11      	ldr	r3, [pc, #68]	; (8000830 <addService+0x64>)
 80007ea:	759a      	strb	r2, [r3, #22]
	   if(BLE_command(ADD_PRIMARY_SERVICE,sizeof(ADD_PRIMARY_SERVICE),ADD_PRIMARY_SERVICE_COMPLETE,sizeof(ADD_PRIMARY_SERVICE_COMPLETE),1)==BLE_OK){
 80007ec:	2301      	movs	r3, #1
 80007ee:	9300      	str	r3, [sp, #0]
 80007f0:	2307      	movs	r3, #7
 80007f2:	4a10      	ldr	r2, [pc, #64]	; (8000834 <addService+0x68>)
 80007f4:	2117      	movs	r1, #23
 80007f6:	480e      	ldr	r0, [pc, #56]	; (8000830 <addService+0x64>)
 80007f8:	f7ff ff9c 	bl	8000734 <BLE_command>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d10a      	bne.n	8000818 <addService+0x4c>
		   handle[0]=rxEvent[7];
 8000802:	4b0d      	ldr	r3, [pc, #52]	; (8000838 <addService+0x6c>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	79da      	ldrb	r2, [r3, #7]
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	701a      	strb	r2, [r3, #0]
		   handle[1]=rxEvent[8];
 800080c:	4b0a      	ldr	r3, [pc, #40]	; (8000838 <addService+0x6c>)
 800080e:	681a      	ldr	r2, [r3, #0]
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	3301      	adds	r3, #1
 8000814:	7a12      	ldrb	r2, [r2, #8]
 8000816:	701a      	strb	r2, [r3, #0]
	    }
	   free(rxEvent);
 8000818:	4b07      	ldr	r3, [pc, #28]	; (8000838 <addService+0x6c>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4618      	mov	r0, r3
 800081e:	f002 fe8b 	bl	8003538 <free>
}
 8000822:	bf00      	nop
 8000824:	3710      	adds	r7, #16
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20000095 	.word	0x20000095
 8000830:	20000090 	.word	0x20000090
 8000834:	200000a8 	.word	0x200000a8
 8000838:	200002c0 	.word	0x200002c0

0800083c <addCharacteristic>:

void addCharacteristic(uint8_t* UUID,uint8_t* handleChar, uint8_t* handleService, uint8_t maxsize, uint8_t proprieties){
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af02      	add	r7, sp, #8
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	60b9      	str	r1, [r7, #8]
 8000846:	607a      	str	r2, [r7, #4]
 8000848:	70fb      	strb	r3, [r7, #3]
    memcpy(ADD_CUSTOM_CHAR+7,UUID,16);
 800084a:	4b19      	ldr	r3, [pc, #100]	; (80008b0 <addCharacteristic+0x74>)
 800084c:	2210      	movs	r2, #16
 800084e:	68f9      	ldr	r1, [r7, #12]
 8000850:	4618      	mov	r0, r3
 8000852:	f002 ff69 	bl	8003728 <memcpy>

	ADD_CUSTOM_CHAR[4]= handleService[0];
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	781a      	ldrb	r2, [r3, #0]
 800085a:	4b16      	ldr	r3, [pc, #88]	; (80008b4 <addCharacteristic+0x78>)
 800085c:	711a      	strb	r2, [r3, #4]
	ADD_CUSTOM_CHAR[5]= handleService[1];
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	785a      	ldrb	r2, [r3, #1]
 8000862:	4b14      	ldr	r3, [pc, #80]	; (80008b4 <addCharacteristic+0x78>)
 8000864:	715a      	strb	r2, [r3, #5]
	ADD_CUSTOM_CHAR[23]= maxsize;
 8000866:	4a13      	ldr	r2, [pc, #76]	; (80008b4 <addCharacteristic+0x78>)
 8000868:	78fb      	ldrb	r3, [r7, #3]
 800086a:	75d3      	strb	r3, [r2, #23]
	ADD_CUSTOM_CHAR[25]= proprieties;
 800086c:	4a11      	ldr	r2, [pc, #68]	; (80008b4 <addCharacteristic+0x78>)
 800086e:	7e3b      	ldrb	r3, [r7, #24]
 8000870:	7653      	strb	r3, [r2, #25]
	if(BLE_command(ADD_CUSTOM_CHAR,sizeof(ADD_CUSTOM_CHAR),ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),1)==BLE_OK){
 8000872:	2301      	movs	r3, #1
 8000874:	9300      	str	r3, [sp, #0]
 8000876:	2307      	movs	r3, #7
 8000878:	4a0f      	ldr	r2, [pc, #60]	; (80008b8 <addCharacteristic+0x7c>)
 800087a:	211e      	movs	r1, #30
 800087c:	480d      	ldr	r0, [pc, #52]	; (80008b4 <addCharacteristic+0x78>)
 800087e:	f7ff ff59 	bl	8000734 <BLE_command>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d10a      	bne.n	800089e <addCharacteristic+0x62>
        handleChar[0]=rxEvent[7];
 8000888:	4b0c      	ldr	r3, [pc, #48]	; (80008bc <addCharacteristic+0x80>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	79da      	ldrb	r2, [r3, #7]
 800088e:	68bb      	ldr	r3, [r7, #8]
 8000890:	701a      	strb	r2, [r3, #0]
	    handleChar[1]=rxEvent[8];
 8000892:	4b0a      	ldr	r3, [pc, #40]	; (80008bc <addCharacteristic+0x80>)
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	68bb      	ldr	r3, [r7, #8]
 8000898:	3301      	adds	r3, #1
 800089a:	7a12      	ldrb	r2, [r2, #8]
 800089c:	701a      	strb	r2, [r3, #0]
	}
	free(rxEvent);
 800089e:	4b07      	ldr	r3, [pc, #28]	; (80008bc <addCharacteristic+0x80>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4618      	mov	r0, r3
 80008a4:	f002 fe48 	bl	8003538 <free>
}
 80008a8:	bf00      	nop
 80008aa:	3710      	adds	r7, #16
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	200000b7 	.word	0x200000b7
 80008b4:	200000b0 	.word	0x200000b0
 80008b8:	200000d0 	.word	0x200000d0
 80008bc:	200002c0 	.word	0x200002c0

080008c0 <updateCharValue>:

void updateCharValue(uint8_t* handleService,uint8_t* handleChar, int offset, int size,uint8_t* data){
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b088      	sub	sp, #32
 80008c4:	af02      	add	r7, sp, #8
 80008c6:	60f8      	str	r0, [r7, #12]
 80008c8:	60b9      	str	r1, [r7, #8]
 80008ca:	607a      	str	r2, [r7, #4]
 80008cc:	603b      	str	r3, [r7, #0]
	UPDATE_CHAR[3]=size+6;
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	b2db      	uxtb	r3, r3
 80008d2:	3306      	adds	r3, #6
 80008d4:	b2da      	uxtb	r2, r3
 80008d6:	4b21      	ldr	r3, [pc, #132]	; (800095c <updateCharValue+0x9c>)
 80008d8:	70da      	strb	r2, [r3, #3]
	UPDATE_CHAR[4]=handleService[0];
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	781a      	ldrb	r2, [r3, #0]
 80008de:	4b1f      	ldr	r3, [pc, #124]	; (800095c <updateCharValue+0x9c>)
 80008e0:	711a      	strb	r2, [r3, #4]
	UPDATE_CHAR[5]=handleService[1];
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	785a      	ldrb	r2, [r3, #1]
 80008e6:	4b1d      	ldr	r3, [pc, #116]	; (800095c <updateCharValue+0x9c>)
 80008e8:	715a      	strb	r2, [r3, #5]
	UPDATE_CHAR[6]=handleChar[0];
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	781a      	ldrb	r2, [r3, #0]
 80008ee:	4b1b      	ldr	r3, [pc, #108]	; (800095c <updateCharValue+0x9c>)
 80008f0:	719a      	strb	r2, [r3, #6]
	UPDATE_CHAR[7]=handleChar[1];
 80008f2:	68bb      	ldr	r3, [r7, #8]
 80008f4:	785a      	ldrb	r2, [r3, #1]
 80008f6:	4b19      	ldr	r3, [pc, #100]	; (800095c <updateCharValue+0x9c>)
 80008f8:	71da      	strb	r2, [r3, #7]
	UPDATE_CHAR[8]=offset;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	b2da      	uxtb	r2, r3
 80008fe:	4b17      	ldr	r3, [pc, #92]	; (800095c <updateCharValue+0x9c>)
 8000900:	721a      	strb	r2, [r3, #8]
	UPDATE_CHAR[9]=size;
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	b2da      	uxtb	r2, r3
 8000906:	4b15      	ldr	r3, [pc, #84]	; (800095c <updateCharValue+0x9c>)
 8000908:	725a      	strb	r2, [r3, #9]

	uint8_t* commandComplete;
	commandComplete=(uint8_t*)malloc(10+size);
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	330a      	adds	r3, #10
 800090e:	4618      	mov	r0, r3
 8000910:	f002 fe0a 	bl	8003528 <malloc>
 8000914:	4603      	mov	r3, r0
 8000916:	617b      	str	r3, [r7, #20]
	memcpy(commandComplete,UPDATE_CHAR,10);
 8000918:	220a      	movs	r2, #10
 800091a:	4910      	ldr	r1, [pc, #64]	; (800095c <updateCharValue+0x9c>)
 800091c:	6978      	ldr	r0, [r7, #20]
 800091e:	f002 ff03 	bl	8003728 <memcpy>
	memcpy(commandComplete+10,data,size);
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	330a      	adds	r3, #10
 8000926:	683a      	ldr	r2, [r7, #0]
 8000928:	6a39      	ldr	r1, [r7, #32]
 800092a:	4618      	mov	r0, r3
 800092c:	f002 fefc 	bl	8003728 <memcpy>

	BLE_command(commandComplete,10+size,ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),0);
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	f103 010a 	add.w	r1, r3, #10
 8000936:	2300      	movs	r3, #0
 8000938:	9300      	str	r3, [sp, #0]
 800093a:	2307      	movs	r3, #7
 800093c:	4a08      	ldr	r2, [pc, #32]	; (8000960 <updateCharValue+0xa0>)
 800093e:	6978      	ldr	r0, [r7, #20]
 8000940:	f7ff fef8 	bl	8000734 <BLE_command>

	free(commandComplete);
 8000944:	6978      	ldr	r0, [r7, #20]
 8000946:	f002 fdf7 	bl	8003538 <free>
	free(rxEvent);
 800094a:	4b06      	ldr	r3, [pc, #24]	; (8000964 <updateCharValue+0xa4>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4618      	mov	r0, r3
 8000950:	f002 fdf2 	bl	8003538 <free>
}
 8000954:	bf00      	nop
 8000956:	3718      	adds	r7, #24
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	200000d8 	.word	0x200000d8
 8000960:	200000d0 	.word	0x200000d0
 8000964:	200002c0 	.word	0x200002c0

08000968 <i2c_init>:
#include <stm32l475xx.h>

#include "stdio.h"

void i2c_init()
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
    // Enable I2C2 clock
    RCC->APB1ENR1 |= RCC_APB1ENR1_I2C2EN;
 800096c:	4b33      	ldr	r3, [pc, #204]	; (8000a3c <i2c_init+0xd4>)
 800096e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000970:	4a32      	ldr	r2, [pc, #200]	; (8000a3c <i2c_init+0xd4>)
 8000972:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000976:	6593      	str	r3, [r2, #88]	; 0x58
    // Enable clock for GPIOB
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8000978:	4b30      	ldr	r3, [pc, #192]	; (8000a3c <i2c_init+0xd4>)
 800097a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800097c:	4a2f      	ldr	r2, [pc, #188]	; (8000a3c <i2c_init+0xd4>)
 800097e:	f043 0302 	orr.w	r3, r3, #2
 8000982:	64d3      	str	r3, [r2, #76]	; 0x4c
    // Clear PE bit in I2C_CR1
    I2C2->CR1 &= !I2C_CR1_PE;
 8000984:	4b2e      	ldr	r3, [pc, #184]	; (8000a40 <i2c_init+0xd8>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4b2d      	ldr	r3, [pc, #180]	; (8000a40 <i2c_init+0xd8>)
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
    /*
     * Configure I2C2 SDA pin and I2C2 SCL pin.
     * Specifically, configure pins PB10 and PB11.
     */
    // Set PB10 and PB11 to alternate function mode
    GPIOB->MODER = (GPIOB->MODER & ~(GPIO_MODER_MODE10_Msk | GPIO_MODER_MODE11_Msk)) | (GPIO_MODER_MODE10_1 | GPIO_MODER_MODE11_1);
 800098e:	4b2d      	ldr	r3, [pc, #180]	; (8000a44 <i2c_init+0xdc>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000996:	4a2b      	ldr	r2, [pc, #172]	; (8000a44 <i2c_init+0xdc>)
 8000998:	f443 0320 	orr.w	r3, r3, #10485760	; 0xa00000
 800099c:	6013      	str	r3, [r2, #0]
    // Set PB10 and PB11 to output open-drain
    GPIOB->OTYPER |= (GPIO_OTYPER_OT10 | GPIO_OTYPER_OT11);
 800099e:	4b29      	ldr	r3, [pc, #164]	; (8000a44 <i2c_init+0xdc>)
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	4a28      	ldr	r2, [pc, #160]	; (8000a44 <i2c_init+0xdc>)
 80009a4:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80009a8:	6053      	str	r3, [r2, #4]
    // PB10-AF4, PB11-AF4
    GPIOB->AFR[1] |= (4 << GPIO_AFRH_AFSEL10_Pos | 4 << GPIO_AFRH_AFSEL11_Pos);
 80009aa:	4b26      	ldr	r3, [pc, #152]	; (8000a44 <i2c_init+0xdc>)
 80009ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009ae:	4a25      	ldr	r2, [pc, #148]	; (8000a44 <i2c_init+0xdc>)
 80009b0:	f443 4388 	orr.w	r3, r3, #17408	; 0x4400
 80009b4:	6253      	str	r3, [r2, #36]	; 0x24
    // Pull-up
    GPIOB->PUPDR |= (GPIO_PUPDR_PUPD10_0 |GPIO_PUPDR_PUPD11_0 );
 80009b6:	4b23      	ldr	r3, [pc, #140]	; (8000a44 <i2c_init+0xdc>)
 80009b8:	68db      	ldr	r3, [r3, #12]
 80009ba:	4a22      	ldr	r2, [pc, #136]	; (8000a44 <i2c_init+0xdc>)
 80009bc:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 80009c0:	60d3      	str	r3, [r2, #12]
     * Note: I2C APB clock (PCLK) default value 4 MHz, t_PCLK = 250 ns
     *
     */

    // Configure frequency of I2CCLK to 400 kHz
    RCC->CCIPR |= RCC_CCIPR_I2C2SEL_1; // Select HSI16 (16 MHz) as I2C2 clock, t_I2CCLK = 62.5 ns
 80009c2:	4b1e      	ldr	r3, [pc, #120]	; (8000a3c <i2c_init+0xd4>)
 80009c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009c8:	4a1c      	ldr	r2, [pc, #112]	; (8000a3c <i2c_init+0xd4>)
 80009ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80009ce:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    RCC->CR |= RCC_CR_HSION; // Enable HSI16
 80009d2:	4b1a      	ldr	r3, [pc, #104]	; (8000a3c <i2c_init+0xd4>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4a19      	ldr	r2, [pc, #100]	; (8000a3c <i2c_init+0xd4>)
 80009d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009dc:	6013      	str	r3, [r2, #0]
    I2C2->TIMINGR |= 1<<I2C_TIMINGR_PRESC_Pos;
 80009de:	4b18      	ldr	r3, [pc, #96]	; (8000a40 <i2c_init+0xd8>)
 80009e0:	691b      	ldr	r3, [r3, #16]
 80009e2:	4a17      	ldr	r2, [pc, #92]	; (8000a40 <i2c_init+0xd8>)
 80009e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009e8:	6113      	str	r3, [r2, #16]
    I2C2->TIMINGR |= 0x9<<I2C_TIMINGR_SCLL_Pos;
 80009ea:	4b15      	ldr	r3, [pc, #84]	; (8000a40 <i2c_init+0xd8>)
 80009ec:	691b      	ldr	r3, [r3, #16]
 80009ee:	4a14      	ldr	r2, [pc, #80]	; (8000a40 <i2c_init+0xd8>)
 80009f0:	f043 0309 	orr.w	r3, r3, #9
 80009f4:	6113      	str	r3, [r2, #16]
    I2C2->TIMINGR |= 0x3<<I2C_TIMINGR_SCLH_Pos;
 80009f6:	4b12      	ldr	r3, [pc, #72]	; (8000a40 <i2c_init+0xd8>)
 80009f8:	691b      	ldr	r3, [r3, #16]
 80009fa:	4a11      	ldr	r2, [pc, #68]	; (8000a40 <i2c_init+0xd8>)
 80009fc:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000a00:	6113      	str	r3, [r2, #16]
    I2C2->TIMINGR |= 0x2<<I2C_TIMINGR_SDADEL_Pos;
 8000a02:	4b0f      	ldr	r3, [pc, #60]	; (8000a40 <i2c_init+0xd8>)
 8000a04:	691b      	ldr	r3, [r3, #16]
 8000a06:	4a0e      	ldr	r2, [pc, #56]	; (8000a40 <i2c_init+0xd8>)
 8000a08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a0c:	6113      	str	r3, [r2, #16]
    I2C2->TIMINGR |= 0x3<<I2C_TIMINGR_SCLDEL_Pos;
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	; (8000a40 <i2c_init+0xd8>)
 8000a10:	691b      	ldr	r3, [r3, #16]
 8000a12:	4a0b      	ldr	r2, [pc, #44]	; (8000a40 <i2c_init+0xd8>)
 8000a14:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8000a18:	6113      	str	r3, [r2, #16]

    // Configure NOSTRETCH in I2C_CR1
    I2C2->CR1 &= !I2C_CR1_NOSTRETCH;
 8000a1a:	4b09      	ldr	r3, [pc, #36]	; (8000a40 <i2c_init+0xd8>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4b08      	ldr	r3, [pc, #32]	; (8000a40 <i2c_init+0xd8>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]

    // Set PE bit in I2C_CR1
    I2C2->CR1 |= I2C_CR1_PE;
 8000a24:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <i2c_init+0xd8>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a05      	ldr	r2, [pc, #20]	; (8000a40 <i2c_init+0xd8>)
 8000a2a:	f043 0301 	orr.w	r3, r3, #1
 8000a2e:	6013      	str	r3, [r2, #0]

}
 8000a30:	bf00      	nop
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	40021000 	.word	0x40021000
 8000a40:	40005800 	.word	0x40005800
 8000a44:	48000400 	.word	0x48000400

08000a48 <i2c_transaction>:

uint8_t i2c_transaction(uint8_t address, uint8_t dir, uint8_t* data, uint8_t len) {
 8000a48:	b480      	push	{r7}
 8000a4a:	b085      	sub	sp, #20
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	603a      	str	r2, [r7, #0]
 8000a50:	461a      	mov	r2, r3
 8000a52:	4603      	mov	r3, r0
 8000a54:	71fb      	strb	r3, [r7, #7]
 8000a56:	460b      	mov	r3, r1
 8000a58:	71bb      	strb	r3, [r7, #6]
 8000a5a:	4613      	mov	r3, r2
 8000a5c:	717b      	strb	r3, [r7, #5]

    while (I2C2->ISR & I2C_ISR_BUSY) { } // Wait until I2C2 bus is free
 8000a5e:	bf00      	nop
 8000a60:	4b3e      	ldr	r3, [pc, #248]	; (8000b5c <i2c_transaction+0x114>)
 8000a62:	699b      	ldr	r3, [r3, #24]
 8000a64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d1f9      	bne.n	8000a60 <i2c_transaction+0x18>

	/* Master communication initialization */
    // Set 7-bit slave address, R/W bit to write, NBYTES, and START bit.
    I2C2->CR2 = (address << 1) | (0 << I2C_CR2_RD_WRN_Pos) | (len << I2C_CR2_NBYTES_Pos) | I2C_CR2_START;
 8000a6c:	79fb      	ldrb	r3, [r7, #7]
 8000a6e:	005a      	lsls	r2, r3, #1
 8000a70:	797b      	ldrb	r3, [r7, #5]
 8000a72:	041b      	lsls	r3, r3, #16
 8000a74:	4313      	orrs	r3, r2
 8000a76:	4a39      	ldr	r2, [pc, #228]	; (8000b5c <i2c_transaction+0x114>)
 8000a78:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000a7c:	6053      	str	r3, [r2, #4]

    if (dir == 0) { // Write
 8000a7e:	79bb      	ldrb	r3, [r7, #6]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d116      	bne.n	8000ab2 <i2c_transaction+0x6a>

    	// Write register address and other data to I2C bus
        for (uint8_t i = 0; i < len; i++) {
 8000a84:	2300      	movs	r3, #0
 8000a86:	73fb      	strb	r3, [r7, #15]
 8000a88:	e00f      	b.n	8000aaa <i2c_transaction+0x62>
            while (!(I2C2->ISR & I2C_ISR_TXIS)) { } // Wait for TXIS = 1
 8000a8a:	bf00      	nop
 8000a8c:	4b33      	ldr	r3, [pc, #204]	; (8000b5c <i2c_transaction+0x114>)
 8000a8e:	699b      	ldr	r3, [r3, #24]
 8000a90:	f003 0302 	and.w	r3, r3, #2
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d0f9      	beq.n	8000a8c <i2c_transaction+0x44>
            I2C2->TXDR = data[i];
 8000a98:	7bfb      	ldrb	r3, [r7, #15]
 8000a9a:	683a      	ldr	r2, [r7, #0]
 8000a9c:	4413      	add	r3, r2
 8000a9e:	781a      	ldrb	r2, [r3, #0]
 8000aa0:	4b2e      	ldr	r3, [pc, #184]	; (8000b5c <i2c_transaction+0x114>)
 8000aa2:	629a      	str	r2, [r3, #40]	; 0x28
        for (uint8_t i = 0; i < len; i++) {
 8000aa4:	7bfb      	ldrb	r3, [r7, #15]
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	73fb      	strb	r3, [r7, #15]
 8000aaa:	7bfa      	ldrb	r2, [r7, #15]
 8000aac:	797b      	ldrb	r3, [r7, #5]
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	d3eb      	bcc.n	8000a8a <i2c_transaction+0x42>
        }

    }
    if (dir == 1) { // Read
 8000ab2:	79bb      	ldrb	r3, [r7, #6]
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d134      	bne.n	8000b22 <i2c_transaction+0xda>

    	// Wait for TXIS = 1
    	while (!(I2C2->ISR & I2C_ISR_TXIS)) { }
 8000ab8:	bf00      	nop
 8000aba:	4b28      	ldr	r3, [pc, #160]	; (8000b5c <i2c_transaction+0x114>)
 8000abc:	699b      	ldr	r3, [r3, #24]
 8000abe:	f003 0302 	and.w	r3, r3, #2
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d0f9      	beq.n	8000aba <i2c_transaction+0x72>
    	// Write register address to I2C bus
    	I2C2->TXDR = data[0];
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	781a      	ldrb	r2, [r3, #0]
 8000aca:	4b24      	ldr	r3, [pc, #144]	; (8000b5c <i2c_transaction+0x114>)
 8000acc:	629a      	str	r2, [r3, #40]	; 0x28
    	// Wait for ACK
    	while(!(I2C2->ISR & I2C_ISR_TC));
 8000ace:	bf00      	nop
 8000ad0:	4b22      	ldr	r3, [pc, #136]	; (8000b5c <i2c_transaction+0x114>)
 8000ad2:	699b      	ldr	r3, [r3, #24]
 8000ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d0f9      	beq.n	8000ad0 <i2c_transaction+0x88>
    	// Set 7-bit slave address, R/W bit to read, NBYTES, and START bit.
        I2C2->CR2 = (address << 1) | (1 << I2C_CR2_RD_WRN_Pos) | (len << I2C_CR2_NBYTES_Pos) | I2C_CR2_START;
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	005b      	lsls	r3, r3, #1
 8000ae0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000ae4:	797b      	ldrb	r3, [r7, #5]
 8000ae6:	041b      	lsls	r3, r3, #16
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	4a1c      	ldr	r2, [pc, #112]	; (8000b5c <i2c_transaction+0x114>)
 8000aec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000af0:	6053      	str	r3, [r2, #4]

    	// Read data from I2C bus
        for (uint8_t i = 0; i < len; i++) {
 8000af2:	2300      	movs	r3, #0
 8000af4:	73bb      	strb	r3, [r7, #14]
 8000af6:	e010      	b.n	8000b1a <i2c_transaction+0xd2>
            while (!(I2C2->ISR & I2C_ISR_RXNE)) { } // Wait for RXNE = 1
 8000af8:	bf00      	nop
 8000afa:	4b18      	ldr	r3, [pc, #96]	; (8000b5c <i2c_transaction+0x114>)
 8000afc:	699b      	ldr	r3, [r3, #24]
 8000afe:	f003 0304 	and.w	r3, r3, #4
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d0f9      	beq.n	8000afa <i2c_transaction+0xb2>
            data[i] = I2C2->RXDR;
 8000b06:	4b15      	ldr	r3, [pc, #84]	; (8000b5c <i2c_transaction+0x114>)
 8000b08:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8000b0a:	7bbb      	ldrb	r3, [r7, #14]
 8000b0c:	683a      	ldr	r2, [r7, #0]
 8000b0e:	4413      	add	r3, r2
 8000b10:	b2ca      	uxtb	r2, r1
 8000b12:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 0; i < len; i++) {
 8000b14:	7bbb      	ldrb	r3, [r7, #14]
 8000b16:	3301      	adds	r3, #1
 8000b18:	73bb      	strb	r3, [r7, #14]
 8000b1a:	7bba      	ldrb	r2, [r7, #14]
 8000b1c:	797b      	ldrb	r3, [r7, #5]
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	d3ea      	bcc.n	8000af8 <i2c_transaction+0xb0>
        }

    }

    // Wait for TC = 1
    while(!(I2C2->ISR & I2C_ISR_TC));
 8000b22:	bf00      	nop
 8000b24:	4b0d      	ldr	r3, [pc, #52]	; (8000b5c <i2c_transaction+0x114>)
 8000b26:	699b      	ldr	r3, [r3, #24]
 8000b28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d0f9      	beq.n	8000b24 <i2c_transaction+0xdc>

    if(I2C2->ISR & I2C_ISR_TC) {
 8000b30:	4b0a      	ldr	r3, [pc, #40]	; (8000b5c <i2c_transaction+0x114>)
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d007      	beq.n	8000b4c <i2c_transaction+0x104>
		I2C2->CR2 |= I2C_CR2_STOP;// Generate stop condition
 8000b3c:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <i2c_transaction+0x114>)
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	4a06      	ldr	r2, [pc, #24]	; (8000b5c <i2c_transaction+0x114>)
 8000b42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b46:	6053      	str	r3, [r2, #4]
		return 1; // Success
 8000b48:	2301      	movs	r3, #1
 8000b4a:	e000      	b.n	8000b4e <i2c_transaction+0x106>
    }
    else {
    	return 0;
 8000b4c:	2300      	movs	r3, #0
    }
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3714      	adds	r7, #20
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	40005800 	.word	0x40005800

08000b60 <leds_init>:

/* Include memory map of our MCU */
#include <stm32l475xx.h>

void leds_init()
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* Enable the GPIOA clock */
  RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000b64:	4b32      	ldr	r3, [pc, #200]	; (8000c30 <leds_init+0xd0>)
 8000b66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b68:	4a31      	ldr	r2, [pc, #196]	; (8000c30 <leds_init+0xd0>)
 8000b6a:	f043 0301 	orr.w	r3, r3, #1
 8000b6e:	64d3      	str	r3, [r2, #76]	; 0x4c

  RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8000b70:	4b2f      	ldr	r3, [pc, #188]	; (8000c30 <leds_init+0xd0>)
 8000b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b74:	4a2e      	ldr	r2, [pc, #184]	; (8000c30 <leds_init+0xd0>)
 8000b76:	f043 0302 	orr.w	r3, r3, #2
 8000b7a:	64d3      	str	r3, [r2, #76]	; 0x4c

  /* From schematic: LED 1 - PA5 (GPIO A Pin 5); LED2 - PB14 */
  /* Configure PA5 as an output by clearing all bits and setting the mode */
  GPIOA->MODER &= ~GPIO_MODER_MODE5; // GPIO_MODER_MODE5 has all bits set to 0 except those corresponding to pin 5 set to 1
 8000b7c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b86:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000b8a:	6013      	str	r3, [r2, #0]
  // Set bits corresponding to PA5 to 0 while other bits retain
  GPIOA->MODER |= GPIO_MODER_MODE5_0; // Set 01 to the position of PA5
 8000b8c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b96:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b9a:	6013      	str	r3, [r2, #0]

  GPIOB->MODER &= ~GPIO_MODER_MODE14;
 8000b9c:	4b25      	ldr	r3, [pc, #148]	; (8000c34 <leds_init+0xd4>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a24      	ldr	r2, [pc, #144]	; (8000c34 <leds_init+0xd4>)
 8000ba2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8000ba6:	6013      	str	r3, [r2, #0]
  GPIOB->MODER |= GPIO_MODER_MODE14_0;
 8000ba8:	4b22      	ldr	r3, [pc, #136]	; (8000c34 <leds_init+0xd4>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a21      	ldr	r2, [pc, #132]	; (8000c34 <leds_init+0xd4>)
 8000bae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bb2:	6013      	str	r3, [r2, #0]

  /* Configure the GPIO output as push pull (transistor for high and low) */
  GPIOA->OTYPER &= ~GPIO_OTYPER_OT5;
 8000bb4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000bb8:	685b      	ldr	r3, [r3, #4]
 8000bba:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000bbe:	f023 0320 	bic.w	r3, r3, #32
 8000bc2:	6053      	str	r3, [r2, #4]

  GPIOB->OTYPER &= ~GPIO_OTYPER_OT14;
 8000bc4:	4b1b      	ldr	r3, [pc, #108]	; (8000c34 <leds_init+0xd4>)
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	4a1a      	ldr	r2, [pc, #104]	; (8000c34 <leds_init+0xd4>)
 8000bca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000bce:	6053      	str	r3, [r2, #4]

  /* Disable the internal pull-up and pull-down resistors */
  GPIOA->PUPDR &= GPIO_PUPDR_PUPD5;
 8000bd0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000bd4:	68db      	ldr	r3, [r3, #12]
 8000bd6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000bda:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000bde:	60d3      	str	r3, [r2, #12]

  GPIOB->PUPDR &= GPIO_PUPDR_PUPD14;
 8000be0:	4b14      	ldr	r3, [pc, #80]	; (8000c34 <leds_init+0xd4>)
 8000be2:	68db      	ldr	r3, [r3, #12]
 8000be4:	4a13      	ldr	r2, [pc, #76]	; (8000c34 <leds_init+0xd4>)
 8000be6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000bea:	60d3      	str	r3, [r2, #12]

  /* Configure the GPIO pin to use low speed mode */
  GPIOA->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED5_Pos);
 8000bec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000bf0:	689b      	ldr	r3, [r3, #8]
 8000bf2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000bf6:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8000bfa:	6093      	str	r3, [r2, #8]

  GPIOB->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED14_Pos);
 8000bfc:	4b0d      	ldr	r3, [pc, #52]	; (8000c34 <leds_init+0xd4>)
 8000bfe:	689b      	ldr	r3, [r3, #8]
 8000c00:	4a0c      	ldr	r2, [pc, #48]	; (8000c34 <leds_init+0xd4>)
 8000c02:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8000c06:	6093      	str	r3, [r2, #8]

  /* Turn off the LED */
  GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000c08:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c0c:	695b      	ldr	r3, [r3, #20]
 8000c0e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c12:	f023 0320 	bic.w	r3, r3, #32
 8000c16:	6153      	str	r3, [r2, #20]

  GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000c18:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <leds_init+0xd4>)
 8000c1a:	695b      	ldr	r3, [r3, #20]
 8000c1c:	4a05      	ldr	r2, [pc, #20]	; (8000c34 <leds_init+0xd4>)
 8000c1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000c22:	6153      	str	r3, [r2, #20]
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	40021000 	.word	0x40021000
 8000c34:	48000400 	.word	0x48000400

08000c38 <leds_set>:

void leds_set(uint8_t led)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	71fb      	strb	r3, [r7, #7]

	if(led == 0b01) {
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d10e      	bne.n	8000c66 <leds_set+0x2e>
		GPIOA->ODR |= GPIO_ODR_OD5;
 8000c48:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c4c:	695b      	ldr	r3, [r3, #20]
 8000c4e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c52:	f043 0320 	orr.w	r3, r3, #32
 8000c56:	6153      	str	r3, [r2, #20]
		GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000c58:	4b1f      	ldr	r3, [pc, #124]	; (8000cd8 <leds_set+0xa0>)
 8000c5a:	695b      	ldr	r3, [r3, #20]
 8000c5c:	4a1e      	ldr	r2, [pc, #120]	; (8000cd8 <leds_set+0xa0>)
 8000c5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000c62:	6153      	str	r3, [r2, #20]
	}
	else {
		GPIOA->ODR &= ~GPIO_ODR_OD5;
		GPIOB->ODR &= ~GPIO_ODR_OD14;
	}
}
 8000c64:	e031      	b.n	8000cca <leds_set+0x92>
	else if(led == 0b10) {
 8000c66:	79fb      	ldrb	r3, [r7, #7]
 8000c68:	2b02      	cmp	r3, #2
 8000c6a:	d10e      	bne.n	8000c8a <leds_set+0x52>
		GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000c6c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c70:	695b      	ldr	r3, [r3, #20]
 8000c72:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c76:	f023 0320 	bic.w	r3, r3, #32
 8000c7a:	6153      	str	r3, [r2, #20]
		GPIOB->ODR |= GPIO_ODR_OD14;
 8000c7c:	4b16      	ldr	r3, [pc, #88]	; (8000cd8 <leds_set+0xa0>)
 8000c7e:	695b      	ldr	r3, [r3, #20]
 8000c80:	4a15      	ldr	r2, [pc, #84]	; (8000cd8 <leds_set+0xa0>)
 8000c82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c86:	6153      	str	r3, [r2, #20]
}
 8000c88:	e01f      	b.n	8000cca <leds_set+0x92>
	else if(led == 0b11){
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	2b03      	cmp	r3, #3
 8000c8e:	d10e      	bne.n	8000cae <leds_set+0x76>
		GPIOA->ODR |= GPIO_ODR_OD5;
 8000c90:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c94:	695b      	ldr	r3, [r3, #20]
 8000c96:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c9a:	f043 0320 	orr.w	r3, r3, #32
 8000c9e:	6153      	str	r3, [r2, #20]
		GPIOB->ODR |= GPIO_ODR_OD14;
 8000ca0:	4b0d      	ldr	r3, [pc, #52]	; (8000cd8 <leds_set+0xa0>)
 8000ca2:	695b      	ldr	r3, [r3, #20]
 8000ca4:	4a0c      	ldr	r2, [pc, #48]	; (8000cd8 <leds_set+0xa0>)
 8000ca6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000caa:	6153      	str	r3, [r2, #20]
}
 8000cac:	e00d      	b.n	8000cca <leds_set+0x92>
		GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000cae:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cb2:	695b      	ldr	r3, [r3, #20]
 8000cb4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cb8:	f023 0320 	bic.w	r3, r3, #32
 8000cbc:	6153      	str	r3, [r2, #20]
		GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000cbe:	4b06      	ldr	r3, [pc, #24]	; (8000cd8 <leds_set+0xa0>)
 8000cc0:	695b      	ldr	r3, [r3, #20]
 8000cc2:	4a05      	ldr	r2, [pc, #20]	; (8000cd8 <leds_set+0xa0>)
 8000cc4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000cc8:	6153      	str	r3, [r2, #20]
}
 8000cca:	bf00      	nop
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	48000400 	.word	0x48000400

08000cdc <lsm6dsl_init>:
#include "i2c.h"
#include "stdio.h"

#define LSM6DSL_ADDRESS 0b1101010 // Slave address. SA0 connected to ground by default

void lsm6dsl_init() {
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0

	// 1. Write CTRL1_XL = 60h, Acc = 416 Hz (High-Performance mode)
	uint8_t ctrl1_xl_data[2] = {0x10, 0x60}; // CTRL1_XL register address, value
 8000ce2:	f246 0310 	movw	r3, #24592	; 0x6010
 8000ce6:	80bb      	strh	r3, [r7, #4]
	i2c_transaction(LSM6DSL_ADDRESS, 0, ctrl1_xl_data, 2);
 8000ce8:	1d3a      	adds	r2, r7, #4
 8000cea:	2302      	movs	r3, #2
 8000cec:	2100      	movs	r1, #0
 8000cee:	206a      	movs	r0, #106	; 0x6a
 8000cf0:	f7ff feaa 	bl	8000a48 <i2c_transaction>

	// 2. Write INT1_CTRL = 01h, Acc data-ready interrupt on INT1
	uint8_t int1_ctrl_data[2] = {0x0D, 0x01};
 8000cf4:	f240 130d 	movw	r3, #269	; 0x10d
 8000cf8:	803b      	strh	r3, [r7, #0]
	i2c_transaction(LSM6DSL_ADDRESS, 0, int1_ctrl_data, 2);
 8000cfa:	463a      	mov	r2, r7
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	2100      	movs	r1, #0
 8000d00:	206a      	movs	r0, #106	; 0x6a
 8000d02:	f7ff fea1 	bl	8000a48 <i2c_transaction>

}
 8000d06:	bf00      	nop
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <lsm6dsl_read_xyz>:

void lsm6dsl_read_xyz(int16_t* x, int16_t* y, int16_t* z) {
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	b08a      	sub	sp, #40	; 0x28
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	60f8      	str	r0, [r7, #12]
 8000d16:	60b9      	str	r1, [r7, #8]
 8000d18:	607a      	str	r2, [r7, #4]

	/* Arrays initially filled with addresses of acceleration data registers,
	 * later used to store acceleration values
	 */
	uint8_t acceleration_x_l[1] = {0x28};
 8000d1a:	2328      	movs	r3, #40	; 0x28
 8000d1c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t acceleration_x_h[1] = {0x29};
 8000d20:	2329      	movs	r3, #41	; 0x29
 8000d22:	f887 3020 	strb.w	r3, [r7, #32]
	uint8_t acceleration_y_l[1] = {0x2A};
 8000d26:	232a      	movs	r3, #42	; 0x2a
 8000d28:	773b      	strb	r3, [r7, #28]
	uint8_t acceleration_y_h[1] = {0x2B};
 8000d2a:	232b      	movs	r3, #43	; 0x2b
 8000d2c:	763b      	strb	r3, [r7, #24]
	uint8_t acceleration_z_l[1] = {0x2C};
 8000d2e:	232c      	movs	r3, #44	; 0x2c
 8000d30:	753b      	strb	r3, [r7, #20]
	uint8_t acceleration_z_h[1] = {0x2D};
 8000d32:	232d      	movs	r3, #45	; 0x2d
 8000d34:	743b      	strb	r3, [r7, #16]

	// Write address of register for lower part of acceleration in x-direction
	i2c_transaction(LSM6DSL_ADDRESS, 0, acceleration_x_l, 1);
 8000d36:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	206a      	movs	r0, #106	; 0x6a
 8000d40:	f7ff fe82 	bl	8000a48 <i2c_transaction>
	// Read lower part of acceleration in x-direction
	i2c_transaction(LSM6DSL_ADDRESS, 1, acceleration_x_l, 1);
 8000d44:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000d48:	2301      	movs	r3, #1
 8000d4a:	2101      	movs	r1, #1
 8000d4c:	206a      	movs	r0, #106	; 0x6a
 8000d4e:	f7ff fe7b 	bl	8000a48 <i2c_transaction>
	// Write address of register for higher part of acceleration in x-direction
	i2c_transaction(LSM6DSL_ADDRESS, 0, acceleration_x_h, 1);
 8000d52:	f107 0220 	add.w	r2, r7, #32
 8000d56:	2301      	movs	r3, #1
 8000d58:	2100      	movs	r1, #0
 8000d5a:	206a      	movs	r0, #106	; 0x6a
 8000d5c:	f7ff fe74 	bl	8000a48 <i2c_transaction>
	// Read higher part of acceleration in x-direction
	i2c_transaction(LSM6DSL_ADDRESS, 1, acceleration_x_h, 1);
 8000d60:	f107 0220 	add.w	r2, r7, #32
 8000d64:	2301      	movs	r3, #1
 8000d66:	2101      	movs	r1, #1
 8000d68:	206a      	movs	r0, #106	; 0x6a
 8000d6a:	f7ff fe6d 	bl	8000a48 <i2c_transaction>

	/* Similar for acceleration in y-direction */
	i2c_transaction(LSM6DSL_ADDRESS, 0, acceleration_y_l, 1);
 8000d6e:	f107 021c 	add.w	r2, r7, #28
 8000d72:	2301      	movs	r3, #1
 8000d74:	2100      	movs	r1, #0
 8000d76:	206a      	movs	r0, #106	; 0x6a
 8000d78:	f7ff fe66 	bl	8000a48 <i2c_transaction>
	i2c_transaction(LSM6DSL_ADDRESS, 1, acceleration_y_l, 1);
 8000d7c:	f107 021c 	add.w	r2, r7, #28
 8000d80:	2301      	movs	r3, #1
 8000d82:	2101      	movs	r1, #1
 8000d84:	206a      	movs	r0, #106	; 0x6a
 8000d86:	f7ff fe5f 	bl	8000a48 <i2c_transaction>
	i2c_transaction(LSM6DSL_ADDRESS, 0, acceleration_y_h, 1);
 8000d8a:	f107 0218 	add.w	r2, r7, #24
 8000d8e:	2301      	movs	r3, #1
 8000d90:	2100      	movs	r1, #0
 8000d92:	206a      	movs	r0, #106	; 0x6a
 8000d94:	f7ff fe58 	bl	8000a48 <i2c_transaction>
	i2c_transaction(LSM6DSL_ADDRESS, 1, acceleration_y_h, 1);
 8000d98:	f107 0218 	add.w	r2, r7, #24
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	2101      	movs	r1, #1
 8000da0:	206a      	movs	r0, #106	; 0x6a
 8000da2:	f7ff fe51 	bl	8000a48 <i2c_transaction>

	/* Similar for acceleration in z-direction */
	i2c_transaction(LSM6DSL_ADDRESS, 0, acceleration_z_l, 1);
 8000da6:	f107 0214 	add.w	r2, r7, #20
 8000daa:	2301      	movs	r3, #1
 8000dac:	2100      	movs	r1, #0
 8000dae:	206a      	movs	r0, #106	; 0x6a
 8000db0:	f7ff fe4a 	bl	8000a48 <i2c_transaction>
	i2c_transaction(LSM6DSL_ADDRESS, 1, acceleration_z_l, 1);
 8000db4:	f107 0214 	add.w	r2, r7, #20
 8000db8:	2301      	movs	r3, #1
 8000dba:	2101      	movs	r1, #1
 8000dbc:	206a      	movs	r0, #106	; 0x6a
 8000dbe:	f7ff fe43 	bl	8000a48 <i2c_transaction>
	i2c_transaction(LSM6DSL_ADDRESS, 0, acceleration_z_h, 1);
 8000dc2:	f107 0210 	add.w	r2, r7, #16
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	2100      	movs	r1, #0
 8000dca:	206a      	movs	r0, #106	; 0x6a
 8000dcc:	f7ff fe3c 	bl	8000a48 <i2c_transaction>
	i2c_transaction(LSM6DSL_ADDRESS, 1, acceleration_z_h, 1);
 8000dd0:	f107 0210 	add.w	r2, r7, #16
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	2101      	movs	r1, #1
 8000dd8:	206a      	movs	r0, #106	; 0x6a
 8000dda:	f7ff fe35 	bl	8000a48 <i2c_transaction>

	/* Combine acceleration data and put them into pointers x, y, and z respectively */
	*x = (int16_t)((acceleration_x_h[0] << 8) | acceleration_x_l[0]);
 8000dde:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000de2:	021b      	lsls	r3, r3, #8
 8000de4:	b21a      	sxth	r2, r3
 8000de6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000dea:	b21b      	sxth	r3, r3
 8000dec:	4313      	orrs	r3, r2
 8000dee:	b21a      	sxth	r2, r3
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	801a      	strh	r2, [r3, #0]
	*y = (int16_t)((acceleration_y_h[0] << 8) | acceleration_y_l[0]);
 8000df4:	7e3b      	ldrb	r3, [r7, #24]
 8000df6:	021b      	lsls	r3, r3, #8
 8000df8:	b21a      	sxth	r2, r3
 8000dfa:	7f3b      	ldrb	r3, [r7, #28]
 8000dfc:	b21b      	sxth	r3, r3
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	b21a      	sxth	r2, r3
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	801a      	strh	r2, [r3, #0]
	*z = (int16_t)((acceleration_z_h[0] << 8) | acceleration_z_l[0]);
 8000e06:	7c3b      	ldrb	r3, [r7, #16]
 8000e08:	021b      	lsls	r3, r3, #8
 8000e0a:	b21a      	sxth	r2, r3
 8000e0c:	7d3b      	ldrb	r3, [r7, #20]
 8000e0e:	b21b      	sxth	r3, r3
 8000e10:	4313      	orrs	r3, r2
 8000e12:	b21a      	sxth	r2, r3
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	801a      	strh	r2, [r3, #0]
}
 8000e18:	bf00      	nop
 8000e1a:	3728      	adds	r7, #40	; 0x28
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <TIM2_IRQHandler>:
const uint16_t pid = 0b0001110111111100; // SID: 7676
volatile uint32_t ptr1 = 4; // 4 pairs of bits in preamble
volatile uint32_t ptr2 = 8; // 8 pairs of bits in pid
volatile uint32_t stationary_interval_count = 0; // Count number of time intervals since last movement

void TIM2_IRQHandler(){
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
	if((TIM2->SR & TIM_SR_UIF) == 1){
 8000e26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e2a:	691b      	ldr	r3, [r3, #16]
 8000e2c:	f003 0301 	and.w	r3, r3, #1
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d153      	bne.n	8000edc <TIM2_IRQHandler+0xbc>
		timer_reset(TIM2); // Reset the timer's counter
 8000e34:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000e38:	f000 fbb8 	bl	80015ac <timer_reset>
		TIM2->SR &= !TIM_SR_UIF; // Clear the update event flag
 8000e3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e40:	691b      	ldr	r3, [r3, #16]
 8000e42:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e46:	2200      	movs	r2, #0
 8000e48:	611a      	str	r2, [r3, #16]
		/* To avoid overflow, increase stationary_interval_count only when
		 * it has not reached its maximum
		 */
		if(stationary_interval_count < MAX_COUNT_INTERVAL) {
 8000e4a:	4b26      	ldr	r3, [pc, #152]	; (8000ee4 <TIM2_IRQHandler+0xc4>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	2bc7      	cmp	r3, #199	; 0xc7
 8000e50:	d804      	bhi.n	8000e5c <TIM2_IRQHandler+0x3c>
			stationary_interval_count+=1;
 8000e52:	4b24      	ldr	r3, [pc, #144]	; (8000ee4 <TIM2_IRQHandler+0xc4>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	3301      	adds	r3, #1
 8000e58:	4a22      	ldr	r2, [pc, #136]	; (8000ee4 <TIM2_IRQHandler+0xc4>)
 8000e5a:	6013      	str	r3, [r2, #0]
		}
		/* If stationary_interval_count reaches its maximum */
		if(stationary_interval_count == MAX_COUNT_INTERVAL){
 8000e5c:	4b21      	ldr	r3, [pc, #132]	; (8000ee4 <TIM2_IRQHandler+0xc4>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2bc8      	cmp	r3, #200	; 0xc8
 8000e62:	d13b      	bne.n	8000edc <TIM2_IRQHandler+0xbc>
			if(ptr1 > 0) {
 8000e64:	4b20      	ldr	r3, [pc, #128]	; (8000ee8 <TIM2_IRQHandler+0xc8>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d014      	beq.n	8000e96 <TIM2_IRQHandler+0x76>
				ptr1-=1;
 8000e6c:	4b1e      	ldr	r3, [pc, #120]	; (8000ee8 <TIM2_IRQHandler+0xc8>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	3b01      	subs	r3, #1
 8000e72:	4a1d      	ldr	r2, [pc, #116]	; (8000ee8 <TIM2_IRQHandler+0xc8>)
 8000e74:	6013      	str	r3, [r2, #0]
				// Find current pair of bits
				uint8_t value = (preamble >> (ptr1 * 2)) & 0b11;
 8000e76:	2399      	movs	r3, #153	; 0x99
 8000e78:	461a      	mov	r2, r3
 8000e7a:	4b1b      	ldr	r3, [pc, #108]	; (8000ee8 <TIM2_IRQHandler+0xc8>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	fa42 f303 	asr.w	r3, r2, r3
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	f003 0303 	and.w	r3, r3, #3
 8000e8a:	71bb      	strb	r3, [r7, #6]
				// Set LEDs
				leds_set(value);
 8000e8c:	79bb      	ldrb	r3, [r7, #6]
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f7ff fed2 	bl	8000c38 <leds_set>
					}
				}
			}
		}
	}
}
 8000e94:	e022      	b.n	8000edc <TIM2_IRQHandler+0xbc>
				if(ptr2 > 0) {
 8000e96:	4b15      	ldr	r3, [pc, #84]	; (8000eec <TIM2_IRQHandler+0xcc>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d01e      	beq.n	8000edc <TIM2_IRQHandler+0xbc>
					ptr2-=1;
 8000e9e:	4b13      	ldr	r3, [pc, #76]	; (8000eec <TIM2_IRQHandler+0xcc>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	4a11      	ldr	r2, [pc, #68]	; (8000eec <TIM2_IRQHandler+0xcc>)
 8000ea6:	6013      	str	r3, [r2, #0]
					uint8_t value = (pid >> (ptr2 * 2)) & 0b11;
 8000ea8:	f641 53fc 	movw	r3, #7676	; 0x1dfc
 8000eac:	461a      	mov	r2, r3
 8000eae:	4b0f      	ldr	r3, [pc, #60]	; (8000eec <TIM2_IRQHandler+0xcc>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	fa42 f303 	asr.w	r3, r2, r3
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	f003 0303 	and.w	r3, r3, #3
 8000ebe:	71fb      	strb	r3, [r7, #7]
					leds_set(value);
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff feb8 	bl	8000c38 <leds_set>
					if(ptr2 == 0) {
 8000ec8:	4b08      	ldr	r3, [pc, #32]	; (8000eec <TIM2_IRQHandler+0xcc>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d105      	bne.n	8000edc <TIM2_IRQHandler+0xbc>
						ptr1 = 4;
 8000ed0:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <TIM2_IRQHandler+0xc8>)
 8000ed2:	2204      	movs	r2, #4
 8000ed4:	601a      	str	r2, [r3, #0]
						ptr2 = 8;
 8000ed6:	4b05      	ldr	r3, [pc, #20]	; (8000eec <TIM2_IRQHandler+0xcc>)
 8000ed8:	2208      	movs	r2, #8
 8000eda:	601a      	str	r2, [r3, #0]
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	200002c8 	.word	0x200002c8
 8000ee8:	20000128 	.word	0x20000128
 8000eec:	2000012c 	.word	0x2000012c

08000ef0 <main>:
  * @brief  The application entry point.
  * @retval int
  */
int c = 0;
int main(void)
{
 8000ef0:	b5b0      	push	{r4, r5, r7, lr}
 8000ef2:	b08c      	sub	sp, #48	; 0x30
 8000ef4:	af02      	add	r7, sp, #8
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ef6:	f000 fba4 	bl	8001642 <HAL_Init>
  //project 2 init

  leds_init();
 8000efa:	f7ff fe31 	bl	8000b60 <leds_init>
  	i2c_init();
 8000efe:	f7ff fd33 	bl	8000968 <i2c_init>
  	lsm6dsl_init();
 8000f02:	f7ff feeb 	bl	8000cdc <lsm6dsl_init>
  	timer_init(TIM2);
 8000f06:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000f0a:	f000 faf9 	bl	8001500 <timer_init>

  	timer_set_ms(TIM2, 50); // Set time interval to 50 ms
 8000f0e:	2132      	movs	r1, #50	; 0x32
 8000f10:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000f14:	f000 fb57 	bl	80015c6 <timer_set_ms>
  	int16_t acceleration_x;
  	int16_t acceleration_y;
  	int16_t acceleration_z;
  	// project 2 init end
  /* Configure the system clock */
  SystemClock_Config();
 8000f18:	f000 f888 	bl	800102c <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f1c:	f000 f90a 	bl	8001134 <MX_GPIO_Init>
  MX_SPI3_Init();
 8000f20:	f000 f8ca 	bl	80010b8 <MX_SPI3_Init>

  //RESET BLE MODULE
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_RESET);
 8000f24:	2200      	movs	r2, #0
 8000f26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f2e:	f000 fef5 	bl	8001d1c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8000f32:	200a      	movs	r0, #10
 8000f34:	f000 fbfa 	bl	800172c <HAL_Delay>
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_SET);
 8000f38:	2201      	movs	r2, #1
 8000f3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f42:	f000 feeb 	bl	8001d1c <HAL_GPIO_WritePin>

  ble_init();
 8000f46:	f7ff f93f 	bl	80001c8 <ble_init>

  HAL_Delay(10);
 8000f4a:	200a      	movs	r0, #10
 8000f4c:	f000 fbee 	bl	800172c <HAL_Delay>

  uint8_t standby = 0;
 8000f50:	2300      	movs	r3, #0
 8000f52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  while (1)
  {
	  lsm6dsl_read_xyz(&acceleration_x, &acceleration_y, &acceleration_z);
 8000f56:	f107 021a 	add.w	r2, r7, #26
 8000f5a:	f107 011c 	add.w	r1, r7, #28
 8000f5e:	f107 031e 	add.w	r3, r7, #30
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff fed3 	bl	8000d0e <lsm6dsl_read_xyz>

	  		int32_t net_acceleration_squared = acceleration_x * acceleration_x
 8000f68:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000f6c:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8000f70:	fb03 f202 	mul.w	r2, r3, r2
	  				+ acceleration_y * acceleration_y + acceleration_z * acceleration_z;
 8000f74:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000f78:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
 8000f7c:	fb01 f303 	mul.w	r3, r1, r3
 8000f80:	441a      	add	r2, r3
 8000f82:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000f86:	f9b7 101a 	ldrsh.w	r1, [r7, #26]
 8000f8a:	fb01 f303 	mul.w	r3, r1, r3
	  		int32_t net_acceleration_squared = acceleration_x * acceleration_x
 8000f8e:	4413      	add	r3, r2
 8000f90:	623b      	str	r3, [r7, #32]
	  		//stop
	  		if(net_acceleration_squared >= 113550336 && net_acceleration_squared <= 489736900) {
 8000f92:	6a3b      	ldr	r3, [r7, #32]
 8000f94:	4a1d      	ldr	r2, [pc, #116]	; (800100c <main+0x11c>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	dd07      	ble.n	8000faa <main+0xba>
 8000f9a:	6a3b      	ldr	r3, [r7, #32]
 8000f9c:	4a1c      	ldr	r2, [pc, #112]	; (8001010 <main+0x120>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	dc03      	bgt.n	8000faa <main+0xba>
//	  			HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_RESET);
//	  					  			HAL_Delay(10);
//	  					  			HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_SET);
	  			c = 0;
 8000fa2:	4b1c      	ldr	r3, [pc, #112]	; (8001014 <main+0x124>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	e02e      	b.n	8001008 <main+0x118>
	  		}
	  		else{
	  			if(!standby && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000faa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d109      	bne.n	8000fc6 <main+0xd6>
 8000fb2:	2140      	movs	r1, #64	; 0x40
 8000fb4:	4818      	ldr	r0, [pc, #96]	; (8001018 <main+0x128>)
 8000fb6:	f000 fe99 	bl	8001cec <HAL_GPIO_ReadPin>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d002      	beq.n	8000fc6 <main+0xd6>
	  						catchBLE();
 8000fc0:	f7ff fb18 	bl	80005f4 <catchBLE>
 8000fc4:	e020      	b.n	8001008 <main+0x118>
	  					  }else{
	  						  HAL_Delay(1000);
 8000fc6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fca:	f000 fbaf 	bl	800172c <HAL_Delay>
//	  						char message[50]; // Adjust the buffer size as needed
//	  						snprintf(message, sizeof(message), "missing for %d seconds", c);
//	  						updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, strlen(message), (uint8_t*)message);

//	  						  // Send a string to the NORDIC UART service, remember to not include the newline
	  						  unsigned char test_str[] = "youlostit BLE test";
 8000fce:	4b13      	ldr	r3, [pc, #76]	; (800101c <main+0x12c>)
 8000fd0:	1d3c      	adds	r4, r7, #4
 8000fd2:	461d      	mov	r5, r3
 8000fd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fd8:	682b      	ldr	r3, [r5, #0]
 8000fda:	461a      	mov	r2, r3
 8000fdc:	8022      	strh	r2, [r4, #0]
 8000fde:	3402      	adds	r4, #2
 8000fe0:	0c1b      	lsrs	r3, r3, #16
 8000fe2:	7023      	strb	r3, [r4, #0]
	  						  updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, sizeof(test_str)-1, test_str);
 8000fe4:	1d3b      	adds	r3, r7, #4
 8000fe6:	9300      	str	r3, [sp, #0]
 8000fe8:	2312      	movs	r3, #18
 8000fea:	2200      	movs	r2, #0
 8000fec:	490c      	ldr	r1, [pc, #48]	; (8001020 <main+0x130>)
 8000fee:	480d      	ldr	r0, [pc, #52]	; (8001024 <main+0x134>)
 8000ff0:	f7ff fc66 	bl	80008c0 <updateCharValue>
	  						  timer_reset(TIM2); // Reset timer
 8000ff4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ff8:	f000 fad8 	bl	80015ac <timer_reset>
	  						  stationary_interval_count = 0; // Reset stationary_interval_count
 8000ffc:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <main+0x138>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
	  						  leds_set(0b00); // Turn off LEDs
 8001002:	2000      	movs	r0, #0
 8001004:	f7ff fe18 	bl	8000c38 <leds_set>
  {
 8001008:	e7a5      	b.n	8000f56 <main+0x66>
 800100a:	bf00      	nop
 800100c:	06c4a3ff 	.word	0x06c4a3ff
 8001010:	1d30cac4 	.word	0x1d30cac4
 8001014:	20000330 	.word	0x20000330
 8001018:	48001000 	.word	0x48001000
 800101c:	08003804 	.word	0x08003804
 8001020:	200002bc 	.word	0x200002bc
 8001024:	200002b4 	.word	0x200002b4
 8001028:	200002c8 	.word	0x200002c8

0800102c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b096      	sub	sp, #88	; 0x58
 8001030:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	2244      	movs	r2, #68	; 0x44
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f002 fb30 	bl	80036a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001040:	463b      	mov	r3, r7
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
 8001048:	609a      	str	r2, [r3, #8]
 800104a:	60da      	str	r2, [r3, #12]
 800104c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800104e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001052:	f000 fead 	bl	8001db0 <HAL_PWREx_ControlVoltageScaling>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800105c:	f000 f902 	bl	8001264 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001060:	2310      	movs	r3, #16
 8001062:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001064:	2301      	movs	r3, #1
 8001066:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001068:	2300      	movs	r3, #0
 800106a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 800106c:	2370      	movs	r3, #112	; 0x70
 800106e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001070:	2300      	movs	r3, #0
 8001072:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001074:	f107 0314 	add.w	r3, r7, #20
 8001078:	4618      	mov	r0, r3
 800107a:	f000 feef 	bl	8001e5c <HAL_RCC_OscConfig>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001084:	f000 f8ee 	bl	8001264 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001088:	230f      	movs	r3, #15
 800108a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800108c:	2300      	movs	r3, #0
 800108e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001090:	2300      	movs	r3, #0
 8001092:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001094:	2300      	movs	r3, #0
 8001096:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001098:	2300      	movs	r3, #0
 800109a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800109c:	463b      	mov	r3, r7
 800109e:	2100      	movs	r1, #0
 80010a0:	4618      	mov	r0, r3
 80010a2:	f001 fab7 	bl	8002614 <HAL_RCC_ClockConfig>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80010ac:	f000 f8da 	bl	8001264 <Error_Handler>
  }
}
 80010b0:	bf00      	nop
 80010b2:	3758      	adds	r7, #88	; 0x58
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80010bc:	4b1b      	ldr	r3, [pc, #108]	; (800112c <MX_SPI3_Init+0x74>)
 80010be:	4a1c      	ldr	r2, [pc, #112]	; (8001130 <MX_SPI3_Init+0x78>)
 80010c0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80010c2:	4b1a      	ldr	r3, [pc, #104]	; (800112c <MX_SPI3_Init+0x74>)
 80010c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010c8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80010ca:	4b18      	ldr	r3, [pc, #96]	; (800112c <MX_SPI3_Init+0x74>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80010d0:	4b16      	ldr	r3, [pc, #88]	; (800112c <MX_SPI3_Init+0x74>)
 80010d2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80010d6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010d8:	4b14      	ldr	r3, [pc, #80]	; (800112c <MX_SPI3_Init+0x74>)
 80010da:	2200      	movs	r2, #0
 80010dc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010de:	4b13      	ldr	r3, [pc, #76]	; (800112c <MX_SPI3_Init+0x74>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80010e4:	4b11      	ldr	r3, [pc, #68]	; (800112c <MX_SPI3_Init+0x74>)
 80010e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010ea:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80010ec:	4b0f      	ldr	r3, [pc, #60]	; (800112c <MX_SPI3_Init+0x74>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010f2:	4b0e      	ldr	r3, [pc, #56]	; (800112c <MX_SPI3_Init+0x74>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80010f8:	4b0c      	ldr	r3, [pc, #48]	; (800112c <MX_SPI3_Init+0x74>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010fe:	4b0b      	ldr	r3, [pc, #44]	; (800112c <MX_SPI3_Init+0x74>)
 8001100:	2200      	movs	r2, #0
 8001102:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001104:	4b09      	ldr	r3, [pc, #36]	; (800112c <MX_SPI3_Init+0x74>)
 8001106:	2207      	movs	r2, #7
 8001108:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800110a:	4b08      	ldr	r3, [pc, #32]	; (800112c <MX_SPI3_Init+0x74>)
 800110c:	2200      	movs	r2, #0
 800110e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001110:	4b06      	ldr	r3, [pc, #24]	; (800112c <MX_SPI3_Init+0x74>)
 8001112:	2208      	movs	r2, #8
 8001114:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001116:	4805      	ldr	r0, [pc, #20]	; (800112c <MX_SPI3_Init+0x74>)
 8001118:	f001 fc68 	bl	80029ec <HAL_SPI_Init>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001122:	f000 f89f 	bl	8001264 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	200002cc 	.word	0x200002cc
 8001130:	40003c00 	.word	0x40003c00

08001134 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08a      	sub	sp, #40	; 0x28
 8001138:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113a:	f107 0314 	add.w	r3, r7, #20
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	60da      	str	r2, [r3, #12]
 8001148:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800114a:	4b43      	ldr	r3, [pc, #268]	; (8001258 <MX_GPIO_Init+0x124>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800114e:	4a42      	ldr	r2, [pc, #264]	; (8001258 <MX_GPIO_Init+0x124>)
 8001150:	f043 0310 	orr.w	r3, r3, #16
 8001154:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001156:	4b40      	ldr	r3, [pc, #256]	; (8001258 <MX_GPIO_Init+0x124>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800115a:	f003 0310 	and.w	r3, r3, #16
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001162:	4b3d      	ldr	r3, [pc, #244]	; (8001258 <MX_GPIO_Init+0x124>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001166:	4a3c      	ldr	r2, [pc, #240]	; (8001258 <MX_GPIO_Init+0x124>)
 8001168:	f043 0301 	orr.w	r3, r3, #1
 800116c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800116e:	4b3a      	ldr	r3, [pc, #232]	; (8001258 <MX_GPIO_Init+0x124>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800117a:	4b37      	ldr	r3, [pc, #220]	; (8001258 <MX_GPIO_Init+0x124>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800117e:	4a36      	ldr	r2, [pc, #216]	; (8001258 <MX_GPIO_Init+0x124>)
 8001180:	f043 0302 	orr.w	r3, r3, #2
 8001184:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001186:	4b34      	ldr	r3, [pc, #208]	; (8001258 <MX_GPIO_Init+0x124>)
 8001188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800118a:	f003 0302 	and.w	r3, r3, #2
 800118e:	60bb      	str	r3, [r7, #8]
 8001190:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001192:	4b31      	ldr	r3, [pc, #196]	; (8001258 <MX_GPIO_Init+0x124>)
 8001194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001196:	4a30      	ldr	r2, [pc, #192]	; (8001258 <MX_GPIO_Init+0x124>)
 8001198:	f043 0308 	orr.w	r3, r3, #8
 800119c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800119e:	4b2e      	ldr	r3, [pc, #184]	; (8001258 <MX_GPIO_Init+0x124>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011a2:	f003 0308 	and.w	r3, r3, #8
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011aa:	4b2b      	ldr	r3, [pc, #172]	; (8001258 <MX_GPIO_Init+0x124>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ae:	4a2a      	ldr	r2, [pc, #168]	; (8001258 <MX_GPIO_Init+0x124>)
 80011b0:	f043 0304 	orr.w	r3, r3, #4
 80011b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011b6:	4b28      	ldr	r3, [pc, #160]	; (8001258 <MX_GPIO_Init+0x124>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ba:	f003 0304 	and.w	r3, r3, #4
 80011be:	603b      	str	r3, [r7, #0]
 80011c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_RESET);
 80011c2:	2200      	movs	r2, #0
 80011c4:	2120      	movs	r1, #32
 80011c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ca:	f000 fda7 	bl	8001d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 80011ce:	2201      	movs	r2, #1
 80011d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011d4:	4821      	ldr	r0, [pc, #132]	; (800125c <MX_GPIO_Init+0x128>)
 80011d6:	f000 fda1 	bl	8001d1c <HAL_GPIO_WritePin>


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 80011da:	2201      	movs	r2, #1
 80011dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e4:	f000 fd9a 	bl	8001d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_INT_Pin */
  GPIO_InitStruct.Pin = BLE_INT_Pin;
 80011e8:	2340      	movs	r3, #64	; 0x40
 80011ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ec:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80011f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_INT_GPIO_Port, &GPIO_InitStruct);
 80011f6:	f107 0314 	add.w	r3, r7, #20
 80011fa:	4619      	mov	r1, r3
 80011fc:	4818      	ldr	r0, [pc, #96]	; (8001260 <MX_GPIO_Init+0x12c>)
 80011fe:	f000 fbcb 	bl	8001998 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin BLE_RESET_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|BLE_RESET_Pin;
 8001202:	f44f 7390 	mov.w	r3, #288	; 0x120
 8001206:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001208:	2301      	movs	r3, #1
 800120a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001210:	2300      	movs	r3, #0
 8001212:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	4619      	mov	r1, r3
 800121a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800121e:	f000 fbbb 	bl	8001998 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8001222:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001226:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001228:	2301      	movs	r3, #1
 800122a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001230:	2303      	movs	r3, #3
 8001232:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8001234:	f107 0314 	add.w	r3, r7, #20
 8001238:	4619      	mov	r1, r3
 800123a:	4808      	ldr	r0, [pc, #32]	; (800125c <MX_GPIO_Init+0x128>)
 800123c:	f000 fbac 	bl	8001998 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001240:	2200      	movs	r2, #0
 8001242:	2100      	movs	r1, #0
 8001244:	2017      	movs	r0, #23
 8001246:	f000 fb70 	bl	800192a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800124a:	2017      	movs	r0, #23
 800124c:	f000 fb89 	bl	8001962 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001250:	bf00      	nop
 8001252:	3728      	adds	r7, #40	; 0x28
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40021000 	.word	0x40021000
 800125c:	48000c00 	.word	0x48000c00
 8001260:	48001000 	.word	0x48001000

08001264 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001268:	b672      	cpsid	i
}
 800126a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800126c:	e7fe      	b.n	800126c <Error_Handler+0x8>
	...

08001270 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001276:	4b0f      	ldr	r3, [pc, #60]	; (80012b4 <HAL_MspInit+0x44>)
 8001278:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800127a:	4a0e      	ldr	r2, [pc, #56]	; (80012b4 <HAL_MspInit+0x44>)
 800127c:	f043 0301 	orr.w	r3, r3, #1
 8001280:	6613      	str	r3, [r2, #96]	; 0x60
 8001282:	4b0c      	ldr	r3, [pc, #48]	; (80012b4 <HAL_MspInit+0x44>)
 8001284:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800128e:	4b09      	ldr	r3, [pc, #36]	; (80012b4 <HAL_MspInit+0x44>)
 8001290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001292:	4a08      	ldr	r2, [pc, #32]	; (80012b4 <HAL_MspInit+0x44>)
 8001294:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001298:	6593      	str	r3, [r2, #88]	; 0x58
 800129a:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <HAL_MspInit+0x44>)
 800129c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800129e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012a2:	603b      	str	r3, [r7, #0]
 80012a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012a6:	bf00      	nop
 80012a8:	370c      	adds	r7, #12
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	40021000 	.word	0x40021000

080012b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b08a      	sub	sp, #40	; 0x28
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c0:	f107 0314 	add.w	r3, r7, #20
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	609a      	str	r2, [r3, #8]
 80012cc:	60da      	str	r2, [r3, #12]
 80012ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a17      	ldr	r2, [pc, #92]	; (8001334 <HAL_SPI_MspInit+0x7c>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d128      	bne.n	800132c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80012da:	4b17      	ldr	r3, [pc, #92]	; (8001338 <HAL_SPI_MspInit+0x80>)
 80012dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012de:	4a16      	ldr	r2, [pc, #88]	; (8001338 <HAL_SPI_MspInit+0x80>)
 80012e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012e4:	6593      	str	r3, [r2, #88]	; 0x58
 80012e6:	4b14      	ldr	r3, [pc, #80]	; (8001338 <HAL_SPI_MspInit+0x80>)
 80012e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80012ee:	613b      	str	r3, [r7, #16]
 80012f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012f2:	4b11      	ldr	r3, [pc, #68]	; (8001338 <HAL_SPI_MspInit+0x80>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f6:	4a10      	ldr	r2, [pc, #64]	; (8001338 <HAL_SPI_MspInit+0x80>)
 80012f8:	f043 0304 	orr.w	r3, r3, #4
 80012fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012fe:	4b0e      	ldr	r3, [pc, #56]	; (8001338 <HAL_SPI_MspInit+0x80>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001302:	f003 0304 	and.w	r3, r3, #4
 8001306:	60fb      	str	r3, [r7, #12]
 8001308:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800130a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800130e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001310:	2302      	movs	r3, #2
 8001312:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001318:	2303      	movs	r3, #3
 800131a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800131c:	2306      	movs	r3, #6
 800131e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001320:	f107 0314 	add.w	r3, r7, #20
 8001324:	4619      	mov	r1, r3
 8001326:	4805      	ldr	r0, [pc, #20]	; (800133c <HAL_SPI_MspInit+0x84>)
 8001328:	f000 fb36 	bl	8001998 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800132c:	bf00      	nop
 800132e:	3728      	adds	r7, #40	; 0x28
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40003c00 	.word	0x40003c00
 8001338:	40021000 	.word	0x40021000
 800133c:	48000800 	.word	0x48000800

08001340 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001344:	e7fe      	b.n	8001344 <NMI_Handler+0x4>

08001346 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001346:	b480      	push	{r7}
 8001348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800134a:	e7fe      	b.n	800134a <HardFault_Handler+0x4>

0800134c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001350:	e7fe      	b.n	8001350 <MemManage_Handler+0x4>

08001352 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001352:	b480      	push	{r7}
 8001354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001356:	e7fe      	b.n	8001356 <BusFault_Handler+0x4>

08001358 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800135c:	e7fe      	b.n	800135c <UsageFault_Handler+0x4>

0800135e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800135e:	b480      	push	{r7}
 8001360:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001362:	bf00      	nop
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800137a:	b480      	push	{r7}
 800137c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800137e:	bf00      	nop
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr

08001388 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800138c:	f000 f9ae 	bl	80016ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001390:	bf00      	nop
 8001392:	bd80      	pop	{r7, pc}

08001394 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  dataAvailable=1;
 8001398:	4b03      	ldr	r3, [pc, #12]	; (80013a8 <EXTI9_5_IRQHandler+0x14>)
 800139a:	2201      	movs	r2, #1
 800139c:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLE_INT_Pin);
 800139e:	2040      	movs	r0, #64	; 0x40
 80013a0:	f000 fcd4 	bl	8001d4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80013a4:	bf00      	nop
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	200002c4 	.word	0x200002c4

080013ac <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80013b4:	4b11      	ldr	r3, [pc, #68]	; (80013fc <_sbrk+0x50>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d102      	bne.n	80013c2 <_sbrk+0x16>
		heap_end = &end;
 80013bc:	4b0f      	ldr	r3, [pc, #60]	; (80013fc <_sbrk+0x50>)
 80013be:	4a10      	ldr	r2, [pc, #64]	; (8001400 <_sbrk+0x54>)
 80013c0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80013c2:	4b0e      	ldr	r3, [pc, #56]	; (80013fc <_sbrk+0x50>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80013c8:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <_sbrk+0x50>)
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	4413      	add	r3, r2
 80013d0:	466a      	mov	r2, sp
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d907      	bls.n	80013e6 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80013d6:	f002 f97b 	bl	80036d0 <__errno>
 80013da:	4603      	mov	r3, r0
 80013dc:	220c      	movs	r2, #12
 80013de:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80013e0:	f04f 33ff 	mov.w	r3, #4294967295
 80013e4:	e006      	b.n	80013f4 <_sbrk+0x48>
	}

	heap_end += incr;
 80013e6:	4b05      	ldr	r3, [pc, #20]	; (80013fc <_sbrk+0x50>)
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4413      	add	r3, r2
 80013ee:	4a03      	ldr	r2, [pc, #12]	; (80013fc <_sbrk+0x50>)
 80013f0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80013f2:	68fb      	ldr	r3, [r7, #12]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3710      	adds	r7, #16
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20000334 	.word	0x20000334
 8001400:	20000488 	.word	0x20000488

08001404 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001408:	4b17      	ldr	r3, [pc, #92]	; (8001468 <SystemInit+0x64>)
 800140a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800140e:	4a16      	ldr	r2, [pc, #88]	; (8001468 <SystemInit+0x64>)
 8001410:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001414:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001418:	4b14      	ldr	r3, [pc, #80]	; (800146c <SystemInit+0x68>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a13      	ldr	r2, [pc, #76]	; (800146c <SystemInit+0x68>)
 800141e:	f043 0301 	orr.w	r3, r3, #1
 8001422:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001424:	4b11      	ldr	r3, [pc, #68]	; (800146c <SystemInit+0x68>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800142a:	4b10      	ldr	r3, [pc, #64]	; (800146c <SystemInit+0x68>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a0f      	ldr	r2, [pc, #60]	; (800146c <SystemInit+0x68>)
 8001430:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001434:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001438:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800143a:	4b0c      	ldr	r3, [pc, #48]	; (800146c <SystemInit+0x68>)
 800143c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001440:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001442:	4b0a      	ldr	r3, [pc, #40]	; (800146c <SystemInit+0x68>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a09      	ldr	r2, [pc, #36]	; (800146c <SystemInit+0x68>)
 8001448:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800144c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800144e:	4b07      	ldr	r3, [pc, #28]	; (800146c <SystemInit+0x68>)
 8001450:	2200      	movs	r2, #0
 8001452:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001454:	4b04      	ldr	r3, [pc, #16]	; (8001468 <SystemInit+0x64>)
 8001456:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800145a:	609a      	str	r2, [r3, #8]
#endif
}
 800145c:	bf00      	nop
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	e000ed00 	.word	0xe000ed00
 800146c:	40021000 	.word	0x40021000

08001470 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800147a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147e:	2b00      	cmp	r3, #0
 8001480:	db0b      	blt.n	800149a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	f003 021f 	and.w	r2, r3, #31
 8001488:	4907      	ldr	r1, [pc, #28]	; (80014a8 <__NVIC_EnableIRQ+0x38>)
 800148a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148e:	095b      	lsrs	r3, r3, #5
 8001490:	2001      	movs	r0, #1
 8001492:	fa00 f202 	lsl.w	r2, r0, r2
 8001496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	e000e100 	.word	0xe000e100

080014ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	6039      	str	r1, [r7, #0]
 80014b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	db0a      	blt.n	80014d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	b2da      	uxtb	r2, r3
 80014c4:	490c      	ldr	r1, [pc, #48]	; (80014f8 <__NVIC_SetPriority+0x4c>)
 80014c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ca:	0112      	lsls	r2, r2, #4
 80014cc:	b2d2      	uxtb	r2, r2
 80014ce:	440b      	add	r3, r1
 80014d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014d4:	e00a      	b.n	80014ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	b2da      	uxtb	r2, r3
 80014da:	4908      	ldr	r1, [pc, #32]	; (80014fc <__NVIC_SetPriority+0x50>)
 80014dc:	79fb      	ldrb	r3, [r7, #7]
 80014de:	f003 030f 	and.w	r3, r3, #15
 80014e2:	3b04      	subs	r3, #4
 80014e4:	0112      	lsls	r2, r2, #4
 80014e6:	b2d2      	uxtb	r2, r2
 80014e8:	440b      	add	r3, r1
 80014ea:	761a      	strb	r2, [r3, #24]
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	e000e100 	.word	0xe000e100
 80014fc:	e000ed00 	.word	0xe000ed00

08001500 <timer_init>:

#include "timer.h"


void timer_init(TIM_TypeDef* timer)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]

	if(timer == TIM2) {
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800150e:	d105      	bne.n	800151c <timer_init+0x1c>
		RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN; // Enable TIM2 clock
 8001510:	4b24      	ldr	r3, [pc, #144]	; (80015a4 <timer_init+0xa4>)
 8001512:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001514:	4a23      	ldr	r2, [pc, #140]	; (80015a4 <timer_init+0xa4>)
 8001516:	f043 0301 	orr.w	r3, r3, #1
 800151a:	6593      	str	r3, [r2, #88]	; 0x58
	}

	if(timer == TIM3) {
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4a22      	ldr	r2, [pc, #136]	; (80015a8 <timer_init+0xa8>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d105      	bne.n	8001530 <timer_init+0x30>
		RCC->APB1ENR1 |= RCC_APB1ENR1_TIM3EN; // Enable TIM3 clock
 8001524:	4b1f      	ldr	r3, [pc, #124]	; (80015a4 <timer_init+0xa4>)
 8001526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001528:	4a1e      	ldr	r2, [pc, #120]	; (80015a4 <timer_init+0xa4>)
 800152a:	f043 0302 	orr.w	r3, r3, #2
 800152e:	6593      	str	r3, [r2, #88]	; 0x58
	}

	timer->CR1 &= ~TIM_CR1_CEN; // Stop timer
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f023 0201 	bic.w	r2, r3, #1
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	601a      	str	r2, [r3, #0]
	timer->SR = 0; // Clear timer status register
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2200      	movs	r2, #0
 8001540:	611a      	str	r2, [r3, #16]
	timer->CNT = 0; // Clear timer count register
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2200      	movs	r2, #0
 8001546:	625a      	str	r2, [r3, #36]	; 0x24

	timer->ARR = 0xFFFFFFFF; // Set auto-reload value to maximum (32-bit timer, upcounting)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f04f 32ff 	mov.w	r2, #4294967295
 800154e:	62da      	str	r2, [r3, #44]	; 0x2c

	timer->DIER |= TIM_DIER_UIE; // Enable timer update interrupt internally
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	f043 0201 	orr.w	r2, r3, #1
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	60da      	str	r2, [r3, #12]

	if(timer == TIM2) {
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001562:	d106      	bne.n	8001572 <timer_init+0x72>
		NVIC_EnableIRQ(TIM2_IRQn); // Enable TIM2 update interrupt NVIC
 8001564:	201c      	movs	r0, #28
 8001566:	f7ff ff83 	bl	8001470 <__NVIC_EnableIRQ>
		NVIC_SetPriority(TIM2_IRQn, 0); // Set priority of the interrupt
 800156a:	2100      	movs	r1, #0
 800156c:	201c      	movs	r0, #28
 800156e:	f7ff ff9d 	bl	80014ac <__NVIC_SetPriority>
	}

	if(timer == TIM3) {
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4a0c      	ldr	r2, [pc, #48]	; (80015a8 <timer_init+0xa8>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d106      	bne.n	8001588 <timer_init+0x88>
		NVIC_EnableIRQ(TIM3_IRQn); // Enable TIM3 update interrupt NVIC
 800157a:	201d      	movs	r0, #29
 800157c:	f7ff ff78 	bl	8001470 <__NVIC_EnableIRQ>
		NVIC_SetPriority(TIM3_IRQn, 0); // Set priority of the interrupt
 8001580:	2100      	movs	r1, #0
 8001582:	201d      	movs	r0, #29
 8001584:	f7ff ff92 	bl	80014ac <__NVIC_SetPriority>
	}

	timer->PSC = 200;// Decrease timer frequency to 4000000 / 200 = 20000 Hz
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	22c8      	movs	r2, #200	; 0xc8
 800158c:	629a      	str	r2, [r3, #40]	; 0x28

	timer->CR1 |= TIM_CR1_CEN; // Enable timer
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f043 0201 	orr.w	r2, r3, #1
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	601a      	str	r2, [r3, #0]

}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40021000 	.word	0x40021000
 80015a8:	40000400 	.word	0x40000400

080015ac <timer_reset>:

void timer_reset(TIM_TypeDef* timer)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
	timer->CNT = 0;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2200      	movs	r2, #0
 80015b8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <timer_set_ms>:

void timer_set_ms(TIM_TypeDef* timer, uint16_t period_ms)
{
 80015c6:	b480      	push	{r7}
 80015c8:	b083      	sub	sp, #12
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
 80015ce:	460b      	mov	r3, r1
 80015d0:	807b      	strh	r3, [r7, #2]
	timer->ARR = 20 * period_ms - 1; // In each cycle, timer counts {ARR} times to reach {peroid_ms} ms
 80015d2:	887a      	ldrh	r2, [r7, #2]
 80015d4:	4613      	mov	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	4413      	add	r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	3b01      	subs	r3, #1
 80015de:	461a      	mov	r2, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80015e4:	bf00      	nop
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80015f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001628 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015f4:	f7ff ff06 	bl	8001404 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015f8:	480c      	ldr	r0, [pc, #48]	; (800162c <LoopForever+0x6>)
  ldr r1, =_edata
 80015fa:	490d      	ldr	r1, [pc, #52]	; (8001630 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015fc:	4a0d      	ldr	r2, [pc, #52]	; (8001634 <LoopForever+0xe>)
  movs r3, #0
 80015fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001600:	e002      	b.n	8001608 <LoopCopyDataInit>

08001602 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001602:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001604:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001606:	3304      	adds	r3, #4

08001608 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001608:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800160a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800160c:	d3f9      	bcc.n	8001602 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800160e:	4a0a      	ldr	r2, [pc, #40]	; (8001638 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001610:	4c0a      	ldr	r4, [pc, #40]	; (800163c <LoopForever+0x16>)
  movs r3, #0
 8001612:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001614:	e001      	b.n	800161a <LoopFillZerobss>

08001616 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001616:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001618:	3204      	adds	r2, #4

0800161a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800161a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800161c:	d3fb      	bcc.n	8001616 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800161e:	f002 f85d 	bl	80036dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001622:	f7ff fc65 	bl	8000ef0 <main>

08001626 <LoopForever>:

LoopForever:
    b LoopForever
 8001626:	e7fe      	b.n	8001626 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001628:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800162c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001630:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 8001634:	08003860 	.word	0x08003860
  ldr r2, =_sbss
 8001638:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 800163c:	20000484 	.word	0x20000484

08001640 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001640:	e7fe      	b.n	8001640 <ADC1_2_IRQHandler>

08001642 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	b082      	sub	sp, #8
 8001646:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001648:	2300      	movs	r3, #0
 800164a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800164c:	2003      	movs	r0, #3
 800164e:	f000 f961 	bl	8001914 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001652:	2000      	movs	r0, #0
 8001654:	f000 f80e 	bl	8001674 <HAL_InitTick>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d002      	beq.n	8001664 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	71fb      	strb	r3, [r7, #7]
 8001662:	e001      	b.n	8001668 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001664:	f7ff fe04 	bl	8001270 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001668:	79fb      	ldrb	r3, [r7, #7]
}
 800166a:	4618      	mov	r0, r3
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
	...

08001674 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800167c:	2300      	movs	r3, #0
 800167e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001680:	4b17      	ldr	r3, [pc, #92]	; (80016e0 <HAL_InitTick+0x6c>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d023      	beq.n	80016d0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001688:	4b16      	ldr	r3, [pc, #88]	; (80016e4 <HAL_InitTick+0x70>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4b14      	ldr	r3, [pc, #80]	; (80016e0 <HAL_InitTick+0x6c>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	4619      	mov	r1, r3
 8001692:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001696:	fbb3 f3f1 	udiv	r3, r3, r1
 800169a:	fbb2 f3f3 	udiv	r3, r2, r3
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 f96d 	bl	800197e <HAL_SYSTICK_Config>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d10f      	bne.n	80016ca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2b0f      	cmp	r3, #15
 80016ae:	d809      	bhi.n	80016c4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016b0:	2200      	movs	r2, #0
 80016b2:	6879      	ldr	r1, [r7, #4]
 80016b4:	f04f 30ff 	mov.w	r0, #4294967295
 80016b8:	f000 f937 	bl	800192a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016bc:	4a0a      	ldr	r2, [pc, #40]	; (80016e8 <HAL_InitTick+0x74>)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6013      	str	r3, [r2, #0]
 80016c2:	e007      	b.n	80016d4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	73fb      	strb	r3, [r7, #15]
 80016c8:	e004      	b.n	80016d4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	73fb      	strb	r3, [r7, #15]
 80016ce:	e001      	b.n	80016d4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	20000138 	.word	0x20000138
 80016e4:	20000130 	.word	0x20000130
 80016e8:	20000134 	.word	0x20000134

080016ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016f0:	4b06      	ldr	r3, [pc, #24]	; (800170c <HAL_IncTick+0x20>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	461a      	mov	r2, r3
 80016f6:	4b06      	ldr	r3, [pc, #24]	; (8001710 <HAL_IncTick+0x24>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4413      	add	r3, r2
 80016fc:	4a04      	ldr	r2, [pc, #16]	; (8001710 <HAL_IncTick+0x24>)
 80016fe:	6013      	str	r3, [r2, #0]
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	20000138 	.word	0x20000138
 8001710:	20000338 	.word	0x20000338

08001714 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  return uwTick;
 8001718:	4b03      	ldr	r3, [pc, #12]	; (8001728 <HAL_GetTick+0x14>)
 800171a:	681b      	ldr	r3, [r3, #0]
}
 800171c:	4618      	mov	r0, r3
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	20000338 	.word	0x20000338

0800172c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001734:	f7ff ffee 	bl	8001714 <HAL_GetTick>
 8001738:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001744:	d005      	beq.n	8001752 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001746:	4b0a      	ldr	r3, [pc, #40]	; (8001770 <HAL_Delay+0x44>)
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	461a      	mov	r2, r3
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	4413      	add	r3, r2
 8001750:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001752:	bf00      	nop
 8001754:	f7ff ffde 	bl	8001714 <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	68fa      	ldr	r2, [r7, #12]
 8001760:	429a      	cmp	r2, r3
 8001762:	d8f7      	bhi.n	8001754 <HAL_Delay+0x28>
  {
  }
}
 8001764:	bf00      	nop
 8001766:	bf00      	nop
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000138 	.word	0x20000138

08001774 <__NVIC_SetPriorityGrouping>:
{
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	f003 0307 	and.w	r3, r3, #7
 8001782:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001784:	4b0c      	ldr	r3, [pc, #48]	; (80017b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800178a:	68ba      	ldr	r2, [r7, #8]
 800178c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001790:	4013      	ands	r3, r2
 8001792:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800179c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017a6:	4a04      	ldr	r2, [pc, #16]	; (80017b8 <__NVIC_SetPriorityGrouping+0x44>)
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	60d3      	str	r3, [r2, #12]
}
 80017ac:	bf00      	nop
 80017ae:	3714      	adds	r7, #20
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	e000ed00 	.word	0xe000ed00

080017bc <__NVIC_GetPriorityGrouping>:
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017c0:	4b04      	ldr	r3, [pc, #16]	; (80017d4 <__NVIC_GetPriorityGrouping+0x18>)
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	0a1b      	lsrs	r3, r3, #8
 80017c6:	f003 0307 	and.w	r3, r3, #7
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr
 80017d4:	e000ed00 	.word	0xe000ed00

080017d8 <__NVIC_EnableIRQ>:
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	4603      	mov	r3, r0
 80017e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	db0b      	blt.n	8001802 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ea:	79fb      	ldrb	r3, [r7, #7]
 80017ec:	f003 021f 	and.w	r2, r3, #31
 80017f0:	4907      	ldr	r1, [pc, #28]	; (8001810 <__NVIC_EnableIRQ+0x38>)
 80017f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f6:	095b      	lsrs	r3, r3, #5
 80017f8:	2001      	movs	r0, #1
 80017fa:	fa00 f202 	lsl.w	r2, r0, r2
 80017fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	e000e100 	.word	0xe000e100

08001814 <__NVIC_SetPriority>:
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	6039      	str	r1, [r7, #0]
 800181e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001824:	2b00      	cmp	r3, #0
 8001826:	db0a      	blt.n	800183e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	b2da      	uxtb	r2, r3
 800182c:	490c      	ldr	r1, [pc, #48]	; (8001860 <__NVIC_SetPriority+0x4c>)
 800182e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001832:	0112      	lsls	r2, r2, #4
 8001834:	b2d2      	uxtb	r2, r2
 8001836:	440b      	add	r3, r1
 8001838:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800183c:	e00a      	b.n	8001854 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	b2da      	uxtb	r2, r3
 8001842:	4908      	ldr	r1, [pc, #32]	; (8001864 <__NVIC_SetPriority+0x50>)
 8001844:	79fb      	ldrb	r3, [r7, #7]
 8001846:	f003 030f 	and.w	r3, r3, #15
 800184a:	3b04      	subs	r3, #4
 800184c:	0112      	lsls	r2, r2, #4
 800184e:	b2d2      	uxtb	r2, r2
 8001850:	440b      	add	r3, r1
 8001852:	761a      	strb	r2, [r3, #24]
}
 8001854:	bf00      	nop
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr
 8001860:	e000e100 	.word	0xe000e100
 8001864:	e000ed00 	.word	0xe000ed00

08001868 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001868:	b480      	push	{r7}
 800186a:	b089      	sub	sp, #36	; 0x24
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	f003 0307 	and.w	r3, r3, #7
 800187a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	f1c3 0307 	rsb	r3, r3, #7
 8001882:	2b04      	cmp	r3, #4
 8001884:	bf28      	it	cs
 8001886:	2304      	movcs	r3, #4
 8001888:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	3304      	adds	r3, #4
 800188e:	2b06      	cmp	r3, #6
 8001890:	d902      	bls.n	8001898 <NVIC_EncodePriority+0x30>
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	3b03      	subs	r3, #3
 8001896:	e000      	b.n	800189a <NVIC_EncodePriority+0x32>
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800189c:	f04f 32ff 	mov.w	r2, #4294967295
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	43da      	mvns	r2, r3
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	401a      	ands	r2, r3
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018b0:	f04f 31ff 	mov.w	r1, #4294967295
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	fa01 f303 	lsl.w	r3, r1, r3
 80018ba:	43d9      	mvns	r1, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c0:	4313      	orrs	r3, r2
         );
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3724      	adds	r7, #36	; 0x24
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
	...

080018d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	3b01      	subs	r3, #1
 80018dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018e0:	d301      	bcc.n	80018e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018e2:	2301      	movs	r3, #1
 80018e4:	e00f      	b.n	8001906 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018e6:	4a0a      	ldr	r2, [pc, #40]	; (8001910 <SysTick_Config+0x40>)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3b01      	subs	r3, #1
 80018ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ee:	210f      	movs	r1, #15
 80018f0:	f04f 30ff 	mov.w	r0, #4294967295
 80018f4:	f7ff ff8e 	bl	8001814 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018f8:	4b05      	ldr	r3, [pc, #20]	; (8001910 <SysTick_Config+0x40>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018fe:	4b04      	ldr	r3, [pc, #16]	; (8001910 <SysTick_Config+0x40>)
 8001900:	2207      	movs	r2, #7
 8001902:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	e000e010 	.word	0xe000e010

08001914 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f7ff ff29 	bl	8001774 <__NVIC_SetPriorityGrouping>
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b086      	sub	sp, #24
 800192e:	af00      	add	r7, sp, #0
 8001930:	4603      	mov	r3, r0
 8001932:	60b9      	str	r1, [r7, #8]
 8001934:	607a      	str	r2, [r7, #4]
 8001936:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800193c:	f7ff ff3e 	bl	80017bc <__NVIC_GetPriorityGrouping>
 8001940:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	68b9      	ldr	r1, [r7, #8]
 8001946:	6978      	ldr	r0, [r7, #20]
 8001948:	f7ff ff8e 	bl	8001868 <NVIC_EncodePriority>
 800194c:	4602      	mov	r2, r0
 800194e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001952:	4611      	mov	r1, r2
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff ff5d 	bl	8001814 <__NVIC_SetPriority>
}
 800195a:	bf00      	nop
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b082      	sub	sp, #8
 8001966:	af00      	add	r7, sp, #0
 8001968:	4603      	mov	r3, r0
 800196a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800196c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff ff31 	bl	80017d8 <__NVIC_EnableIRQ>
}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b082      	sub	sp, #8
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f7ff ffa2 	bl	80018d0 <SysTick_Config>
 800198c:	4603      	mov	r3, r0
}
 800198e:	4618      	mov	r0, r3
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
	...

08001998 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001998:	b480      	push	{r7}
 800199a:	b087      	sub	sp, #28
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019a6:	e17f      	b.n	8001ca8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	2101      	movs	r1, #1
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	fa01 f303 	lsl.w	r3, r1, r3
 80019b4:	4013      	ands	r3, r2
 80019b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	f000 8171 	beq.w	8001ca2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f003 0303 	and.w	r3, r3, #3
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d005      	beq.n	80019d8 <HAL_GPIO_Init+0x40>
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f003 0303 	and.w	r3, r3, #3
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d130      	bne.n	8001a3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	2203      	movs	r2, #3
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	43db      	mvns	r3, r3
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	4013      	ands	r3, r2
 80019ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	68da      	ldr	r2, [r3, #12]
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a0e:	2201      	movs	r2, #1
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	43db      	mvns	r3, r3
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	091b      	lsrs	r3, r3, #4
 8001a24:	f003 0201 	and.w	r2, r3, #1
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f003 0303 	and.w	r3, r3, #3
 8001a42:	2b03      	cmp	r3, #3
 8001a44:	d118      	bne.n	8001a78 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	fa02 f303 	lsl.w	r3, r2, r3
 8001a54:	43db      	mvns	r3, r3
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	08db      	lsrs	r3, r3, #3
 8001a62:	f003 0201 	and.w	r2, r3, #1
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	693a      	ldr	r2, [r7, #16]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f003 0303 	and.w	r3, r3, #3
 8001a80:	2b03      	cmp	r3, #3
 8001a82:	d017      	beq.n	8001ab4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	2203      	movs	r2, #3
 8001a90:	fa02 f303 	lsl.w	r3, r2, r3
 8001a94:	43db      	mvns	r3, r3
 8001a96:	693a      	ldr	r2, [r7, #16]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	693a      	ldr	r2, [r7, #16]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	693a      	ldr	r2, [r7, #16]
 8001ab2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f003 0303 	and.w	r3, r3, #3
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d123      	bne.n	8001b08 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	08da      	lsrs	r2, r3, #3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	3208      	adds	r2, #8
 8001ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001acc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	f003 0307 	and.w	r3, r3, #7
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	220f      	movs	r2, #15
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	43db      	mvns	r3, r3
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	691a      	ldr	r2, [r3, #16]
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	f003 0307 	and.w	r3, r3, #7
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	693a      	ldr	r2, [r7, #16]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	08da      	lsrs	r2, r3, #3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	3208      	adds	r2, #8
 8001b02:	6939      	ldr	r1, [r7, #16]
 8001b04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	2203      	movs	r2, #3
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	43db      	mvns	r3, r3
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f003 0203 	and.w	r2, r3, #3
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	f000 80ac 	beq.w	8001ca2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b4a:	4b5f      	ldr	r3, [pc, #380]	; (8001cc8 <HAL_GPIO_Init+0x330>)
 8001b4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b4e:	4a5e      	ldr	r2, [pc, #376]	; (8001cc8 <HAL_GPIO_Init+0x330>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	6613      	str	r3, [r2, #96]	; 0x60
 8001b56:	4b5c      	ldr	r3, [pc, #368]	; (8001cc8 <HAL_GPIO_Init+0x330>)
 8001b58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	60bb      	str	r3, [r7, #8]
 8001b60:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b62:	4a5a      	ldr	r2, [pc, #360]	; (8001ccc <HAL_GPIO_Init+0x334>)
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	089b      	lsrs	r3, r3, #2
 8001b68:	3302      	adds	r3, #2
 8001b6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	f003 0303 	and.w	r3, r3, #3
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	220f      	movs	r2, #15
 8001b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7e:	43db      	mvns	r3, r3
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	4013      	ands	r3, r2
 8001b84:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001b8c:	d025      	beq.n	8001bda <HAL_GPIO_Init+0x242>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a4f      	ldr	r2, [pc, #316]	; (8001cd0 <HAL_GPIO_Init+0x338>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d01f      	beq.n	8001bd6 <HAL_GPIO_Init+0x23e>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a4e      	ldr	r2, [pc, #312]	; (8001cd4 <HAL_GPIO_Init+0x33c>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d019      	beq.n	8001bd2 <HAL_GPIO_Init+0x23a>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a4d      	ldr	r2, [pc, #308]	; (8001cd8 <HAL_GPIO_Init+0x340>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d013      	beq.n	8001bce <HAL_GPIO_Init+0x236>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a4c      	ldr	r2, [pc, #304]	; (8001cdc <HAL_GPIO_Init+0x344>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d00d      	beq.n	8001bca <HAL_GPIO_Init+0x232>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a4b      	ldr	r2, [pc, #300]	; (8001ce0 <HAL_GPIO_Init+0x348>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d007      	beq.n	8001bc6 <HAL_GPIO_Init+0x22e>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a4a      	ldr	r2, [pc, #296]	; (8001ce4 <HAL_GPIO_Init+0x34c>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d101      	bne.n	8001bc2 <HAL_GPIO_Init+0x22a>
 8001bbe:	2306      	movs	r3, #6
 8001bc0:	e00c      	b.n	8001bdc <HAL_GPIO_Init+0x244>
 8001bc2:	2307      	movs	r3, #7
 8001bc4:	e00a      	b.n	8001bdc <HAL_GPIO_Init+0x244>
 8001bc6:	2305      	movs	r3, #5
 8001bc8:	e008      	b.n	8001bdc <HAL_GPIO_Init+0x244>
 8001bca:	2304      	movs	r3, #4
 8001bcc:	e006      	b.n	8001bdc <HAL_GPIO_Init+0x244>
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e004      	b.n	8001bdc <HAL_GPIO_Init+0x244>
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	e002      	b.n	8001bdc <HAL_GPIO_Init+0x244>
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e000      	b.n	8001bdc <HAL_GPIO_Init+0x244>
 8001bda:	2300      	movs	r3, #0
 8001bdc:	697a      	ldr	r2, [r7, #20]
 8001bde:	f002 0203 	and.w	r2, r2, #3
 8001be2:	0092      	lsls	r2, r2, #2
 8001be4:	4093      	lsls	r3, r2
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001bec:	4937      	ldr	r1, [pc, #220]	; (8001ccc <HAL_GPIO_Init+0x334>)
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	089b      	lsrs	r3, r3, #2
 8001bf2:	3302      	adds	r3, #2
 8001bf4:	693a      	ldr	r2, [r7, #16]
 8001bf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001bfa:	4b3b      	ldr	r3, [pc, #236]	; (8001ce8 <HAL_GPIO_Init+0x350>)
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	43db      	mvns	r3, r3
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	4013      	ands	r3, r2
 8001c08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d003      	beq.n	8001c1e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c1e:	4a32      	ldr	r2, [pc, #200]	; (8001ce8 <HAL_GPIO_Init+0x350>)
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001c24:	4b30      	ldr	r3, [pc, #192]	; (8001ce8 <HAL_GPIO_Init+0x350>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	4013      	ands	r3, r2
 8001c32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d003      	beq.n	8001c48 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c48:	4a27      	ldr	r2, [pc, #156]	; (8001ce8 <HAL_GPIO_Init+0x350>)
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001c4e:	4b26      	ldr	r3, [pc, #152]	; (8001ce8 <HAL_GPIO_Init+0x350>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	43db      	mvns	r3, r3
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c72:	4a1d      	ldr	r2, [pc, #116]	; (8001ce8 <HAL_GPIO_Init+0x350>)
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001c78:	4b1b      	ldr	r3, [pc, #108]	; (8001ce8 <HAL_GPIO_Init+0x350>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	43db      	mvns	r3, r3
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	4013      	ands	r3, r2
 8001c86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d003      	beq.n	8001c9c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001c94:	693a      	ldr	r2, [r7, #16]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c9c:	4a12      	ldr	r2, [pc, #72]	; (8001ce8 <HAL_GPIO_Init+0x350>)
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	fa22 f303 	lsr.w	r3, r2, r3
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f47f ae78 	bne.w	80019a8 <HAL_GPIO_Init+0x10>
  }
}
 8001cb8:	bf00      	nop
 8001cba:	bf00      	nop
 8001cbc:	371c      	adds	r7, #28
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	40010000 	.word	0x40010000
 8001cd0:	48000400 	.word	0x48000400
 8001cd4:	48000800 	.word	0x48000800
 8001cd8:	48000c00 	.word	0x48000c00
 8001cdc:	48001000 	.word	0x48001000
 8001ce0:	48001400 	.word	0x48001400
 8001ce4:	48001800 	.word	0x48001800
 8001ce8:	40010400 	.word	0x40010400

08001cec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b085      	sub	sp, #20
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	691a      	ldr	r2, [r3, #16]
 8001cfc:	887b      	ldrh	r3, [r7, #2]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d002      	beq.n	8001d0a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d04:	2301      	movs	r3, #1
 8001d06:	73fb      	strb	r3, [r7, #15]
 8001d08:	e001      	b.n	8001d0e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3714      	adds	r7, #20
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	460b      	mov	r3, r1
 8001d26:	807b      	strh	r3, [r7, #2]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d2c:	787b      	ldrb	r3, [r7, #1]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d32:	887a      	ldrh	r2, [r7, #2]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d38:	e002      	b.n	8001d40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d3a:	887a      	ldrh	r2, [r7, #2]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d40:	bf00      	nop
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001d56:	4b08      	ldr	r3, [pc, #32]	; (8001d78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d58:	695a      	ldr	r2, [r3, #20]
 8001d5a:	88fb      	ldrh	r3, [r7, #6]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d006      	beq.n	8001d70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d62:	4a05      	ldr	r2, [pc, #20]	; (8001d78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d64:	88fb      	ldrh	r3, [r7, #6]
 8001d66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d68:	88fb      	ldrh	r3, [r7, #6]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f000 f806 	bl	8001d7c <HAL_GPIO_EXTI_Callback>
  }
}
 8001d70:	bf00      	nop
 8001d72:	3708      	adds	r7, #8
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40010400 	.word	0x40010400

08001d7c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4603      	mov	r3, r0
 8001d84:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
	...

08001d94 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001d98:	4b04      	ldr	r3, [pc, #16]	; (8001dac <HAL_PWREx_GetVoltageRange+0x18>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	40007000 	.word	0x40007000

08001db0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b085      	sub	sp, #20
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dbe:	d130      	bne.n	8001e22 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001dc0:	4b23      	ldr	r3, [pc, #140]	; (8001e50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001dc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dcc:	d038      	beq.n	8001e40 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dce:	4b20      	ldr	r3, [pc, #128]	; (8001e50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001dd6:	4a1e      	ldr	r2, [pc, #120]	; (8001e50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dd8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ddc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001dde:	4b1d      	ldr	r3, [pc, #116]	; (8001e54 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2232      	movs	r2, #50	; 0x32
 8001de4:	fb02 f303 	mul.w	r3, r2, r3
 8001de8:	4a1b      	ldr	r2, [pc, #108]	; (8001e58 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001dea:	fba2 2303 	umull	r2, r3, r2, r3
 8001dee:	0c9b      	lsrs	r3, r3, #18
 8001df0:	3301      	adds	r3, #1
 8001df2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001df4:	e002      	b.n	8001dfc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	3b01      	subs	r3, #1
 8001dfa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001dfc:	4b14      	ldr	r3, [pc, #80]	; (8001e50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dfe:	695b      	ldr	r3, [r3, #20]
 8001e00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e08:	d102      	bne.n	8001e10 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d1f2      	bne.n	8001df6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e10:	4b0f      	ldr	r3, [pc, #60]	; (8001e50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e12:	695b      	ldr	r3, [r3, #20]
 8001e14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e1c:	d110      	bne.n	8001e40 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e00f      	b.n	8001e42 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e22:	4b0b      	ldr	r3, [pc, #44]	; (8001e50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e2e:	d007      	beq.n	8001e40 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e30:	4b07      	ldr	r3, [pc, #28]	; (8001e50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e38:	4a05      	ldr	r2, [pc, #20]	; (8001e50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e3e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3714      	adds	r7, #20
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	40007000 	.word	0x40007000
 8001e54:	20000130 	.word	0x20000130
 8001e58:	431bde83 	.word	0x431bde83

08001e5c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b088      	sub	sp, #32
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d101      	bne.n	8001e6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e3ca      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e6e:	4b97      	ldr	r3, [pc, #604]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	f003 030c 	and.w	r3, r3, #12
 8001e76:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e78:	4b94      	ldr	r3, [pc, #592]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	f003 0303 	and.w	r3, r3, #3
 8001e80:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0310 	and.w	r3, r3, #16
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	f000 80e4 	beq.w	8002058 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e90:	69bb      	ldr	r3, [r7, #24]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d007      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x4a>
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	2b0c      	cmp	r3, #12
 8001e9a:	f040 808b 	bne.w	8001fb4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	f040 8087 	bne.w	8001fb4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ea6:	4b89      	ldr	r3, [pc, #548]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0302 	and.w	r3, r3, #2
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d005      	beq.n	8001ebe <HAL_RCC_OscConfig+0x62>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d101      	bne.n	8001ebe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e3a2      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a1a      	ldr	r2, [r3, #32]
 8001ec2:	4b82      	ldr	r3, [pc, #520]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0308 	and.w	r3, r3, #8
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d004      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x7c>
 8001ece:	4b7f      	ldr	r3, [pc, #508]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ed6:	e005      	b.n	8001ee4 <HAL_RCC_OscConfig+0x88>
 8001ed8:	4b7c      	ldr	r3, [pc, #496]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001eda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ede:	091b      	lsrs	r3, r3, #4
 8001ee0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d223      	bcs.n	8001f30 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a1b      	ldr	r3, [r3, #32]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f000 fd1d 	bl	800292c <RCC_SetFlashLatencyFromMSIRange>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e383      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001efc:	4b73      	ldr	r3, [pc, #460]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a72      	ldr	r2, [pc, #456]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001f02:	f043 0308 	orr.w	r3, r3, #8
 8001f06:	6013      	str	r3, [r2, #0]
 8001f08:	4b70      	ldr	r3, [pc, #448]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a1b      	ldr	r3, [r3, #32]
 8001f14:	496d      	ldr	r1, [pc, #436]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001f16:	4313      	orrs	r3, r2
 8001f18:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f1a:	4b6c      	ldr	r3, [pc, #432]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	69db      	ldr	r3, [r3, #28]
 8001f26:	021b      	lsls	r3, r3, #8
 8001f28:	4968      	ldr	r1, [pc, #416]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	604b      	str	r3, [r1, #4]
 8001f2e:	e025      	b.n	8001f7c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f30:	4b66      	ldr	r3, [pc, #408]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a65      	ldr	r2, [pc, #404]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001f36:	f043 0308 	orr.w	r3, r3, #8
 8001f3a:	6013      	str	r3, [r2, #0]
 8001f3c:	4b63      	ldr	r3, [pc, #396]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a1b      	ldr	r3, [r3, #32]
 8001f48:	4960      	ldr	r1, [pc, #384]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f4e:	4b5f      	ldr	r3, [pc, #380]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	021b      	lsls	r3, r3, #8
 8001f5c:	495b      	ldr	r1, [pc, #364]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d109      	bne.n	8001f7c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a1b      	ldr	r3, [r3, #32]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f000 fcdd 	bl	800292c <RCC_SetFlashLatencyFromMSIRange>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e343      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f7c:	f000 fc4a 	bl	8002814 <HAL_RCC_GetSysClockFreq>
 8001f80:	4602      	mov	r2, r0
 8001f82:	4b52      	ldr	r3, [pc, #328]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	091b      	lsrs	r3, r3, #4
 8001f88:	f003 030f 	and.w	r3, r3, #15
 8001f8c:	4950      	ldr	r1, [pc, #320]	; (80020d0 <HAL_RCC_OscConfig+0x274>)
 8001f8e:	5ccb      	ldrb	r3, [r1, r3]
 8001f90:	f003 031f 	and.w	r3, r3, #31
 8001f94:	fa22 f303 	lsr.w	r3, r2, r3
 8001f98:	4a4e      	ldr	r2, [pc, #312]	; (80020d4 <HAL_RCC_OscConfig+0x278>)
 8001f9a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001f9c:	4b4e      	ldr	r3, [pc, #312]	; (80020d8 <HAL_RCC_OscConfig+0x27c>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f7ff fb67 	bl	8001674 <HAL_InitTick>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001faa:	7bfb      	ldrb	r3, [r7, #15]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d052      	beq.n	8002056 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001fb0:	7bfb      	ldrb	r3, [r7, #15]
 8001fb2:	e327      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d032      	beq.n	8002022 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001fbc:	4b43      	ldr	r3, [pc, #268]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a42      	ldr	r2, [pc, #264]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001fc2:	f043 0301 	orr.w	r3, r3, #1
 8001fc6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001fc8:	f7ff fba4 	bl	8001714 <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001fd0:	f7ff fba0 	bl	8001714 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e310      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fe2:	4b3a      	ldr	r3, [pc, #232]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d0f0      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fee:	4b37      	ldr	r3, [pc, #220]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a36      	ldr	r2, [pc, #216]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001ff4:	f043 0308 	orr.w	r3, r3, #8
 8001ff8:	6013      	str	r3, [r2, #0]
 8001ffa:	4b34      	ldr	r3, [pc, #208]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6a1b      	ldr	r3, [r3, #32]
 8002006:	4931      	ldr	r1, [pc, #196]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8002008:	4313      	orrs	r3, r2
 800200a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800200c:	4b2f      	ldr	r3, [pc, #188]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	69db      	ldr	r3, [r3, #28]
 8002018:	021b      	lsls	r3, r3, #8
 800201a:	492c      	ldr	r1, [pc, #176]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 800201c:	4313      	orrs	r3, r2
 800201e:	604b      	str	r3, [r1, #4]
 8002020:	e01a      	b.n	8002058 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002022:	4b2a      	ldr	r3, [pc, #168]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a29      	ldr	r2, [pc, #164]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8002028:	f023 0301 	bic.w	r3, r3, #1
 800202c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800202e:	f7ff fb71 	bl	8001714 <HAL_GetTick>
 8002032:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002034:	e008      	b.n	8002048 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002036:	f7ff fb6d 	bl	8001714 <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	2b02      	cmp	r3, #2
 8002042:	d901      	bls.n	8002048 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	e2dd      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002048:	4b20      	ldr	r3, [pc, #128]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0302 	and.w	r3, r3, #2
 8002050:	2b00      	cmp	r3, #0
 8002052:	d1f0      	bne.n	8002036 <HAL_RCC_OscConfig+0x1da>
 8002054:	e000      	b.n	8002058 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002056:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0301 	and.w	r3, r3, #1
 8002060:	2b00      	cmp	r3, #0
 8002062:	d074      	beq.n	800214e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	2b08      	cmp	r3, #8
 8002068:	d005      	beq.n	8002076 <HAL_RCC_OscConfig+0x21a>
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	2b0c      	cmp	r3, #12
 800206e:	d10e      	bne.n	800208e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	2b03      	cmp	r3, #3
 8002074:	d10b      	bne.n	800208e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002076:	4b15      	ldr	r3, [pc, #84]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d064      	beq.n	800214c <HAL_RCC_OscConfig+0x2f0>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d160      	bne.n	800214c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e2ba      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002096:	d106      	bne.n	80020a6 <HAL_RCC_OscConfig+0x24a>
 8002098:	4b0c      	ldr	r3, [pc, #48]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a0b      	ldr	r2, [pc, #44]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 800209e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020a2:	6013      	str	r3, [r2, #0]
 80020a4:	e026      	b.n	80020f4 <HAL_RCC_OscConfig+0x298>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020ae:	d115      	bne.n	80020dc <HAL_RCC_OscConfig+0x280>
 80020b0:	4b06      	ldr	r3, [pc, #24]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a05      	ldr	r2, [pc, #20]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 80020b6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020ba:	6013      	str	r3, [r2, #0]
 80020bc:	4b03      	ldr	r3, [pc, #12]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a02      	ldr	r2, [pc, #8]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 80020c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020c6:	6013      	str	r3, [r2, #0]
 80020c8:	e014      	b.n	80020f4 <HAL_RCC_OscConfig+0x298>
 80020ca:	bf00      	nop
 80020cc:	40021000 	.word	0x40021000
 80020d0:	08003818 	.word	0x08003818
 80020d4:	20000130 	.word	0x20000130
 80020d8:	20000134 	.word	0x20000134
 80020dc:	4ba0      	ldr	r3, [pc, #640]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a9f      	ldr	r2, [pc, #636]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80020e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020e6:	6013      	str	r3, [r2, #0]
 80020e8:	4b9d      	ldr	r3, [pc, #628]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a9c      	ldr	r2, [pc, #624]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80020ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d013      	beq.n	8002124 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020fc:	f7ff fb0a 	bl	8001714 <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002102:	e008      	b.n	8002116 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002104:	f7ff fb06 	bl	8001714 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b64      	cmp	r3, #100	; 0x64
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e276      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002116:	4b92      	ldr	r3, [pc, #584]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d0f0      	beq.n	8002104 <HAL_RCC_OscConfig+0x2a8>
 8002122:	e014      	b.n	800214e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002124:	f7ff faf6 	bl	8001714 <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800212c:	f7ff faf2 	bl	8001714 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b64      	cmp	r3, #100	; 0x64
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e262      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800213e:	4b88      	ldr	r3, [pc, #544]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1f0      	bne.n	800212c <HAL_RCC_OscConfig+0x2d0>
 800214a:	e000      	b.n	800214e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800214c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0302 	and.w	r3, r3, #2
 8002156:	2b00      	cmp	r3, #0
 8002158:	d060      	beq.n	800221c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	2b04      	cmp	r3, #4
 800215e:	d005      	beq.n	800216c <HAL_RCC_OscConfig+0x310>
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	2b0c      	cmp	r3, #12
 8002164:	d119      	bne.n	800219a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	2b02      	cmp	r3, #2
 800216a:	d116      	bne.n	800219a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800216c:	4b7c      	ldr	r3, [pc, #496]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002174:	2b00      	cmp	r3, #0
 8002176:	d005      	beq.n	8002184 <HAL_RCC_OscConfig+0x328>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d101      	bne.n	8002184 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e23f      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002184:	4b76      	ldr	r3, [pc, #472]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	691b      	ldr	r3, [r3, #16]
 8002190:	061b      	lsls	r3, r3, #24
 8002192:	4973      	ldr	r1, [pc, #460]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 8002194:	4313      	orrs	r3, r2
 8002196:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002198:	e040      	b.n	800221c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d023      	beq.n	80021ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021a2:	4b6f      	ldr	r3, [pc, #444]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a6e      	ldr	r2, [pc, #440]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80021a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ae:	f7ff fab1 	bl	8001714 <HAL_GetTick>
 80021b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021b4:	e008      	b.n	80021c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021b6:	f7ff faad 	bl	8001714 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d901      	bls.n	80021c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	e21d      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021c8:	4b65      	ldr	r3, [pc, #404]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d0f0      	beq.n	80021b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021d4:	4b62      	ldr	r3, [pc, #392]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	691b      	ldr	r3, [r3, #16]
 80021e0:	061b      	lsls	r3, r3, #24
 80021e2:	495f      	ldr	r1, [pc, #380]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80021e4:	4313      	orrs	r3, r2
 80021e6:	604b      	str	r3, [r1, #4]
 80021e8:	e018      	b.n	800221c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021ea:	4b5d      	ldr	r3, [pc, #372]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a5c      	ldr	r2, [pc, #368]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80021f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f6:	f7ff fa8d 	bl	8001714 <HAL_GetTick>
 80021fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021fc:	e008      	b.n	8002210 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021fe:	f7ff fa89 	bl	8001714 <HAL_GetTick>
 8002202:	4602      	mov	r2, r0
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	2b02      	cmp	r3, #2
 800220a:	d901      	bls.n	8002210 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800220c:	2303      	movs	r3, #3
 800220e:	e1f9      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002210:	4b53      	ldr	r3, [pc, #332]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002218:	2b00      	cmp	r3, #0
 800221a:	d1f0      	bne.n	80021fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0308 	and.w	r3, r3, #8
 8002224:	2b00      	cmp	r3, #0
 8002226:	d03c      	beq.n	80022a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	695b      	ldr	r3, [r3, #20]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d01c      	beq.n	800226a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002230:	4b4b      	ldr	r3, [pc, #300]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 8002232:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002236:	4a4a      	ldr	r2, [pc, #296]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 8002238:	f043 0301 	orr.w	r3, r3, #1
 800223c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002240:	f7ff fa68 	bl	8001714 <HAL_GetTick>
 8002244:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002246:	e008      	b.n	800225a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002248:	f7ff fa64 	bl	8001714 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	2b02      	cmp	r3, #2
 8002254:	d901      	bls.n	800225a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e1d4      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800225a:	4b41      	ldr	r3, [pc, #260]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 800225c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002260:	f003 0302 	and.w	r3, r3, #2
 8002264:	2b00      	cmp	r3, #0
 8002266:	d0ef      	beq.n	8002248 <HAL_RCC_OscConfig+0x3ec>
 8002268:	e01b      	b.n	80022a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800226a:	4b3d      	ldr	r3, [pc, #244]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 800226c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002270:	4a3b      	ldr	r2, [pc, #236]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 8002272:	f023 0301 	bic.w	r3, r3, #1
 8002276:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800227a:	f7ff fa4b 	bl	8001714 <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002280:	e008      	b.n	8002294 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002282:	f7ff fa47 	bl	8001714 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e1b7      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002294:	4b32      	ldr	r3, [pc, #200]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 8002296:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d1ef      	bne.n	8002282 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0304 	and.w	r3, r3, #4
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	f000 80a6 	beq.w	80023fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022b0:	2300      	movs	r3, #0
 80022b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80022b4:	4b2a      	ldr	r3, [pc, #168]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80022b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d10d      	bne.n	80022dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022c0:	4b27      	ldr	r3, [pc, #156]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80022c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c4:	4a26      	ldr	r2, [pc, #152]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80022c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022ca:	6593      	str	r3, [r2, #88]	; 0x58
 80022cc:	4b24      	ldr	r3, [pc, #144]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 80022ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022d4:	60bb      	str	r3, [r7, #8]
 80022d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022d8:	2301      	movs	r3, #1
 80022da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022dc:	4b21      	ldr	r3, [pc, #132]	; (8002364 <HAL_RCC_OscConfig+0x508>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d118      	bne.n	800231a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022e8:	4b1e      	ldr	r3, [pc, #120]	; (8002364 <HAL_RCC_OscConfig+0x508>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a1d      	ldr	r2, [pc, #116]	; (8002364 <HAL_RCC_OscConfig+0x508>)
 80022ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022f4:	f7ff fa0e 	bl	8001714 <HAL_GetTick>
 80022f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022fc:	f7ff fa0a 	bl	8001714 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b02      	cmp	r3, #2
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e17a      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800230e:	4b15      	ldr	r3, [pc, #84]	; (8002364 <HAL_RCC_OscConfig+0x508>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002316:	2b00      	cmp	r3, #0
 8002318:	d0f0      	beq.n	80022fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d108      	bne.n	8002334 <HAL_RCC_OscConfig+0x4d8>
 8002322:	4b0f      	ldr	r3, [pc, #60]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 8002324:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002328:	4a0d      	ldr	r2, [pc, #52]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 800232a:	f043 0301 	orr.w	r3, r3, #1
 800232e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002332:	e029      	b.n	8002388 <HAL_RCC_OscConfig+0x52c>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	2b05      	cmp	r3, #5
 800233a:	d115      	bne.n	8002368 <HAL_RCC_OscConfig+0x50c>
 800233c:	4b08      	ldr	r3, [pc, #32]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 800233e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002342:	4a07      	ldr	r2, [pc, #28]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 8002344:	f043 0304 	orr.w	r3, r3, #4
 8002348:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800234c:	4b04      	ldr	r3, [pc, #16]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 800234e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002352:	4a03      	ldr	r2, [pc, #12]	; (8002360 <HAL_RCC_OscConfig+0x504>)
 8002354:	f043 0301 	orr.w	r3, r3, #1
 8002358:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800235c:	e014      	b.n	8002388 <HAL_RCC_OscConfig+0x52c>
 800235e:	bf00      	nop
 8002360:	40021000 	.word	0x40021000
 8002364:	40007000 	.word	0x40007000
 8002368:	4b9c      	ldr	r3, [pc, #624]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 800236a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800236e:	4a9b      	ldr	r2, [pc, #620]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 8002370:	f023 0301 	bic.w	r3, r3, #1
 8002374:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002378:	4b98      	ldr	r3, [pc, #608]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 800237a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800237e:	4a97      	ldr	r2, [pc, #604]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 8002380:	f023 0304 	bic.w	r3, r3, #4
 8002384:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d016      	beq.n	80023be <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002390:	f7ff f9c0 	bl	8001714 <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002396:	e00a      	b.n	80023ae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002398:	f7ff f9bc 	bl	8001714 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e12a      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023ae:	4b8b      	ldr	r3, [pc, #556]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 80023b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d0ed      	beq.n	8002398 <HAL_RCC_OscConfig+0x53c>
 80023bc:	e015      	b.n	80023ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023be:	f7ff f9a9 	bl	8001714 <HAL_GetTick>
 80023c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023c4:	e00a      	b.n	80023dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023c6:	f7ff f9a5 	bl	8001714 <HAL_GetTick>
 80023ca:	4602      	mov	r2, r0
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d901      	bls.n	80023dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80023d8:	2303      	movs	r3, #3
 80023da:	e113      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023dc:	4b7f      	ldr	r3, [pc, #508]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 80023de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1ed      	bne.n	80023c6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023ea:	7ffb      	ldrb	r3, [r7, #31]
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d105      	bne.n	80023fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023f0:	4b7a      	ldr	r3, [pc, #488]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 80023f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023f4:	4a79      	ldr	r2, [pc, #484]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 80023f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023fa:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002400:	2b00      	cmp	r3, #0
 8002402:	f000 80fe 	beq.w	8002602 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800240a:	2b02      	cmp	r3, #2
 800240c:	f040 80d0 	bne.w	80025b0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002410:	4b72      	ldr	r3, [pc, #456]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	f003 0203 	and.w	r2, r3, #3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002420:	429a      	cmp	r2, r3
 8002422:	d130      	bne.n	8002486 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	3b01      	subs	r3, #1
 8002430:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002432:	429a      	cmp	r2, r3
 8002434:	d127      	bne.n	8002486 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002440:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002442:	429a      	cmp	r2, r3
 8002444:	d11f      	bne.n	8002486 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002450:	2a07      	cmp	r2, #7
 8002452:	bf14      	ite	ne
 8002454:	2201      	movne	r2, #1
 8002456:	2200      	moveq	r2, #0
 8002458:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800245a:	4293      	cmp	r3, r2
 800245c:	d113      	bne.n	8002486 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002468:	085b      	lsrs	r3, r3, #1
 800246a:	3b01      	subs	r3, #1
 800246c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800246e:	429a      	cmp	r2, r3
 8002470:	d109      	bne.n	8002486 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247c:	085b      	lsrs	r3, r3, #1
 800247e:	3b01      	subs	r3, #1
 8002480:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002482:	429a      	cmp	r2, r3
 8002484:	d06e      	beq.n	8002564 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	2b0c      	cmp	r3, #12
 800248a:	d069      	beq.n	8002560 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800248c:	4b53      	ldr	r3, [pc, #332]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002494:	2b00      	cmp	r3, #0
 8002496:	d105      	bne.n	80024a4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002498:	4b50      	ldr	r3, [pc, #320]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e0ad      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80024a8:	4b4c      	ldr	r3, [pc, #304]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a4b      	ldr	r2, [pc, #300]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 80024ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80024b2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80024b4:	f7ff f92e 	bl	8001714 <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024bc:	f7ff f92a 	bl	8001714 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e09a      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024ce:	4b43      	ldr	r3, [pc, #268]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1f0      	bne.n	80024bc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024da:	4b40      	ldr	r3, [pc, #256]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 80024dc:	68da      	ldr	r2, [r3, #12]
 80024de:	4b40      	ldr	r3, [pc, #256]	; (80025e0 <HAL_RCC_OscConfig+0x784>)
 80024e0:	4013      	ands	r3, r2
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80024ea:	3a01      	subs	r2, #1
 80024ec:	0112      	lsls	r2, r2, #4
 80024ee:	4311      	orrs	r1, r2
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80024f4:	0212      	lsls	r2, r2, #8
 80024f6:	4311      	orrs	r1, r2
 80024f8:	687a      	ldr	r2, [r7, #4]
 80024fa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80024fc:	0852      	lsrs	r2, r2, #1
 80024fe:	3a01      	subs	r2, #1
 8002500:	0552      	lsls	r2, r2, #21
 8002502:	4311      	orrs	r1, r2
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002508:	0852      	lsrs	r2, r2, #1
 800250a:	3a01      	subs	r2, #1
 800250c:	0652      	lsls	r2, r2, #25
 800250e:	4311      	orrs	r1, r2
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002514:	0912      	lsrs	r2, r2, #4
 8002516:	0452      	lsls	r2, r2, #17
 8002518:	430a      	orrs	r2, r1
 800251a:	4930      	ldr	r1, [pc, #192]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 800251c:	4313      	orrs	r3, r2
 800251e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002520:	4b2e      	ldr	r3, [pc, #184]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a2d      	ldr	r2, [pc, #180]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 8002526:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800252a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800252c:	4b2b      	ldr	r3, [pc, #172]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	4a2a      	ldr	r2, [pc, #168]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 8002532:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002536:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002538:	f7ff f8ec 	bl	8001714 <HAL_GetTick>
 800253c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800253e:	e008      	b.n	8002552 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002540:	f7ff f8e8 	bl	8001714 <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	2b02      	cmp	r3, #2
 800254c:	d901      	bls.n	8002552 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e058      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002552:	4b22      	ldr	r3, [pc, #136]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d0f0      	beq.n	8002540 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800255e:	e050      	b.n	8002602 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e04f      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002564:	4b1d      	ldr	r3, [pc, #116]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d148      	bne.n	8002602 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002570:	4b1a      	ldr	r3, [pc, #104]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a19      	ldr	r2, [pc, #100]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 8002576:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800257a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800257c:	4b17      	ldr	r3, [pc, #92]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	4a16      	ldr	r2, [pc, #88]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 8002582:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002586:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002588:	f7ff f8c4 	bl	8001714 <HAL_GetTick>
 800258c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800258e:	e008      	b.n	80025a2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002590:	f7ff f8c0 	bl	8001714 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b02      	cmp	r3, #2
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e030      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025a2:	4b0e      	ldr	r3, [pc, #56]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d0f0      	beq.n	8002590 <HAL_RCC_OscConfig+0x734>
 80025ae:	e028      	b.n	8002602 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	2b0c      	cmp	r3, #12
 80025b4:	d023      	beq.n	80025fe <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025b6:	4b09      	ldr	r3, [pc, #36]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a08      	ldr	r2, [pc, #32]	; (80025dc <HAL_RCC_OscConfig+0x780>)
 80025bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c2:	f7ff f8a7 	bl	8001714 <HAL_GetTick>
 80025c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025c8:	e00c      	b.n	80025e4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ca:	f7ff f8a3 	bl	8001714 <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d905      	bls.n	80025e4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e013      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
 80025dc:	40021000 	.word	0x40021000
 80025e0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025e4:	4b09      	ldr	r3, [pc, #36]	; (800260c <HAL_RCC_OscConfig+0x7b0>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d1ec      	bne.n	80025ca <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80025f0:	4b06      	ldr	r3, [pc, #24]	; (800260c <HAL_RCC_OscConfig+0x7b0>)
 80025f2:	68da      	ldr	r2, [r3, #12]
 80025f4:	4905      	ldr	r1, [pc, #20]	; (800260c <HAL_RCC_OscConfig+0x7b0>)
 80025f6:	4b06      	ldr	r3, [pc, #24]	; (8002610 <HAL_RCC_OscConfig+0x7b4>)
 80025f8:	4013      	ands	r3, r2
 80025fa:	60cb      	str	r3, [r1, #12]
 80025fc:	e001      	b.n	8002602 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e000      	b.n	8002604 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002602:	2300      	movs	r3, #0
}
 8002604:	4618      	mov	r0, r3
 8002606:	3720      	adds	r7, #32
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40021000 	.word	0x40021000
 8002610:	feeefffc 	.word	0xfeeefffc

08002614 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d101      	bne.n	8002628 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e0e7      	b.n	80027f8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002628:	4b75      	ldr	r3, [pc, #468]	; (8002800 <HAL_RCC_ClockConfig+0x1ec>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0307 	and.w	r3, r3, #7
 8002630:	683a      	ldr	r2, [r7, #0]
 8002632:	429a      	cmp	r2, r3
 8002634:	d910      	bls.n	8002658 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002636:	4b72      	ldr	r3, [pc, #456]	; (8002800 <HAL_RCC_ClockConfig+0x1ec>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f023 0207 	bic.w	r2, r3, #7
 800263e:	4970      	ldr	r1, [pc, #448]	; (8002800 <HAL_RCC_ClockConfig+0x1ec>)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	4313      	orrs	r3, r2
 8002644:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002646:	4b6e      	ldr	r3, [pc, #440]	; (8002800 <HAL_RCC_ClockConfig+0x1ec>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0307 	and.w	r3, r3, #7
 800264e:	683a      	ldr	r2, [r7, #0]
 8002650:	429a      	cmp	r2, r3
 8002652:	d001      	beq.n	8002658 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e0cf      	b.n	80027f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0302 	and.w	r3, r3, #2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d010      	beq.n	8002686 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689a      	ldr	r2, [r3, #8]
 8002668:	4b66      	ldr	r3, [pc, #408]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002670:	429a      	cmp	r2, r3
 8002672:	d908      	bls.n	8002686 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002674:	4b63      	ldr	r3, [pc, #396]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	4960      	ldr	r1, [pc, #384]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 8002682:	4313      	orrs	r3, r2
 8002684:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b00      	cmp	r3, #0
 8002690:	d04c      	beq.n	800272c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b03      	cmp	r3, #3
 8002698:	d107      	bne.n	80026aa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800269a:	4b5a      	ldr	r3, [pc, #360]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d121      	bne.n	80026ea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e0a6      	b.n	80027f8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d107      	bne.n	80026c2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026b2:	4b54      	ldr	r3, [pc, #336]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d115      	bne.n	80026ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e09a      	b.n	80027f8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d107      	bne.n	80026da <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026ca:	4b4e      	ldr	r3, [pc, #312]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d109      	bne.n	80026ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e08e      	b.n	80027f8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026da:	4b4a      	ldr	r3, [pc, #296]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e086      	b.n	80027f8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80026ea:	4b46      	ldr	r3, [pc, #280]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f023 0203 	bic.w	r2, r3, #3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	4943      	ldr	r1, [pc, #268]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026fc:	f7ff f80a 	bl	8001714 <HAL_GetTick>
 8002700:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002702:	e00a      	b.n	800271a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002704:	f7ff f806 	bl	8001714 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002712:	4293      	cmp	r3, r2
 8002714:	d901      	bls.n	800271a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e06e      	b.n	80027f8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800271a:	4b3a      	ldr	r3, [pc, #232]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f003 020c 	and.w	r2, r3, #12
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	429a      	cmp	r2, r3
 800272a:	d1eb      	bne.n	8002704 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0302 	and.w	r3, r3, #2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d010      	beq.n	800275a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	4b31      	ldr	r3, [pc, #196]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002744:	429a      	cmp	r2, r3
 8002746:	d208      	bcs.n	800275a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002748:	4b2e      	ldr	r3, [pc, #184]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	492b      	ldr	r1, [pc, #172]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 8002756:	4313      	orrs	r3, r2
 8002758:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800275a:	4b29      	ldr	r3, [pc, #164]	; (8002800 <HAL_RCC_ClockConfig+0x1ec>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0307 	and.w	r3, r3, #7
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	d210      	bcs.n	800278a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002768:	4b25      	ldr	r3, [pc, #148]	; (8002800 <HAL_RCC_ClockConfig+0x1ec>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f023 0207 	bic.w	r2, r3, #7
 8002770:	4923      	ldr	r1, [pc, #140]	; (8002800 <HAL_RCC_ClockConfig+0x1ec>)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	4313      	orrs	r3, r2
 8002776:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002778:	4b21      	ldr	r3, [pc, #132]	; (8002800 <HAL_RCC_ClockConfig+0x1ec>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0307 	and.w	r3, r3, #7
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	429a      	cmp	r2, r3
 8002784:	d001      	beq.n	800278a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e036      	b.n	80027f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0304 	and.w	r3, r3, #4
 8002792:	2b00      	cmp	r3, #0
 8002794:	d008      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002796:	4b1b      	ldr	r3, [pc, #108]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	4918      	ldr	r1, [pc, #96]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 80027a4:	4313      	orrs	r3, r2
 80027a6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0308 	and.w	r3, r3, #8
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d009      	beq.n	80027c8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027b4:	4b13      	ldr	r3, [pc, #76]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	691b      	ldr	r3, [r3, #16]
 80027c0:	00db      	lsls	r3, r3, #3
 80027c2:	4910      	ldr	r1, [pc, #64]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80027c8:	f000 f824 	bl	8002814 <HAL_RCC_GetSysClockFreq>
 80027cc:	4602      	mov	r2, r0
 80027ce:	4b0d      	ldr	r3, [pc, #52]	; (8002804 <HAL_RCC_ClockConfig+0x1f0>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	091b      	lsrs	r3, r3, #4
 80027d4:	f003 030f 	and.w	r3, r3, #15
 80027d8:	490b      	ldr	r1, [pc, #44]	; (8002808 <HAL_RCC_ClockConfig+0x1f4>)
 80027da:	5ccb      	ldrb	r3, [r1, r3]
 80027dc:	f003 031f 	and.w	r3, r3, #31
 80027e0:	fa22 f303 	lsr.w	r3, r2, r3
 80027e4:	4a09      	ldr	r2, [pc, #36]	; (800280c <HAL_RCC_ClockConfig+0x1f8>)
 80027e6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80027e8:	4b09      	ldr	r3, [pc, #36]	; (8002810 <HAL_RCC_ClockConfig+0x1fc>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7fe ff41 	bl	8001674 <HAL_InitTick>
 80027f2:	4603      	mov	r3, r0
 80027f4:	72fb      	strb	r3, [r7, #11]

  return status;
 80027f6:	7afb      	ldrb	r3, [r7, #11]
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3710      	adds	r7, #16
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40022000 	.word	0x40022000
 8002804:	40021000 	.word	0x40021000
 8002808:	08003818 	.word	0x08003818
 800280c:	20000130 	.word	0x20000130
 8002810:	20000134 	.word	0x20000134

08002814 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002814:	b480      	push	{r7}
 8002816:	b089      	sub	sp, #36	; 0x24
 8002818:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800281a:	2300      	movs	r3, #0
 800281c:	61fb      	str	r3, [r7, #28]
 800281e:	2300      	movs	r3, #0
 8002820:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002822:	4b3e      	ldr	r3, [pc, #248]	; (800291c <HAL_RCC_GetSysClockFreq+0x108>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f003 030c 	and.w	r3, r3, #12
 800282a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800282c:	4b3b      	ldr	r3, [pc, #236]	; (800291c <HAL_RCC_GetSysClockFreq+0x108>)
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	f003 0303 	and.w	r3, r3, #3
 8002834:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d005      	beq.n	8002848 <HAL_RCC_GetSysClockFreq+0x34>
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	2b0c      	cmp	r3, #12
 8002840:	d121      	bne.n	8002886 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d11e      	bne.n	8002886 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002848:	4b34      	ldr	r3, [pc, #208]	; (800291c <HAL_RCC_GetSysClockFreq+0x108>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0308 	and.w	r3, r3, #8
 8002850:	2b00      	cmp	r3, #0
 8002852:	d107      	bne.n	8002864 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002854:	4b31      	ldr	r3, [pc, #196]	; (800291c <HAL_RCC_GetSysClockFreq+0x108>)
 8002856:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800285a:	0a1b      	lsrs	r3, r3, #8
 800285c:	f003 030f 	and.w	r3, r3, #15
 8002860:	61fb      	str	r3, [r7, #28]
 8002862:	e005      	b.n	8002870 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002864:	4b2d      	ldr	r3, [pc, #180]	; (800291c <HAL_RCC_GetSysClockFreq+0x108>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	091b      	lsrs	r3, r3, #4
 800286a:	f003 030f 	and.w	r3, r3, #15
 800286e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002870:	4a2b      	ldr	r2, [pc, #172]	; (8002920 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002878:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d10d      	bne.n	800289c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002884:	e00a      	b.n	800289c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	2b04      	cmp	r3, #4
 800288a:	d102      	bne.n	8002892 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800288c:	4b25      	ldr	r3, [pc, #148]	; (8002924 <HAL_RCC_GetSysClockFreq+0x110>)
 800288e:	61bb      	str	r3, [r7, #24]
 8002890:	e004      	b.n	800289c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	2b08      	cmp	r3, #8
 8002896:	d101      	bne.n	800289c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002898:	4b23      	ldr	r3, [pc, #140]	; (8002928 <HAL_RCC_GetSysClockFreq+0x114>)
 800289a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	2b0c      	cmp	r3, #12
 80028a0:	d134      	bne.n	800290c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80028a2:	4b1e      	ldr	r3, [pc, #120]	; (800291c <HAL_RCC_GetSysClockFreq+0x108>)
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	f003 0303 	and.w	r3, r3, #3
 80028aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d003      	beq.n	80028ba <HAL_RCC_GetSysClockFreq+0xa6>
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	2b03      	cmp	r3, #3
 80028b6:	d003      	beq.n	80028c0 <HAL_RCC_GetSysClockFreq+0xac>
 80028b8:	e005      	b.n	80028c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80028ba:	4b1a      	ldr	r3, [pc, #104]	; (8002924 <HAL_RCC_GetSysClockFreq+0x110>)
 80028bc:	617b      	str	r3, [r7, #20]
      break;
 80028be:	e005      	b.n	80028cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80028c0:	4b19      	ldr	r3, [pc, #100]	; (8002928 <HAL_RCC_GetSysClockFreq+0x114>)
 80028c2:	617b      	str	r3, [r7, #20]
      break;
 80028c4:	e002      	b.n	80028cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	617b      	str	r3, [r7, #20]
      break;
 80028ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028cc:	4b13      	ldr	r3, [pc, #76]	; (800291c <HAL_RCC_GetSysClockFreq+0x108>)
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	091b      	lsrs	r3, r3, #4
 80028d2:	f003 0307 	and.w	r3, r3, #7
 80028d6:	3301      	adds	r3, #1
 80028d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80028da:	4b10      	ldr	r3, [pc, #64]	; (800291c <HAL_RCC_GetSysClockFreq+0x108>)
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	0a1b      	lsrs	r3, r3, #8
 80028e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028e4:	697a      	ldr	r2, [r7, #20]
 80028e6:	fb03 f202 	mul.w	r2, r3, r2
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80028f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80028f2:	4b0a      	ldr	r3, [pc, #40]	; (800291c <HAL_RCC_GetSysClockFreq+0x108>)
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	0e5b      	lsrs	r3, r3, #25
 80028f8:	f003 0303 	and.w	r3, r3, #3
 80028fc:	3301      	adds	r3, #1
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	fbb2 f3f3 	udiv	r3, r2, r3
 800290a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800290c:	69bb      	ldr	r3, [r7, #24]
}
 800290e:	4618      	mov	r0, r3
 8002910:	3724      	adds	r7, #36	; 0x24
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	40021000 	.word	0x40021000
 8002920:	08003828 	.word	0x08003828
 8002924:	00f42400 	.word	0x00f42400
 8002928:	007a1200 	.word	0x007a1200

0800292c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002934:	2300      	movs	r3, #0
 8002936:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002938:	4b2a      	ldr	r3, [pc, #168]	; (80029e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800293a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800293c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d003      	beq.n	800294c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002944:	f7ff fa26 	bl	8001d94 <HAL_PWREx_GetVoltageRange>
 8002948:	6178      	str	r0, [r7, #20]
 800294a:	e014      	b.n	8002976 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800294c:	4b25      	ldr	r3, [pc, #148]	; (80029e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800294e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002950:	4a24      	ldr	r2, [pc, #144]	; (80029e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002952:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002956:	6593      	str	r3, [r2, #88]	; 0x58
 8002958:	4b22      	ldr	r3, [pc, #136]	; (80029e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800295a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800295c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002960:	60fb      	str	r3, [r7, #12]
 8002962:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002964:	f7ff fa16 	bl	8001d94 <HAL_PWREx_GetVoltageRange>
 8002968:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800296a:	4b1e      	ldr	r3, [pc, #120]	; (80029e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800296c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800296e:	4a1d      	ldr	r2, [pc, #116]	; (80029e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002970:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002974:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800297c:	d10b      	bne.n	8002996 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2b80      	cmp	r3, #128	; 0x80
 8002982:	d919      	bls.n	80029b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2ba0      	cmp	r3, #160	; 0xa0
 8002988:	d902      	bls.n	8002990 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800298a:	2302      	movs	r3, #2
 800298c:	613b      	str	r3, [r7, #16]
 800298e:	e013      	b.n	80029b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002990:	2301      	movs	r3, #1
 8002992:	613b      	str	r3, [r7, #16]
 8002994:	e010      	b.n	80029b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2b80      	cmp	r3, #128	; 0x80
 800299a:	d902      	bls.n	80029a2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800299c:	2303      	movs	r3, #3
 800299e:	613b      	str	r3, [r7, #16]
 80029a0:	e00a      	b.n	80029b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b80      	cmp	r3, #128	; 0x80
 80029a6:	d102      	bne.n	80029ae <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80029a8:	2302      	movs	r3, #2
 80029aa:	613b      	str	r3, [r7, #16]
 80029ac:	e004      	b.n	80029b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2b70      	cmp	r3, #112	; 0x70
 80029b2:	d101      	bne.n	80029b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80029b4:	2301      	movs	r3, #1
 80029b6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80029b8:	4b0b      	ldr	r3, [pc, #44]	; (80029e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f023 0207 	bic.w	r2, r3, #7
 80029c0:	4909      	ldr	r1, [pc, #36]	; (80029e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80029c8:	4b07      	ldr	r3, [pc, #28]	; (80029e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0307 	and.w	r3, r3, #7
 80029d0:	693a      	ldr	r2, [r7, #16]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d001      	beq.n	80029da <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e000      	b.n	80029dc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80029da:	2300      	movs	r3, #0
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3718      	adds	r7, #24
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	40021000 	.word	0x40021000
 80029e8:	40022000 	.word	0x40022000

080029ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e095      	b.n	8002b2a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d108      	bne.n	8002a18 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a0e:	d009      	beq.n	8002a24 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	61da      	str	r2, [r3, #28]
 8002a16:	e005      	b.n	8002a24 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d106      	bne.n	8002a44 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f7fe fc3a 	bl	80012b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2202      	movs	r2, #2
 8002a48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a5a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002a64:	d902      	bls.n	8002a6c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002a66:	2300      	movs	r3, #0
 8002a68:	60fb      	str	r3, [r7, #12]
 8002a6a:	e002      	b.n	8002a72 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002a6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a70:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002a7a:	d007      	beq.n	8002a8c <HAL_SPI_Init+0xa0>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002a84:	d002      	beq.n	8002a8c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002a9c:	431a      	orrs	r2, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	695b      	ldr	r3, [r3, #20]
 8002aac:	f003 0301 	and.w	r3, r3, #1
 8002ab0:	431a      	orrs	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002aba:	431a      	orrs	r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	69db      	ldr	r3, [r3, #28]
 8002ac0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ac4:	431a      	orrs	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a1b      	ldr	r3, [r3, #32]
 8002aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ace:	ea42 0103 	orr.w	r1, r2, r3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	430a      	orrs	r2, r1
 8002ae0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	699b      	ldr	r3, [r3, #24]
 8002ae6:	0c1b      	lsrs	r3, r3, #16
 8002ae8:	f003 0204 	and.w	r2, r3, #4
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af0:	f003 0310 	and.w	r3, r3, #16
 8002af4:	431a      	orrs	r2, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002afa:	f003 0308 	and.w	r3, r3, #8
 8002afe:	431a      	orrs	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002b08:	ea42 0103 	orr.w	r1, r2, r3
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	430a      	orrs	r2, r1
 8002b18:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b088      	sub	sp, #32
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	60f8      	str	r0, [r7, #12]
 8002b3a:	60b9      	str	r1, [r7, #8]
 8002b3c:	603b      	str	r3, [r7, #0]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002b42:	2300      	movs	r3, #0
 8002b44:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d101      	bne.n	8002b54 <HAL_SPI_Transmit+0x22>
 8002b50:	2302      	movs	r3, #2
 8002b52:	e15f      	b.n	8002e14 <HAL_SPI_Transmit+0x2e2>
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b5c:	f7fe fdda 	bl	8001714 <HAL_GetTick>
 8002b60:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002b62:	88fb      	ldrh	r3, [r7, #6]
 8002b64:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d002      	beq.n	8002b78 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002b72:	2302      	movs	r3, #2
 8002b74:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002b76:	e148      	b.n	8002e0a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d002      	beq.n	8002b84 <HAL_SPI_Transmit+0x52>
 8002b7e:	88fb      	ldrh	r3, [r7, #6]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d102      	bne.n	8002b8a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002b88:	e13f      	b.n	8002e0a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2203      	movs	r2, #3
 8002b8e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2200      	movs	r2, #0
 8002b96:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	68ba      	ldr	r2, [r7, #8]
 8002b9c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	88fa      	ldrh	r2, [r7, #6]
 8002ba2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	88fa      	ldrh	r2, [r7, #6]
 8002ba8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2200      	movs	r2, #0
 8002bae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bd4:	d10f      	bne.n	8002bf6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002be4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002bf4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c00:	2b40      	cmp	r3, #64	; 0x40
 8002c02:	d007      	beq.n	8002c14 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c12:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002c1c:	d94f      	bls.n	8002cbe <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d002      	beq.n	8002c2c <HAL_SPI_Transmit+0xfa>
 8002c26:	8afb      	ldrh	r3, [r7, #22]
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d142      	bne.n	8002cb2 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c30:	881a      	ldrh	r2, [r3, #0]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c3c:	1c9a      	adds	r2, r3, #2
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	3b01      	subs	r3, #1
 8002c4a:	b29a      	uxth	r2, r3
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002c50:	e02f      	b.n	8002cb2 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d112      	bne.n	8002c86 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c64:	881a      	ldrh	r2, [r3, #0]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c70:	1c9a      	adds	r2, r3, #2
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	3b01      	subs	r3, #1
 8002c7e:	b29a      	uxth	r2, r3
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002c84:	e015      	b.n	8002cb2 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c86:	f7fe fd45 	bl	8001714 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d803      	bhi.n	8002c9e <HAL_SPI_Transmit+0x16c>
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c9c:	d102      	bne.n	8002ca4 <HAL_SPI_Transmit+0x172>
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d106      	bne.n	8002cb2 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8002cb0:	e0ab      	b.n	8002e0a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d1ca      	bne.n	8002c52 <HAL_SPI_Transmit+0x120>
 8002cbc:	e080      	b.n	8002dc0 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d002      	beq.n	8002ccc <HAL_SPI_Transmit+0x19a>
 8002cc6:	8afb      	ldrh	r3, [r7, #22]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d174      	bne.n	8002db6 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d912      	bls.n	8002cfc <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cda:	881a      	ldrh	r2, [r3, #0]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ce6:	1c9a      	adds	r2, r3, #2
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	3b02      	subs	r3, #2
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002cfa:	e05c      	b.n	8002db6 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	330c      	adds	r3, #12
 8002d06:	7812      	ldrb	r2, [r2, #0]
 8002d08:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d0e:	1c5a      	adds	r2, r3, #1
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002d22:	e048      	b.n	8002db6 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d12b      	bne.n	8002d8a <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d912      	bls.n	8002d62 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d40:	881a      	ldrh	r2, [r3, #0]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d4c:	1c9a      	adds	r2, r3, #2
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	3b02      	subs	r3, #2
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002d60:	e029      	b.n	8002db6 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	330c      	adds	r3, #12
 8002d6c:	7812      	ldrb	r2, [r2, #0]
 8002d6e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d74:	1c5a      	adds	r2, r3, #1
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	3b01      	subs	r3, #1
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002d88:	e015      	b.n	8002db6 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d8a:	f7fe fcc3 	bl	8001714 <HAL_GetTick>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	683a      	ldr	r2, [r7, #0]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d803      	bhi.n	8002da2 <HAL_SPI_Transmit+0x270>
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da0:	d102      	bne.n	8002da8 <HAL_SPI_Transmit+0x276>
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d106      	bne.n	8002db6 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8002db4:	e029      	b.n	8002e0a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1b1      	bne.n	8002d24 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	6839      	ldr	r1, [r7, #0]
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f000 fb69 	bl	800349c <SPI_EndRxTxTransaction>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d002      	beq.n	8002dd6 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2220      	movs	r2, #32
 8002dd4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d10a      	bne.n	8002df4 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002dde:	2300      	movs	r3, #0
 8002de0:	613b      	str	r3, [r7, #16]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	613b      	str	r3, [r7, #16]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	613b      	str	r3, [r7, #16]
 8002df2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d002      	beq.n	8002e02 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	77fb      	strb	r3, [r7, #31]
 8002e00:	e003      	b.n	8002e0a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2201      	movs	r2, #1
 8002e06:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002e12:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3720      	adds	r7, #32
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b08a      	sub	sp, #40	; 0x28
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]
 8002e28:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d101      	bne.n	8002e42 <HAL_SPI_TransmitReceive+0x26>
 8002e3e:	2302      	movs	r3, #2
 8002e40:	e20a      	b.n	8003258 <HAL_SPI_TransmitReceive+0x43c>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e4a:	f7fe fc63 	bl	8001714 <HAL_GetTick>
 8002e4e:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002e56:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002e5e:	887b      	ldrh	r3, [r7, #2]
 8002e60:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002e62:	887b      	ldrh	r3, [r7, #2]
 8002e64:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002e66:	7efb      	ldrb	r3, [r7, #27]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d00e      	beq.n	8002e8a <HAL_SPI_TransmitReceive+0x6e>
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e72:	d106      	bne.n	8002e82 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d102      	bne.n	8002e82 <HAL_SPI_TransmitReceive+0x66>
 8002e7c:	7efb      	ldrb	r3, [r7, #27]
 8002e7e:	2b04      	cmp	r3, #4
 8002e80:	d003      	beq.n	8002e8a <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002e82:	2302      	movs	r3, #2
 8002e84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002e88:	e1e0      	b.n	800324c <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d005      	beq.n	8002e9c <HAL_SPI_TransmitReceive+0x80>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d002      	beq.n	8002e9c <HAL_SPI_TransmitReceive+0x80>
 8002e96:	887b      	ldrh	r3, [r7, #2]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d103      	bne.n	8002ea4 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002ea2:	e1d3      	b.n	800324c <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	2b04      	cmp	r3, #4
 8002eae:	d003      	beq.n	8002eb8 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2205      	movs	r2, #5
 8002eb4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	887a      	ldrh	r2, [r7, #2]
 8002ec8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	887a      	ldrh	r2, [r7, #2]
 8002ed0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	68ba      	ldr	r2, [r7, #8]
 8002ed8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	887a      	ldrh	r2, [r7, #2]
 8002ede:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	887a      	ldrh	r2, [r7, #2]
 8002ee4:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002efa:	d802      	bhi.n	8002f02 <HAL_SPI_TransmitReceive+0xe6>
 8002efc:	8a3b      	ldrh	r3, [r7, #16]
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d908      	bls.n	8002f14 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	685a      	ldr	r2, [r3, #4]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002f10:	605a      	str	r2, [r3, #4]
 8002f12:	e007      	b.n	8002f24 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	685a      	ldr	r2, [r3, #4]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002f22:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f2e:	2b40      	cmp	r3, #64	; 0x40
 8002f30:	d007      	beq.n	8002f42 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002f4a:	f240 8081 	bls.w	8003050 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d002      	beq.n	8002f5c <HAL_SPI_TransmitReceive+0x140>
 8002f56:	8a7b      	ldrh	r3, [r7, #18]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d16d      	bne.n	8003038 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f60:	881a      	ldrh	r2, [r3, #0]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f6c:	1c9a      	adds	r2, r3, #2
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f80:	e05a      	b.n	8003038 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d11b      	bne.n	8002fc8 <HAL_SPI_TransmitReceive+0x1ac>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d016      	beq.n	8002fc8 <HAL_SPI_TransmitReceive+0x1ac>
 8002f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d113      	bne.n	8002fc8 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa4:	881a      	ldrh	r2, [r3, #0]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fb0:	1c9a      	adds	r2, r3, #2
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fba:	b29b      	uxth	r3, r3
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	b29a      	uxth	r2, r3
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f003 0301 	and.w	r3, r3, #1
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d11c      	bne.n	8003010 <HAL_SPI_TransmitReceive+0x1f4>
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d016      	beq.n	8003010 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68da      	ldr	r2, [r3, #12]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fec:	b292      	uxth	r2, r2
 8002fee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff4:	1c9a      	adds	r2, r3, #2
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003000:	b29b      	uxth	r3, r3
 8003002:	3b01      	subs	r3, #1
 8003004:	b29a      	uxth	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800300c:	2301      	movs	r3, #1
 800300e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003010:	f7fe fb80 	bl	8001714 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800301c:	429a      	cmp	r2, r3
 800301e:	d80b      	bhi.n	8003038 <HAL_SPI_TransmitReceive+0x21c>
 8003020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003026:	d007      	beq.n	8003038 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8003028:	2303      	movs	r3, #3
 800302a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2201      	movs	r2, #1
 8003032:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8003036:	e109      	b.n	800324c <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800303c:	b29b      	uxth	r3, r3
 800303e:	2b00      	cmp	r3, #0
 8003040:	d19f      	bne.n	8002f82 <HAL_SPI_TransmitReceive+0x166>
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003048:	b29b      	uxth	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d199      	bne.n	8002f82 <HAL_SPI_TransmitReceive+0x166>
 800304e:	e0e3      	b.n	8003218 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d003      	beq.n	8003060 <HAL_SPI_TransmitReceive+0x244>
 8003058:	8a7b      	ldrh	r3, [r7, #18]
 800305a:	2b01      	cmp	r3, #1
 800305c:	f040 80cf 	bne.w	80031fe <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003064:	b29b      	uxth	r3, r3
 8003066:	2b01      	cmp	r3, #1
 8003068:	d912      	bls.n	8003090 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800306e:	881a      	ldrh	r2, [r3, #0]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800307a:	1c9a      	adds	r2, r3, #2
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003084:	b29b      	uxth	r3, r3
 8003086:	3b02      	subs	r3, #2
 8003088:	b29a      	uxth	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800308e:	e0b6      	b.n	80031fe <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	330c      	adds	r3, #12
 800309a:	7812      	ldrb	r2, [r2, #0]
 800309c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a2:	1c5a      	adds	r2, r3, #1
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	3b01      	subs	r3, #1
 80030b0:	b29a      	uxth	r2, r3
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030b6:	e0a2      	b.n	80031fe <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d134      	bne.n	8003130 <HAL_SPI_TransmitReceive+0x314>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d02f      	beq.n	8003130 <HAL_SPI_TransmitReceive+0x314>
 80030d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d12c      	bne.n	8003130 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030da:	b29b      	uxth	r3, r3
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d912      	bls.n	8003106 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e4:	881a      	ldrh	r2, [r3, #0]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f0:	1c9a      	adds	r2, r3, #2
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	3b02      	subs	r3, #2
 80030fe:	b29a      	uxth	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003104:	e012      	b.n	800312c <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	330c      	adds	r3, #12
 8003110:	7812      	ldrb	r2, [r2, #0]
 8003112:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003118:	1c5a      	adds	r2, r3, #1
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003122:	b29b      	uxth	r3, r3
 8003124:	3b01      	subs	r3, #1
 8003126:	b29a      	uxth	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800312c:	2300      	movs	r3, #0
 800312e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b01      	cmp	r3, #1
 800313c:	d148      	bne.n	80031d0 <HAL_SPI_TransmitReceive+0x3b4>
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003144:	b29b      	uxth	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d042      	beq.n	80031d0 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003150:	b29b      	uxth	r3, r3
 8003152:	2b01      	cmp	r3, #1
 8003154:	d923      	bls.n	800319e <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68da      	ldr	r2, [r3, #12]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003160:	b292      	uxth	r2, r2
 8003162:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003168:	1c9a      	adds	r2, r3, #2
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003174:	b29b      	uxth	r3, r3
 8003176:	3b02      	subs	r3, #2
 8003178:	b29a      	uxth	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003186:	b29b      	uxth	r3, r3
 8003188:	2b01      	cmp	r3, #1
 800318a:	d81f      	bhi.n	80031cc <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	685a      	ldr	r2, [r3, #4]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800319a:	605a      	str	r2, [r3, #4]
 800319c:	e016      	b.n	80031cc <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f103 020c 	add.w	r2, r3, #12
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031aa:	7812      	ldrb	r2, [r2, #0]
 80031ac:	b2d2      	uxtb	r2, r2
 80031ae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	3b01      	subs	r3, #1
 80031c4:	b29a      	uxth	r2, r3
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80031cc:	2301      	movs	r3, #1
 80031ce:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80031d0:	f7fe faa0 	bl	8001714 <HAL_GetTick>
 80031d4:	4602      	mov	r2, r0
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80031dc:	429a      	cmp	r2, r3
 80031de:	d803      	bhi.n	80031e8 <HAL_SPI_TransmitReceive+0x3cc>
 80031e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e6:	d102      	bne.n	80031ee <HAL_SPI_TransmitReceive+0x3d2>
 80031e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d107      	bne.n	80031fe <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 80031fc:	e026      	b.n	800324c <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003202:	b29b      	uxth	r3, r3
 8003204:	2b00      	cmp	r3, #0
 8003206:	f47f af57 	bne.w	80030b8 <HAL_SPI_TransmitReceive+0x29c>
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003210:	b29b      	uxth	r3, r3
 8003212:	2b00      	cmp	r3, #0
 8003214:	f47f af50 	bne.w	80030b8 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003218:	69fa      	ldr	r2, [r7, #28]
 800321a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f000 f93d 	bl	800349c <SPI_EndRxTxTransaction>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d005      	beq.n	8003234 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2220      	movs	r2, #32
 8003232:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003238:	2b00      	cmp	r3, #0
 800323a:	d003      	beq.n	8003244 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003242:	e003      	b.n	800324c <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003254:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003258:	4618      	mov	r0, r3
 800325a:	3728      	adds	r7, #40	; 0x28
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b088      	sub	sp, #32
 8003264:	af00      	add	r7, sp, #0
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	603b      	str	r3, [r7, #0]
 800326c:	4613      	mov	r3, r2
 800326e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003270:	f7fe fa50 	bl	8001714 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003278:	1a9b      	subs	r3, r3, r2
 800327a:	683a      	ldr	r2, [r7, #0]
 800327c:	4413      	add	r3, r2
 800327e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003280:	f7fe fa48 	bl	8001714 <HAL_GetTick>
 8003284:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003286:	4b39      	ldr	r3, [pc, #228]	; (800336c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	015b      	lsls	r3, r3, #5
 800328c:	0d1b      	lsrs	r3, r3, #20
 800328e:	69fa      	ldr	r2, [r7, #28]
 8003290:	fb02 f303 	mul.w	r3, r2, r3
 8003294:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003296:	e054      	b.n	8003342 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800329e:	d050      	beq.n	8003342 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80032a0:	f7fe fa38 	bl	8001714 <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	69fa      	ldr	r2, [r7, #28]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d902      	bls.n	80032b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d13d      	bne.n	8003332 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	685a      	ldr	r2, [r3, #4]
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80032c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032ce:	d111      	bne.n	80032f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032d8:	d004      	beq.n	80032e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032e2:	d107      	bne.n	80032f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032fc:	d10f      	bne.n	800331e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800330c:	601a      	str	r2, [r3, #0]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800331c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e017      	b.n	8003362 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d101      	bne.n	800333c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003338:	2300      	movs	r3, #0
 800333a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	3b01      	subs	r3, #1
 8003340:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	4013      	ands	r3, r2
 800334c:	68ba      	ldr	r2, [r7, #8]
 800334e:	429a      	cmp	r2, r3
 8003350:	bf0c      	ite	eq
 8003352:	2301      	moveq	r3, #1
 8003354:	2300      	movne	r3, #0
 8003356:	b2db      	uxtb	r3, r3
 8003358:	461a      	mov	r2, r3
 800335a:	79fb      	ldrb	r3, [r7, #7]
 800335c:	429a      	cmp	r2, r3
 800335e:	d19b      	bne.n	8003298 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003360:	2300      	movs	r3, #0
}
 8003362:	4618      	mov	r0, r3
 8003364:	3720      	adds	r7, #32
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	20000130 	.word	0x20000130

08003370 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b08a      	sub	sp, #40	; 0x28
 8003374:	af00      	add	r7, sp, #0
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	60b9      	str	r1, [r7, #8]
 800337a:	607a      	str	r2, [r7, #4]
 800337c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800337e:	2300      	movs	r3, #0
 8003380:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003382:	f7fe f9c7 	bl	8001714 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800338a:	1a9b      	subs	r3, r3, r2
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	4413      	add	r3, r2
 8003390:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003392:	f7fe f9bf 	bl	8001714 <HAL_GetTick>
 8003396:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	330c      	adds	r3, #12
 800339e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80033a0:	4b3d      	ldr	r3, [pc, #244]	; (8003498 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	4613      	mov	r3, r2
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	4413      	add	r3, r2
 80033aa:	00da      	lsls	r2, r3, #3
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	0d1b      	lsrs	r3, r3, #20
 80033b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033b2:	fb02 f303 	mul.w	r3, r2, r3
 80033b6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80033b8:	e060      	b.n	800347c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80033c0:	d107      	bne.n	80033d2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d104      	bne.n	80033d2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80033d0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d8:	d050      	beq.n	800347c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80033da:	f7fe f99b 	bl	8001714 <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	6a3b      	ldr	r3, [r7, #32]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d902      	bls.n	80033f0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80033ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d13d      	bne.n	800346c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80033fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003408:	d111      	bne.n	800342e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003412:	d004      	beq.n	800341e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800341c:	d107      	bne.n	800342e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800342c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003432:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003436:	d10f      	bne.n	8003458 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003456:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e010      	b.n	800348e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003472:	2300      	movs	r3, #0
 8003474:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	3b01      	subs	r3, #1
 800347a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	4013      	ands	r3, r2
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	429a      	cmp	r2, r3
 800348a:	d196      	bne.n	80033ba <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3728      	adds	r7, #40	; 0x28
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	20000130 	.word	0x20000130

0800349c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b086      	sub	sp, #24
 80034a0:	af02      	add	r7, sp, #8
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	9300      	str	r3, [sp, #0]
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80034b4:	68f8      	ldr	r0, [r7, #12]
 80034b6:	f7ff ff5b 	bl	8003370 <SPI_WaitFifoStateUntilTimeout>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d007      	beq.n	80034d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034c4:	f043 0220 	orr.w	r2, r3, #32
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e027      	b.n	8003520 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	2200      	movs	r2, #0
 80034d8:	2180      	movs	r1, #128	; 0x80
 80034da:	68f8      	ldr	r0, [r7, #12]
 80034dc:	f7ff fec0 	bl	8003260 <SPI_WaitFlagStateUntilTimeout>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d007      	beq.n	80034f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034ea:	f043 0220 	orr.w	r2, r3, #32
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e014      	b.n	8003520 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	9300      	str	r3, [sp, #0]
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	f7ff ff34 	bl	8003370 <SPI_WaitFifoStateUntilTimeout>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d007      	beq.n	800351e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003512:	f043 0220 	orr.w	r2, r3, #32
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e000      	b.n	8003520 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800351e:	2300      	movs	r3, #0
}
 8003520:	4618      	mov	r0, r3
 8003522:	3710      	adds	r7, #16
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}

08003528 <malloc>:
 8003528:	4b02      	ldr	r3, [pc, #8]	; (8003534 <malloc+0xc>)
 800352a:	4601      	mov	r1, r0
 800352c:	6818      	ldr	r0, [r3, #0]
 800352e:	f000 b82b 	b.w	8003588 <_malloc_r>
 8003532:	bf00      	nop
 8003534:	20000188 	.word	0x20000188

08003538 <free>:
 8003538:	4b02      	ldr	r3, [pc, #8]	; (8003544 <free+0xc>)
 800353a:	4601      	mov	r1, r0
 800353c:	6818      	ldr	r0, [r3, #0]
 800353e:	f000 b901 	b.w	8003744 <_free_r>
 8003542:	bf00      	nop
 8003544:	20000188 	.word	0x20000188

08003548 <sbrk_aligned>:
 8003548:	b570      	push	{r4, r5, r6, lr}
 800354a:	4e0e      	ldr	r6, [pc, #56]	; (8003584 <sbrk_aligned+0x3c>)
 800354c:	460c      	mov	r4, r1
 800354e:	6831      	ldr	r1, [r6, #0]
 8003550:	4605      	mov	r5, r0
 8003552:	b911      	cbnz	r1, 800355a <sbrk_aligned+0x12>
 8003554:	f000 f8ac 	bl	80036b0 <_sbrk_r>
 8003558:	6030      	str	r0, [r6, #0]
 800355a:	4621      	mov	r1, r4
 800355c:	4628      	mov	r0, r5
 800355e:	f000 f8a7 	bl	80036b0 <_sbrk_r>
 8003562:	1c43      	adds	r3, r0, #1
 8003564:	d00a      	beq.n	800357c <sbrk_aligned+0x34>
 8003566:	1cc4      	adds	r4, r0, #3
 8003568:	f024 0403 	bic.w	r4, r4, #3
 800356c:	42a0      	cmp	r0, r4
 800356e:	d007      	beq.n	8003580 <sbrk_aligned+0x38>
 8003570:	1a21      	subs	r1, r4, r0
 8003572:	4628      	mov	r0, r5
 8003574:	f000 f89c 	bl	80036b0 <_sbrk_r>
 8003578:	3001      	adds	r0, #1
 800357a:	d101      	bne.n	8003580 <sbrk_aligned+0x38>
 800357c:	f04f 34ff 	mov.w	r4, #4294967295
 8003580:	4620      	mov	r0, r4
 8003582:	bd70      	pop	{r4, r5, r6, pc}
 8003584:	20000340 	.word	0x20000340

08003588 <_malloc_r>:
 8003588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800358c:	1ccd      	adds	r5, r1, #3
 800358e:	f025 0503 	bic.w	r5, r5, #3
 8003592:	3508      	adds	r5, #8
 8003594:	2d0c      	cmp	r5, #12
 8003596:	bf38      	it	cc
 8003598:	250c      	movcc	r5, #12
 800359a:	2d00      	cmp	r5, #0
 800359c:	4607      	mov	r7, r0
 800359e:	db01      	blt.n	80035a4 <_malloc_r+0x1c>
 80035a0:	42a9      	cmp	r1, r5
 80035a2:	d905      	bls.n	80035b0 <_malloc_r+0x28>
 80035a4:	230c      	movs	r3, #12
 80035a6:	603b      	str	r3, [r7, #0]
 80035a8:	2600      	movs	r6, #0
 80035aa:	4630      	mov	r0, r6
 80035ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035b0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003684 <_malloc_r+0xfc>
 80035b4:	f000 f868 	bl	8003688 <__malloc_lock>
 80035b8:	f8d8 3000 	ldr.w	r3, [r8]
 80035bc:	461c      	mov	r4, r3
 80035be:	bb5c      	cbnz	r4, 8003618 <_malloc_r+0x90>
 80035c0:	4629      	mov	r1, r5
 80035c2:	4638      	mov	r0, r7
 80035c4:	f7ff ffc0 	bl	8003548 <sbrk_aligned>
 80035c8:	1c43      	adds	r3, r0, #1
 80035ca:	4604      	mov	r4, r0
 80035cc:	d155      	bne.n	800367a <_malloc_r+0xf2>
 80035ce:	f8d8 4000 	ldr.w	r4, [r8]
 80035d2:	4626      	mov	r6, r4
 80035d4:	2e00      	cmp	r6, #0
 80035d6:	d145      	bne.n	8003664 <_malloc_r+0xdc>
 80035d8:	2c00      	cmp	r4, #0
 80035da:	d048      	beq.n	800366e <_malloc_r+0xe6>
 80035dc:	6823      	ldr	r3, [r4, #0]
 80035de:	4631      	mov	r1, r6
 80035e0:	4638      	mov	r0, r7
 80035e2:	eb04 0903 	add.w	r9, r4, r3
 80035e6:	f000 f863 	bl	80036b0 <_sbrk_r>
 80035ea:	4581      	cmp	r9, r0
 80035ec:	d13f      	bne.n	800366e <_malloc_r+0xe6>
 80035ee:	6821      	ldr	r1, [r4, #0]
 80035f0:	1a6d      	subs	r5, r5, r1
 80035f2:	4629      	mov	r1, r5
 80035f4:	4638      	mov	r0, r7
 80035f6:	f7ff ffa7 	bl	8003548 <sbrk_aligned>
 80035fa:	3001      	adds	r0, #1
 80035fc:	d037      	beq.n	800366e <_malloc_r+0xe6>
 80035fe:	6823      	ldr	r3, [r4, #0]
 8003600:	442b      	add	r3, r5
 8003602:	6023      	str	r3, [r4, #0]
 8003604:	f8d8 3000 	ldr.w	r3, [r8]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d038      	beq.n	800367e <_malloc_r+0xf6>
 800360c:	685a      	ldr	r2, [r3, #4]
 800360e:	42a2      	cmp	r2, r4
 8003610:	d12b      	bne.n	800366a <_malloc_r+0xe2>
 8003612:	2200      	movs	r2, #0
 8003614:	605a      	str	r2, [r3, #4]
 8003616:	e00f      	b.n	8003638 <_malloc_r+0xb0>
 8003618:	6822      	ldr	r2, [r4, #0]
 800361a:	1b52      	subs	r2, r2, r5
 800361c:	d41f      	bmi.n	800365e <_malloc_r+0xd6>
 800361e:	2a0b      	cmp	r2, #11
 8003620:	d917      	bls.n	8003652 <_malloc_r+0xca>
 8003622:	1961      	adds	r1, r4, r5
 8003624:	42a3      	cmp	r3, r4
 8003626:	6025      	str	r5, [r4, #0]
 8003628:	bf18      	it	ne
 800362a:	6059      	strne	r1, [r3, #4]
 800362c:	6863      	ldr	r3, [r4, #4]
 800362e:	bf08      	it	eq
 8003630:	f8c8 1000 	streq.w	r1, [r8]
 8003634:	5162      	str	r2, [r4, r5]
 8003636:	604b      	str	r3, [r1, #4]
 8003638:	4638      	mov	r0, r7
 800363a:	f104 060b 	add.w	r6, r4, #11
 800363e:	f000 f829 	bl	8003694 <__malloc_unlock>
 8003642:	f026 0607 	bic.w	r6, r6, #7
 8003646:	1d23      	adds	r3, r4, #4
 8003648:	1af2      	subs	r2, r6, r3
 800364a:	d0ae      	beq.n	80035aa <_malloc_r+0x22>
 800364c:	1b9b      	subs	r3, r3, r6
 800364e:	50a3      	str	r3, [r4, r2]
 8003650:	e7ab      	b.n	80035aa <_malloc_r+0x22>
 8003652:	42a3      	cmp	r3, r4
 8003654:	6862      	ldr	r2, [r4, #4]
 8003656:	d1dd      	bne.n	8003614 <_malloc_r+0x8c>
 8003658:	f8c8 2000 	str.w	r2, [r8]
 800365c:	e7ec      	b.n	8003638 <_malloc_r+0xb0>
 800365e:	4623      	mov	r3, r4
 8003660:	6864      	ldr	r4, [r4, #4]
 8003662:	e7ac      	b.n	80035be <_malloc_r+0x36>
 8003664:	4634      	mov	r4, r6
 8003666:	6876      	ldr	r6, [r6, #4]
 8003668:	e7b4      	b.n	80035d4 <_malloc_r+0x4c>
 800366a:	4613      	mov	r3, r2
 800366c:	e7cc      	b.n	8003608 <_malloc_r+0x80>
 800366e:	230c      	movs	r3, #12
 8003670:	603b      	str	r3, [r7, #0]
 8003672:	4638      	mov	r0, r7
 8003674:	f000 f80e 	bl	8003694 <__malloc_unlock>
 8003678:	e797      	b.n	80035aa <_malloc_r+0x22>
 800367a:	6025      	str	r5, [r4, #0]
 800367c:	e7dc      	b.n	8003638 <_malloc_r+0xb0>
 800367e:	605b      	str	r3, [r3, #4]
 8003680:	deff      	udf	#255	; 0xff
 8003682:	bf00      	nop
 8003684:	2000033c 	.word	0x2000033c

08003688 <__malloc_lock>:
 8003688:	4801      	ldr	r0, [pc, #4]	; (8003690 <__malloc_lock+0x8>)
 800368a:	f000 b84b 	b.w	8003724 <__retarget_lock_acquire_recursive>
 800368e:	bf00      	nop
 8003690:	20000480 	.word	0x20000480

08003694 <__malloc_unlock>:
 8003694:	4801      	ldr	r0, [pc, #4]	; (800369c <__malloc_unlock+0x8>)
 8003696:	f000 b846 	b.w	8003726 <__retarget_lock_release_recursive>
 800369a:	bf00      	nop
 800369c:	20000480 	.word	0x20000480

080036a0 <memset>:
 80036a0:	4402      	add	r2, r0
 80036a2:	4603      	mov	r3, r0
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d100      	bne.n	80036aa <memset+0xa>
 80036a8:	4770      	bx	lr
 80036aa:	f803 1b01 	strb.w	r1, [r3], #1
 80036ae:	e7f9      	b.n	80036a4 <memset+0x4>

080036b0 <_sbrk_r>:
 80036b0:	b538      	push	{r3, r4, r5, lr}
 80036b2:	4d06      	ldr	r5, [pc, #24]	; (80036cc <_sbrk_r+0x1c>)
 80036b4:	2300      	movs	r3, #0
 80036b6:	4604      	mov	r4, r0
 80036b8:	4608      	mov	r0, r1
 80036ba:	602b      	str	r3, [r5, #0]
 80036bc:	f7fd fe76 	bl	80013ac <_sbrk>
 80036c0:	1c43      	adds	r3, r0, #1
 80036c2:	d102      	bne.n	80036ca <_sbrk_r+0x1a>
 80036c4:	682b      	ldr	r3, [r5, #0]
 80036c6:	b103      	cbz	r3, 80036ca <_sbrk_r+0x1a>
 80036c8:	6023      	str	r3, [r4, #0]
 80036ca:	bd38      	pop	{r3, r4, r5, pc}
 80036cc:	2000047c 	.word	0x2000047c

080036d0 <__errno>:
 80036d0:	4b01      	ldr	r3, [pc, #4]	; (80036d8 <__errno+0x8>)
 80036d2:	6818      	ldr	r0, [r3, #0]
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	20000188 	.word	0x20000188

080036dc <__libc_init_array>:
 80036dc:	b570      	push	{r4, r5, r6, lr}
 80036de:	4d0d      	ldr	r5, [pc, #52]	; (8003714 <__libc_init_array+0x38>)
 80036e0:	4c0d      	ldr	r4, [pc, #52]	; (8003718 <__libc_init_array+0x3c>)
 80036e2:	1b64      	subs	r4, r4, r5
 80036e4:	10a4      	asrs	r4, r4, #2
 80036e6:	2600      	movs	r6, #0
 80036e8:	42a6      	cmp	r6, r4
 80036ea:	d109      	bne.n	8003700 <__libc_init_array+0x24>
 80036ec:	4d0b      	ldr	r5, [pc, #44]	; (800371c <__libc_init_array+0x40>)
 80036ee:	4c0c      	ldr	r4, [pc, #48]	; (8003720 <__libc_init_array+0x44>)
 80036f0:	f000 f874 	bl	80037dc <_init>
 80036f4:	1b64      	subs	r4, r4, r5
 80036f6:	10a4      	asrs	r4, r4, #2
 80036f8:	2600      	movs	r6, #0
 80036fa:	42a6      	cmp	r6, r4
 80036fc:	d105      	bne.n	800370a <__libc_init_array+0x2e>
 80036fe:	bd70      	pop	{r4, r5, r6, pc}
 8003700:	f855 3b04 	ldr.w	r3, [r5], #4
 8003704:	4798      	blx	r3
 8003706:	3601      	adds	r6, #1
 8003708:	e7ee      	b.n	80036e8 <__libc_init_array+0xc>
 800370a:	f855 3b04 	ldr.w	r3, [r5], #4
 800370e:	4798      	blx	r3
 8003710:	3601      	adds	r6, #1
 8003712:	e7f2      	b.n	80036fa <__libc_init_array+0x1e>
 8003714:	08003858 	.word	0x08003858
 8003718:	08003858 	.word	0x08003858
 800371c:	08003858 	.word	0x08003858
 8003720:	0800385c 	.word	0x0800385c

08003724 <__retarget_lock_acquire_recursive>:
 8003724:	4770      	bx	lr

08003726 <__retarget_lock_release_recursive>:
 8003726:	4770      	bx	lr

08003728 <memcpy>:
 8003728:	440a      	add	r2, r1
 800372a:	4291      	cmp	r1, r2
 800372c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003730:	d100      	bne.n	8003734 <memcpy+0xc>
 8003732:	4770      	bx	lr
 8003734:	b510      	push	{r4, lr}
 8003736:	f811 4b01 	ldrb.w	r4, [r1], #1
 800373a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800373e:	4291      	cmp	r1, r2
 8003740:	d1f9      	bne.n	8003736 <memcpy+0xe>
 8003742:	bd10      	pop	{r4, pc}

08003744 <_free_r>:
 8003744:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003746:	2900      	cmp	r1, #0
 8003748:	d044      	beq.n	80037d4 <_free_r+0x90>
 800374a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800374e:	9001      	str	r0, [sp, #4]
 8003750:	2b00      	cmp	r3, #0
 8003752:	f1a1 0404 	sub.w	r4, r1, #4
 8003756:	bfb8      	it	lt
 8003758:	18e4      	addlt	r4, r4, r3
 800375a:	f7ff ff95 	bl	8003688 <__malloc_lock>
 800375e:	4a1e      	ldr	r2, [pc, #120]	; (80037d8 <_free_r+0x94>)
 8003760:	9801      	ldr	r0, [sp, #4]
 8003762:	6813      	ldr	r3, [r2, #0]
 8003764:	b933      	cbnz	r3, 8003774 <_free_r+0x30>
 8003766:	6063      	str	r3, [r4, #4]
 8003768:	6014      	str	r4, [r2, #0]
 800376a:	b003      	add	sp, #12
 800376c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003770:	f7ff bf90 	b.w	8003694 <__malloc_unlock>
 8003774:	42a3      	cmp	r3, r4
 8003776:	d908      	bls.n	800378a <_free_r+0x46>
 8003778:	6825      	ldr	r5, [r4, #0]
 800377a:	1961      	adds	r1, r4, r5
 800377c:	428b      	cmp	r3, r1
 800377e:	bf01      	itttt	eq
 8003780:	6819      	ldreq	r1, [r3, #0]
 8003782:	685b      	ldreq	r3, [r3, #4]
 8003784:	1949      	addeq	r1, r1, r5
 8003786:	6021      	streq	r1, [r4, #0]
 8003788:	e7ed      	b.n	8003766 <_free_r+0x22>
 800378a:	461a      	mov	r2, r3
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	b10b      	cbz	r3, 8003794 <_free_r+0x50>
 8003790:	42a3      	cmp	r3, r4
 8003792:	d9fa      	bls.n	800378a <_free_r+0x46>
 8003794:	6811      	ldr	r1, [r2, #0]
 8003796:	1855      	adds	r5, r2, r1
 8003798:	42a5      	cmp	r5, r4
 800379a:	d10b      	bne.n	80037b4 <_free_r+0x70>
 800379c:	6824      	ldr	r4, [r4, #0]
 800379e:	4421      	add	r1, r4
 80037a0:	1854      	adds	r4, r2, r1
 80037a2:	42a3      	cmp	r3, r4
 80037a4:	6011      	str	r1, [r2, #0]
 80037a6:	d1e0      	bne.n	800376a <_free_r+0x26>
 80037a8:	681c      	ldr	r4, [r3, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	6053      	str	r3, [r2, #4]
 80037ae:	440c      	add	r4, r1
 80037b0:	6014      	str	r4, [r2, #0]
 80037b2:	e7da      	b.n	800376a <_free_r+0x26>
 80037b4:	d902      	bls.n	80037bc <_free_r+0x78>
 80037b6:	230c      	movs	r3, #12
 80037b8:	6003      	str	r3, [r0, #0]
 80037ba:	e7d6      	b.n	800376a <_free_r+0x26>
 80037bc:	6825      	ldr	r5, [r4, #0]
 80037be:	1961      	adds	r1, r4, r5
 80037c0:	428b      	cmp	r3, r1
 80037c2:	bf04      	itt	eq
 80037c4:	6819      	ldreq	r1, [r3, #0]
 80037c6:	685b      	ldreq	r3, [r3, #4]
 80037c8:	6063      	str	r3, [r4, #4]
 80037ca:	bf04      	itt	eq
 80037cc:	1949      	addeq	r1, r1, r5
 80037ce:	6021      	streq	r1, [r4, #0]
 80037d0:	6054      	str	r4, [r2, #4]
 80037d2:	e7ca      	b.n	800376a <_free_r+0x26>
 80037d4:	b003      	add	sp, #12
 80037d6:	bd30      	pop	{r4, r5, pc}
 80037d8:	2000033c 	.word	0x2000033c

080037dc <_init>:
 80037dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037de:	bf00      	nop
 80037e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037e2:	bc08      	pop	{r3}
 80037e4:	469e      	mov	lr, r3
 80037e6:	4770      	bx	lr

080037e8 <_fini>:
 80037e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ea:	bf00      	nop
 80037ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ee:	bc08      	pop	{r3}
 80037f0:	469e      	mov	lr, r3
 80037f2:	4770      	bx	lr
