Warning (10268): Verilog HDL information at zanussi.v(25): always construct contains both blocking and non-blocking assignments File: D:/Workout - Folder/Quartus/Ghasala Project/Ghsala Project/zanussi.v Line: 25
