{:input (genetic.crossover/dumb-crossover 145166470 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 1242544905 (genetic.mutation/change-constant-value 1622119430 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , wire1_18, wire2_17, \\wire22_30_32_:missing , wire23_41);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire10_14;\n  wire \\wire13_:missing ;\n  wire wire15;\n  wire wire18_21;\n  wire wire19_10;\n  wire \\wire19_10_:missing ;\n  wire wire19_12;\n  wire wire19_30;\n  wire wire19_37;\n  wire \\wire19_39_43_:missing ;\n  wire wire19_45;\n  wire \\wire19_:missing ;\n  wire \\wire19_:missing_31 ;\n  wire \\wire19_:missing_31_32 ;\n  output wire1_18;\n  wire wire1_18;\n  input \\wire22_30_32_:missing ;\n  wire \\wire22_30_32_:missing ;\n  output wire23_41;\n  wire wire23_41;\n  wire \\wire24_:missing_44 ;\n  wire wire25;\n  wire wire26_32;\n  wire wire26_33;\n  wire wire28_21;\n  wire wire28_40;\n  wire wire29_37;\n  wire wire29_41;\n  output wire2_17;\n  wire wire2_17;\n  wire \\wire30_:missing ;\n  wire wire33_34;\n  wire \\wire35_36_:missing_16 ;\n  wire \\wire37_:missing_40 ;\n  wire wire38;\n  wire wire39;\n  wire \\wire3_:missing_19 ;\n  wire wire42_46;\n  wire wire45;\n  wire \\wire4_15_20_21_:missing ;\n  wire wire6_11;\n  wire wire6_21;\n  wire \\wire7_21_:missing ;\n  wire wire8_16;\n  wire wire8_21;\n  wire wire9_12;\n  wire wire9_17;\n  wire \\wire:missing_13_14 ;\n  wire \\wire:missing_13_16 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_21_46 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_34_47 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_edge ;\n  assign wire6_11 = 2'h1 >> wire6_21;\n  assign \\wire:missing_21  = 2'hx >> \\wire4_15_20_21_:missing ;\n  assign wire26_33 = 2'h1 >> wire26_32;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire28_40 = 2'h1 >> wire28_21;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire7_21_:missing ;\n  assign wire29_41 = 2'h1 >> wire29_37;\n  assign \\wire30_:missing  = 4'h6 >> { \\wire22_30_32_:missing , wire19_30 };\n  assign \\wire:missing_31  = 4'h8 >> { \\wire19_:missing_31 , \\wire19_:missing_31_32  };\n  assign wire26_32 = 4'h8 >> { \\wire22_30_32_:missing , \\wire19_:missing_31_32  };\n  assign wire33_34 = 4'h8 >> { wire26_33, \\wire:missing_edge  };\n  assign \\wire:missing_34_47  = 4'h8 >> { \\wire:missing_edge , wire33_34 };\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire35_36_:missing_16 , \\wire35_36_:missing_16  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire35_36_:missing_16 , \\wire35_36_:missing_16  };\n  assign wire29_37 = 4'h6 >> { wire19_37, \\wire37_:missing_40  };\n  assign wire8_16 = 2'h1 >> wire8_21;\n  assign \\wire:missing_edge  = 2'hx >> \\wire24_:missing_44 ;\n  assign wire9_17 = 2'h1 >> wire9_12;\n  assign wire10_14 = 4'h6 >> { \\wire19_10_:missing , wire19_10 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire6_11 };\n  assign wire9_12 = 4'h6 >> { wire19_12, \\wire:missing_edge  };\n  assign \\wire13_:missing  = 4'h8 >> { \\wire:missing_13_16 , \\wire:missing_13_14  };\n  assign \\wire3_:missing_19  = 1'h0;\n  assign \\wire4_15_20_21_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire24_:missing_44  = 1'h1;\n  assign wire25 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_47  = \\wire:missing_34_47 ;\n  assign wire42_46 = \\wire:missing_21_46 ;\n  assign wire45 = wire19_45;\n  assign \\wire:missing_edge  = \\wire19_39_43_:missing ;\n  assign \\wire:missing_42  = wire42_46;\n  assign wire23_41 = wire29_41;\n  assign \\wire37_:missing_40  = wire28_40;\n  assign wire39 = \\wire19_39_43_:missing ;\n  assign wire38 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire4_15_20_21_:missing ;\n  assign \\wire19_:missing  = \\wire3_:missing_19 ;\n  assign wire1_18 = wire18_21;\n  assign wire2_17 = wire9_17;\n  assign \\wire:missing_13_16  = wire8_16;\n  assign wire15 = \\wire4_15_20_21_:missing ;\n  assign \\wire:missing_13_14  = wire10_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:3.1-107.10\" *)\nmodule postsynth(\\wire0_:missing , wire1_18, wire2_17, \\wire22_30_32_:missing , wire23_41);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:9.8-9.14\" *)\n  wire wire15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:10.8-10.17\" *)\n  wire wire18_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:13.8-13.17\" *)\n  wire wire19_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:15.8-15.17\" *)\n  wire wire19_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:16.8-16.30\" *)\n  wire \\wire19_39_43_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:18.8-18.24\" *)\n  wire \\wire19_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:21.10-21.18\" *)\n  output wire1_18;\n  wire wire1_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:23.9-23.31\" *)\n  input \\wire22_30_32_:missing ;\n  wire \\wire22_30_32_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:25.10-25.19\" *)\n  output wire23_41;\n  wire wire23_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:27.8-27.27\" *)\n  wire \\wire24_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:28.8-28.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:31.8-31.17\" *)\n  wire wire28_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:32.8-32.17\" *)\n  wire wire28_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:33.8-33.17\" *)\n  wire wire29_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:34.8-34.17\" *)\n  wire wire29_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:35.10-35.18\" *)\n  output wire2_17;\n  wire wire2_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:40.8-40.27\" *)\n  wire \\wire37_:missing_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:41.8-41.14\" *)\n  wire wire38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:42.8-42.14\" *)\n  wire wire39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:43.8-43.26\" *)\n  wire \\wire3_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:46.8-46.32\" *)\n  wire \\wire4_15_20_21_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:52.8-52.16\" *)\n  wire wire9_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:53.8-53.16\" *)\n  wire wire9_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:56.8-56.24\" *)\n  wire \\wire:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2FE317DF.v:62.8-62.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire15 = 1'h1;\n  assign wire18_21 = 1'hx;\n  assign wire19_12 = 1'hx;\n  assign wire19_37 = 1'hx;\n  assign \\wire19_39_43_:missing  = 1'h1;\n  assign \\wire19_:missing  = 1'h0;\n  assign wire1_18 = 1'hx;\n  assign wire23_41 = 1'hx;\n  assign \\wire24_:missing_44  = 1'h1;\n  assign wire25 = 1'h1;\n  assign wire28_21 = 1'hx;\n  assign wire28_40 = 1'hx;\n  assign wire29_37 = 1'hx;\n  assign wire29_41 = 1'hx;\n  assign wire2_17 = 1'hx;\n  assign \\wire37_:missing_40  = 1'hx;\n  assign wire38 = 1'h1;\n  assign wire39 = 1'h1;\n  assign \\wire3_:missing_19  = 1'h0;\n  assign \\wire4_15_20_21_:missing  = 1'h1;\n  assign wire9_12 = 1'hx;\n  assign wire9_17 = 1'hx;\n  assign \\wire:missing_21  = 1'hx;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:36:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m/src/top.v'.\nSBY  2:36:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] Copy '/tmp/fuzzmount2DDF5D8C/2FE317DF.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m/src/2FE317DF.v'.\nSBY  2:36:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] Copy '/tmp/fuzzmount2DDF5D8C/2FE317DF.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m/src/2FE317DF.post.v'.\nSBY  2:36:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] engine_0: abc pdr\nSBY  2:36:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:36:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2FE317DF.v:82$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2FE317DF.v:82$42.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:36:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2FE317DF.v:76$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2FE317DF.v:76$36.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:36:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2FE317DF.v:75$35_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2FE317DF.v:75$35.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:36:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2FE317DF.v:68$28_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2FE317DF.v:68$28.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:36:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] base: Warning: Wire presynth.\\wire1_18 is used but has no driver.\nSBY  2:36:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] base: Warning: Wire presynth.\\wire19_12 is used but has no driver.\nSBY  2:36:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] base: Warning: Wire presynth.\\wire19_37 is used but has no driver.\nSBY  2:36:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] base: Warning: Wire presynth.\\wire28_21 is used but has no driver.\nSBY  2:36:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] base: finished (returncode=0)\nSBY  2:36:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:36:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] aig: Warning: Wire presynth.\\wire1_18 is used but has no driver.\nSBY  2:36:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] aig: Warning: Wire presynth.\\wire19_12 is used but has no driver.\nSBY  2:36:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] aig: Warning: Wire presynth.\\wire19_37 is used but has no driver.\nSBY  2:36:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] aig: Warning: Wire presynth.\\wire28_21 is used but has no driver.\nSBY  2:36:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] aig: finished (returncode=0)\nSBY  2:36:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:36:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:36:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] engine_0: Warning: The network has no constraints.\nSBY  2:36:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:36:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] engine_0: finished (returncode=0)\nSBY  2:36:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] engine_0: Status returned by engine: FAIL\nSBY  2:36:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  2:36:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  2:36:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:36:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m'.\nSBY  2:36:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ftiff8m] DONE (FAIL, rc=2)\n", :err ""}}}