<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ce475hw7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="aluModule.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="aluModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="aluModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="aluModule.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="aluModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="aluModule.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="aluModule.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="aluModule.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="aluModule.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="aluModule.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aluModule.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="aluModule.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="aluModule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="aluModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="aluModule.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="aluModule.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="aluModule.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="aluModule.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="aluModule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="aluModule_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="aluModule_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="aluModule_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="aluModule_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="aluModule_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="aluModule_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aluModule_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aluModule_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="aluModule_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="aluModule_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aluModule_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="aluModule_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="aluModule_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="aluModule_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aluModule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aluTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="aluTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="aluTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1606325705" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1606325705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606420984" xil_pn:in_ck="6991789087387722834" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1606420984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="aluModule.v"/>
      <outfile xil_pn:name="aluTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1606325705" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2540277715605956391" xil_pn:start_ts="1606325705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606325705" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8266205473726010021" xil_pn:start_ts="1606325705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606325705" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7939723289213820385" xil_pn:start_ts="1606325705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606420984" xil_pn:in_ck="6991789087387722834" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1606420984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="aluModule.v"/>
      <outfile xil_pn:name="aluTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1606420988" xil_pn:in_ck="6991789087387722834" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="618251034687942931" xil_pn:start_ts="1606420984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="aluTest_beh.prj"/>
      <outfile xil_pn:name="aluTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1606421141" xil_pn:in_ck="-4233023294404301807" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2006342468830327414" xil_pn:start_ts="1606421141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="aluTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1606074475" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1606074475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606074475" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2422134926476746721" xil_pn:start_ts="1606074475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606244740" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7939723289213820385" xil_pn:start_ts="1606244740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606074475" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1606074475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606074475" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3490511406577295265" xil_pn:start_ts="1606074475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606244740" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1606244740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606244740" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="846242287192727657" xil_pn:start_ts="1606244740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606420339" xil_pn:in_ck="153743580723735340" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5412977481211662450" xil_pn:start_ts="1606420326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="aluModule.lso"/>
      <outfile xil_pn:name="aluModule.ngc"/>
      <outfile xil_pn:name="aluModule.ngr"/>
      <outfile xil_pn:name="aluModule.prj"/>
      <outfile xil_pn:name="aluModule.stx"/>
      <outfile xil_pn:name="aluModule.syr"/>
      <outfile xil_pn:name="aluModule.xst"/>
      <outfile xil_pn:name="aluModule_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1606074483" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119213839287772022" xil_pn:start_ts="1606074482">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606420346" xil_pn:in_ck="1406062744761815502" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8542086843718904450" xil_pn:start_ts="1606420339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="aluModule.bld"/>
      <outfile xil_pn:name="aluModule.ngd"/>
      <outfile xil_pn:name="aluModule_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1606420352" xil_pn:in_ck="1406062744761815503" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="7557559725430926307" xil_pn:start_ts="1606420346">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="aluModule.pcf"/>
      <outfile xil_pn:name="aluModule_map.map"/>
      <outfile xil_pn:name="aluModule_map.mrp"/>
      <outfile xil_pn:name="aluModule_map.ncd"/>
      <outfile xil_pn:name="aluModule_map.ngm"/>
      <outfile xil_pn:name="aluModule_map.xrpt"/>
      <outfile xil_pn:name="aluModule_summary.xml"/>
      <outfile xil_pn:name="aluModule_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1606420364" xil_pn:in_ck="4352533862587789416" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1606420352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="aluModule.ncd"/>
      <outfile xil_pn:name="aluModule.pad"/>
      <outfile xil_pn:name="aluModule.par"/>
      <outfile xil_pn:name="aluModule.ptwx"/>
      <outfile xil_pn:name="aluModule.unroutes"/>
      <outfile xil_pn:name="aluModule.xpi"/>
      <outfile xil_pn:name="aluModule_pad.csv"/>
      <outfile xil_pn:name="aluModule_pad.txt"/>
      <outfile xil_pn:name="aluModule_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1606420364" xil_pn:in_ck="1406062744761815371" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1606420359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="aluModule.twr"/>
      <outfile xil_pn:name="aluModule.twx"/>
    </transform>
  </transforms>

</generated_project>
