{
  "module_name": "ci_smumgr.h",
  "hash_id": "4250d03846130dae4172df8e6b8ea9d01f8df351907a2eb426841d7ebb3f6782",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/smumgr/ci_smumgr.h",
  "human_readable_source": " \n#ifndef _CI_SMUMANAGER_H_\n#define _CI_SMUMANAGER_H_\n\n#define SMU__NUM_SCLK_DPM_STATE  8\n#define SMU__NUM_MCLK_DPM_LEVELS 6\n#define SMU__NUM_LCLK_DPM_LEVELS 8\n#define SMU__NUM_PCIE_DPM_LEVELS 8\n\n#include \"smu7_discrete.h\"\n#include <pp_endian.h>\n#include \"ppatomctrl.h\"\n\nstruct ci_pt_defaults {\n\tu8 svi_load_line_en;\n\tu8 svi_load_line_vddc;\n\tu8 tdc_vddc_throttle_release_limit_perc;\n\tu8 tdc_mawt;\n\tu8 tdc_waterfall_ctl;\n\tu8 dte_ambient_temp_base;\n\tu32 display_cac;\n\tu32 bapm_temp_gradient;\n\tu16 bapmti_r[SMU7_DTE_ITERATIONS * SMU7_DTE_SOURCES * SMU7_DTE_SINKS];\n\tu16 bapmti_rc[SMU7_DTE_ITERATIONS * SMU7_DTE_SOURCES * SMU7_DTE_SINKS];\n};\n\nstruct ci_mc_reg_entry {\n\tuint32_t mclk_max;\n\tuint32_t mc_data[SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE];\n};\n\nstruct ci_mc_reg_table {\n\tuint8_t   last;\n\tuint8_t   num_entries;\n\tuint16_t  validflag;\n\tstruct ci_mc_reg_entry    mc_reg_table_entry[MAX_AC_TIMING_ENTRIES];\n\tSMU7_Discrete_MCRegisterAddress mc_reg_address[SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE];\n};\n\nstruct ci_smumgr {\n\tuint32_t                             soft_regs_start;\n\tuint32_t                             dpm_table_start;\n\tuint32_t                             mc_reg_table_start;\n\tuint32_t                             fan_table_start;\n\tuint32_t                             arb_table_start;\n\tuint32_t                             ulv_setting_starts;\n\tstruct SMU7_Discrete_DpmTable       smc_state_table;\n\tstruct SMU7_Discrete_PmFuses  power_tune_table;\n\tconst struct ci_pt_defaults  *power_tune_defaults;\n\tSMU7_Discrete_MCRegisters      mc_regs;\n\tstruct ci_mc_reg_table mc_reg_table;\n};\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}