# 0 compiles, 9 failed with no errors.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.tb_proc
# vsim work.tb_proc 
# Start time: 13:49:19 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(93): [PCDPC] - Port size (16) does not match connection size (1) for port 'src1_readdata'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/pooling.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/matrix_pooling_instance File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/pooling.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(93): [PCDPC] - Port size (16) does not match connection size (1) for port 'dest_writedata'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/pooling.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/matrix_pooling_instance File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/pooling.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[0]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[0]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[0]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[0]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[1]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[1]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[1]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[1]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[2]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[2]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[2]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[2]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[3]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[3]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[3]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[3]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[4]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[4]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[4]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[4]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[5]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[5]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[5]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[5]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[6]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[6]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[6]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[6]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[7]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[7]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[7]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[7]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[8]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[8]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[8]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[8]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[9]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[9]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[9]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[9]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[10]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[10]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[10]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[10]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[11]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[11]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[11]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[11]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[12]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[12]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[12]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[12]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[13]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[13]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[13]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[13]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[14]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[14]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[14]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[14]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[15]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[15]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[15]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[15]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[16]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[16]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[16]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[16]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[17]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[17]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[17]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[17]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[18]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[18]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[18]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[18]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[19]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[19]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[19]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[19]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
add wave -position insertpoint  \
sim:/tb_proc/npu/CLOCK_300 \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_dest_data \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src1_data \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_I
run 100us
# WARNING: No extended dataflow license exists
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 13:54:31 on May 01,2024, Elapsed time: 0:05:12
# Errors: 0, Warnings: 83
# vsim work.tb_proc 
# Start time: 13:54:31 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(93): [PCDPC] - Port size (16) does not match connection size (1) for port 'src1_readdata'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/pooling.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/matrix_pooling_instance File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/pooling.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(93): [PCDPC] - Port size (16) does not match connection size (1) for port 'dest_writedata'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/pooling.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/matrix_pooling_instance File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/pooling.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[0]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[0]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[0]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[0]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[1]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[1]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[1]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[1]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[2]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[2]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[2]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[2]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[3]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[3]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[3]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[3]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[4]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[4]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[4]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[4]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[5]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[5]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[5]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[5]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[6]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[6]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[6]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[6]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[7]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[7]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[7]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[7]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[8]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[8]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[8]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[8]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[9]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[9]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[9]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[9]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[10]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[10]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[10]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[10]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[11]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[11]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[11]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[11]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[12]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[12]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[12]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[12]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[13]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[13]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[13]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[13]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[14]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[14]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[14]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[14]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[15]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[15]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[15]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[15]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[16]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[16]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[16]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[16]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[17]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[17]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[17]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[17]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[18]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[18]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[18]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[18]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[19]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[19]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[19]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(545): [PCDPC] - Port size (1) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[19]/write_en_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
add wave -position insertpoint  \
sim:/tb_proc/npu/CLOCK_300 \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_dest_data \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src1_data \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_I
run 100us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 14:13:15 on May 01,2024, Elapsed time: 0:18:44
# Errors: 0, Warnings: 82
# vsim work.tb_proc 
# Start time: 14:13:15 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[0]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[0]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[1]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[1]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[2]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[2]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[3]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[3]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[4]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[4]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[5]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[5]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[6]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[6]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[7]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[7]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[8]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[8]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[9]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[9]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[10]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[10]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[11]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[11]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[12]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[12]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[13]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[13]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[14]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[14]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[15]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[15]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[16]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[16]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[17]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[17]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[18]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[18]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in6'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[19]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(516): [PCDPC] - Port size (16) does not match connection size (12) for port 'in7'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/mux_gen[19]/writedata_mux File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/mux24to1.v
add wave -position insertpoint  \
sim:/tb_proc/npu/CLOCK_300 \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_I
run 150us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 14:15:11 on May 01,2024, Elapsed time: 0:01:56
# Errors: 0, Warnings: 40
# vsim work.tb_proc 
# Start time: 14:15:11 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_proc/npu/CLOCK_300 \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_I
run 150us
add wave -position insertpoint  \
sim:/tb_proc/npu/pool_src1_mux/DATA_WIDTH \
sim:/tb_proc/npu/pool_src1_mux/in0 \
sim:/tb_proc/npu/pool_src1_mux/in1 \
sim:/tb_proc/npu/pool_src1_mux/in2 \
sim:/tb_proc/npu/pool_src1_mux/in3 \
sim:/tb_proc/npu/pool_src1_mux/in4 \
sim:/tb_proc/npu/pool_src1_mux/in5 \
sim:/tb_proc/npu/pool_src1_mux/in6 \
sim:/tb_proc/npu/pool_src1_mux/in7 \
sim:/tb_proc/npu/pool_src1_mux/in8 \
sim:/tb_proc/npu/pool_src1_mux/in9 \
sim:/tb_proc/npu/pool_src1_mux/in10 \
sim:/tb_proc/npu/pool_src1_mux/in11 \
sim:/tb_proc/npu/pool_src1_mux/in12 \
sim:/tb_proc/npu/pool_src1_mux/in13 \
sim:/tb_proc/npu/pool_src1_mux/in14 \
sim:/tb_proc/npu/pool_src1_mux/in15 \
sim:/tb_proc/npu/pool_src1_mux/in16 \
sim:/tb_proc/npu/pool_src1_mux/in17 \
sim:/tb_proc/npu/pool_src1_mux/in18 \
sim:/tb_proc/npu/pool_src1_mux/in19 \
sim:/tb_proc/npu/pool_src1_mux/in20 \
sim:/tb_proc/npu/pool_src1_mux/in21 \
sim:/tb_proc/npu/pool_src1_mux/in22 \
sim:/tb_proc/npu/pool_src1_mux/in23 \
sim:/tb_proc/npu/pool_src1_mux/sel \
sim:/tb_proc/npu/pool_src1_mux/out
add wave -position insertpoint  \
sim:/tb_proc/npu/matrix_pooling_instance/clk \
sim:/tb_proc/npu/matrix_pooling_instance/reset \
sim:/tb_proc/npu/matrix_pooling_instance/start \
sim:/tb_proc/npu/matrix_pooling_instance/done \
sim:/tb_proc/npu/matrix_pooling_instance/src1_start_address \
sim:/tb_proc/npu/matrix_pooling_instance/src1_address \
sim:/tb_proc/npu/matrix_pooling_instance/src1_readdata \
sim:/tb_proc/npu/matrix_pooling_instance/src1_write_en \
sim:/tb_proc/npu/matrix_pooling_instance/src1_row_size \
sim:/tb_proc/npu/matrix_pooling_instance/src1_col_size \
sim:/tb_proc/npu/matrix_pooling_instance/src2_row_size \
sim:/tb_proc/npu/matrix_pooling_instance/src2_col_size \
sim:/tb_proc/npu/matrix_pooling_instance/dest_start_address \
sim:/tb_proc/npu/matrix_pooling_instance/dest_address \
sim:/tb_proc/npu/matrix_pooling_instance/dest_writedata \
sim:/tb_proc/npu/matrix_pooling_instance/dest_write_en \
sim:/tb_proc/npu/matrix_pooling_instance/row_count \
sim:/tb_proc/npu/matrix_pooling_instance/col_count \
sim:/tb_proc/npu/matrix_pooling_instance/row_index \
sim:/tb_proc/npu/matrix_pooling_instance/col_index \
sim:/tb_proc/npu/matrix_pooling_instance/max_pool \
sim:/tb_proc/npu/matrix_pooling_instance/state \
sim:/tb_proc/npu/matrix_pooling_instance/val
restart
run 150us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 14:23:05 on May 01,2024, Elapsed time: 0:07:54
# Errors: 0, Warnings: 0
# vsim work.tb_proc 
# Start time: 14:23:05 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_300 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E
run 150us
add wave -position insertpoint  \
sim:/tb_proc/npu/pool_src1_mux/DATA_WIDTH \
sim:/tb_proc/npu/pool_src1_mux/in0 \
sim:/tb_proc/npu/pool_src1_mux/in1 \
sim:/tb_proc/npu/pool_src1_mux/in2 \
sim:/tb_proc/npu/pool_src1_mux/in3 \
sim:/tb_proc/npu/pool_src1_mux/in4 \
sim:/tb_proc/npu/pool_src1_mux/in5 \
sim:/tb_proc/npu/pool_src1_mux/in6 \
sim:/tb_proc/npu/pool_src1_mux/in7 \
sim:/tb_proc/npu/pool_src1_mux/in8 \
sim:/tb_proc/npu/pool_src1_mux/in9 \
sim:/tb_proc/npu/pool_src1_mux/in10 \
sim:/tb_proc/npu/pool_src1_mux/in11 \
sim:/tb_proc/npu/pool_src1_mux/in12 \
sim:/tb_proc/npu/pool_src1_mux/in13 \
sim:/tb_proc/npu/pool_src1_mux/in14 \
sim:/tb_proc/npu/pool_src1_mux/in15 \
sim:/tb_proc/npu/pool_src1_mux/in16 \
sim:/tb_proc/npu/pool_src1_mux/in17 \
sim:/tb_proc/npu/pool_src1_mux/in18 \
sim:/tb_proc/npu/pool_src1_mux/in19 \
sim:/tb_proc/npu/pool_src1_mux/in20 \
sim:/tb_proc/npu/pool_src1_mux/in21 \
sim:/tb_proc/npu/pool_src1_mux/in22 \
sim:/tb_proc/npu/pool_src1_mux/in23 \
sim:/tb_proc/npu/pool_src1_mux/sel \
sim:/tb_proc/npu/pool_src1_mux/out
restart
run 100us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 14:27:02 on May 01,2024, Elapsed time: 0:03:57
# Errors: 0, Warnings: 0
# vsim work.tb_proc 
# Start time: 14:27:02 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_300 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E
run 150us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 14:31:22 on May 01,2024, Elapsed time: 0:04:20
# Errors: 0, Warnings: 0
# vsim work.tb_proc 
# Start time: 14:31:22 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_300 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E
run 150us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 15:45:06 on May 01,2024, Elapsed time: 1:13:44
# Errors: 0, Warnings: 0
# vsim work.tb_proc 
# Start time: 15:45:06 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_300 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E
run 100us
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v failed with 12 errors.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# 15 compiles, 1 failed with 12 errors.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v failed with 1 errors.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# 15 compiles, 1 failed with 1 error.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 18:16:20 on May 01,2024, Elapsed time: 2:31:14
# Errors: 26, Warnings: 2
# vsim work.tb_proc 
# Start time: 18:16:20 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_300 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E
run 100us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# 16 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 19:01:40 on May 01,2024, Elapsed time: 0:45:20
# Errors: 0, Warnings: 0
# vsim work.tb_proc 
# Start time: 19:01:40 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.M10K_inst_done_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'q'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_300 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_done_sram_readdata \
sim:/tb_proc/npu/inst_done_sram_writedata \
sim:/tb_proc/npu/inst_done_sram_address \
sim:/tb_proc/npu/inst_done_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/inst_count_F \
sim:/tb_proc/npu/inst_count_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/add_done_prev \
sim:/tb_proc/npu/pool_done_prev
run 100us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# 16 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 19:03:02 on May 01,2024, Elapsed time: 0:01:22
# Errors: 0, Warnings: 2
# vsim work.tb_proc 
# Start time: 19:03:02 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.M10K_inst_done_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'q'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_300 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_done_sram_readdata \
sim:/tb_proc/npu/inst_done_sram_writedata \
sim:/tb_proc/npu/inst_done_sram_address \
sim:/tb_proc/npu/inst_done_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/inst_count_F \
sim:/tb_proc/npu/inst_count_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/add_done_prev \
sim:/tb_proc/npu/pool_done_prev
run 100us
restart
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'q'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
run 3000ns
run 50us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# 16 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 21:52:22 on May 01,2024, Elapsed time: 2:49:20
# Errors: 0, Warnings: 4
# vsim work.tb_proc 
# Start time: 21:52:22 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.M10K_inst_done_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'q'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_300 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_done_sram_readdata \
sim:/tb_proc/npu/inst_done_sram_writedata \
sim:/tb_proc/npu/inst_done_sram_address \
sim:/tb_proc/npu/inst_done_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/inst_count_F \
sim:/tb_proc/npu/inst_count_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/add_done_prev \
sim:/tb_proc/npu/pool_done_prev
run 100us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v failed with 1 errors.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# 16 compiles, 1 failed with 1 error.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# 16 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 21:58:08 on May 01,2024, Elapsed time: 0:05:46
# Errors: 0, Warnings: 2
# vsim work.tb_proc 
# Start time: 21:58:08 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.M10K_inst_done_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'q'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_300 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_done_sram_readdata \
sim:/tb_proc/npu/inst_done_sram_writedata \
sim:/tb_proc/npu/inst_done_sram_address \
sim:/tb_proc/npu/inst_done_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/add_done_prev \
sim:/tb_proc/npu/pool_done_prev
run 100us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# 16 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 22:00:50 on May 01,2024, Elapsed time: 0:02:42
# Errors: 0, Warnings: 2
# vsim work.tb_proc 
# Start time: 22:00:50 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.M10K_inst_done_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'q'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_300 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_done_sram_readdata \
sim:/tb_proc/npu/inst_done_sram_writedata \
sim:/tb_proc/npu/inst_done_sram_address \
sim:/tb_proc/npu/inst_done_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/add_done_prev \
sim:/tb_proc/npu/pool_done_prev
run 100us
# Compile of tb_proc.v failed with 1 errors.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# 16 compiles, 1 failed with 1 error.
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# 16 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 23:01:00 on May 01,2024, Elapsed time: 1:00:10
# Errors: 0, Warnings: 2
# vsim work.tb_proc 
# Start time: 23:01:00 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.M10K_inst_done_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'q'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_250 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_done_sram_readdata \
sim:/tb_proc/npu/inst_done_sram_writedata \
sim:/tb_proc/npu/inst_done_sram_address \
sim:/tb_proc/npu/inst_done_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/add_done_prev \
sim:/tb_proc/npu/pool_done_prev
run 10us
# Compile of tb_proc.v was successful.
# Compile of ADD.v was successful.
# Compile of demux1to16.v was successful.
# Compile of DOT.v was successful.
# Compile of fixed_point_mult.v was successful.
# Compile of inst_sram.v was successful.
# Compile of MULT.v was successful.
# Compile of mux8to1.v was successful.
# Compile of mux24to1.v was successful.
# Compile of pooling.v was successful.
# Compile of Processor.v was successful.
# Compile of sram.v was successful.
# Compile of tb_ADD.v was successful.
# Compile of tb_MULT.v was successful.
# Compile of tb_pooling.v was successful.
# Compile of done_sram.v was successful.
# 16 compiles, 0 failed with no errors.
vsim work.tb_proc
# End time: 23:02:30 on May 01,2024, Elapsed time: 0:01:30
# Errors: 0, Warnings: 2
# vsim work.tb_proc 
# Start time: 23:02:30 on May 01,2024
# Loading work.tb_proc
# Loading work.NPU
# Loading work.M10K_inst_sram
# Loading work.M10K_inst_done_sram
# Loading work.matrix_addition
# Loading work.matrix_maxpool
# Loading work.mux24to1
# Loading work.M10K_sram
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'q'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
# ** Warning: (vsim-3015) C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/Processor.v(31): [PCDPC] - Port size (8) does not match connection size (128) for port 'd'. The port definition is at: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb_proc/npu/inst_done_sram File: C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/modelsim/done_sram.v
add wave -position insertpoint  \
sim:/tb_proc/npu/SRAM_NUM \
sim:/tb_proc/npu/CLOCK_50 \
sim:/tb_proc/npu/CLOCK_250 \
sim:/tb_proc/npu/reset \
sim:/tb_proc/npu/sram_readdata \
sim:/tb_proc/npu/sram_writedata \
sim:/tb_proc/npu/sram_address \
sim:/tb_proc/npu/sram_write \
sim:/tb_proc/npu/inst_sram_readdata \
sim:/tb_proc/npu/inst_sram_writedata \
sim:/tb_proc/npu/inst_sram_address \
sim:/tb_proc/npu/inst_sram_write \
sim:/tb_proc/npu/inst_done_sram_readdata \
sim:/tb_proc/npu/inst_done_sram_writedata \
sim:/tb_proc/npu/inst_done_sram_address \
sim:/tb_proc/npu/inst_done_sram_write \
sim:/tb_proc/npu/add_src1_address \
sim:/tb_proc/npu/add_src2_address \
sim:/tb_proc/npu/add_dest_address \
sim:/tb_proc/npu/add_src1_start_address \
sim:/tb_proc/npu/add_src2_start_address \
sim:/tb_proc/npu/add_dest_start_address \
sim:/tb_proc/npu/add_dest_readdata \
sim:/tb_proc/npu/add_src1_readdata \
sim:/tb_proc/npu/add_src2_readdata \
sim:/tb_proc/npu/add_dest_writedata \
sim:/tb_proc/npu/add_src1_writedata \
sim:/tb_proc/npu/add_src2_writedata \
sim:/tb_proc/npu/add_src1_row_size \
sim:/tb_proc/npu/add_src1_col_size \
sim:/tb_proc/npu/add_src2_row_size \
sim:/tb_proc/npu/add_src2_col_size \
sim:/tb_proc/npu/add_src1_write_en \
sim:/tb_proc/npu/add_src2_write_en \
sim:/tb_proc/npu/add_dest_write_en \
sim:/tb_proc/npu/add_start \
sim:/tb_proc/npu/add_done \
sim:/tb_proc/npu/pool_src1_address \
sim:/tb_proc/npu/pool_src2_address \
sim:/tb_proc/npu/pool_dest_address \
sim:/tb_proc/npu/pool_src1_start_address \
sim:/tb_proc/npu/pool_src2_start_address \
sim:/tb_proc/npu/pool_dest_start_address \
sim:/tb_proc/npu/pool_dest_readdata \
sim:/tb_proc/npu/pool_src1_readdata \
sim:/tb_proc/npu/pool_src2_readdata \
sim:/tb_proc/npu/pool_dest_writedata \
sim:/tb_proc/npu/pool_src1_writedata \
sim:/tb_proc/npu/pool_src2_writedata \
sim:/tb_proc/npu/pool_src1_row_size \
sim:/tb_proc/npu/pool_src1_col_size \
sim:/tb_proc/npu/pool_src2_row_size \
sim:/tb_proc/npu/pool_src2_col_size \
sim:/tb_proc/npu/pool_src1_write_en \
sim:/tb_proc/npu/pool_src2_write_en \
sim:/tb_proc/npu/pool_dest_write_en \
sim:/tb_proc/npu/pool_start \
sim:/tb_proc/npu/pool_done \
sim:/tb_proc/npu/inst_D \
sim:/tb_proc/npu/src1_address_D \
sim:/tb_proc/npu/src2_address_D \
sim:/tb_proc/npu/dest_address_D \
sim:/tb_proc/npu/src1_sram_num_D \
sim:/tb_proc/npu/src2_sram_num_D \
sim:/tb_proc/npu/dest_sram_num_D \
sim:/tb_proc/npu/src1_row_D \
sim:/tb_proc/npu/src1_col_D \
sim:/tb_proc/npu/src2_row_D \
sim:/tb_proc/npu/src2_col_D \
sim:/tb_proc/npu/sel_D \
sim:/tb_proc/npu/sel_address_mux_D \
sim:/tb_proc/npu/sel_writedata_mux_D \
sim:/tb_proc/npu/sel_write_en_mux_D \
sim:/tb_proc/npu/sel_readdata_mux_D \
sim:/tb_proc/npu/src1_sram_num \
sim:/tb_proc/npu/src2_sram_num \
sim:/tb_proc/npu/dest_sram_num \
sim:/tb_proc/npu/i0 \
sim:/tb_proc/npu/src1_address_I \
sim:/tb_proc/npu/src2_address_I \
sim:/tb_proc/npu/dest_address_I \
sim:/tb_proc/npu/src1_sram_num_I \
sim:/tb_proc/npu/src2_sram_num_I \
sim:/tb_proc/npu/dest_sram_num_I \
sim:/tb_proc/npu/src1_row_I \
sim:/tb_proc/npu/src1_col_I \
sim:/tb_proc/npu/src2_row_I \
sim:/tb_proc/npu/src2_col_I \
sim:/tb_proc/npu/sel_I \
sim:/tb_proc/npu/add_start_I \
sim:/tb_proc/npu/pool_start_I \
sim:/tb_proc/npu/sel_address_mux_I \
sim:/tb_proc/npu/sel_writedata_mux_I \
sim:/tb_proc/npu/sel_write_en_mux_I \
sim:/tb_proc/npu/sel_readdata_mux_I \
sim:/tb_proc/npu/add_start_E \
sim:/tb_proc/npu/pool_start_E \
sim:/tb_proc/npu/sel_address_mux_E \
sim:/tb_proc/npu/sel_writedata_mux_E \
sim:/tb_proc/npu/sel_write_en_mux_E \
sim:/tb_proc/npu/sel_readdata_mux_E \
sim:/tb_proc/npu/add_done_prev \
sim:/tb_proc/npu/pool_done_prev
run 1us
run 5us
# End time: 23:11:59 on May 01,2024, Elapsed time: 0:09:29
# Errors: 0, Warnings: 2
