## FPGA LFSR down counter

**Warning**: Counter stop-state is calculated using brute force method. Not suitable
for very large counters.

**Is a just for fun project**.

On the xc7a100tfgg676-2 FPGA the maximum clock frequency reaches 720 MHz.
