
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 14.7 EDK_P.20131013
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xaxidma.h"

/*
* The configuration table for devices
*/

XAxiDma_Config XAxiDma_ConfigTable[] =
{
	{
		XPAR_AXI_DMA_I2S_DEVICE_ID,
		XPAR_AXI_DMA_I2S_BASEADDR,
		XPAR_AXI_DMA_I2S_SG_INCLUDE_STSCNTRL_STRM,
		XPAR_AXI_DMA_I2S_INCLUDE_MM2S,
		XPAR_AXI_DMA_I2S_INCLUDE_MM2S_DRE,
		XPAR_AXI_DMA_I2S_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_DMA_I2S_INCLUDE_S2MM,
		XPAR_AXI_DMA_I2S_INCLUDE_S2MM_DRE,
		XPAR_AXI_DMA_I2S_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_DMA_I2S_INCLUDE_SG,
		XPAR_AXI_DMA_I2S_NUM_MM2S_CHANNELS,
		XPAR_AXI_DMA_I2S_NUM_S2MM_CHANNELS
	},
	{
		XPAR_AXI_DMA_SPDIF_DEVICE_ID,
		XPAR_AXI_DMA_SPDIF_BASEADDR,
		XPAR_AXI_DMA_SPDIF_SG_INCLUDE_STSCNTRL_STRM,
		XPAR_AXI_DMA_SPDIF_INCLUDE_MM2S,
		XPAR_AXI_DMA_SPDIF_INCLUDE_MM2S_DRE,
		XPAR_AXI_DMA_SPDIF_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_DMA_SPDIF_INCLUDE_S2MM,
		XPAR_AXI_DMA_SPDIF_INCLUDE_S2MM_DRE,
		XPAR_AXI_DMA_SPDIF_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_DMA_SPDIF_INCLUDE_SG,
		XPAR_AXI_DMA_SPDIF_NUM_MM2S_CHANNELS,
		XPAR_AXI_DMA_SPDIF_NUM_S2MM_CHANNELS
	}
};


