ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.bss.R,"aw",%nobits
  20              		.align	1
  23              	R:
  24 0000 0000     		.space	2
  25              		.section	.bss.T,"aw",%nobits
  26              		.align	1
  29              	T:
  30 0000 0000     		.space	2
  31              		.section	.bss.S,"aw",%nobits
  32              		.align	1
  35              	S:
  36 0000 0000     		.space	2
  37              		.section	.bss.msg_buffer,"aw",%nobits
  38              		.align	2
  41              	msg_buffer:
  42 0000 00000000 		.space	30
  42      00000000 
  42      00000000 
  42      00000000 
  42      00000000 
  43              		.section	.bss.value,"aw",%nobits
  44              		.align	2
  47              	value:
  48 0000 00000000 		.space	12
  48      00000000 
  48      00000000 
  49              		.section	.bss.RxBuf,"aw",%nobits
  50              		.align	2
  53              	RxBuf:
  54 0000 00000000 		.space	20
  54      00000000 
  54      00000000 
  54      00000000 
  54      00000000 
  55              		.section	.text.HAL_MspInit,"ax",%progbits
  56              		.align	1
  57              		.global	HAL_MspInit
  58              		.syntax unified
  59              		.thumb
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 2


  60              		.thumb_func
  62              	HAL_MspInit:
  63              	.LFB321:
  64              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_lpuart1_rx;
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 3


  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** 
  62:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  63:Core/Src/stm32l4xx_hal_msp.c **** 
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  65:Core/Src/stm32l4xx_hal_msp.c ****                     /**
  66:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  67:Core/Src/stm32l4xx_hal_msp.c ****   */
  68:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  69:Core/Src/stm32l4xx_hal_msp.c **** {
  65              		.loc 1 69 1
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 8
  68              		@ frame_needed = 1, uses_anonymous_args = 0
  69              		@ link register save eliminated.
  70 0000 80B4     		push	{r7}
  71              		.cfi_def_cfa_offset 4
  72              		.cfi_offset 7, -4
  73 0002 83B0     		sub	sp, sp, #12
  74              		.cfi_def_cfa_offset 16
  75 0004 00AF     		add	r7, sp, #0
  76              		.cfi_def_cfa_register 7
  77              	.LBB2:
  70:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  78              		.loc 1 74 3
  79 0006 0F4B     		ldr	r3, .L2
  80 0008 1B6E     		ldr	r3, [r3, #96]
  81 000a 0E4A     		ldr	r2, .L2
  82 000c 43F00103 		orr	r3, r3, #1
  83 0010 1366     		str	r3, [r2, #96]
  84 0012 0C4B     		ldr	r3, .L2
  85 0014 1B6E     		ldr	r3, [r3, #96]
  86 0016 03F00103 		and	r3, r3, #1
  87 001a 7B60     		str	r3, [r7, #4]
  88 001c 7B68     		ldr	r3, [r7, #4]
  89              	.LBE2:
  90              	.LBB3:
  75:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  91              		.loc 1 75 3
  92 001e 094B     		ldr	r3, .L2
  93 0020 9B6D     		ldr	r3, [r3, #88]
  94 0022 084A     		ldr	r2, .L2
  95 0024 43F08053 		orr	r3, r3, #268435456
  96 0028 9365     		str	r3, [r2, #88]
  97 002a 064B     		ldr	r3, .L2
  98 002c 9B6D     		ldr	r3, [r3, #88]
  99 002e 03F08053 		and	r3, r3, #268435456
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 4


 100 0032 3B60     		str	r3, [r7]
 101 0034 3B68     		ldr	r3, [r7]
 102              	.LBE3:
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32l4xx_hal_msp.c **** }
 103              		.loc 1 82 1
 104 0036 00BF     		nop
 105 0038 0C37     		adds	r7, r7, #12
 106              		.cfi_def_cfa_offset 4
 107 003a BD46     		mov	sp, r7
 108              		.cfi_def_cfa_register 13
 109              		@ sp needed
 110 003c 5DF8047B 		ldr	r7, [sp], #4
 111              		.cfi_restore 7
 112              		.cfi_def_cfa_offset 0
 113 0040 7047     		bx	lr
 114              	.L3:
 115 0042 00BF     		.align	2
 116              	.L2:
 117 0044 00100240 		.word	1073876992
 118              		.cfi_endproc
 119              	.LFE321:
 121              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 122              		.align	1
 123              		.global	HAL_ADC_MspInit
 124              		.syntax unified
 125              		.thumb
 126              		.thumb_func
 128              	HAL_ADC_MspInit:
 129              	.LFB322:
  83:Core/Src/stm32l4xx_hal_msp.c **** 
  84:Core/Src/stm32l4xx_hal_msp.c **** /**
  85:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32l4xx_hal_msp.c **** */
  90:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32l4xx_hal_msp.c **** {
 130              		.loc 1 91 1
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 192
 133              		@ frame_needed = 1, uses_anonymous_args = 0
 134 0000 80B5     		push	{r7, lr}
 135              		.cfi_def_cfa_offset 8
 136              		.cfi_offset 7, -8
 137              		.cfi_offset 14, -4
 138 0002 B0B0     		sub	sp, sp, #192
 139              		.cfi_def_cfa_offset 200
 140 0004 00AF     		add	r7, sp, #0
 141              		.cfi_def_cfa_register 7
 142 0006 7860     		str	r0, [r7, #4]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 5


  92:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 143              		.loc 1 92 20
 144 0008 07F1AC03 		add	r3, r7, #172
 145 000c 0022     		movs	r2, #0
 146 000e 1A60     		str	r2, [r3]
 147 0010 5A60     		str	r2, [r3, #4]
 148 0012 9A60     		str	r2, [r3, #8]
 149 0014 DA60     		str	r2, [r3, #12]
 150 0016 1A61     		str	r2, [r3, #16]
  93:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 151              		.loc 1 93 28
 152 0018 07F11403 		add	r3, r7, #20
 153 001c 9822     		movs	r2, #152
 154 001e 0021     		movs	r1, #0
 155 0020 1846     		mov	r0, r3
 156 0022 FFF7FEFF 		bl	memset
  94:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 157              		.loc 1 94 10
 158 0026 7B68     		ldr	r3, [r7, #4]
 159 0028 1B68     		ldr	r3, [r3]
 160              		.loc 1 94 5
 161 002a 3C4A     		ldr	r2, .L9
 162 002c 9342     		cmp	r3, r2
 163 002e 71D1     		bne	.L8
  95:Core/Src/stm32l4xx_hal_msp.c ****   {
  96:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  97:Core/Src/stm32l4xx_hal_msp.c **** 
  98:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 100:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 101:Core/Src/stm32l4xx_hal_msp.c ****   */
 102:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 164              		.loc 1 102 40
 165 0030 4FF48043 		mov	r3, #16384
 166 0034 7B61     		str	r3, [r7, #20]
 103:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 167              		.loc 1 103 37
 168 0036 4FF08053 		mov	r3, #268435456
 169 003a C7F89430 		str	r3, [r7, #148]
 104:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 170              		.loc 1 104 41
 171 003e 0123     		movs	r3, #1
 172 0040 BB61     		str	r3, [r7, #24]
 105:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 173              		.loc 1 105 36
 174 0042 0123     		movs	r3, #1
 175 0044 FB61     		str	r3, [r7, #28]
 106:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 176              		.loc 1 106 36
 177 0046 1823     		movs	r3, #24
 178 0048 3B62     		str	r3, [r7, #32]
 107:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 179              		.loc 1 107 36
 180 004a 0223     		movs	r3, #2
 181 004c 7B62     		str	r3, [r7, #36]
 108:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 182              		.loc 1 108 36
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 6


 183 004e 0423     		movs	r3, #4
 184 0050 BB62     		str	r3, [r7, #40]
 109:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 185              		.loc 1 109 36
 186 0052 0223     		movs	r3, #2
 187 0054 FB62     		str	r3, [r7, #44]
 110:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 188              		.loc 1 110 43
 189 0056 4FF08073 		mov	r3, #16777216
 190 005a 3B63     		str	r3, [r7, #48]
 111:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 191              		.loc 1 111 9
 192 005c 07F11403 		add	r3, r7, #20
 193 0060 1846     		mov	r0, r3
 194 0062 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 195 0066 0346     		mov	r3, r0
 196              		.loc 1 111 8
 197 0068 002B     		cmp	r3, #0
 198 006a 01D0     		beq	.L6
 112:Core/Src/stm32l4xx_hal_msp.c ****     {
 113:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 199              		.loc 1 113 7
 200 006c FFF7FEFF 		bl	Error_Handler
 201              	.L6:
 202              	.LBB4:
 114:Core/Src/stm32l4xx_hal_msp.c ****     }
 115:Core/Src/stm32l4xx_hal_msp.c **** 
 116:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 117:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 203              		.loc 1 117 5
 204 0070 2B4B     		ldr	r3, .L9+4
 205 0072 DB6C     		ldr	r3, [r3, #76]
 206 0074 2A4A     		ldr	r2, .L9+4
 207 0076 43F40053 		orr	r3, r3, #8192
 208 007a D364     		str	r3, [r2, #76]
 209 007c 284B     		ldr	r3, .L9+4
 210 007e DB6C     		ldr	r3, [r3, #76]
 211 0080 03F40053 		and	r3, r3, #8192
 212 0084 3B61     		str	r3, [r7, #16]
 213 0086 3B69     		ldr	r3, [r7, #16]
 214              	.LBE4:
 215              	.LBB5:
 118:Core/Src/stm32l4xx_hal_msp.c **** 
 119:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 216              		.loc 1 119 5
 217 0088 254B     		ldr	r3, .L9+4
 218 008a DB6C     		ldr	r3, [r3, #76]
 219 008c 244A     		ldr	r2, .L9+4
 220 008e 43F00403 		orr	r3, r3, #4
 221 0092 D364     		str	r3, [r2, #76]
 222 0094 224B     		ldr	r3, .L9+4
 223 0096 DB6C     		ldr	r3, [r3, #76]
 224 0098 03F00403 		and	r3, r3, #4
 225 009c FB60     		str	r3, [r7, #12]
 226 009e FB68     		ldr	r3, [r7, #12]
 227              	.LBE5:
 120:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 7


 121:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 122:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 123:Core/Src/stm32l4xx_hal_msp.c ****     */
 124:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 228              		.loc 1 124 25
 229 00a0 0323     		movs	r3, #3
 230 00a2 C7F8AC30 		str	r3, [r7, #172]
 125:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 231              		.loc 1 125 26
 232 00a6 0B23     		movs	r3, #11
 233 00a8 C7F8B030 		str	r3, [r7, #176]
 126:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 234              		.loc 1 126 26
 235 00ac 0023     		movs	r3, #0
 236 00ae C7F8B430 		str	r3, [r7, #180]
 127:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 237              		.loc 1 127 5
 238 00b2 07F1AC03 		add	r3, r7, #172
 239 00b6 1946     		mov	r1, r3
 240 00b8 1A48     		ldr	r0, .L9+8
 241 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 128:Core/Src/stm32l4xx_hal_msp.c **** 
 129:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA Init */
 130:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 Init */
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 242              		.loc 1 131 24
 243 00be 1A4B     		ldr	r3, .L9+12
 244 00c0 1A4A     		ldr	r2, .L9+16
 245 00c2 1A60     		str	r2, [r3]
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 246              		.loc 1 132 28
 247 00c4 184B     		ldr	r3, .L9+12
 248 00c6 0522     		movs	r2, #5
 249 00c8 5A60     		str	r2, [r3, #4]
 133:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 250              		.loc 1 133 30
 251 00ca 174B     		ldr	r3, .L9+12
 252 00cc 0022     		movs	r2, #0
 253 00ce 9A60     		str	r2, [r3, #8]
 134:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 254              		.loc 1 134 30
 255 00d0 154B     		ldr	r3, .L9+12
 256 00d2 0022     		movs	r2, #0
 257 00d4 DA60     		str	r2, [r3, #12]
 135:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 258              		.loc 1 135 27
 259 00d6 144B     		ldr	r3, .L9+12
 260 00d8 8022     		movs	r2, #128
 261 00da 1A61     		str	r2, [r3, #16]
 136:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 262              		.loc 1 136 40
 263 00dc 124B     		ldr	r3, .L9+12
 264 00de 4FF40072 		mov	r2, #512
 265 00e2 5A61     		str	r2, [r3, #20]
 137:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 266              		.loc 1 137 37
 267 00e4 104B     		ldr	r3, .L9+12
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 8


 268 00e6 4FF40062 		mov	r2, #2048
 269 00ea 9A61     		str	r2, [r3, #24]
 138:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 270              		.loc 1 138 25
 271 00ec 0E4B     		ldr	r3, .L9+12
 272 00ee 2022     		movs	r2, #32
 273 00f0 DA61     		str	r2, [r3, #28]
 139:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 274              		.loc 1 139 29
 275 00f2 0D4B     		ldr	r3, .L9+12
 276 00f4 0022     		movs	r2, #0
 277 00f6 1A62     		str	r2, [r3, #32]
 140:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 278              		.loc 1 140 9
 279 00f8 0B48     		ldr	r0, .L9+12
 280 00fa FFF7FEFF 		bl	HAL_DMA_Init
 281 00fe 0346     		mov	r3, r0
 282              		.loc 1 140 8
 283 0100 002B     		cmp	r3, #0
 284 0102 01D0     		beq	.L7
 141:Core/Src/stm32l4xx_hal_msp.c ****     {
 142:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 285              		.loc 1 142 7
 286 0104 FFF7FEFF 		bl	Error_Handler
 287              	.L7:
 143:Core/Src/stm32l4xx_hal_msp.c ****     }
 144:Core/Src/stm32l4xx_hal_msp.c **** 
 145:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 288              		.loc 1 145 5
 289 0108 7B68     		ldr	r3, [r7, #4]
 290 010a 074A     		ldr	r2, .L9+12
 291 010c 1A65     		str	r2, [r3, #80]
 292 010e 064A     		ldr	r2, .L9+12
 293 0110 7B68     		ldr	r3, [r7, #4]
 294 0112 9362     		str	r3, [r2, #40]
 295              	.L8:
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 149:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 150:Core/Src/stm32l4xx_hal_msp.c ****   }
 151:Core/Src/stm32l4xx_hal_msp.c **** 
 152:Core/Src/stm32l4xx_hal_msp.c **** }
 296              		.loc 1 152 1
 297 0114 00BF     		nop
 298 0116 C037     		adds	r7, r7, #192
 299              		.cfi_def_cfa_offset 8
 300 0118 BD46     		mov	sp, r7
 301              		.cfi_def_cfa_register 13
 302              		@ sp needed
 303 011a 80BD     		pop	{r7, pc}
 304              	.L10:
 305              		.align	2
 306              	.L9:
 307 011c 00000450 		.word	1342439424
 308 0120 00100240 		.word	1073876992
 309 0124 00080048 		.word	1207961600
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 9


 310 0128 00000000 		.word	hdma_adc1
 311 012c 08000240 		.word	1073872904
 312              		.cfi_endproc
 313              	.LFE322:
 315              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 316              		.align	1
 317              		.global	HAL_ADC_MspDeInit
 318              		.syntax unified
 319              		.thumb
 320              		.thumb_func
 322              	HAL_ADC_MspDeInit:
 323              	.LFB323:
 153:Core/Src/stm32l4xx_hal_msp.c **** 
 154:Core/Src/stm32l4xx_hal_msp.c **** /**
 155:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 156:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 157:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 158:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 159:Core/Src/stm32l4xx_hal_msp.c **** */
 160:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 161:Core/Src/stm32l4xx_hal_msp.c **** {
 324              		.loc 1 161 1
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 8
 327              		@ frame_needed = 1, uses_anonymous_args = 0
 328 0000 80B5     		push	{r7, lr}
 329              		.cfi_def_cfa_offset 8
 330              		.cfi_offset 7, -8
 331              		.cfi_offset 14, -4
 332 0002 82B0     		sub	sp, sp, #8
 333              		.cfi_def_cfa_offset 16
 334 0004 00AF     		add	r7, sp, #0
 335              		.cfi_def_cfa_register 7
 336 0006 7860     		str	r0, [r7, #4]
 162:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 337              		.loc 1 162 10
 338 0008 7B68     		ldr	r3, [r7, #4]
 339 000a 1B68     		ldr	r3, [r3]
 340              		.loc 1 162 5
 341 000c 0A4A     		ldr	r2, .L14
 342 000e 9342     		cmp	r3, r2
 343 0010 0ED1     		bne	.L13
 163:Core/Src/stm32l4xx_hal_msp.c ****   {
 164:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 165:Core/Src/stm32l4xx_hal_msp.c **** 
 166:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 167:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 168:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 344              		.loc 1 168 5
 345 0012 0A4B     		ldr	r3, .L14+4
 346 0014 DB6C     		ldr	r3, [r3, #76]
 347 0016 094A     		ldr	r2, .L14+4
 348 0018 23F40053 		bic	r3, r3, #8192
 349 001c D364     		str	r3, [r2, #76]
 169:Core/Src/stm32l4xx_hal_msp.c **** 
 170:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 171:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 10


 172:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 173:Core/Src/stm32l4xx_hal_msp.c ****     */
 174:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 350              		.loc 1 174 5
 351 001e 0321     		movs	r1, #3
 352 0020 0748     		ldr	r0, .L14+8
 353 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 175:Core/Src/stm32l4xx_hal_msp.c **** 
 176:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 177:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 354              		.loc 1 177 5
 355 0026 7B68     		ldr	r3, [r7, #4]
 356 0028 1B6D     		ldr	r3, [r3, #80]
 357 002a 1846     		mov	r0, r3
 358 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 359              	.L13:
 178:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 179:Core/Src/stm32l4xx_hal_msp.c **** 
 180:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 181:Core/Src/stm32l4xx_hal_msp.c ****   }
 182:Core/Src/stm32l4xx_hal_msp.c **** 
 183:Core/Src/stm32l4xx_hal_msp.c **** }
 360              		.loc 1 183 1
 361 0030 00BF     		nop
 362 0032 0837     		adds	r7, r7, #8
 363              		.cfi_def_cfa_offset 8
 364 0034 BD46     		mov	sp, r7
 365              		.cfi_def_cfa_register 13
 366              		@ sp needed
 367 0036 80BD     		pop	{r7, pc}
 368              	.L15:
 369              		.align	2
 370              	.L14:
 371 0038 00000450 		.word	1342439424
 372 003c 00100240 		.word	1073876992
 373 0040 00080048 		.word	1207961600
 374              		.cfi_endproc
 375              	.LFE323:
 377              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 378              		.align	1
 379              		.global	HAL_UART_MspInit
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	HAL_UART_MspInit:
 385              	.LFB324:
 184:Core/Src/stm32l4xx_hal_msp.c **** 
 185:Core/Src/stm32l4xx_hal_msp.c **** /**
 186:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 187:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 188:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 189:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 190:Core/Src/stm32l4xx_hal_msp.c **** */
 191:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 192:Core/Src/stm32l4xx_hal_msp.c **** {
 386              		.loc 1 192 1
 387              		.cfi_startproc
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 11


 388              		@ args = 0, pretend = 0, frame = 200
 389              		@ frame_needed = 1, uses_anonymous_args = 0
 390 0000 80B5     		push	{r7, lr}
 391              		.cfi_def_cfa_offset 8
 392              		.cfi_offset 7, -8
 393              		.cfi_offset 14, -4
 394 0002 B2B0     		sub	sp, sp, #200
 395              		.cfi_def_cfa_offset 208
 396 0004 00AF     		add	r7, sp, #0
 397              		.cfi_def_cfa_register 7
 398 0006 7860     		str	r0, [r7, #4]
 193:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 399              		.loc 1 193 20
 400 0008 07F1B403 		add	r3, r7, #180
 401 000c 0022     		movs	r2, #0
 402 000e 1A60     		str	r2, [r3]
 403 0010 5A60     		str	r2, [r3, #4]
 404 0012 9A60     		str	r2, [r3, #8]
 405 0014 DA60     		str	r2, [r3, #12]
 406 0016 1A61     		str	r2, [r3, #16]
 194:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 407              		.loc 1 194 28
 408 0018 07F11C03 		add	r3, r7, #28
 409 001c 9822     		movs	r2, #152
 410 001e 0021     		movs	r1, #0
 411 0020 1846     		mov	r0, r3
 412 0022 FFF7FEFF 		bl	memset
 195:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 413              		.loc 1 195 11
 414 0026 7B68     		ldr	r3, [r7, #4]
 415 0028 1B68     		ldr	r3, [r3]
 416              		.loc 1 195 5
 417 002a 5C4A     		ldr	r2, .L23
 418 002c 9342     		cmp	r3, r2
 419 002e 6FD1     		bne	.L17
 196:Core/Src/stm32l4xx_hal_msp.c ****   {
 197:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
 198:Core/Src/stm32l4xx_hal_msp.c **** 
 199:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 0 */
 200:Core/Src/stm32l4xx_hal_msp.c **** 
 201:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 202:Core/Src/stm32l4xx_hal_msp.c ****   */
 203:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 420              		.loc 1 203 40
 421 0030 2023     		movs	r3, #32
 422 0032 FB61     		str	r3, [r7, #28]
 204:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 423              		.loc 1 204 41
 424 0034 0023     		movs	r3, #0
 425 0036 FB66     		str	r3, [r7, #108]
 205:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 426              		.loc 1 205 9
 427 0038 07F11C03 		add	r3, r7, #28
 428 003c 1846     		mov	r0, r3
 429 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 430 0042 0346     		mov	r3, r0
 431              		.loc 1 205 8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 12


 432 0044 002B     		cmp	r3, #0
 433 0046 01D0     		beq	.L18
 206:Core/Src/stm32l4xx_hal_msp.c ****     {
 207:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 434              		.loc 1 207 7
 435 0048 FFF7FEFF 		bl	Error_Handler
 436              	.L18:
 437              	.LBB6:
 208:Core/Src/stm32l4xx_hal_msp.c ****     }
 209:Core/Src/stm32l4xx_hal_msp.c **** 
 210:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 211:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
 438              		.loc 1 211 5
 439 004c 544B     		ldr	r3, .L23+4
 440 004e DB6D     		ldr	r3, [r3, #92]
 441 0050 534A     		ldr	r2, .L23+4
 442 0052 43F00103 		orr	r3, r3, #1
 443 0056 D365     		str	r3, [r2, #92]
 444 0058 514B     		ldr	r3, .L23+4
 445 005a DB6D     		ldr	r3, [r3, #92]
 446 005c 03F00103 		and	r3, r3, #1
 447 0060 BB61     		str	r3, [r7, #24]
 448 0062 BB69     		ldr	r3, [r7, #24]
 449              	.LBE6:
 450              	.LBB7:
 212:Core/Src/stm32l4xx_hal_msp.c **** 
 213:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 451              		.loc 1 213 5
 452 0064 4E4B     		ldr	r3, .L23+4
 453 0066 DB6C     		ldr	r3, [r3, #76]
 454 0068 4D4A     		ldr	r2, .L23+4
 455 006a 43F04003 		orr	r3, r3, #64
 456 006e D364     		str	r3, [r2, #76]
 457 0070 4B4B     		ldr	r3, .L23+4
 458 0072 DB6C     		ldr	r3, [r3, #76]
 459 0074 03F04003 		and	r3, r3, #64
 460 0078 7B61     		str	r3, [r7, #20]
 461 007a 7B69     		ldr	r3, [r7, #20]
 462              	.LBE7:
 214:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 463              		.loc 1 214 5
 464 007c FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 215:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 216:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 217:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 218:Core/Src/stm32l4xx_hal_msp.c ****     */
 219:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 465              		.loc 1 219 25
 466 0080 4FF4C073 		mov	r3, #384
 467 0084 C7F8B430 		str	r3, [r7, #180]
 220:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 468              		.loc 1 220 26
 469 0088 0223     		movs	r3, #2
 470 008a C7F8B830 		str	r3, [r7, #184]
 221:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 471              		.loc 1 221 26
 472 008e 0023     		movs	r3, #0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 13


 473 0090 C7F8BC30 		str	r3, [r7, #188]
 222:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 474              		.loc 1 222 27
 475 0094 0323     		movs	r3, #3
 476 0096 C7F8C030 		str	r3, [r7, #192]
 223:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 477              		.loc 1 223 31
 478 009a 0823     		movs	r3, #8
 479 009c C7F8C430 		str	r3, [r7, #196]
 224:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 480              		.loc 1 224 5
 481 00a0 07F1B403 		add	r3, r7, #180
 482 00a4 1946     		mov	r1, r3
 483 00a6 3F48     		ldr	r0, .L23+8
 484 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 225:Core/Src/stm32l4xx_hal_msp.c **** 
 226:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 DMA Init */
 227:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1_RX Init */
 228:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Instance = DMA1_Channel2;
 485              		.loc 1 228 30
 486 00ac 3E4B     		ldr	r3, .L23+12
 487 00ae 3F4A     		ldr	r2, .L23+16
 488 00b0 1A60     		str	r2, [r3]
 229:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 489              		.loc 1 229 34
 490 00b2 3D4B     		ldr	r3, .L23+12
 491 00b4 2322     		movs	r2, #35
 492 00b6 5A60     		str	r2, [r3, #4]
 230:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 493              		.loc 1 230 36
 494 00b8 3B4B     		ldr	r3, .L23+12
 495 00ba 0022     		movs	r2, #0
 496 00bc 9A60     		str	r2, [r3, #8]
 231:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 497              		.loc 1 231 36
 498 00be 3A4B     		ldr	r3, .L23+12
 499 00c0 0022     		movs	r2, #0
 500 00c2 DA60     		str	r2, [r3, #12]
 232:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 501              		.loc 1 232 33
 502 00c4 384B     		ldr	r3, .L23+12
 503 00c6 8022     		movs	r2, #128
 504 00c8 1A61     		str	r2, [r3, #16]
 233:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 505              		.loc 1 233 46
 506 00ca 374B     		ldr	r3, .L23+12
 507 00cc 0022     		movs	r2, #0
 508 00ce 5A61     		str	r2, [r3, #20]
 234:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 509              		.loc 1 234 43
 510 00d0 354B     		ldr	r3, .L23+12
 511 00d2 0022     		movs	r2, #0
 512 00d4 9A61     		str	r2, [r3, #24]
 235:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 513              		.loc 1 235 31
 514 00d6 344B     		ldr	r3, .L23+12
 515 00d8 0022     		movs	r2, #0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 14


 516 00da DA61     		str	r2, [r3, #28]
 236:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 517              		.loc 1 236 35
 518 00dc 324B     		ldr	r3, .L23+12
 519 00de 0022     		movs	r2, #0
 520 00e0 1A62     		str	r2, [r3, #32]
 237:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 521              		.loc 1 237 9
 522 00e2 3148     		ldr	r0, .L23+12
 523 00e4 FFF7FEFF 		bl	HAL_DMA_Init
 524 00e8 0346     		mov	r3, r0
 525              		.loc 1 237 8
 526 00ea 002B     		cmp	r3, #0
 527 00ec 01D0     		beq	.L19
 238:Core/Src/stm32l4xx_hal_msp.c ****     {
 239:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 528              		.loc 1 239 7
 529 00ee FFF7FEFF 		bl	Error_Handler
 530              	.L19:
 240:Core/Src/stm32l4xx_hal_msp.c ****     }
 241:Core/Src/stm32l4xx_hal_msp.c **** 
 242:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 531              		.loc 1 242 5
 532 00f2 7B68     		ldr	r3, [r7, #4]
 533 00f4 2C4A     		ldr	r2, .L23+12
 534 00f6 DA67     		str	r2, [r3, #124]
 535 00f8 2B4A     		ldr	r2, .L23+12
 536 00fa 7B68     		ldr	r3, [r7, #4]
 537 00fc 9362     		str	r3, [r2, #40]
 243:Core/Src/stm32l4xx_hal_msp.c **** 
 244:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 interrupt Init */
 245:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 538              		.loc 1 245 5
 539 00fe 0022     		movs	r2, #0
 540 0100 0021     		movs	r1, #0
 541 0102 4620     		movs	r0, #70
 542 0104 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 246:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 543              		.loc 1 246 5
 544 0108 4620     		movs	r0, #70
 545 010a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 247:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 248:Core/Src/stm32l4xx_hal_msp.c **** 
 249:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 1 */
 250:Core/Src/stm32l4xx_hal_msp.c ****   }
 251:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==UART4)
 252:Core/Src/stm32l4xx_hal_msp.c ****   {
 253:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 254:Core/Src/stm32l4xx_hal_msp.c **** 
 255:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 256:Core/Src/stm32l4xx_hal_msp.c **** 
 257:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 258:Core/Src/stm32l4xx_hal_msp.c ****   */
 259:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 260:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 261:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 262:Core/Src/stm32l4xx_hal_msp.c ****     {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 15


 263:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 264:Core/Src/stm32l4xx_hal_msp.c ****     }
 265:Core/Src/stm32l4xx_hal_msp.c **** 
 266:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 267:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 268:Core/Src/stm32l4xx_hal_msp.c **** 
 269:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 270:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 271:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> UART4_TX
 272:Core/Src/stm32l4xx_hal_msp.c ****     PA1     ------> UART4_RX
 273:Core/Src/stm32l4xx_hal_msp.c ****     */
 274:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 275:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 276:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 277:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 278:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 279:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 280:Core/Src/stm32l4xx_hal_msp.c **** 
 281:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 282:Core/Src/stm32l4xx_hal_msp.c **** 
 283:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 284:Core/Src/stm32l4xx_hal_msp.c ****   }
 285:Core/Src/stm32l4xx_hal_msp.c **** 
 286:Core/Src/stm32l4xx_hal_msp.c **** }
 546              		.loc 1 286 1
 547 010e 40E0     		b	.L22
 548              	.L17:
 251:Core/Src/stm32l4xx_hal_msp.c ****   {
 549              		.loc 1 251 16
 550 0110 7B68     		ldr	r3, [r7, #4]
 551 0112 1B68     		ldr	r3, [r3]
 251:Core/Src/stm32l4xx_hal_msp.c ****   {
 552              		.loc 1 251 10
 553 0114 264A     		ldr	r2, .L23+20
 554 0116 9342     		cmp	r3, r2
 555 0118 3BD1     		bne	.L22
 259:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 556              		.loc 1 259 40
 557 011a 0823     		movs	r3, #8
 558 011c FB61     		str	r3, [r7, #28]
 260:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 559              		.loc 1 260 39
 560 011e 0023     		movs	r3, #0
 561 0120 7B66     		str	r3, [r7, #100]
 261:Core/Src/stm32l4xx_hal_msp.c ****     {
 562              		.loc 1 261 9
 563 0122 07F11C03 		add	r3, r7, #28
 564 0126 1846     		mov	r0, r3
 565 0128 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 566 012c 0346     		mov	r3, r0
 261:Core/Src/stm32l4xx_hal_msp.c ****     {
 567              		.loc 1 261 8
 568 012e 002B     		cmp	r3, #0
 569 0130 01D0     		beq	.L21
 263:Core/Src/stm32l4xx_hal_msp.c ****     }
 570              		.loc 1 263 7
 571 0132 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 16


 572              	.L21:
 573              	.LBB8:
 267:Core/Src/stm32l4xx_hal_msp.c **** 
 574              		.loc 1 267 5
 575 0136 1A4B     		ldr	r3, .L23+4
 576 0138 9B6D     		ldr	r3, [r3, #88]
 577 013a 194A     		ldr	r2, .L23+4
 578 013c 43F40023 		orr	r3, r3, #524288
 579 0140 9365     		str	r3, [r2, #88]
 580 0142 174B     		ldr	r3, .L23+4
 581 0144 9B6D     		ldr	r3, [r3, #88]
 582 0146 03F40023 		and	r3, r3, #524288
 583 014a 3B61     		str	r3, [r7, #16]
 584 014c 3B69     		ldr	r3, [r7, #16]
 585              	.LBE8:
 586              	.LBB9:
 269:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 587              		.loc 1 269 5
 588 014e 144B     		ldr	r3, .L23+4
 589 0150 DB6C     		ldr	r3, [r3, #76]
 590 0152 134A     		ldr	r2, .L23+4
 591 0154 43F00103 		orr	r3, r3, #1
 592 0158 D364     		str	r3, [r2, #76]
 593 015a 114B     		ldr	r3, .L23+4
 594 015c DB6C     		ldr	r3, [r3, #76]
 595 015e 03F00103 		and	r3, r3, #1
 596 0162 FB60     		str	r3, [r7, #12]
 597 0164 FB68     		ldr	r3, [r7, #12]
 598              	.LBE9:
 274:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 599              		.loc 1 274 25
 600 0166 0323     		movs	r3, #3
 601 0168 C7F8B430 		str	r3, [r7, #180]
 275:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 602              		.loc 1 275 26
 603 016c 0223     		movs	r3, #2
 604 016e C7F8B830 		str	r3, [r7, #184]
 276:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 605              		.loc 1 276 26
 606 0172 0023     		movs	r3, #0
 607 0174 C7F8BC30 		str	r3, [r7, #188]
 277:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 608              		.loc 1 277 27
 609 0178 0323     		movs	r3, #3
 610 017a C7F8C030 		str	r3, [r7, #192]
 278:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 611              		.loc 1 278 31
 612 017e 0823     		movs	r3, #8
 613 0180 C7F8C430 		str	r3, [r7, #196]
 279:Core/Src/stm32l4xx_hal_msp.c **** 
 614              		.loc 1 279 5
 615 0184 07F1B403 		add	r3, r7, #180
 616 0188 1946     		mov	r1, r3
 617 018a 4FF09040 		mov	r0, #1207959552
 618 018e FFF7FEFF 		bl	HAL_GPIO_Init
 619              	.L22:
 620              		.loc 1 286 1
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 17


 621 0192 00BF     		nop
 622 0194 C837     		adds	r7, r7, #200
 623              		.cfi_def_cfa_offset 8
 624 0196 BD46     		mov	sp, r7
 625              		.cfi_def_cfa_register 13
 626              		@ sp needed
 627 0198 80BD     		pop	{r7, pc}
 628              	.L24:
 629 019a 00BF     		.align	2
 630              	.L23:
 631 019c 00800040 		.word	1073774592
 632 01a0 00100240 		.word	1073876992
 633 01a4 00180048 		.word	1207965696
 634 01a8 00000000 		.word	hdma_lpuart1_rx
 635 01ac 1C000240 		.word	1073872924
 636 01b0 004C0040 		.word	1073761280
 637              		.cfi_endproc
 638              	.LFE324:
 640              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 641              		.align	1
 642              		.global	HAL_UART_MspDeInit
 643              		.syntax unified
 644              		.thumb
 645              		.thumb_func
 647              	HAL_UART_MspDeInit:
 648              	.LFB325:
 287:Core/Src/stm32l4xx_hal_msp.c **** 
 288:Core/Src/stm32l4xx_hal_msp.c **** /**
 289:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 290:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 291:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 292:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 293:Core/Src/stm32l4xx_hal_msp.c **** */
 294:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 295:Core/Src/stm32l4xx_hal_msp.c **** {
 649              		.loc 1 295 1
 650              		.cfi_startproc
 651              		@ args = 0, pretend = 0, frame = 8
 652              		@ frame_needed = 1, uses_anonymous_args = 0
 653 0000 80B5     		push	{r7, lr}
 654              		.cfi_def_cfa_offset 8
 655              		.cfi_offset 7, -8
 656              		.cfi_offset 14, -4
 657 0002 82B0     		sub	sp, sp, #8
 658              		.cfi_def_cfa_offset 16
 659 0004 00AF     		add	r7, sp, #0
 660              		.cfi_def_cfa_register 7
 661 0006 7860     		str	r0, [r7, #4]
 296:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 662              		.loc 1 296 11
 663 0008 7B68     		ldr	r3, [r7, #4]
 664 000a 1B68     		ldr	r3, [r3]
 665              		.loc 1 296 5
 666 000c 154A     		ldr	r2, .L29
 667 000e 9342     		cmp	r3, r2
 668 0010 13D1     		bne	.L26
 297:Core/Src/stm32l4xx_hal_msp.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 18


 298:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
 299:Core/Src/stm32l4xx_hal_msp.c **** 
 300:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 301:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 302:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 669              		.loc 1 302 5
 670 0012 154B     		ldr	r3, .L29+4
 671 0014 DB6D     		ldr	r3, [r3, #92]
 672 0016 144A     		ldr	r2, .L29+4
 673 0018 23F00103 		bic	r3, r3, #1
 674 001c D365     		str	r3, [r2, #92]
 303:Core/Src/stm32l4xx_hal_msp.c **** 
 304:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 305:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 306:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 307:Core/Src/stm32l4xx_hal_msp.c ****     */
 308:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, STLINK_TX_Pin|STLINK_RX_Pin);
 675              		.loc 1 308 5
 676 001e 4FF4C071 		mov	r1, #384
 677 0022 1248     		ldr	r0, .L29+8
 678 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 309:Core/Src/stm32l4xx_hal_msp.c **** 
 310:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 DMA DeInit */
 311:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 679              		.loc 1 311 5
 680 0028 7B68     		ldr	r3, [r7, #4]
 681 002a DB6F     		ldr	r3, [r3, #124]
 682 002c 1846     		mov	r0, r3
 683 002e FFF7FEFF 		bl	HAL_DMA_DeInit
 312:Core/Src/stm32l4xx_hal_msp.c **** 
 313:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 interrupt DeInit */
 314:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 684              		.loc 1 314 5
 685 0032 4620     		movs	r0, #70
 686 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 315:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 316:Core/Src/stm32l4xx_hal_msp.c **** 
 317:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 318:Core/Src/stm32l4xx_hal_msp.c ****   }
 319:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==UART4)
 320:Core/Src/stm32l4xx_hal_msp.c ****   {
 321:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 322:Core/Src/stm32l4xx_hal_msp.c **** 
 323:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 324:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 325:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 326:Core/Src/stm32l4xx_hal_msp.c **** 
 327:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 328:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> UART4_TX
 329:Core/Src/stm32l4xx_hal_msp.c ****     PA1     ------> UART4_RX
 330:Core/Src/stm32l4xx_hal_msp.c ****     */
 331:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 332:Core/Src/stm32l4xx_hal_msp.c **** 
 333:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 334:Core/Src/stm32l4xx_hal_msp.c **** 
 335:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
 336:Core/Src/stm32l4xx_hal_msp.c ****   }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 19


 337:Core/Src/stm32l4xx_hal_msp.c **** 
 338:Core/Src/stm32l4xx_hal_msp.c **** }
 687              		.loc 1 338 1
 688 0038 0FE0     		b	.L28
 689              	.L26:
 319:Core/Src/stm32l4xx_hal_msp.c ****   {
 690              		.loc 1 319 16
 691 003a 7B68     		ldr	r3, [r7, #4]
 692 003c 1B68     		ldr	r3, [r3]
 319:Core/Src/stm32l4xx_hal_msp.c ****   {
 693              		.loc 1 319 10
 694 003e 0C4A     		ldr	r2, .L29+12
 695 0040 9342     		cmp	r3, r2
 696 0042 0AD1     		bne	.L28
 325:Core/Src/stm32l4xx_hal_msp.c **** 
 697              		.loc 1 325 5
 698 0044 084B     		ldr	r3, .L29+4
 699 0046 9B6D     		ldr	r3, [r3, #88]
 700 0048 074A     		ldr	r2, .L29+4
 701 004a 23F40023 		bic	r3, r3, #524288
 702 004e 9365     		str	r3, [r2, #88]
 331:Core/Src/stm32l4xx_hal_msp.c **** 
 703              		.loc 1 331 5
 704 0050 0321     		movs	r1, #3
 705 0052 4FF09040 		mov	r0, #1207959552
 706 0056 FFF7FEFF 		bl	HAL_GPIO_DeInit
 707              	.L28:
 708              		.loc 1 338 1
 709 005a 00BF     		nop
 710 005c 0837     		adds	r7, r7, #8
 711              		.cfi_def_cfa_offset 8
 712 005e BD46     		mov	sp, r7
 713              		.cfi_def_cfa_register 13
 714              		@ sp needed
 715 0060 80BD     		pop	{r7, pc}
 716              	.L30:
 717 0062 00BF     		.align	2
 718              	.L29:
 719 0064 00800040 		.word	1073774592
 720 0068 00100240 		.word	1073876992
 721 006c 00180048 		.word	1207965696
 722 0070 004C0040 		.word	1073761280
 723              		.cfi_endproc
 724              	.LFE325:
 726              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 727              		.align	1
 728              		.global	HAL_TIM_Base_MspInit
 729              		.syntax unified
 730              		.thumb
 731              		.thumb_func
 733              	HAL_TIM_Base_MspInit:
 734              	.LFB326:
 339:Core/Src/stm32l4xx_hal_msp.c **** 
 340:Core/Src/stm32l4xx_hal_msp.c **** /**
 341:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 342:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 343:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 20


 344:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 345:Core/Src/stm32l4xx_hal_msp.c **** */
 346:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 347:Core/Src/stm32l4xx_hal_msp.c **** {
 735              		.loc 1 347 1
 736              		.cfi_startproc
 737              		@ args = 0, pretend = 0, frame = 16
 738              		@ frame_needed = 1, uses_anonymous_args = 0
 739              		@ link register save eliminated.
 740 0000 80B4     		push	{r7}
 741              		.cfi_def_cfa_offset 4
 742              		.cfi_offset 7, -4
 743 0002 85B0     		sub	sp, sp, #20
 744              		.cfi_def_cfa_offset 24
 745 0004 00AF     		add	r7, sp, #0
 746              		.cfi_def_cfa_register 7
 747 0006 7860     		str	r0, [r7, #4]
 348:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 748              		.loc 1 348 15
 749 0008 7B68     		ldr	r3, [r7, #4]
 750 000a 1B68     		ldr	r3, [r3]
 751              		.loc 1 348 5
 752 000c 134A     		ldr	r2, .L35
 753 000e 9342     		cmp	r3, r2
 754 0010 0CD1     		bne	.L32
 755              	.LBB10:
 349:Core/Src/stm32l4xx_hal_msp.c ****   {
 350:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 351:Core/Src/stm32l4xx_hal_msp.c **** 
 352:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 353:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 354:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 756              		.loc 1 354 5
 757 0012 134B     		ldr	r3, .L35+4
 758 0014 9B6D     		ldr	r3, [r3, #88]
 759 0016 124A     		ldr	r2, .L35+4
 760 0018 43F00203 		orr	r3, r3, #2
 761 001c 9365     		str	r3, [r2, #88]
 762 001e 104B     		ldr	r3, .L35+4
 763 0020 9B6D     		ldr	r3, [r3, #88]
 764 0022 03F00203 		and	r3, r3, #2
 765 0026 FB60     		str	r3, [r7, #12]
 766 0028 FB68     		ldr	r3, [r7, #12]
 767              	.LBE10:
 355:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 356:Core/Src/stm32l4xx_hal_msp.c **** 
 357:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 358:Core/Src/stm32l4xx_hal_msp.c ****   }
 359:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 360:Core/Src/stm32l4xx_hal_msp.c ****   {
 361:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 362:Core/Src/stm32l4xx_hal_msp.c **** 
 363:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 364:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 365:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 366:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 367:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 21


 368:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 369:Core/Src/stm32l4xx_hal_msp.c ****   }
 370:Core/Src/stm32l4xx_hal_msp.c **** 
 371:Core/Src/stm32l4xx_hal_msp.c **** }
 768              		.loc 1 371 1
 769 002a 10E0     		b	.L34
 770              	.L32:
 359:Core/Src/stm32l4xx_hal_msp.c ****   {
 771              		.loc 1 359 20
 772 002c 7B68     		ldr	r3, [r7, #4]
 773 002e 1B68     		ldr	r3, [r3]
 359:Core/Src/stm32l4xx_hal_msp.c ****   {
 774              		.loc 1 359 10
 775 0030 0C4A     		ldr	r2, .L35+8
 776 0032 9342     		cmp	r3, r2
 777 0034 0BD1     		bne	.L34
 778              	.LBB11:
 365:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 779              		.loc 1 365 5
 780 0036 0A4B     		ldr	r3, .L35+4
 781 0038 9B6D     		ldr	r3, [r3, #88]
 782 003a 094A     		ldr	r2, .L35+4
 783 003c 43F00403 		orr	r3, r3, #4
 784 0040 9365     		str	r3, [r2, #88]
 785 0042 074B     		ldr	r3, .L35+4
 786 0044 9B6D     		ldr	r3, [r3, #88]
 787 0046 03F00403 		and	r3, r3, #4
 788 004a BB60     		str	r3, [r7, #8]
 789 004c BB68     		ldr	r3, [r7, #8]
 790              	.L34:
 791              	.LBE11:
 792              		.loc 1 371 1
 793 004e 00BF     		nop
 794 0050 1437     		adds	r7, r7, #20
 795              		.cfi_def_cfa_offset 4
 796 0052 BD46     		mov	sp, r7
 797              		.cfi_def_cfa_register 13
 798              		@ sp needed
 799 0054 5DF8047B 		ldr	r7, [sp], #4
 800              		.cfi_restore 7
 801              		.cfi_def_cfa_offset 0
 802 0058 7047     		bx	lr
 803              	.L36:
 804 005a 00BF     		.align	2
 805              	.L35:
 806 005c 00040040 		.word	1073742848
 807 0060 00100240 		.word	1073876992
 808 0064 00080040 		.word	1073743872
 809              		.cfi_endproc
 810              	.LFE326:
 812              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 813              		.align	1
 814              		.global	HAL_TIM_MspPostInit
 815              		.syntax unified
 816              		.thumb
 817              		.thumb_func
 819              	HAL_TIM_MspPostInit:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 22


 820              	.LFB327:
 372:Core/Src/stm32l4xx_hal_msp.c **** 
 373:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 374:Core/Src/stm32l4xx_hal_msp.c **** {
 821              		.loc 1 374 1
 822              		.cfi_startproc
 823              		@ args = 0, pretend = 0, frame = 32
 824              		@ frame_needed = 1, uses_anonymous_args = 0
 825 0000 80B5     		push	{r7, lr}
 826              		.cfi_def_cfa_offset 8
 827              		.cfi_offset 7, -8
 828              		.cfi_offset 14, -4
 829 0002 88B0     		sub	sp, sp, #32
 830              		.cfi_def_cfa_offset 40
 831 0004 00AF     		add	r7, sp, #0
 832              		.cfi_def_cfa_register 7
 833 0006 7860     		str	r0, [r7, #4]
 375:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 834              		.loc 1 375 20
 835 0008 07F10C03 		add	r3, r7, #12
 836 000c 0022     		movs	r2, #0
 837 000e 1A60     		str	r2, [r3]
 838 0010 5A60     		str	r2, [r3, #4]
 839 0012 9A60     		str	r2, [r3, #8]
 840 0014 DA60     		str	r2, [r3, #12]
 841 0016 1A61     		str	r2, [r3, #16]
 376:Core/Src/stm32l4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 842              		.loc 1 376 10
 843 0018 7B68     		ldr	r3, [r7, #4]
 844 001a 1B68     		ldr	r3, [r3]
 845              		.loc 1 376 5
 846 001c 114A     		ldr	r2, .L40
 847 001e 9342     		cmp	r3, r2
 848 0020 1BD1     		bne	.L39
 849              	.LBB12:
 377:Core/Src/stm32l4xx_hal_msp.c ****   {
 378:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 379:Core/Src/stm32l4xx_hal_msp.c **** 
 380:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 381:Core/Src/stm32l4xx_hal_msp.c **** 
 382:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 850              		.loc 1 382 5
 851 0022 114B     		ldr	r3, .L40+4
 852 0024 DB6C     		ldr	r3, [r3, #76]
 853 0026 104A     		ldr	r2, .L40+4
 854 0028 43F01003 		orr	r3, r3, #16
 855 002c D364     		str	r3, [r2, #76]
 856 002e 0E4B     		ldr	r3, .L40+4
 857 0030 DB6C     		ldr	r3, [r3, #76]
 858 0032 03F01003 		and	r3, r3, #16
 859 0036 BB60     		str	r3, [r7, #8]
 860 0038 BB68     		ldr	r3, [r7, #8]
 861              	.LBE12:
 383:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 384:Core/Src/stm32l4xx_hal_msp.c ****     PE3     ------> TIM3_CH1
 385:Core/Src/stm32l4xx_hal_msp.c ****     PE4     ------> TIM3_CH2
 386:Core/Src/stm32l4xx_hal_msp.c ****     PE5     ------> TIM3_CH3
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 23


 387:Core/Src/stm32l4xx_hal_msp.c ****     */
 388:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 862              		.loc 1 388 25
 863 003a 3823     		movs	r3, #56
 864 003c FB60     		str	r3, [r7, #12]
 389:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 865              		.loc 1 389 26
 866 003e 0223     		movs	r3, #2
 867 0040 3B61     		str	r3, [r7, #16]
 390:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 868              		.loc 1 390 26
 869 0042 0023     		movs	r3, #0
 870 0044 7B61     		str	r3, [r7, #20]
 391:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 871              		.loc 1 391 27
 872 0046 0023     		movs	r3, #0
 873 0048 BB61     		str	r3, [r7, #24]
 392:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 874              		.loc 1 392 31
 875 004a 0223     		movs	r3, #2
 876 004c FB61     		str	r3, [r7, #28]
 393:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 877              		.loc 1 393 5
 878 004e 07F10C03 		add	r3, r7, #12
 879 0052 1946     		mov	r1, r3
 880 0054 0548     		ldr	r0, .L40+8
 881 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 882              	.L39:
 394:Core/Src/stm32l4xx_hal_msp.c **** 
 395:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 396:Core/Src/stm32l4xx_hal_msp.c **** 
 397:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 398:Core/Src/stm32l4xx_hal_msp.c ****   }
 399:Core/Src/stm32l4xx_hal_msp.c **** 
 400:Core/Src/stm32l4xx_hal_msp.c **** }
 883              		.loc 1 400 1
 884 005a 00BF     		nop
 885 005c 2037     		adds	r7, r7, #32
 886              		.cfi_def_cfa_offset 8
 887 005e BD46     		mov	sp, r7
 888              		.cfi_def_cfa_register 13
 889              		@ sp needed
 890 0060 80BD     		pop	{r7, pc}
 891              	.L41:
 892 0062 00BF     		.align	2
 893              	.L40:
 894 0064 00040040 		.word	1073742848
 895 0068 00100240 		.word	1073876992
 896 006c 00100048 		.word	1207963648
 897              		.cfi_endproc
 898              	.LFE327:
 900              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 901              		.align	1
 902              		.global	HAL_TIM_Base_MspDeInit
 903              		.syntax unified
 904              		.thumb
 905              		.thumb_func
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 24


 907              	HAL_TIM_Base_MspDeInit:
 908              	.LFB328:
 401:Core/Src/stm32l4xx_hal_msp.c **** /**
 402:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 403:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 404:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 405:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 406:Core/Src/stm32l4xx_hal_msp.c **** */
 407:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 408:Core/Src/stm32l4xx_hal_msp.c **** {
 909              		.loc 1 408 1
 910              		.cfi_startproc
 911              		@ args = 0, pretend = 0, frame = 8
 912              		@ frame_needed = 1, uses_anonymous_args = 0
 913              		@ link register save eliminated.
 914 0000 80B4     		push	{r7}
 915              		.cfi_def_cfa_offset 4
 916              		.cfi_offset 7, -4
 917 0002 83B0     		sub	sp, sp, #12
 918              		.cfi_def_cfa_offset 16
 919 0004 00AF     		add	r7, sp, #0
 920              		.cfi_def_cfa_register 7
 921 0006 7860     		str	r0, [r7, #4]
 409:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 922              		.loc 1 409 15
 923 0008 7B68     		ldr	r3, [r7, #4]
 924 000a 1B68     		ldr	r3, [r3]
 925              		.loc 1 409 5
 926 000c 0D4A     		ldr	r2, .L46
 927 000e 9342     		cmp	r3, r2
 928 0010 06D1     		bne	.L43
 410:Core/Src/stm32l4xx_hal_msp.c ****   {
 411:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 412:Core/Src/stm32l4xx_hal_msp.c **** 
 413:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 414:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 415:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 929              		.loc 1 415 5
 930 0012 0D4B     		ldr	r3, .L46+4
 931 0014 9B6D     		ldr	r3, [r3, #88]
 932 0016 0C4A     		ldr	r2, .L46+4
 933 0018 23F00203 		bic	r3, r3, #2
 934 001c 9365     		str	r3, [r2, #88]
 416:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 417:Core/Src/stm32l4xx_hal_msp.c **** 
 418:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 419:Core/Src/stm32l4xx_hal_msp.c ****   }
 420:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 421:Core/Src/stm32l4xx_hal_msp.c ****   {
 422:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 423:Core/Src/stm32l4xx_hal_msp.c **** 
 424:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 425:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 426:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 427:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 428:Core/Src/stm32l4xx_hal_msp.c **** 
 429:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 25


 430:Core/Src/stm32l4xx_hal_msp.c ****   }
 431:Core/Src/stm32l4xx_hal_msp.c **** 
 432:Core/Src/stm32l4xx_hal_msp.c **** }
 935              		.loc 1 432 1
 936 001e 0AE0     		b	.L45
 937              	.L43:
 420:Core/Src/stm32l4xx_hal_msp.c ****   {
 938              		.loc 1 420 20
 939 0020 7B68     		ldr	r3, [r7, #4]
 940 0022 1B68     		ldr	r3, [r3]
 420:Core/Src/stm32l4xx_hal_msp.c ****   {
 941              		.loc 1 420 10
 942 0024 094A     		ldr	r2, .L46+8
 943 0026 9342     		cmp	r3, r2
 944 0028 05D1     		bne	.L45
 426:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 945              		.loc 1 426 5
 946 002a 074B     		ldr	r3, .L46+4
 947 002c 9B6D     		ldr	r3, [r3, #88]
 948 002e 064A     		ldr	r2, .L46+4
 949 0030 23F00403 		bic	r3, r3, #4
 950 0034 9365     		str	r3, [r2, #88]
 951              	.L45:
 952              		.loc 1 432 1
 953 0036 00BF     		nop
 954 0038 0C37     		adds	r7, r7, #12
 955              		.cfi_def_cfa_offset 4
 956 003a BD46     		mov	sp, r7
 957              		.cfi_def_cfa_register 13
 958              		@ sp needed
 959 003c 5DF8047B 		ldr	r7, [sp], #4
 960              		.cfi_restore 7
 961              		.cfi_def_cfa_offset 0
 962 0040 7047     		bx	lr
 963              	.L47:
 964 0042 00BF     		.align	2
 965              	.L46:
 966 0044 00040040 		.word	1073742848
 967 0048 00100240 		.word	1073876992
 968 004c 00080040 		.word	1073743872
 969              		.cfi_endproc
 970              	.LFE328:
 972              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 973              		.align	1
 974              		.global	HAL_PCD_MspInit
 975              		.syntax unified
 976              		.thumb
 977              		.thumb_func
 979              	HAL_PCD_MspInit:
 980              	.LFB329:
 433:Core/Src/stm32l4xx_hal_msp.c **** 
 434:Core/Src/stm32l4xx_hal_msp.c **** /**
 435:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP Initialization
 436:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 437:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 438:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 439:Core/Src/stm32l4xx_hal_msp.c **** */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 26


 440:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 441:Core/Src/stm32l4xx_hal_msp.c **** {
 981              		.loc 1 441 1
 982              		.cfi_startproc
 983              		@ args = 0, pretend = 0, frame = 192
 984              		@ frame_needed = 1, uses_anonymous_args = 0
 985 0000 80B5     		push	{r7, lr}
 986              		.cfi_def_cfa_offset 8
 987              		.cfi_offset 7, -8
 988              		.cfi_offset 14, -4
 989 0002 B0B0     		sub	sp, sp, #192
 990              		.cfi_def_cfa_offset 200
 991 0004 00AF     		add	r7, sp, #0
 992              		.cfi_def_cfa_register 7
 993 0006 7860     		str	r0, [r7, #4]
 442:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 994              		.loc 1 442 20
 995 0008 07F1AC03 		add	r3, r7, #172
 996 000c 0022     		movs	r2, #0
 997 000e 1A60     		str	r2, [r3]
 998 0010 5A60     		str	r2, [r3, #4]
 999 0012 9A60     		str	r2, [r3, #8]
 1000 0014 DA60     		str	r2, [r3, #12]
 1001 0016 1A61     		str	r2, [r3, #16]
 443:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1002              		.loc 1 443 28
 1003 0018 07F11403 		add	r3, r7, #20
 1004 001c 9822     		movs	r2, #152
 1005 001e 0021     		movs	r1, #0
 1006 0020 1846     		mov	r0, r3
 1007 0022 FFF7FEFF 		bl	memset
 444:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1008              		.loc 1 444 10
 1009 0026 7B68     		ldr	r3, [r7, #4]
 1010 0028 1B68     		ldr	r3, [r3]
 1011              		.loc 1 444 5
 1012 002a B3F1A04F 		cmp	r3, #1342177280
 1013 002e 6CD1     		bne	.L52
 445:Core/Src/stm32l4xx_hal_msp.c ****   {
 446:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 447:Core/Src/stm32l4xx_hal_msp.c **** 
 448:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 449:Core/Src/stm32l4xx_hal_msp.c **** 
 450:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 451:Core/Src/stm32l4xx_hal_msp.c ****   */
 452:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 1014              		.loc 1 452 40
 1015 0030 4FF40053 		mov	r3, #8192
 1016 0034 7B61     		str	r3, [r7, #20]
 453:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 1017              		.loc 1 453 37
 1018 0036 0023     		movs	r3, #0
 1019 0038 C7F88830 		str	r3, [r7, #136]
 454:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1020              		.loc 1 454 9
 1021 003c 07F11403 		add	r3, r7, #20
 1022 0040 1846     		mov	r0, r3
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 27


 1023 0042 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1024 0046 0346     		mov	r3, r0
 1025              		.loc 1 454 8
 1026 0048 002B     		cmp	r3, #0
 1027 004a 01D0     		beq	.L50
 455:Core/Src/stm32l4xx_hal_msp.c ****     {
 456:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 1028              		.loc 1 456 7
 1029 004c FFF7FEFF 		bl	Error_Handler
 1030              	.L50:
 1031              	.LBB13:
 457:Core/Src/stm32l4xx_hal_msp.c ****     }
 458:Core/Src/stm32l4xx_hal_msp.c **** 
 459:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1032              		.loc 1 459 5
 1033 0050 304B     		ldr	r3, .L53
 1034 0052 DB6C     		ldr	r3, [r3, #76]
 1035 0054 2F4A     		ldr	r2, .L53
 1036 0056 43F00103 		orr	r3, r3, #1
 1037 005a D364     		str	r3, [r2, #76]
 1038 005c 2D4B     		ldr	r3, .L53
 1039 005e DB6C     		ldr	r3, [r3, #76]
 1040 0060 03F00103 		and	r3, r3, #1
 1041 0064 3B61     		str	r3, [r7, #16]
 1042 0066 3B69     		ldr	r3, [r7, #16]
 1043              	.LBE13:
 460:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 461:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 462:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 463:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 464:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 465:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 466:Core/Src/stm32l4xx_hal_msp.c ****     */
 467:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 1044              		.loc 1 467 25
 1045 0068 4FF4E853 		mov	r3, #7424
 1046 006c C7F8AC30 		str	r3, [r7, #172]
 468:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1047              		.loc 1 468 26
 1048 0070 0223     		movs	r3, #2
 1049 0072 C7F8B030 		str	r3, [r7, #176]
 469:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1050              		.loc 1 469 26
 1051 0076 0023     		movs	r3, #0
 1052 0078 C7F8B430 		str	r3, [r7, #180]
 470:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1053              		.loc 1 470 27
 1054 007c 0323     		movs	r3, #3
 1055 007e C7F8B830 		str	r3, [r7, #184]
 471:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 1056              		.loc 1 471 31
 1057 0082 0A23     		movs	r3, #10
 1058 0084 C7F8BC30 		str	r3, [r7, #188]
 472:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1059              		.loc 1 472 5
 1060 0088 07F1AC03 		add	r3, r7, #172
 1061 008c 1946     		mov	r1, r3
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 28


 1062 008e 4FF09040 		mov	r0, #1207959552
 1063 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 473:Core/Src/stm32l4xx_hal_msp.c **** 
 474:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_VBUS_Pin;
 1064              		.loc 1 474 25
 1065 0096 4FF40073 		mov	r3, #512
 1066 009a C7F8AC30 		str	r3, [r7, #172]
 475:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1067              		.loc 1 475 26
 1068 009e 0023     		movs	r3, #0
 1069 00a0 C7F8B030 		str	r3, [r7, #176]
 476:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1070              		.loc 1 476 26
 1071 00a4 0023     		movs	r3, #0
 1072 00a6 C7F8B430 		str	r3, [r7, #180]
 477:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 1073              		.loc 1 477 5
 1074 00aa 07F1AC03 		add	r3, r7, #172
 1075 00ae 1946     		mov	r1, r3
 1076 00b0 4FF09040 		mov	r0, #1207959552
 1077 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 1078              	.LBB14:
 478:Core/Src/stm32l4xx_hal_msp.c **** 
 479:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 480:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 1079              		.loc 1 480 5
 1080 00b8 164B     		ldr	r3, .L53
 1081 00ba DB6C     		ldr	r3, [r3, #76]
 1082 00bc 154A     		ldr	r2, .L53
 1083 00be 43F48053 		orr	r3, r3, #4096
 1084 00c2 D364     		str	r3, [r2, #76]
 1085 00c4 134B     		ldr	r3, .L53
 1086 00c6 DB6C     		ldr	r3, [r3, #76]
 1087 00c8 03F48053 		and	r3, r3, #4096
 1088 00cc FB60     		str	r3, [r7, #12]
 1089 00ce FB68     		ldr	r3, [r7, #12]
 1090              	.LBE14:
 481:Core/Src/stm32l4xx_hal_msp.c **** 
 482:Core/Src/stm32l4xx_hal_msp.c ****     /* Enable VDDUSB */
 483:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1091              		.loc 1 483 8
 1092 00d0 104B     		ldr	r3, .L53
 1093 00d2 9B6D     		ldr	r3, [r3, #88]
 1094 00d4 03F08053 		and	r3, r3, #268435456
 1095              		.loc 1 483 7
 1096 00d8 002B     		cmp	r3, #0
 1097 00da 14D1     		bne	.L51
 1098              	.LBB15:
 484:Core/Src/stm32l4xx_hal_msp.c ****     {
 485:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1099              		.loc 1 485 7
 1100 00dc 0D4B     		ldr	r3, .L53
 1101 00de 9B6D     		ldr	r3, [r3, #88]
 1102 00e0 0C4A     		ldr	r2, .L53
 1103 00e2 43F08053 		orr	r3, r3, #268435456
 1104 00e6 9365     		str	r3, [r2, #88]
 1105 00e8 0A4B     		ldr	r3, .L53
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 29


 1106 00ea 9B6D     		ldr	r3, [r3, #88]
 1107 00ec 03F08053 		and	r3, r3, #268435456
 1108 00f0 BB60     		str	r3, [r7, #8]
 1109 00f2 BB68     		ldr	r3, [r7, #8]
 1110              	.LBE15:
 486:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1111              		.loc 1 486 7
 1112 00f4 FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 487:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1113              		.loc 1 487 7
 1114 00f8 064B     		ldr	r3, .L53
 1115 00fa 9B6D     		ldr	r3, [r3, #88]
 1116 00fc 054A     		ldr	r2, .L53
 1117 00fe 23F08053 		bic	r3, r3, #268435456
 1118 0102 9365     		str	r3, [r2, #88]
 488:Core/Src/stm32l4xx_hal_msp.c ****     }
 489:Core/Src/stm32l4xx_hal_msp.c ****     else
 490:Core/Src/stm32l4xx_hal_msp.c ****     {
 491:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 492:Core/Src/stm32l4xx_hal_msp.c ****     }
 493:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 494:Core/Src/stm32l4xx_hal_msp.c **** 
 495:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 496:Core/Src/stm32l4xx_hal_msp.c ****   }
 497:Core/Src/stm32l4xx_hal_msp.c **** 
 498:Core/Src/stm32l4xx_hal_msp.c **** }
 1119              		.loc 1 498 1
 1120 0104 01E0     		b	.L52
 1121              	.L51:
 491:Core/Src/stm32l4xx_hal_msp.c ****     }
 1122              		.loc 1 491 7
 1123 0106 FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 1124              	.L52:
 1125              		.loc 1 498 1
 1126 010a 00BF     		nop
 1127 010c C037     		adds	r7, r7, #192
 1128              		.cfi_def_cfa_offset 8
 1129 010e BD46     		mov	sp, r7
 1130              		.cfi_def_cfa_register 13
 1131              		@ sp needed
 1132 0110 80BD     		pop	{r7, pc}
 1133              	.L54:
 1134 0112 00BF     		.align	2
 1135              	.L53:
 1136 0114 00100240 		.word	1073876992
 1137              		.cfi_endproc
 1138              	.LFE329:
 1140              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 1141              		.align	1
 1142              		.global	HAL_PCD_MspDeInit
 1143              		.syntax unified
 1144              		.thumb
 1145              		.thumb_func
 1147              	HAL_PCD_MspDeInit:
 1148              	.LFB330:
 499:Core/Src/stm32l4xx_hal_msp.c **** 
 500:Core/Src/stm32l4xx_hal_msp.c **** /**
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 30


 501:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 502:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 503:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 504:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 505:Core/Src/stm32l4xx_hal_msp.c **** */
 506:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 507:Core/Src/stm32l4xx_hal_msp.c **** {
 1149              		.loc 1 507 1
 1150              		.cfi_startproc
 1151              		@ args = 0, pretend = 0, frame = 16
 1152              		@ frame_needed = 1, uses_anonymous_args = 0
 1153 0000 80B5     		push	{r7, lr}
 1154              		.cfi_def_cfa_offset 8
 1155              		.cfi_offset 7, -8
 1156              		.cfi_offset 14, -4
 1157 0002 84B0     		sub	sp, sp, #16
 1158              		.cfi_def_cfa_offset 24
 1159 0004 00AF     		add	r7, sp, #0
 1160              		.cfi_def_cfa_register 7
 1161 0006 7860     		str	r0, [r7, #4]
 508:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1162              		.loc 1 508 10
 1163 0008 7B68     		ldr	r3, [r7, #4]
 1164 000a 1B68     		ldr	r3, [r3]
 1165              		.loc 1 508 5
 1166 000c B3F1A04F 		cmp	r3, #1342177280
 1167 0010 28D1     		bne	.L58
 509:Core/Src/stm32l4xx_hal_msp.c ****   {
 510:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 511:Core/Src/stm32l4xx_hal_msp.c **** 
 512:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 513:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 514:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 1168              		.loc 1 514 5
 1169 0012 164B     		ldr	r3, .L59
 1170 0014 DB6C     		ldr	r3, [r3, #76]
 1171 0016 154A     		ldr	r2, .L59
 1172 0018 23F48053 		bic	r3, r3, #4096
 1173 001c D364     		str	r3, [r2, #76]
 515:Core/Src/stm32l4xx_hal_msp.c **** 
 516:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 517:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 518:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 519:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 520:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 521:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 522:Core/Src/stm32l4xx_hal_msp.c ****     */
 523:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USB_SOF_Pin|USB_VBUS_Pin|USB_ID_Pin|USB_DM_Pin
 1174              		.loc 1 523 5
 1175 001e 4FF4F851 		mov	r1, #7936
 1176 0022 4FF09040 		mov	r0, #1207959552
 1177 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 524:Core/Src/stm32l4xx_hal_msp.c ****                           |USB_DP_Pin);
 525:Core/Src/stm32l4xx_hal_msp.c **** 
 526:Core/Src/stm32l4xx_hal_msp.c ****     /* Disable VDDUSB */
 527:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1178              		.loc 1 527 8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 31


 1179 002a 104B     		ldr	r3, .L59
 1180 002c 9B6D     		ldr	r3, [r3, #88]
 1181 002e 03F08053 		and	r3, r3, #268435456
 1182              		.loc 1 527 7
 1183 0032 002B     		cmp	r3, #0
 1184 0034 14D1     		bne	.L57
 1185              	.LBB16:
 528:Core/Src/stm32l4xx_hal_msp.c ****     {
 529:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1186              		.loc 1 529 7
 1187 0036 0D4B     		ldr	r3, .L59
 1188 0038 9B6D     		ldr	r3, [r3, #88]
 1189 003a 0C4A     		ldr	r2, .L59
 1190 003c 43F08053 		orr	r3, r3, #268435456
 1191 0040 9365     		str	r3, [r2, #88]
 1192 0042 0A4B     		ldr	r3, .L59
 1193 0044 9B6D     		ldr	r3, [r3, #88]
 1194 0046 03F08053 		and	r3, r3, #268435456
 1195 004a FB60     		str	r3, [r7, #12]
 1196 004c FB68     		ldr	r3, [r7, #12]
 1197              	.LBE16:
 530:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 1198              		.loc 1 530 7
 1199 004e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 531:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1200              		.loc 1 531 7
 1201 0052 064B     		ldr	r3, .L59
 1202 0054 9B6D     		ldr	r3, [r3, #88]
 1203 0056 054A     		ldr	r2, .L59
 1204 0058 23F08053 		bic	r3, r3, #268435456
 1205 005c 9365     		str	r3, [r2, #88]
 532:Core/Src/stm32l4xx_hal_msp.c ****     }
 533:Core/Src/stm32l4xx_hal_msp.c ****     else
 534:Core/Src/stm32l4xx_hal_msp.c ****     {
 535:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 536:Core/Src/stm32l4xx_hal_msp.c ****     }
 537:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 538:Core/Src/stm32l4xx_hal_msp.c **** 
 539:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 540:Core/Src/stm32l4xx_hal_msp.c ****   }
 541:Core/Src/stm32l4xx_hal_msp.c **** 
 542:Core/Src/stm32l4xx_hal_msp.c **** }
 1206              		.loc 1 542 1
 1207 005e 01E0     		b	.L58
 1208              	.L57:
 535:Core/Src/stm32l4xx_hal_msp.c ****     }
 1209              		.loc 1 535 7
 1210 0060 FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 1211              	.L58:
 1212              		.loc 1 542 1
 1213 0064 00BF     		nop
 1214 0066 1037     		adds	r7, r7, #16
 1215              		.cfi_def_cfa_offset 8
 1216 0068 BD46     		mov	sp, r7
 1217              		.cfi_def_cfa_register 13
 1218              		@ sp needed
 1219 006a 80BD     		pop	{r7, pc}
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 32


 1220              	.L60:
 1221              		.align	2
 1222              	.L59:
 1223 006c 00100240 		.word	1073876992
 1224              		.cfi_endproc
 1225              	.LFE330:
 1227              		.text
 1228              	.Letext0:
 1229              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 1230              		.file 3 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1231              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1232              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1233              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1234              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1235              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1236              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1237              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1238              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1239              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1240              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1241              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1242              		.file 15 "Core/Inc/Parser.h"
 1243              		.file 16 "Core/Inc/main.h"
 1244              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1245              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 33


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:20     .bss.R:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:23     .bss.R:0000000000000000 R
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:26     .bss.T:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:29     .bss.T:0000000000000000 T
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:32     .bss.S:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:35     .bss.S:0000000000000000 S
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:38     .bss.msg_buffer:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:41     .bss.msg_buffer:0000000000000000 msg_buffer
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:44     .bss.value:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:47     .bss.value:0000000000000000 value
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:50     .bss.RxBuf:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:53     .bss.RxBuf:0000000000000000 RxBuf
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:56     .text.HAL_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:62     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:117    .text.HAL_MspInit:0000000000000044 $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:122    .text.HAL_ADC_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:128    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:307    .text.HAL_ADC_MspInit:000000000000011c $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:316    .text.HAL_ADC_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:322    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:371    .text.HAL_ADC_MspDeInit:0000000000000038 $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:378    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:384    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:631    .text.HAL_UART_MspInit:000000000000019c $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:641    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:647    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:719    .text.HAL_UART_MspDeInit:0000000000000064 $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:727    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:733    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:806    .text.HAL_TIM_Base_MspInit:000000000000005c $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:813    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:819    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:894    .text.HAL_TIM_MspPostInit:0000000000000064 $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:901    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:907    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:966    .text.HAL_TIM_Base_MspDeInit:0000000000000044 $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:973    .text.HAL_PCD_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:979    .text.HAL_PCD_MspInit:0000000000000000 HAL_PCD_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:1136   .text.HAL_PCD_MspInit:0000000000000114 $d
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:1141   .text.HAL_PCD_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:1147   .text.HAL_PCD_MspDeInit:0000000000000000 HAL_PCD_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s:1223   .text.HAL_PCD_MspDeInit:000000000000006c $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_PWREx_EnableVddIO2
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccxuDW8r.s 			page 34


hdma_lpuart1_rx
HAL_NVIC_DisableIRQ
HAL_PWREx_EnableVddUSB
HAL_PWREx_DisableVddUSB
