# Asynchronous-FIFO-Design
This repository contains the verilog implementation of Asynchronous FIFO

### Top level block diagarm of Asynchronous FIFO:
![Alt Text](assets/fifo_top.png)

### Gray counter: 
![Alt Text](assets/fifo_graycounter.png)

### Synchronizers for afull_n/aalmost_full_n and aempty_n/aempty_full_n signals: 
![Alt Text](assets/fifo_synchronizers.png)
