

================================================================
== Vivado HLS Report for 'window_fn_top'
================================================================
* Date:           Sat Aug 08 22:49:19 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        window_fn_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.49|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  193|  193|  194|  194|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- winfn_loop  |  192|  192|         6|          -|          -|    32|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.09ns
ST_1: stg_8 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x i24]* %outdata_V), !map !7

ST_1: stg_9 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %indata_V), !map !13

ST_1: stg_10 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @window_fn_top_str) nounwind

ST_1: stg_11 [1/1] 1.09ns
:3  br label %1


 <State 2>: 2.39ns
ST_2: i_i [1/1] 0.00ns
:0  %i_i = phi i6 [ 0, %0 ], [ %i, %2 ]

ST_2: exitcond_i [1/1] 1.31ns
:1  %exitcond_i = icmp eq i6 %i_i, -32

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_2: i [1/1] 1.34ns
:3  %i = add i6 %i_i, 1

ST_2: stg_16 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %apply.exit, label %2

ST_2: tmp_i [1/1] 0.00ns
:1  %tmp_i = zext i6 %i_i to i64

ST_2: coeff_tab1_addr [1/1] 0.00ns
:2  %coeff_tab1_addr = getelementptr [32 x i17]* @coeff_tab1, i64 0, i64 %tmp_i

ST_2: coeff_tab1_load [2/2] 2.39ns
:3  %coeff_tab1_load = load i17* %coeff_tab1_addr, align 4

ST_2: indata_V_addr [1/1] 0.00ns
:5  %indata_V_addr = getelementptr [32 x i8]* %indata_V, i64 0, i64 %tmp_i

ST_2: indata_V_load [2/2] 2.39ns
:6  %indata_V_load = load i8* %indata_V_addr, align 1

ST_2: stg_22 [1/1] 0.00ns
apply.exit:0  ret void


 <State 3>: 2.39ns
ST_3: coeff_tab1_load [1/2] 2.39ns
:3  %coeff_tab1_load = load i17* %coeff_tab1_addr, align 4

ST_3: indata_V_load [1/2] 2.39ns
:6  %indata_V_load = load i8* %indata_V_addr, align 1


 <State 4>: 3.49ns
ST_4: OP1_V_i [1/1] 0.00ns
:4  %OP1_V_i = zext i17 %coeff_tab1_load to i24

ST_4: OP2_V_i [1/1] 0.00ns
:7  %OP2_V_i = sext i8 %indata_V_load to i24

ST_4: p_Val2_i [3/3] 3.49ns
:8  %p_Val2_i = mul i24 %OP1_V_i, %OP2_V_i


 <State 5>: 3.49ns
ST_5: p_Val2_i [2/3] 3.49ns
:8  %p_Val2_i = mul i24 %OP1_V_i, %OP2_V_i


 <State 6>: 3.49ns
ST_6: p_Val2_i [1/3] 3.49ns
:8  %p_Val2_i = mul i24 %OP1_V_i, %OP2_V_i


 <State 7>: 2.39ns
ST_7: stg_30 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind

ST_7: outdata_V_addr [1/1] 0.00ns
:9  %outdata_V_addr = getelementptr [32 x i24]* %outdata_V, i64 0, i64 %tmp_i

ST_7: stg_32 [1/1] 2.39ns
:10  store i24 %p_Val2_i, i24* %outdata_V_addr, align 4

ST_7: stg_33 [1/1] 0.00ns
:11  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
