# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../ips/clk_vga_generator" \
"top_module_tb_time_impl.v" \

# Do not sort compile order
nosort
