Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 16 16:43:41 2024
| Host         : NULL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    36          
TIMING-18  Warning           Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: m0/div_res_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: m1/pbreg_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: m2/pbreg_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: m3/pbreg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.888        0.000                      0                  171        0.130        0.000                      0                  171        4.600        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.888        0.000                      0                  171        0.130        0.000                      0                  171        4.600        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/div_res_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.759ns (18.365%)  route 3.374ns (81.635%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 13.912 - 10.000 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.264     4.279    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     4.538 r  m0/div_res_reg[17]/Q
                         net (fo=9, routed)           2.006     6.545    m0_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.638 r  pbshift_reg[6]_i_1/O
                         net (fo=25, routed)          1.368     8.005    m0/CLK
    SLICE_X18Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     8.304 r  m0/div_res_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.304    m0/div_res_reg[16]_i_1_n_0
    SLICE_X18Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.412 r  m0/div_res_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.412    m0/div_res_reg[20]_i_1_n_7
    SLICE_X18Y126        FDRE                                         r  m0/div_res_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.137    13.912    m0/clk
    SLICE_X18Y126        FDRE                                         r  m0/div_res_reg[20]/C
                         clock pessimism              0.347    14.259    
                         clock uncertainty           -0.035    14.224    
    SLICE_X18Y126        FDRE (Setup_fdre_C_D)        0.076    14.300    m0/div_res_reg[20]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/div_res_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.703ns (17.243%)  route 3.374ns (82.757%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.264     4.279    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     4.538 r  m0/div_res_reg[17]/Q
                         net (fo=9, routed)           2.006     6.545    m0_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.638 r  pbshift_reg[6]_i_1/O
                         net (fo=25, routed)          1.368     8.005    m0/CLK
    SLICE_X18Y125        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.351     8.356 r  m0/div_res_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.356    m0/div_res_reg[16]_i_1_n_4
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.136    13.911    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[19]/C
                         clock pessimism              0.368    14.279    
                         clock uncertainty           -0.035    14.244    
    SLICE_X18Y125        FDRE (Setup_fdre_C_D)        0.076    14.320    m0/div_res_reg[19]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/div_res_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.673ns (16.630%)  route 3.374ns (83.370%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.264     4.279    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     4.538 r  m0/div_res_reg[17]/Q
                         net (fo=9, routed)           2.006     6.545    m0_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.638 r  pbshift_reg[6]_i_1/O
                         net (fo=25, routed)          1.368     8.005    m0/CLK
    SLICE_X18Y125        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.321     8.326 r  m0/div_res_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.326    m0/div_res_reg[16]_i_1_n_5
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.136    13.911    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[18]/C
                         clock pessimism              0.368    14.279    
                         clock uncertainty           -0.035    14.244    
    SLICE_X18Y125        FDRE (Setup_fdre_C_D)        0.076    14.320    m0/div_res_reg[18]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/div_res_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.505ns (13.019%)  route 3.374ns (86.981%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 13.911 - 10.000 ) 
    Source Clock Delay      (SCD):    4.279ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.264     4.279    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     4.538 r  m0/div_res_reg[17]/Q
                         net (fo=9, routed)           2.006     6.545    m0_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.638 r  pbshift_reg[6]_i_1/O
                         net (fo=25, routed)          1.368     8.005    m0/CLK
    SLICE_X18Y125        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.153     8.158 r  m0/div_res_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.158    m0/div_res_reg[16]_i_1_n_6
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.136    13.911    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[17]/C
                         clock pessimism              0.368    14.279    
                         clock uncertainty           -0.035    14.244    
    SLICE_X18Y125        FDRE (Setup_fdre_C_D)        0.076    14.320    m0/div_res_reg[17]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 m9/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/buffer_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.444ns (22.388%)  route 1.539ns (77.612%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 13.912 - 10.000 ) 
    Source Clock Delay      (SCD):    4.280ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.265     4.280    m9/M2/clk
    SLICE_X16Y126        FDRE                                         r  m9/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.259     4.539 r  m9/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.599     5.138    m9/M2/start[0]
    SLICE_X12Y120        LUT2 (Prop_lut2_I0_O)        0.051     5.189 r  m9/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.350     5.539    m9/M2/buffer[63]_i_3_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I0_O)        0.134     5.673 r  m9/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.590     6.263    m9/M2/buffer[63]_i_1_n_0
    SLICE_X19Y123        FDRE                                         r  m9/M2/buffer_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.137    13.912    m9/M2/clk
    SLICE_X19Y123        FDRE                                         r  m9/M2/buffer_reg[43]/C
                         clock pessimism              0.326    14.238    
                         clock uncertainty           -0.035    14.203    
    SLICE_X19Y123        FDRE (Setup_fdre_C_CE)      -0.201    14.002    m9/M2/buffer_reg[43]
  -------------------------------------------------------------------
                         required time                         14.002    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 m9/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/buffer_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.444ns (22.388%)  route 1.539ns (77.612%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 13.912 - 10.000 ) 
    Source Clock Delay      (SCD):    4.280ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.265     4.280    m9/M2/clk
    SLICE_X16Y126        FDRE                                         r  m9/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.259     4.539 r  m9/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.599     5.138    m9/M2/start[0]
    SLICE_X12Y120        LUT2 (Prop_lut2_I0_O)        0.051     5.189 r  m9/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.350     5.539    m9/M2/buffer[63]_i_3_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I0_O)        0.134     5.673 r  m9/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.590     6.263    m9/M2/buffer[63]_i_1_n_0
    SLICE_X19Y123        FDRE                                         r  m9/M2/buffer_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.137    13.912    m9/M2/clk
    SLICE_X19Y123        FDRE                                         r  m9/M2/buffer_reg[44]/C
                         clock pessimism              0.326    14.238    
                         clock uncertainty           -0.035    14.203    
    SLICE_X19Y123        FDRE (Setup_fdre_C_CE)      -0.201    14.002    m9/M2/buffer_reg[44]
  -------------------------------------------------------------------
                         required time                         14.002    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 m9/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/buffer_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.444ns (23.043%)  route 1.483ns (76.957%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 13.912 - 10.000 ) 
    Source Clock Delay      (SCD):    4.280ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.265     4.280    m9/M2/clk
    SLICE_X16Y126        FDRE                                         r  m9/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.259     4.539 r  m9/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.599     5.138    m9/M2/start[0]
    SLICE_X12Y120        LUT2 (Prop_lut2_I0_O)        0.051     5.189 r  m9/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.350     5.539    m9/M2/buffer[63]_i_3_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I0_O)        0.134     5.673 r  m9/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.534     6.207    m9/M2/buffer[63]_i_1_n_0
    SLICE_X17Y123        FDRE                                         r  m9/M2/buffer_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.137    13.912    m9/M2/clk
    SLICE_X17Y123        FDRE                                         r  m9/M2/buffer_reg[45]/C
                         clock pessimism              0.326    14.238    
                         clock uncertainty           -0.035    14.203    
    SLICE_X17Y123        FDRE (Setup_fdre_C_CE)      -0.201    14.002    m9/M2/buffer_reg[45]
  -------------------------------------------------------------------
                         required time                         14.002    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 m9/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/buffer_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.444ns (23.043%)  route 1.483ns (76.957%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 13.912 - 10.000 ) 
    Source Clock Delay      (SCD):    4.280ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.265     4.280    m9/M2/clk
    SLICE_X16Y126        FDRE                                         r  m9/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.259     4.539 r  m9/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.599     5.138    m9/M2/start[0]
    SLICE_X12Y120        LUT2 (Prop_lut2_I0_O)        0.051     5.189 r  m9/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.350     5.539    m9/M2/buffer[63]_i_3_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I0_O)        0.134     5.673 r  m9/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.534     6.207    m9/M2/buffer[63]_i_1_n_0
    SLICE_X17Y123        FDRE                                         r  m9/M2/buffer_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.137    13.912    m9/M2/clk
    SLICE_X17Y123        FDRE                                         r  m9/M2/buffer_reg[46]/C
                         clock pessimism              0.326    14.238    
                         clock uncertainty           -0.035    14.203    
    SLICE_X17Y123        FDRE (Setup_fdre_C_CE)      -0.201    14.002    m9/M2/buffer_reg[46]
  -------------------------------------------------------------------
                         required time                         14.002    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 m9/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/buffer_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.444ns (23.043%)  route 1.483ns (76.957%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 13.912 - 10.000 ) 
    Source Clock Delay      (SCD):    4.280ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.265     4.280    m9/M2/clk
    SLICE_X16Y126        FDRE                                         r  m9/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.259     4.539 r  m9/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.599     5.138    m9/M2/start[0]
    SLICE_X12Y120        LUT2 (Prop_lut2_I0_O)        0.051     5.189 r  m9/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.350     5.539    m9/M2/buffer[63]_i_3_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I0_O)        0.134     5.673 r  m9/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.534     6.207    m9/M2/buffer[63]_i_1_n_0
    SLICE_X17Y123        FDRE                                         r  m9/M2/buffer_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.137    13.912    m9/M2/clk
    SLICE_X17Y123        FDRE                                         r  m9/M2/buffer_reg[47]/C
                         clock pessimism              0.326    14.238    
                         clock uncertainty           -0.035    14.203    
    SLICE_X17Y123        FDRE (Setup_fdre_C_CE)      -0.201    14.002    m9/M2/buffer_reg[47]
  -------------------------------------------------------------------
                         required time                         14.002    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 m9/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/buffer_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.444ns (23.394%)  route 1.454ns (76.606%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.280ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.265     4.280    m9/M2/clk
    SLICE_X16Y126        FDRE                                         r  m9/M2/start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.259     4.539 r  m9/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.599     5.138    m9/M2/start[0]
    SLICE_X12Y120        LUT2 (Prop_lut2_I0_O)        0.051     5.189 r  m9/M2/buffer[63]_i_3/O
                         net (fo=1, routed)           0.350     5.539    m9/M2/buffer[63]_i_3_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I0_O)        0.134     5.673 r  m9/M2/buffer[63]_i_1/O
                         net (fo=64, routed)          0.505     6.178    m9/M2/buffer[63]_i_1_n_0
    SLICE_X19Y122        FDRE                                         r  m9/M2/buffer_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.138    13.913    m9/M2/clk
    SLICE_X19Y122        FDRE                                         r  m9/M2/buffer_reg[33]/C
                         clock pessimism              0.326    14.239    
                         clock uncertainty           -0.035    14.204    
    SLICE_X19Y122        FDRE (Setup_fdre_C_CE)      -0.201    14.003    m9/M2/buffer_reg[33]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  7.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 m9/M2/buffer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.504%)  route 0.099ns (40.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.569     1.815    m9/M2/clk
    SLICE_X14Y123        FDRE                                         r  m9/M2/buffer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_fdre_C_Q)         0.118     1.933 r  m9/M2/buffer_reg[17]/Q
                         net (fo=1, routed)           0.099     2.032    m9/M2/in10[16]
    SLICE_X16Y123        LUT3 (Prop_lut3_I1_O)        0.028     2.060 r  m9/M2/buffer[16]_i_1/O
                         net (fo=1, routed)           0.000     2.060    m9/M2/buffer[16]
    SLICE_X16Y123        FDRE                                         r  m9/M2/buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.765     2.250    m9/M2/clk
    SLICE_X16Y123        FDRE                                         r  m9/M2/buffer_reg[16]/C
                         clock pessimism             -0.407     1.843    
    SLICE_X16Y123        FDRE (Hold_fdre_C_D)         0.087     1.930    m9/M2/buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 m9/M2/buffer_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/buffer_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.572     1.818    m9/M2/clk
    SLICE_X17Y120        FDRE                                         r  m9/M2/buffer_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.100     1.918 r  m9/M2/buffer_reg[51]/Q
                         net (fo=1, routed)           0.094     2.011    m9/M2/in10[50]
    SLICE_X17Y121        LUT4 (Prop_lut4_I1_O)        0.028     2.039 r  m9/M2/buffer[50]_i_1/O
                         net (fo=1, routed)           0.000     2.039    m9/M2/buffer[50]
    SLICE_X17Y121        FDRE                                         r  m9/M2/buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.768     2.253    m9/M2/clk
    SLICE_X17Y121        FDRE                                         r  m9/M2/buffer_reg[50]/C
                         clock pessimism             -0.424     1.829    
    SLICE_X17Y121        FDRE (Hold_fdre_C_D)         0.061     1.890    m9/M2/buffer_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 m9/M2/buffer_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/buffer_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.134%)  route 0.122ns (48.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.569     1.815    m9/M2/clk
    SLICE_X19Y123        FDRE                                         r  m9/M2/buffer_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y123        FDRE (Prop_fdre_C_Q)         0.100     1.915 r  m9/M2/buffer_reg[43]/Q
                         net (fo=1, routed)           0.122     2.037    m9/M2/in10[42]
    SLICE_X16Y123        LUT4 (Prop_lut4_I1_O)        0.028     2.065 r  m9/M2/buffer[42]_i_1/O
                         net (fo=1, routed)           0.000     2.065    m9/M2/buffer[42]
    SLICE_X16Y123        FDRE                                         r  m9/M2/buffer_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.765     2.250    m9/M2/clk
    SLICE_X16Y123        FDRE                                         r  m9/M2/buffer_reg[42]/C
                         clock pessimism             -0.424     1.826    
    SLICE_X16Y123        FDRE (Hold_fdre_C_D)         0.087     1.913    m9/M2/buffer_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 m9/M2/buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.146ns (65.316%)  route 0.078ns (34.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.573     1.819    m9/M2/clk
    SLICE_X14Y119        FDRE                                         r  m9/M2/buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y119        FDRE (Prop_fdre_C_Q)         0.118     1.937 r  m9/M2/buffer_reg[7]/Q
                         net (fo=1, routed)           0.078     2.014    m9/M2/in10[6]
    SLICE_X15Y119        LUT3 (Prop_lut3_I1_O)        0.028     2.042 r  m9/M2/buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.042    m9/M2/buffer[6]
    SLICE_X15Y119        FDRE                                         r  m9/M2/buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.771     2.256    m9/M2/clk
    SLICE_X15Y119        FDRE                                         r  m9/M2/buffer_reg[6]/C
                         clock pessimism             -0.426     1.830    
    SLICE_X15Y119        FDRE (Hold_fdre_C_D)         0.060     1.890    m9/M2/buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 m9/M2/buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/buffer_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.356%)  route 0.148ns (53.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.570     1.816    m9/M2/clk
    SLICE_X15Y122        FDRE                                         r  m9/M2/buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDRE (Prop_fdre_C_Q)         0.100     1.916 r  m9/M2/buffer_reg[56]/Q
                         net (fo=1, routed)           0.148     2.064    m9/M2/in10[55]
    SLICE_X18Y120        LUT4 (Prop_lut4_I1_O)        0.028     2.092 r  m9/M2/buffer[55]_i_1/O
                         net (fo=1, routed)           0.000     2.092    m9/M2/buffer[55]
    SLICE_X18Y120        FDRE                                         r  m9/M2/buffer_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.769     2.254    m9/M2/clk
    SLICE_X18Y120        FDRE                                         r  m9/M2/buffer_reg[55]/C
                         clock pessimism             -0.407     1.847    
    SLICE_X18Y120        FDRE (Hold_fdre_C_D)         0.087     1.934    m9/M2/buffer_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 m9/M2/shift_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.130ns (48.016%)  route 0.141ns (51.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.573     1.819    m9/M2/clk
    SLICE_X13Y119        FDCE                                         r  m9/M2/shift_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDCE (Prop_fdce_C_Q)         0.100     1.919 r  m9/M2/shift_count_reg[4]/Q
                         net (fo=3, routed)           0.141     2.060    m9/M2/shift_count_reg_n_0_[4]
    SLICE_X12Y119        LUT4 (Prop_lut4_I2_O)        0.030     2.090 r  m9/M2/shift_count[5]_i_2/O
                         net (fo=1, routed)           0.000     2.090    m9/M2/shift_count[5]
    SLICE_X12Y119        FDCE                                         r  m9/M2/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.771     2.256    m9/M2/clk
    SLICE_X12Y119        FDCE                                         r  m9/M2/shift_count_reg[5]/C
                         clock pessimism             -0.426     1.830    
    SLICE_X12Y119        FDCE (Hold_fdce_C_D)         0.096     1.926    m9/M2/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 m9/M2/buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.168%)  route 0.138ns (51.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.572     1.818    m9/M2/clk
    SLICE_X15Y120        FDRE                                         r  m9/M2/buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.100     1.918 r  m9/M2/buffer_reg[20]/Q
                         net (fo=1, routed)           0.138     2.056    m9/M2/in10[19]
    SLICE_X14Y121        LUT3 (Prop_lut3_I1_O)        0.028     2.084 r  m9/M2/buffer[19]_i_1/O
                         net (fo=1, routed)           0.000     2.084    m9/M2/buffer[19]
    SLICE_X14Y121        FDRE                                         r  m9/M2/buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.769     2.254    m9/M2/clk
    SLICE_X14Y121        FDRE                                         r  m9/M2/buffer_reg[19]/C
                         clock pessimism             -0.425     1.829    
    SLICE_X14Y121        FDRE (Hold_fdre_C_D)         0.087     1.916    m9/M2/buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 m9/M2/buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.146ns (54.746%)  route 0.121ns (45.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.571     1.817    m9/M2/clk
    SLICE_X14Y121        FDRE                                         r  m9/M2/buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y121        FDRE (Prop_fdre_C_Q)         0.118     1.935 r  m9/M2/buffer_reg[19]/Q
                         net (fo=1, routed)           0.121     2.055    m9/M2/in10[18]
    SLICE_X14Y122        LUT3 (Prop_lut3_I1_O)        0.028     2.083 r  m9/M2/buffer[18]_i_1/O
                         net (fo=1, routed)           0.000     2.083    m9/M2/buffer[18]
    SLICE_X14Y122        FDRE                                         r  m9/M2/buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.768     2.253    m9/M2/clk
    SLICE_X14Y122        FDRE                                         r  m9/M2/buffer_reg[18]/C
                         clock pessimism             -0.425     1.828    
    SLICE_X14Y122        FDRE (Hold_fdre_C_D)         0.087     1.915    m9/M2/buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 m0/div_res_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/start_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.765%)  route 0.101ns (46.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.569     1.815    m0/clk
    SLICE_X18Y126        FDRE                                         r  m0/div_res_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y126        FDRE (Prop_fdre_C_Q)         0.118     1.933 r  m0/div_res_reg[20]/Q
                         net (fo=2, routed)           0.101     2.034    m9/M2/Serial
    SLICE_X16Y126        FDRE                                         r  m9/M2/start_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.765     2.250    m9/M2/clk
    SLICE_X16Y126        FDRE                                         r  m9/M2/start_reg[0]/C
                         clock pessimism             -0.424     1.826    
    SLICE_X16Y126        FDRE (Hold_fdre_C_D)         0.037     1.863    m9/M2/start_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 m9/M2/buffer_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m9/M2/buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.146ns (59.764%)  route 0.098ns (40.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.572     1.818    m9/M2/clk
    SLICE_X16Y120        FDRE                                         r  m9/M2/buffer_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y120        FDRE (Prop_fdre_C_Q)         0.118     1.936 r  m9/M2/buffer_reg[62]/Q
                         net (fo=1, routed)           0.098     2.034    m9/M2/in10[61]
    SLICE_X17Y122        LUT4 (Prop_lut4_I1_O)        0.028     2.062 r  m9/M2/buffer[61]_i_1/O
                         net (fo=1, routed)           0.000     2.062    m9/M2/buffer[61]
    SLICE_X17Y122        FDRE                                         r  m9/M2/buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.767     2.252    m9/M2/clk
    SLICE_X17Y122        FDRE                                         r  m9/M2/buffer_reg[61]/C
                         clock pessimism             -0.424     1.828    
    SLICE_X17Y122        FDRE (Hold_fdre_C_D)         0.061     1.889    m9/M2/buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X13Y120  m9/M2/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y119  m9/M2/buffer_reg[63]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X13Y119  m9/M2/shift_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X12Y119  m9/M2/shift_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X18Y121  m0/div_res_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X18Y123  m0/div_res_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X18Y123  m0/div_res_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X18Y124  m0/div_res_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X18Y124  m0/div_res_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X13Y120  m9/M2/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X13Y120  m9/M2/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y119  m9/M2/buffer_reg[63]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y119  m9/M2/buffer_reg[63]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X13Y119  m9/M2/shift_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X13Y119  m9/M2/shift_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X12Y119  m9/M2/shift_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X12Y119  m9/M2/shift_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y121  m0/div_res_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y121  m0/div_res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y121  m0/div_res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y121  m0/div_res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y123  m0/div_res_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y123  m0/div_res_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y123  m0/div_res_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y123  m0/div_res_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y124  m0/div_res_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y124  m0/div_res_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y124  m0/div_res_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y124  m0/div_res_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.077ns  (logic 4.185ns (32.005%)  route 8.892ns (67.995%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           4.042     4.810    m9/SW_IBUF[1]
    SLICE_X20Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.853 r  m9/SEGMENT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.372     5.225    m9/SEGMENT_OBUF[6]_inst_i_10_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.268 r  m9/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          0.924     6.192    m0/SEGMENT[1]
    SLICE_X20Y107        LUT6 (Prop_lut6_I2_O)        0.043     6.235 r  m0/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.554     9.789    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    13.077 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.077    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.060ns  (logic 4.180ns (32.004%)  route 8.880ns (67.996%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           4.042     4.810    m9/SW_IBUF[1]
    SLICE_X20Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.853 r  m9/SEGMENT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.372     5.225    m9/SEGMENT_OBUF[6]_inst_i_10_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.268 r  m9/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          0.925     6.193    m0/SEGMENT[1]
    SLICE_X21Y107        LUT6 (Prop_lut6_I1_O)        0.043     6.236 r  m0/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.541     9.778    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.282    13.060 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.060    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.988ns  (logic 4.180ns (32.183%)  route 8.808ns (67.817%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           4.042     4.810    m9/SW_IBUF[1]
    SLICE_X20Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.853 r  m9/SEGMENT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.372     5.225    m9/SEGMENT_OBUF[6]_inst_i_10_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.268 r  m9/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          0.847     6.115    m0/SEGMENT[1]
    SLICE_X20Y107        LUT6 (Prop_lut6_I2_O)        0.043     6.158 r  m0/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.547     9.706    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.283    12.988 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.988    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.958ns  (logic 4.152ns (32.042%)  route 8.806ns (67.958%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           4.042     4.810    m9/SW_IBUF[1]
    SLICE_X20Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.853 r  m9/SEGMENT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.372     5.225    m9/SEGMENT_OBUF[6]_inst_i_10_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.268 r  m9/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          0.851     6.119    m0/SEGMENT[1]
    SLICE_X20Y107        LUT6 (Prop_lut6_I4_O)        0.043     6.162 r  m0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.541     9.703    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.255    12.958 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.958    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.792ns  (logic 4.176ns (32.647%)  route 8.616ns (67.353%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           4.042     4.810    m9/SW_IBUF[1]
    SLICE_X20Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.853 r  m9/SEGMENT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.372     5.225    m9/SEGMENT_OBUF[6]_inst_i_10_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.268 r  m9/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          0.670     5.938    m0/SEGMENT[1]
    SLICE_X21Y107        LUT6 (Prop_lut6_I1_O)        0.043     5.981 r  m0/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.532     9.513    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.279    12.792 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.792    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.308ns  (logic 4.162ns (33.816%)  route 8.146ns (66.184%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           4.042     4.810    m9/SW_IBUF[1]
    SLICE_X20Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.853 r  m9/SEGMENT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.372     5.225    m9/SEGMENT_OBUF[6]_inst_i_10_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.268 r  m9/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          0.926     6.194    m0/SEGMENT[1]
    SLICE_X20Y107        LUT6 (Prop_lut6_I4_O)        0.043     6.237 r  m0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.806     9.043    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.265    12.308 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.308    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.270ns  (logic 4.154ns (33.853%)  route 8.116ns (66.147%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           4.042     4.810    m9/SW_IBUF[1]
    SLICE_X20Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.853 r  m9/SEGMENT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.372     5.225    m9/SEGMENT_OBUF[6]_inst_i_10_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.268 r  m9/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          0.804     6.072    m0/SEGMENT[1]
    SLICE_X21Y107        LUT6 (Prop_lut6_I4_O)        0.043     6.115 r  m0/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.898     9.013    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.257    12.270 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.270    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            num_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.854ns  (logic 0.897ns (15.327%)  route 4.956ns (84.673%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.768     0.768 f  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           4.042     4.810    m9/SW_IBUF[1]
    SLICE_X20Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.853 f  m9/SEGMENT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.372     5.225    m9/SEGMENT_OBUF[6]_inst_i_10_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.268 f  m9/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          0.543     5.811    m9_n_7
    SLICE_X21Y120        LUT3 (Prop_lut3_I2_O)        0.043     5.854 r  num[11]_i_1/O
                         net (fo=1, routed)           0.000     5.854    C2[3]
    SLICE_X21Y120        FDRE                                         r  num_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            num_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.364ns  (logic 0.854ns (15.921%)  route 4.510ns (84.079%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[4]_inst/O
                         net (fo=6, routed)           3.963     4.731    m9/SW_IBUF[2]
    SLICE_X20Y121        LUT5 (Prop_lut5_I2_O)        0.043     4.774 f  m9/M2_i_40/O
                         net (fo=10, routed)          0.547     5.321    m9_n_10
    SLICE_X21Y120        LUT3 (Prop_lut3_I0_O)        0.043     5.364 r  num[10]_i_1/O
                         net (fo=1, routed)           0.000     5.364    C2[2]
    SLICE_X21Y120        FDRE                                         r  num_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            num_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.297ns  (logic 0.854ns (16.123%)  route 4.443ns (83.877%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[4]_inst/O
                         net (fo=6, routed)           4.069     4.837    m9/SW_IBUF[2]
    SLICE_X21Y121        LUT5 (Prop_lut5_I2_O)        0.043     4.880 f  m9/M2_i_39/O
                         net (fo=10, routed)          0.374     5.254    m9_n_11
    SLICE_X22Y121        LUT5 (Prop_lut5_I3_O)        0.043     5.297 r  num[5]_i_1/O
                         net (fo=1, routed)           0.000     5.297    B2[1]
    SLICE_X22Y121        FDRE                                         r  num_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m1/pbshift_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m1/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.301%)  route 0.065ns (33.699%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y120        FDRE                         0.000     0.000 r  m1/pbshift_reg[6]/C
    SLICE_X23Y120        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m1/pbshift_reg[6]/Q
                         net (fo=2, routed)           0.065     0.165    m1/sel0[7]
    SLICE_X22Y120        LUT6 (Prop_lut6_I2_O)        0.028     0.193 r  m1/pbreg_i_1/O
                         net (fo=1, routed)           0.000     0.193    m1/pbreg_i_1_n_0
    SLICE_X22Y120        FDRE                                         r  m1/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/pbshift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/pbshift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y120        FDRE                         0.000     0.000 r  m3/pbshift_reg[4]/C
    SLICE_X23Y120        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/pbshift_reg[4]/Q
                         net (fo=3, routed)           0.101     0.201    m3/sel0__1[5]
    SLICE_X22Y120        FDRE                                         r  m3/pbshift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/pbshift_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m2/pbshift_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.100ns (48.840%)  route 0.105ns (51.160%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDRE                         0.000     0.000 r  m2/pbshift_reg[2]/C
    SLICE_X23Y118        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m2/pbshift_reg[2]/Q
                         net (fo=3, routed)           0.105     0.205    m2/sel0__0[3]
    SLICE_X22Y119        FDRE                                         r  m2/pbshift_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/pbshift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/pbshift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.107ns (46.928%)  route 0.121ns (53.072%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y120        FDRE                         0.000     0.000 r  m3/pbshift_reg[5]/C
    SLICE_X22Y120        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  m3/pbshift_reg[5]/Q
                         net (fo=3, routed)           0.121     0.228    m3/sel0__1[6]
    SLICE_X22Y120        FDRE                                         r  m3/pbshift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/pbshift_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m2/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.171ns (74.074%)  route 0.060ns (25.926%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y119        FDRE                         0.000     0.000 r  m2/pbshift_reg[3]/C
    SLICE_X22Y119        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  m2/pbshift_reg[3]/Q
                         net (fo=3, routed)           0.060     0.167    m2/sel0__0[4]
    SLICE_X22Y119        LUT6 (Prop_lut6_I4_O)        0.064     0.231 r  m2/pbreg_i_1__0/O
                         net (fo=1, routed)           0.000     0.231    m2/pbreg_i_1__0_n_0
    SLICE_X22Y119        FDRE                                         r  m2/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/pbshift_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.171ns (71.353%)  route 0.069ns (28.647%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y120        FDRE                         0.000     0.000 r  m3/pbshift_reg[5]/C
    SLICE_X22Y120        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  m3/pbshift_reg[5]/Q
                         net (fo=3, routed)           0.069     0.176    m3/sel0__1[6]
    SLICE_X22Y120        LUT6 (Prop_lut6_I3_O)        0.064     0.240 r  m3/pbreg_i_1__1/O
                         net (fo=1, routed)           0.000     0.240    m3/pbreg_i_1__1_n_0
    SLICE_X22Y120        FDRE                                         r  m3/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m2/pbshift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m2/pbshift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.100ns (39.477%)  route 0.153ns (60.523%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDRE                         0.000     0.000 r  m2/pbshift_reg[0]/C
    SLICE_X23Y118        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m2/pbshift_reg[0]/Q
                         net (fo=3, routed)           0.153     0.253    m2/sel0__0[1]
    SLICE_X23Y118        FDRE                                         r  m2/pbshift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.852%)  route 0.129ns (50.148%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE                         0.000     0.000 r  num_reg[8]/C
    SLICE_X21Y120        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  num_reg[8]/Q
                         net (fo=11, routed)          0.129     0.229    reg_C_val[0]
    SLICE_X21Y121        LUT6 (Prop_lut6_I0_O)        0.028     0.257 r  num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.257    A2[0]
    SLICE_X21Y121        FDRE                                         r  num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m1/pbshift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m1/pbshift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.100ns (38.796%)  route 0.158ns (61.204%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y119        FDRE                         0.000     0.000 r  m1/pbshift_reg[0]/C
    SLICE_X23Y119        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m1/pbshift_reg[0]/Q
                         net (fo=3, routed)           0.158     0.258    m1/sel0[1]
    SLICE_X23Y119        FDRE                                         r  m1/pbshift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE                         0.000     0.000 r  num_reg[4]/C
    SLICE_X21Y119        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  num_reg[4]/Q
                         net (fo=18, routed)          0.136     0.236    reg_B_val[0]
    SLICE_X21Y119        LUT6 (Prop_lut6_I5_O)        0.028     0.264 r  num[4]_i_1/O
                         net (fo=1, routed)           0.000     0.264    B2[0]
    SLICE_X21Y119        FDRE                                         r  num_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.335ns  (logic 3.676ns (39.381%)  route 5.659ns (60.619%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.264     4.279    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     4.538 f  m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.664     5.202    m0/m8/s_logisimBus23__0[18]
    SLICE_X17Y120        LUT2 (Prop_lut2_I0_O)        0.043     5.245 f  m0/AN_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           0.603     5.848    m0/AN_OBUF[1]
    SLICE_X21Y122        LUT6 (Prop_lut6_I0_O)        0.043     5.891 f  m0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838     6.729    m0/SEGMENT_OBUF[6]_inst_i_4_n_0
    SLICE_X20Y107        LUT6 (Prop_lut6_I0_O)        0.043     6.772 r  m0/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.554    10.326    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    13.614 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.614    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.194ns  (logic 3.670ns (39.923%)  route 5.523ns (60.077%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.264     4.279    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     4.538 r  m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.664     5.202    m0/m8/s_logisimBus23__0[18]
    SLICE_X17Y120        LUT2 (Prop_lut2_I0_O)        0.043     5.245 r  m0/AN_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           0.603     5.848    m0/AN_OBUF[1]
    SLICE_X21Y122        LUT6 (Prop_lut6_I0_O)        0.043     5.891 r  m0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.715     6.606    m0/SEGMENT_OBUF[6]_inst_i_4_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I4_O)        0.043     6.649 r  m0/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.541    10.191    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.282    13.473 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.473    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.124ns  (logic 3.671ns (40.233%)  route 5.453ns (59.767%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.264     4.279    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     4.538 r  m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.664     5.202    m0/m8/s_logisimBus23__0[18]
    SLICE_X17Y120        LUT2 (Prop_lut2_I0_O)        0.043     5.245 r  m0/AN_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           0.603     5.848    m0/AN_OBUF[1]
    SLICE_X21Y122        LUT6 (Prop_lut6_I0_O)        0.043     5.891 r  m0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.639     6.530    m0/SEGMENT_OBUF[6]_inst_i_4_n_0
    SLICE_X20Y107        LUT6 (Prop_lut6_I0_O)        0.043     6.573 r  m0/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.547    10.120    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.283    13.403 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.403    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.092ns  (logic 3.667ns (40.334%)  route 5.425ns (59.666%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.264     4.279    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     4.538 r  m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.664     5.202    m0/m8/s_logisimBus23__0[18]
    SLICE_X17Y120        LUT2 (Prop_lut2_I0_O)        0.043     5.245 r  m0/AN_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           0.603     5.848    m0/AN_OBUF[1]
    SLICE_X21Y122        LUT6 (Prop_lut6_I0_O)        0.043     5.891 r  m0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.626     6.517    m0/SEGMENT_OBUF[6]_inst_i_4_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I3_O)        0.043     6.560 r  m0/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.532    10.092    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.279    13.371 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.371    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.091ns  (logic 3.643ns (40.072%)  route 5.448ns (59.928%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.264     4.279    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     4.538 r  m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.664     5.202    m0/m8/s_logisimBus23__0[18]
    SLICE_X17Y120        LUT2 (Prop_lut2_I0_O)        0.043     5.245 r  m0/AN_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           0.603     5.848    m0/AN_OBUF[1]
    SLICE_X21Y122        LUT6 (Prop_lut6_I0_O)        0.043     5.891 r  m0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.640     6.531    m0/SEGMENT_OBUF[6]_inst_i_4_n_0
    SLICE_X20Y107        LUT6 (Prop_lut6_I1_O)        0.043     6.574 r  m0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.541    10.115    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.255    13.370 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.370    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.567ns  (logic 3.653ns (42.636%)  route 4.915ns (57.364%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.264     4.279    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     4.538 r  m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.664     5.202    m0/m8/s_logisimBus23__0[18]
    SLICE_X17Y120        LUT2 (Prop_lut2_I0_O)        0.043     5.245 r  m0/AN_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           0.603     5.848    m0/AN_OBUF[1]
    SLICE_X21Y122        LUT6 (Prop_lut6_I0_O)        0.043     5.891 r  m0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.842     6.733    m0/SEGMENT_OBUF[6]_inst_i_4_n_0
    SLICE_X20Y107        LUT6 (Prop_lut6_I0_O)        0.043     6.776 r  m0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.806     9.582    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.265    12.847 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.847    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.553ns  (logic 3.677ns (42.986%)  route 4.877ns (57.014%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.264     4.279    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     4.538 r  m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.664     5.202    m0/m8/s_logisimBus23__0[18]
    SLICE_X17Y120        LUT2 (Prop_lut2_I0_O)        0.049     5.251 r  m0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.212     9.464    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.369    12.832 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.832    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.524ns  (logic 3.645ns (42.758%)  route 4.879ns (57.242%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.264     4.279    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     4.538 r  m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.664     5.202    m0/m8/s_logisimBus23__0[18]
    SLICE_X17Y120        LUT2 (Prop_lut2_I0_O)        0.043     5.245 r  m0/AN_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           0.603     5.848    m0/AN_OBUF[1]
    SLICE_X21Y122        LUT6 (Prop_lut6_I0_O)        0.043     5.891 r  m0/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.714     6.605    m0/SEGMENT_OBUF[6]_inst_i_4_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I2_O)        0.043     6.648 r  m0/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.898     9.546    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.257    12.803 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.803    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.452ns  (logic 3.663ns (43.336%)  route 4.789ns (56.664%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.264     4.279    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     4.538 f  m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.662     5.200    m0/m8/s_logisimBus23__0[18]
    SLICE_X21Y122        LUT2 (Prop_lut2_I1_O)        0.049     5.249 r  m0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.127     9.376    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.355    12.731 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.731    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.055ns  (logic 3.561ns (50.478%)  route 3.494ns (49.522%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.264     4.279    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     4.538 r  m0/div_res_reg[18]/Q
                         net (fo=9, routed)           0.664     5.202    m0/m8/s_logisimBus23__0[18]
    SLICE_X17Y120        LUT2 (Prop_lut2_I0_O)        0.043     5.245 r  m0/AN_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           2.830     8.075    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         3.259    11.335 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.335    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m9/M2/buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_sout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.526ns (65.626%)  route 0.799ns (34.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.573     1.819    m9/M2/clk
    SLICE_X16Y119        FDRE                                         r  m9/M2/buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_fdre_C_Q)         0.118     1.937 r  m9/M2/buffer_reg[0]/Q
                         net (fo=1, routed)           0.799     2.736    m9/M2/sout_OBUF
    L24                  OBUF (Prop_obuf_I_O)         1.408     4.144 r  m9/M2/sout_OBUF_inst/O
                         net (fo=0)                   0.000     4.144    seg_sout
    L24                                                               r  seg_sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m9/M2/EN_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_PEN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.471ns (61.172%)  route 0.934ns (38.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.572     1.818    m9/M2/clk
    SLICE_X12Y120        FDCE                                         r  m9/M2/EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.118     1.936 r  m9/M2/EN_reg/Q
                         net (fo=1, routed)           0.934     2.869    m9/M2/EN_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.353     4.222 r  m9/M2/EN_OBUF_inst/O
                         net (fo=0)                   0.000     4.222    SEG_PEN
    R18                                                               r  SEG_PEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m9/M2/s_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.497ns (61.953%)  route 0.919ns (38.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.572     1.818    m9/M2/clk
    SLICE_X13Y120        FDCE                                         r  m9/M2/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDCE (Prop_fdce_C_Q)         0.100     1.918 r  m9/M2/s_clk_reg/Q
                         net (fo=4, routed)           0.919     2.837    m9/M2/s_clk_OBUF
    M24                  OBUF (Prop_obuf_I_O)         1.397     4.234 r  m9/M2/s_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.234    seg_clk
    M24                                                               r  seg_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.109ns  (logic 1.522ns (48.966%)  route 1.587ns (51.034%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568     1.814    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.118     1.932 f  m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.293     2.225    m0/out[0]
    SLICE_X19Y121        LUT2 (Prop_lut2_I1_O)        0.028     2.253 r  m0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.293     3.546    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         1.376     4.923 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.923    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.115ns  (logic 1.514ns (48.595%)  route 1.601ns (51.405%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568     1.814    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.118     1.932 f  m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.336     2.268    m0/out[0]
    SLICE_X17Y120        LUT2 (Prop_lut2_I1_O)        0.028     2.296 r  m0/AN_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           1.265     3.561    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         1.368     4.929 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.929    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.418ns  (logic 1.547ns (45.263%)  route 1.871ns (54.737%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568     1.814    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.118     1.932 r  m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.294     2.226    m0/out[0]
    SLICE_X21Y121        LUT6 (Prop_lut6_I3_O)        0.028     2.254 r  m0/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.344     2.598    m0/SEGMENT_OBUF[6]_inst_i_5_n_0
    SLICE_X20Y107        LUT6 (Prop_lut6_I1_O)        0.028     2.626 r  m0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.233     3.859    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         1.373     5.231 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.231    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.498ns  (logic 1.583ns (45.251%)  route 1.915ns (54.749%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568     1.814    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.118     1.932 r  m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.293     2.225    m0/out[0]
    SLICE_X19Y121        LUT5 (Prop_lut5_I3_O)        0.031     2.256 f  m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.323     2.580    m0/SEGMENT_OBUF[6]_inst_i_2_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I3_O)        0.069     2.649 r  m0/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.298     3.947    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         1.365     5.312 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.312    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.771ns  (logic 1.537ns (40.759%)  route 2.234ns (59.241%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568     1.814    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.118     1.932 r  m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.294     2.226    m0/out[0]
    SLICE_X21Y121        LUT6 (Prop_lut6_I3_O)        0.028     2.254 r  m0/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.276     2.530    m0/SEGMENT_OBUF[6]_inst_i_5_n_0
    SLICE_X20Y107        LUT6 (Prop_lut6_I0_O)        0.028     2.558 r  m0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     4.222    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         1.363     5.585 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.585    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.801ns  (logic 1.565ns (41.168%)  route 2.236ns (58.832%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568     1.814    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.118     1.932 r  m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.294     2.226    m0/out[0]
    SLICE_X21Y121        LUT6 (Prop_lut6_I3_O)        0.028     2.254 f  m0/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.277     2.531    m0/SEGMENT_OBUF[6]_inst_i_5_n_0
    SLICE_X20Y107        LUT6 (Prop_lut6_I4_O)        0.028     2.559 r  m0/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.665     4.224    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         1.391     5.615 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.615    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.875ns  (logic 1.564ns (40.375%)  route 2.310ns (59.625%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.568     1.814    m0/clk
    SLICE_X18Y125        FDRE                                         r  m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.118     1.932 r  m0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.294     2.226    m0/out[0]
    SLICE_X21Y121        LUT6 (Prop_lut6_I3_O)        0.028     2.254 r  m0/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.338     2.592    m0/SEGMENT_OBUF[6]_inst_i_5_n_0
    SLICE_X21Y107        LUT6 (Prop_lut6_I5_O)        0.028     2.620 r  m0/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.678     4.298    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         1.390     5.689 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.689    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            m9/M2/buffer_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.676ns  (logic 1.046ns (15.671%)  route 5.630ns (84.329%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)
  Clock Path Skew:        3.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           4.042     4.810    m9/SW_IBUF[1]
    SLICE_X20Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.853 r  m9/SEGMENT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.372     5.225    m9/SEGMENT_OBUF[6]_inst_i_10_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.268 r  m9/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          0.694     5.962    m9/num_reg[2]
    SLICE_X19Y121        LUT4 (Prop_lut4_I3_O)        0.055     6.017 r  m9/M2_i_14/O
                         net (fo=1, routed)           0.522     6.539    m9/M2/P_Data[49]
    SLICE_X16Y121        LUT4 (Prop_lut4_I3_O)        0.137     6.676 r  m9/M2/buffer[49]_i_1/O
                         net (fo=1, routed)           0.000     6.676    m9/M2/buffer[49]
    SLICE_X16Y121        FDRE                                         r  m9/M2/buffer_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.139     3.914    m9/M2/clk
    SLICE_X16Y121        FDRE                                         r  m9/M2/buffer_reg[49]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            m9/M2/buffer_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.501ns  (logic 1.038ns (15.971%)  route 5.462ns (84.029%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)
  Clock Path Skew:        3.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           4.042     4.810    m9/SW_IBUF[1]
    SLICE_X20Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.853 r  m9/SEGMENT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.372     5.225    m9/SEGMENT_OBUF[6]_inst_i_10_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.268 r  m9/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          0.613     5.881    m9/num_reg[2]
    SLICE_X19Y120        LUT4 (Prop_lut4_I1_O)        0.052     5.933 r  m9/M2_i_9/O
                         net (fo=1, routed)           0.436     6.369    m9/M2/P_Data[54]
    SLICE_X18Y120        LUT4 (Prop_lut4_I3_O)        0.132     6.501 r  m9/M2/buffer[54]_i_1/O
                         net (fo=1, routed)           0.000     6.501    m9/M2/buffer[54]
    SLICE_X18Y120        FDRE                                         r  m9/M2/buffer_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.141     3.916    m9/M2/clk
    SLICE_X18Y120        FDRE                                         r  m9/M2/buffer_reg[54]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            m9/M2/buffer_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.485ns  (logic 0.940ns (14.497%)  route 5.545ns (85.503%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)
  Clock Path Skew:        3.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           4.042     4.810    m9/SW_IBUF[1]
    SLICE_X20Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.853 r  m9/SEGMENT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.372     5.225    m9/SEGMENT_OBUF[6]_inst_i_10_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.268 r  m9/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          0.694     5.962    m9/num_reg[2]
    SLICE_X19Y121        LUT4 (Prop_lut4_I3_O)        0.043     6.005 r  m9/M2_i_13/O
                         net (fo=1, routed)           0.437     6.442    m9/M2/P_Data[50]
    SLICE_X17Y121        LUT4 (Prop_lut4_I3_O)        0.043     6.485 r  m9/M2/buffer[50]_i_1/O
                         net (fo=1, routed)           0.000     6.485    m9/M2/buffer[50]
    SLICE_X17Y121        FDRE                                         r  m9/M2/buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.139     3.914    m9/M2/clk
    SLICE_X17Y121        FDRE                                         r  m9/M2/buffer_reg[50]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            m9/M2/buffer_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.443ns  (logic 0.940ns (14.592%)  route 5.503ns (85.408%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)
  Clock Path Skew:        3.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           4.042     4.810    m9/SW_IBUF[1]
    SLICE_X20Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.853 r  m9/SEGMENT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.372     5.225    m9/SEGMENT_OBUF[6]_inst_i_10_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.268 r  m9/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          0.730     5.998    m9/num_reg[2]
    SLICE_X19Y120        LUT4 (Prop_lut4_I3_O)        0.043     6.041 r  m9/M2_i_11/O
                         net (fo=1, routed)           0.359     6.400    m9/M2/P_Data[52]
    SLICE_X18Y120        LUT4 (Prop_lut4_I3_O)        0.043     6.443 r  m9/M2/buffer[52]_i_1/O
                         net (fo=1, routed)           0.000     6.443    m9/M2/buffer[52]
    SLICE_X18Y120        FDRE                                         r  m9/M2/buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.141     3.916    m9/M2/clk
    SLICE_X18Y120        FDRE                                         r  m9/M2/buffer_reg[52]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            m9/M2/buffer_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.042ns (16.370%)  route 5.324ns (83.630%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)
  Clock Path Skew:        3.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           4.042     4.810    m9/SW_IBUF[1]
    SLICE_X20Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.853 r  m9/SEGMENT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.372     5.225    m9/SEGMENT_OBUF[6]_inst_i_10_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.268 r  m9/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          0.730     5.998    m9/num_reg[2]
    SLICE_X19Y120        LUT4 (Prop_lut4_I0_O)        0.053     6.051 r  m9/M2_i_12/O
                         net (fo=1, routed)           0.180     6.231    m9/M2/P_Data[51]
    SLICE_X17Y120        LUT4 (Prop_lut4_I3_O)        0.135     6.366 r  m9/M2/buffer[51]_i_1/O
                         net (fo=1, routed)           0.000     6.366    m9/M2/buffer[51]
    SLICE_X17Y120        FDRE                                         r  m9/M2/buffer_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.141     3.916    m9/M2/clk
    SLICE_X17Y120        FDRE                                         r  m9/M2/buffer_reg[51]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            m9/M2/buffer_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.354ns  (logic 0.940ns (14.797%)  route 5.414ns (85.203%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)
  Clock Path Skew:        3.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           4.042     4.810    m9/SW_IBUF[1]
    SLICE_X20Y122        LUT4 (Prop_lut4_I3_O)        0.043     4.853 r  m9/SEGMENT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.372     5.225    m9/SEGMENT_OBUF[6]_inst_i_10_n_0
    SLICE_X20Y122        LUT6 (Prop_lut6_I5_O)        0.043     5.268 r  m9/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=15, routed)          0.613     5.881    m9/num_reg[2]
    SLICE_X19Y120        LUT4 (Prop_lut4_I0_O)        0.043     5.924 r  m9/M2_i_10/O
                         net (fo=1, routed)           0.387     6.311    m9/M2/P_Data[53]
    SLICE_X18Y120        LUT4 (Prop_lut4_I3_O)        0.043     6.354 r  m9/M2/buffer[53]_i_1/O
                         net (fo=1, routed)           0.000     6.354    m9/M2/buffer[53]
    SLICE_X18Y120        FDRE                                         r  m9/M2/buffer_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.141     3.916    m9/M2/clk
    SLICE_X18Y120        FDRE                                         r  m9/M2/buffer_reg[53]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            m9/M2/buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.135ns  (logic 0.897ns (14.621%)  route 5.238ns (85.379%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[4]_inst/O
                         net (fo=6, routed)           3.973     4.741    m9/SW_IBUF[2]
    SLICE_X20Y121        LUT5 (Prop_lut5_I2_O)        0.043     4.784 r  m9/M2_i_42/O
                         net (fo=10, routed)          0.819     5.603    m9/num_reg[7]
    SLICE_X14Y120        LUT4 (Prop_lut4_I2_O)        0.043     5.646 r  m9/M2_i_31/O
                         net (fo=1, routed)           0.447     6.092    m9/M2/P_Data[29]
    SLICE_X14Y121        LUT4 (Prop_lut4_I3_O)        0.043     6.135 r  m9/M2/buffer[29]_i_1/O
                         net (fo=1, routed)           0.000     6.135    m9/M2/buffer[29]
    SLICE_X14Y121        FDRE                                         r  m9/M2/buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.140     3.915    m9/M2/clk
    SLICE_X14Y121        FDRE                                         r  m9/M2/buffer_reg[29]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            m9/M2/buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.131ns  (logic 0.992ns (16.179%)  route 5.139ns (83.821%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        3.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[4]_inst/O
                         net (fo=6, routed)           3.973     4.741    m9/SW_IBUF[2]
    SLICE_X20Y121        LUT5 (Prop_lut5_I2_O)        0.043     4.784 r  m9/M2_i_42/O
                         net (fo=10, routed)          0.819     5.603    m9/num_reg[7]
    SLICE_X14Y120        LUT4 (Prop_lut4_I3_O)        0.047     5.650 r  m9/M2_i_35/O
                         net (fo=1, routed)           0.348     5.997    m9/M2/P_Data[25]
    SLICE_X15Y120        LUT4 (Prop_lut4_I3_O)        0.134     6.131 r  m9/M2/buffer[25]_i_1/O
                         net (fo=1, routed)           0.000     6.131    m9/M2/buffer[25]
    SLICE_X15Y120        FDRE                                         r  m9/M2/buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.142     3.917    m9/M2/clk
    SLICE_X15Y120        FDRE                                         r  m9/M2/buffer_reg[25]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            m9/M2/buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.060ns  (logic 0.897ns (14.803%)  route 5.163ns (85.197%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[4]_inst/O
                         net (fo=6, routed)           3.963     4.731    m9/SW_IBUF[2]
    SLICE_X20Y121        LUT5 (Prop_lut5_I2_O)        0.043     4.774 r  m9/M2_i_40/O
                         net (fo=10, routed)          0.845     5.619    m9/num_reg[6]_0
    SLICE_X15Y121        LUT4 (Prop_lut4_I1_O)        0.043     5.662 r  m9/M2_i_29/O
                         net (fo=1, routed)           0.355     6.017    m9/M2/P_Data[31]
    SLICE_X15Y121        LUT4 (Prop_lut4_I3_O)        0.043     6.060 r  m9/M2/buffer[31]_i_1/O
                         net (fo=1, routed)           0.000     6.060    m9/M2/buffer[31]
    SLICE_X15Y121        FDRE                                         r  m9/M2/buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.140     3.915    m9/M2/clk
    SLICE_X15Y121        FDRE                                         r  m9/M2/buffer_reg[31]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            m9/M2/buffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.055ns  (logic 0.992ns (16.382%)  route 5.063ns (83.618%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        3.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[4]_inst/O
                         net (fo=6, routed)           3.973     4.741    m9/SW_IBUF[2]
    SLICE_X20Y121        LUT5 (Prop_lut5_I2_O)        0.043     4.784 f  m9/M2_i_42/O
                         net (fo=10, routed)          0.846     5.630    m9/num_reg[7]
    SLICE_X14Y122        LUT4 (Prop_lut4_I0_O)        0.047     5.677 r  m9/M2_i_33/O
                         net (fo=1, routed)           0.244     5.921    m9/M2/P_Data[27]
    SLICE_X14Y122        LUT4 (Prop_lut4_I3_O)        0.134     6.055 r  m9/M2/buffer[27]_i_1/O
                         net (fo=1, routed)           0.000     6.055    m9/M2/buffer[27]
    SLICE_X14Y122        FDRE                                         r  m9/M2/buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.139     3.914    m9/M2/clk
    SLICE_X14Y122        FDRE                                         r  m9/M2/buffer_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m9/M2/buffer_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.156ns (39.221%)  route 0.242ns (60.779%))
  Logic Levels:           3  (FDRE=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE                         0.000     0.000 r  num_reg[11]/C
    SLICE_X21Y120        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  num_reg[11]/Q
                         net (fo=9, routed)           0.188     0.288    m9/num_reg[3]_0[3]
    SLICE_X16Y120        LUT4 (Prop_lut4_I2_O)        0.028     0.316 r  m9/M2_i_2/O
                         net (fo=1, routed)           0.054     0.370    m9/M2/P_Data[62]
    SLICE_X16Y120        LUT4 (Prop_lut4_I3_O)        0.028     0.398 r  m9/M2/buffer[62]_i_1/O
                         net (fo=1, routed)           0.000     0.398    m9/M2/buffer[62]
    SLICE_X16Y120        FDRE                                         r  m9/M2/buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.769     2.254    m9/M2/clk
    SLICE_X16Y120        FDRE                                         r  m9/M2/buffer_reg[62]/C

Slack:                    inf
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m9/M2/buffer_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.156ns (36.773%)  route 0.268ns (63.227%))
  Logic Levels:           3  (FDRE=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y121        FDRE                         0.000     0.000 r  num_reg[0]/C
    SLICE_X21Y121        FDRE (Prop_fdre_C_Q)         0.100     0.100 f  num_reg[0]/Q
                         net (fo=18, routed)          0.124     0.224    m9/Q[0]
    SLICE_X20Y121        LUT4 (Prop_lut4_I3_O)        0.028     0.252 r  m9/M2_i_24/O
                         net (fo=1, routed)           0.144     0.396    m9/M2/P_Data[37]
    SLICE_X17Y121        LUT4 (Prop_lut4_I3_O)        0.028     0.424 r  m9/M2/buffer[37]_i_1/O
                         net (fo=1, routed)           0.000     0.424    m9/M2/buffer[37]
    SLICE_X17Y121        FDRE                                         r  m9/M2/buffer_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.768     2.253    m9/M2/clk
    SLICE_X17Y121        FDRE                                         r  m9/M2/buffer_reg[37]/C

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m9/M2/buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.174ns (40.785%)  route 0.253ns (59.215%))
  Logic Levels:           3  (FDRE=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y122        FDRE                         0.000     0.000 r  num_reg[2]/C
    SLICE_X20Y122        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  num_reg[2]/Q
                         net (fo=15, routed)          0.203     0.321    m9/Q[2]
    SLICE_X19Y122        LUT4 (Prop_lut4_I2_O)        0.028     0.349 r  m9/M2_i_27/O
                         net (fo=1, routed)           0.050     0.399    m9/M2/P_Data[34]
    SLICE_X19Y122        LUT4 (Prop_lut4_I3_O)        0.028     0.427 r  m9/M2/buffer[34]_i_1/O
                         net (fo=1, routed)           0.000     0.427    m9/M2/buffer[34]
    SLICE_X19Y122        FDRE                                         r  m9/M2/buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.767     2.252    m9/M2/clk
    SLICE_X19Y122        FDRE                                         r  m9/M2/buffer_reg[34]/C

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m9/M2/buffer_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.215ns (43.601%)  route 0.278ns (56.399%))
  Logic Levels:           3  (FDRE=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y122        FDRE                         0.000     0.000 r  num_reg[2]/C
    SLICE_X20Y122        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  num_reg[2]/Q
                         net (fo=15, routed)          0.203     0.321    m9/Q[2]
    SLICE_X19Y122        LUT4 (Prop_lut4_I2_O)        0.029     0.350 r  m9/M2_i_28/O
                         net (fo=1, routed)           0.075     0.425    m9/M2/P_Data[33]
    SLICE_X19Y122        LUT4 (Prop_lut4_I3_O)        0.068     0.493 r  m9/M2/buffer[33]_i_1/O
                         net (fo=1, routed)           0.000     0.493    m9/M2/buffer[33]
    SLICE_X19Y122        FDRE                                         r  m9/M2/buffer_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.767     2.252    m9/M2/clk
    SLICE_X19Y122        FDRE                                         r  m9/M2/buffer_reg[33]/C

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m9/M2/buffer_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.174ns (32.998%)  route 0.353ns (67.002%))
  Logic Levels:           3  (FDRE=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y122        FDRE                         0.000     0.000 r  num_reg[2]/C
    SLICE_X20Y122        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  num_reg[2]/Q
                         net (fo=15, routed)          0.265     0.383    m9/Q[2]
    SLICE_X19Y121        LUT4 (Prop_lut4_I3_O)        0.028     0.411 r  m9/M2_i_25/O
                         net (fo=1, routed)           0.088     0.499    m9/M2/P_Data[36]
    SLICE_X17Y121        LUT4 (Prop_lut4_I3_O)        0.028     0.527 r  m9/M2/buffer[36]_i_1/O
                         net (fo=1, routed)           0.000     0.527    m9/M2/buffer[36]
    SLICE_X17Y121        FDRE                                         r  m9/M2/buffer_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.768     2.253    m9/M2/clk
    SLICE_X17Y121        FDRE                                         r  m9/M2/buffer_reg[36]/C

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m9/M2/buffer_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.174ns (32.812%)  route 0.356ns (67.188%))
  Logic Levels:           3  (FDRE=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y122        FDRE                         0.000     0.000 r  num_reg[2]/C
    SLICE_X20Y122        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  num_reg[2]/Q
                         net (fo=15, routed)          0.266     0.384    m9/Q[2]
    SLICE_X19Y121        LUT4 (Prop_lut4_I3_O)        0.028     0.412 r  m9/M2_i_22/O
                         net (fo=1, routed)           0.090     0.502    m9/M2/P_Data[39]
    SLICE_X19Y120        LUT4 (Prop_lut4_I3_O)        0.028     0.530 r  m9/M2/buffer[39]_i_1/O
                         net (fo=1, routed)           0.000     0.530    m9/M2/buffer[39]
    SLICE_X19Y120        FDRE                                         r  m9/M2/buffer_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.769     2.254    m9/M2/clk
    SLICE_X19Y120        FDRE                                         r  m9/M2/buffer_reg[39]/C

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m9/M2/buffer_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.217ns (37.909%)  route 0.355ns (62.091%))
  Logic Levels:           3  (FDRE=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y122        FDRE                         0.000     0.000 r  num_reg[2]/C
    SLICE_X20Y122        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  num_reg[2]/Q
                         net (fo=15, routed)          0.265     0.383    m9/Q[2]
    SLICE_X19Y121        LUT4 (Prop_lut4_I3_O)        0.030     0.413 r  m9/M2_i_26/O
                         net (fo=1, routed)           0.090     0.503    m9/M2/P_Data[35]
    SLICE_X17Y121        LUT4 (Prop_lut4_I3_O)        0.069     0.572 r  m9/M2/buffer[35]_i_1/O
                         net (fo=1, routed)           0.000     0.572    m9/M2/buffer[35]
    SLICE_X17Y121        FDRE                                         r  m9/M2/buffer_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.768     2.253    m9/M2/clk
    SLICE_X17Y121        FDRE                                         r  m9/M2/buffer_reg[35]/C

Slack:                    inf
  Source:                 num_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m9/M2/buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.156ns (26.914%)  route 0.424ns (73.086%))
  Logic Levels:           3  (FDRE=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE                         0.000     0.000 r  num_reg[11]/C
    SLICE_X21Y120        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  num_reg[11]/Q
                         net (fo=9, routed)           0.271     0.371    m9/num_reg[3]_0[3]
    SLICE_X19Y122        LUT4 (Prop_lut4_I1_O)        0.028     0.399 r  m9/M2_i_3/O
                         net (fo=1, routed)           0.152     0.552    m9/M2/P_Data[61]
    SLICE_X17Y122        LUT4 (Prop_lut4_I3_O)        0.028     0.580 r  m9/M2/buffer[61]_i_1/O
                         net (fo=1, routed)           0.000     0.580    m9/M2/buffer[61]
    SLICE_X17Y122        FDRE                                         r  m9/M2/buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.767     2.252    m9/M2/clk
    SLICE_X17Y122        FDRE                                         r  m9/M2/buffer_reg[61]/C

Slack:                    inf
  Source:                 num_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m9/M2/buffer_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.228ns (39.181%)  route 0.354ns (60.819%))
  Logic Levels:           3  (FDRE=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE                         0.000     0.000 r  num_reg[9]/C
    SLICE_X21Y120        FDRE (Prop_fdre_C_Q)         0.091     0.091 f  num_reg[9]/Q
                         net (fo=9, routed)           0.241     0.332    m9/num_reg[3]_0[1]
    SLICE_X17Y122        LUT4 (Prop_lut4_I2_O)        0.068     0.400 r  m9/M2_i_5/O
                         net (fo=1, routed)           0.113     0.513    m9/M2/P_Data[59]
    SLICE_X17Y122        LUT4 (Prop_lut4_I3_O)        0.069     0.582 r  m9/M2/buffer[59]_i_1/O
                         net (fo=1, routed)           0.000     0.582    m9/M2/buffer[59]
    SLICE_X17Y122        FDRE                                         r  m9/M2/buffer_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.767     2.252    m9/M2/clk
    SLICE_X17Y122        FDRE                                         r  m9/M2/buffer_reg[59]/C

Slack:                    inf
  Source:                 num_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m9/M2/buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.185ns (30.439%)  route 0.423ns (69.561%))
  Logic Levels:           3  (FDRE=1 LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE                         0.000     0.000 r  num_reg[9]/C
    SLICE_X21Y120        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  num_reg[9]/Q
                         net (fo=9, routed)           0.241     0.332    m9/num_reg[3]_0[1]
    SLICE_X17Y122        LUT4 (Prop_lut4_I2_O)        0.066     0.398 r  m9/M2_i_4/O
                         net (fo=1, routed)           0.182     0.580    m9/M2/P_Data[60]
    SLICE_X17Y122        LUT4 (Prop_lut4_I3_O)        0.028     0.608 r  m9/M2/buffer[60]_i_1/O
                         net (fo=1, routed)           0.000     0.608    m9/M2/buffer[60]
    SLICE_X17Y122        FDRE                                         r  m9/M2/buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.767     2.252    m9/M2/clk
    SLICE_X17Y122        FDRE                                         r  m9/M2/buffer_reg[60]/C





