$date
	Sun Sep 21 16:17:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ sel $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1"
#20
0!
0"
#30
1!
1"
#40
0!
0"
#50
1!
1"
#55
1#
#60
0!
0"
#70
1!
1"
#75
1$
#80
0"
#90
1"
#100
0"
#110
0!
1"
0#
#120
0"
#130
1"
#140
0"
#150
1!
1"
0$
#160
0!
0"
#165
1#
#170
1!
1"
#180
0!
0"
#190
1!
1"
#200
0!
0"
#210
1!
1"
#220
0!
0"
0#
#225
1$
#230
1"
#240
0"
#250
1"
#260
0"
#270
1"
#275
1!
1#
#280
0"
#290
1"
#300
0!
0"
0$
