{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 2.27312,
	"cts__clock__skew__setup__pre_repair": 0.0173145,
	"cts__clock__skew__hold__pre_repair": 0.0173145,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.815799,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.95931,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0303548,
	"cts__power__switching__total__pre_repair": 0.0126199,
	"cts__power__leakage__total__pre_repair": 7.98516e-08,
	"cts__power__total__pre_repair": 0.0429748,
	"cts__design__io__pre_repair": 32,
	"cts__design__die__area__pre_repair": 43403.5,
	"cts__design__core__area__pre_repair": 40066.8,
	"cts__design__instance__count__pre_repair": 428,
	"cts__design__instance__area__pre_repair": 14696.2,
	"cts__design__instance__count__stdcell__pre_repair": 428,
	"cts__design__instance__area__stdcell__pre_repair": 14696.2,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.366793,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.366793,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 2.27312,
	"cts__clock__skew__setup__post_repair": 0.0173145,
	"cts__clock__skew__hold__post_repair": 0.0173145,
	"cts__timing__drv__max_slew_limit__post_repair": 0.815799,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.95931,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0303548,
	"cts__power__switching__total__post_repair": 0.0126199,
	"cts__power__leakage__total__post_repair": 7.98516e-08,
	"cts__power__total__post_repair": 0.0429748,
	"cts__design__io__post_repair": 32,
	"cts__design__die__area__post_repair": 43403.5,
	"cts__design__core__area__post_repair": 40066.8,
	"cts__design__instance__count__post_repair": 428,
	"cts__design__instance__area__post_repair": 14696.2,
	"cts__design__instance__count__stdcell__post_repair": 428,
	"cts__design__instance__area__stdcell__post_repair": 14696.2,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.366793,
	"cts__design__instance__utilization__stdcell__post_repair": 0.366793,
	"cts__design__instance__displacement__total": 39.1,
	"cts__design__instance__displacement__mean": 0.091,
	"cts__design__instance__displacement__max": 5.04,
	"cts__route__wirelength__estimated": 11414.6,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 11414.6,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 2.27324,
	"cts__clock__skew__setup": 0.0171352,
	"cts__clock__skew__hold": 0.0171352,
	"cts__timing__drv__max_slew_limit": 0.816148,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.95931,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.030352,
	"cts__power__switching__total": 0.0126312,
	"cts__power__leakage__total": 7.98516e-08,
	"cts__power__total": 0.0429833,
	"cts__design__io": 32,
	"cts__design__die__area": 43403.5,
	"cts__design__core__area": 40066.8,
	"cts__design__instance__count": 428,
	"cts__design__instance__area": 14696.2,
	"cts__design__instance__count__stdcell": 428,
	"cts__design__instance__area__stdcell": 14696.2,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.366793,
	"cts__design__instance__utilization__stdcell": 0.366793
}