[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3677831 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 3677831 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 3677831 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12679812 heartbeat IPC: 1.111 cumulative IPC: 1.111 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22629214 heartbeat IPC: 1.005 cumulative IPC: 1.055 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33661305 heartbeat IPC: 0.9064 cumulative IPC: 1.001 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 38846895 cumulative IPC: 1.03 (Simulation time: 00 hr 04 min 00 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 38846895 cumulative IPC: 1.03 (Simulation time: 00 hr 04 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.03 instructions: 40000001 cycles: 38846895
CPU 0 Branch Prediction Accuracy: 96.26% MPKI: 10.44 Average ROB Occupancy at Mispredict: 36.67
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.9
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457617 HIT:     419894 MISS:      37723 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457617 HIT:     419894 MISS:      37723 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 309.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685232 HIT:     467140 MISS:     218092 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359593 HIT:     291604 MISS:      67989 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96874 HIT:       6409 MISS:      90465 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142901 HIT:     142589 MISS:        312 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85864 HIT:      26538 MISS:      59326 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 142.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6723042 HIT:    6638186 MISS:      84856 MSHR_MERGE:      27751
cpu0->cpu0_L1I LOAD         ACCESS:    6723042 HIT:    6638186 MISS:      84856 MSHR_MERGE:      27751
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.38 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13124600 HIT:   12111085 MISS:    1013515 MSHR_MERGE:     528280
cpu0->cpu0_L1D LOAD         ACCESS:    8038984 HIT:    7509454 MISS:     529530 MSHR_MERGE:     227036
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991946 HIT:    4595398 MISS:     396548 MSHR_MERGE:     299671
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93670 HIT:       6233 MISS:      87437 MSHR_MERGE:       1573
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.73 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5750857 HIT:    5638809 MISS:     112048 MSHR_MERGE:      50875
cpu0->cpu0_ITLB LOAD         ACCESS:    5750857 HIT:    5638809 MISS:     112048 MSHR_MERGE:      50875
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.484 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12424326 HIT:   11705136 MISS:     719190 MSHR_MERGE:     322746
cpu0->cpu0_DTLB LOAD         ACCESS:   12424326 HIT:   11705136 MISS:     719190 MSHR_MERGE:     322746
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.13 cycles
cpu0->LLC TOTAL        ACCESS:     335826 HIT:     194634 MISS:     141192 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67989 HIT:      36870 MISS:      31119 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90465 HIT:      10930 MISS:      79535 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118046 HIT:     117963 MISS:         83 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59326 HIT:      28871 MISS:      30455 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1333
  ROW_BUFFER_MISS:     139768
  AVG DBUS CONGESTED CYCLE: 11.38
Channel 0 WQ ROW_BUFFER_HIT:      11034
  ROW_BUFFER_MISS:      73946
  FULL:          0
Channel 0 REFRESHES ISSUED:       3237
