<stg><name>set_color</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="16">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="2">
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="3" to="4">
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="5">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="5" to="3">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_2_V, [8 x i8]* @str135, i32 0, i32 0, i32 0, [8 x i8]* @str135) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:1  %empty_131 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_1_V, [8 x i8]* @str132, i32 0, i32 0, i32 0, [8 x i8]* @str132) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:2  %empty_132 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_0_V, [8 x i8]* @str129, i32 0, i32 0, i32 0, [8 x i8]* @str129) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:3  %empty_133 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_0_V, [8 x i8]* @str126, i32 0, i32 0, i32 0, [8 x i8]* @str126) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:4  %src_cols_V_read_3 = call i12 @_ssdm_op_WireRead.i12(i12 %src_cols_V_read) ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="src_cols_V_read_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:5  %src_rows_V_read_3 = call i12 @_ssdm_op_WireRead.i12(i12 %src_rows_V_read) ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="src_rows_V_read_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:6  %ges_read = call i3 @_ssdm_op_WireRead.volatile.i3P(i3* %ges) ; <i3> [#uses=2]

]]></node>
<StgValue><ssdm name="ges_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:7  %tmp_s = icmp eq i3 %ges_read, 0                ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:8  %tmp_9 = icmp eq i3 %ges_read, 1                ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:9  br label %bb13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
bb13:0  %t_V_7 = phi i12 [ 0, %entry ], [ %i_V, %bb10 ] ; <i12> [#uses=2]

]]></node>
<StgValue><ssdm name="t_V_7"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb13:1  %exitcond4 = icmp eq i12 %t_V_7, %src_rows_V_read_3 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb13:2  %i_V = add i12 %t_V_7, 1                        ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb13:3  br i1 %exitcond4, label %return, label %bb10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0">
<![CDATA[
return:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
bb10:0  %t_V = phi i12 [ %j_V, %bb1 ], [ 0, %bb13 ]     ; <i12> [#uses=2]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb10:1  %exitcond = icmp eq i12 %t_V, %src_cols_V_read_3 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb10:2  %j_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb10:3  br i1 %exitcond, label %bb13, label %bb1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1:2  %tmp = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %src_data_stream_0_V) ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="8">
<![CDATA[
bb1:3  %tmp_27 = trunc i8 %tmp to i1                   ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1:4  %tmp_24_not = icmp ne i8 %tmp, -1               ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_24_not"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1:5  %brmerge = or i1 %tmp_24_not, %tmp_s            ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb1:0  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str45) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1:6  %not_tmp_24_not = xor i1 %tmp_24_not, true      ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="not_tmp_24_not"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1:7  %brmerge1 = or i1 %brmerge, %tmp_9              ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1:8  %not_brmerge = xor i1 %brmerge, true            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="not_brmerge"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1:9  %not_brmerge1 = xor i1 %brmerge1, true          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="not_brmerge1"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1:10  %pixel_out_val_1_3 = and i1 %tmp_27, %not_brmerge1 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="pixel_out_val_1_3"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="1">
<![CDATA[
bb1:11  %pixel_out_val_1_1_cast = sext i1 %pixel_out_val_1_3 to i8 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="pixel_out_val_1_1_cast"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1:12  %tmp2 = and i1 %brmerge1, %not_brmerge          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1:13  %pixel_out_val_1 = and i1 %tmp2, %tmp_27        ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="pixel_out_val_1"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="1">
<![CDATA[
bb1:14  %pixel_out_val_1_2_cast = sext i1 %pixel_out_val_1 to i8 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="pixel_out_val_1_2_cast"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1:15  %tmp3 = and i1 %tmp_27, %not_tmp_24_not         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1:16  %pixel_out_val_0 = and i1 %brmerge, %tmp3       ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="pixel_out_val_0"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="1">
<![CDATA[
bb1:17  %pixel_out_val_0_cast = sext i1 %pixel_out_val_0 to i8 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="pixel_out_val_0_cast"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1:18  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_0_V, i8 %pixel_out_val_0_cast)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1:19  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_1_V, i8 %pixel_out_val_1_2_cast)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1:20  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_2_V, i8 %pixel_out_val_1_1_cast)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb1:21  %empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str45, i32 %tmp_18) ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
bb1:22  br label %bb10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="src_rows_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="src_rows_V_read"/></StgValue>
</port>
<port id="60" name="src_cols_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="src_cols_V_read"/></StgValue>
</port>
<port id="61" name="src_data_stream_0_V" dir="0" iftype="4">
<core>FIFO</core><StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</port>
<port id="62" name="dst_data_stream_0_V" dir="1" iftype="4">
<core>FIFO</core><StgValue><ssdm name="dst_data_stream_0_V"/></StgValue>
</port>
<port id="63" name="dst_data_stream_1_V" dir="1" iftype="4">
<core>FIFO</core><StgValue><ssdm name="dst_data_stream_1_V"/></StgValue>
</port>
<port id="64" name="dst_data_stream_2_V" dir="1" iftype="4">
<core>FIFO</core><StgValue><ssdm name="dst_data_stream_2_V"/></StgValue>
</port>
<port id="65" name="ges" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ges"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="67" from="_ssdm_op_SpecFifo" to="empty" fromId="66" toId="6">
</dataflow>
<dataflow id="68" from="dst_data_stream_2_V" to="empty" fromId="64" toId="6">
</dataflow>
<dataflow id="70" from="str135" to="empty" fromId="69" toId="6">
</dataflow>
<dataflow id="72" from="stg_71" to="empty" fromId="71" toId="6">
</dataflow>
<dataflow id="73" from="stg_71" to="empty" fromId="71" toId="6">
</dataflow>
<dataflow id="74" from="stg_71" to="empty" fromId="71" toId="6">
</dataflow>
<dataflow id="75" from="str135" to="empty" fromId="69" toId="6">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecFifo" to="empty_131" fromId="66" toId="7">
</dataflow>
<dataflow id="77" from="dst_data_stream_1_V" to="empty_131" fromId="63" toId="7">
</dataflow>
<dataflow id="79" from="str132" to="empty_131" fromId="78" toId="7">
</dataflow>
<dataflow id="80" from="stg_71" to="empty_131" fromId="71" toId="7">
</dataflow>
<dataflow id="81" from="stg_71" to="empty_131" fromId="71" toId="7">
</dataflow>
<dataflow id="82" from="stg_71" to="empty_131" fromId="71" toId="7">
</dataflow>
<dataflow id="83" from="str132" to="empty_131" fromId="78" toId="7">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecFifo" to="empty_132" fromId="66" toId="8">
</dataflow>
<dataflow id="85" from="dst_data_stream_0_V" to="empty_132" fromId="62" toId="8">
</dataflow>
<dataflow id="87" from="str129" to="empty_132" fromId="86" toId="8">
</dataflow>
<dataflow id="88" from="stg_71" to="empty_132" fromId="71" toId="8">
</dataflow>
<dataflow id="89" from="stg_71" to="empty_132" fromId="71" toId="8">
</dataflow>
<dataflow id="90" from="stg_71" to="empty_132" fromId="71" toId="8">
</dataflow>
<dataflow id="91" from="str129" to="empty_132" fromId="86" toId="8">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecFifo" to="empty_133" fromId="66" toId="9">
</dataflow>
<dataflow id="93" from="src_data_stream_0_V" to="empty_133" fromId="61" toId="9">
</dataflow>
<dataflow id="95" from="str126" to="empty_133" fromId="94" toId="9">
</dataflow>
<dataflow id="96" from="stg_71" to="empty_133" fromId="71" toId="9">
</dataflow>
<dataflow id="97" from="stg_71" to="empty_133" fromId="71" toId="9">
</dataflow>
<dataflow id="98" from="stg_71" to="empty_133" fromId="71" toId="9">
</dataflow>
<dataflow id="99" from="str126" to="empty_133" fromId="94" toId="9">
</dataflow>
<dataflow id="101" from="_ssdm_op_WireRead.i12" to="src_cols_V_read_3" fromId="100" toId="10">
</dataflow>
<dataflow id="102" from="src_cols_V_read" to="src_cols_V_read_3" fromId="60" toId="10">
</dataflow>
<dataflow id="103" from="_ssdm_op_WireRead.i12" to="src_rows_V_read_3" fromId="100" toId="11">
</dataflow>
<dataflow id="104" from="src_rows_V_read" to="src_rows_V_read_3" fromId="59" toId="11">
</dataflow>
<dataflow id="106" from="_ssdm_op_WireRead.volatile.i3P" to="ges_read" fromId="105" toId="12">
</dataflow>
<dataflow id="107" from="ges" to="ges_read" fromId="65" toId="12">
</dataflow>
<dataflow id="108" from="ges_read" to="tmp_s" fromId="12" toId="13">
</dataflow>
<dataflow id="110" from="stg_109" to="tmp_s" fromId="109" toId="13">
</dataflow>
<dataflow id="111" from="ges_read" to="tmp_9" fromId="12" toId="14">
</dataflow>
<dataflow id="113" from="stg_112" to="tmp_9" fromId="112" toId="14">
</dataflow>
<dataflow id="115" from="stg_114" to="t_V_7" fromId="114" toId="16">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="116" from="stg_15" to="t_V_7" fromId="15" toId="16">
</dataflow>
<dataflow id="117" from="i_V" to="t_V_7" fromId="18" toId="16">
<BackEdge/>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="stg_24" to="t_V_7" fromId="24" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="119" from="t_V_7" to="exitcond4" fromId="16" toId="17">
</dataflow>
<dataflow id="120" from="src_rows_V_read_3" to="exitcond4" fromId="11" toId="17">
</dataflow>
<dataflow id="121" from="t_V_7" to="i_V" fromId="16" toId="18">
</dataflow>
<dataflow id="123" from="stg_122" to="i_V" fromId="122" toId="18">
</dataflow>
<dataflow id="124" from="exitcond4" to="stg_19" fromId="17" toId="19">
</dataflow>
<dataflow id="125" from="j_V" to="t_V" fromId="23" toId="21">
<BackEdge/>
<condition id="50">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="stg_47" to="t_V" fromId="47" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="127" from="stg_114" to="t_V" fromId="114" toId="21">
<condition id="51">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="stg_19" to="t_V" fromId="19" toId="21">
</dataflow>
<dataflow id="129" from="t_V" to="exitcond" fromId="21" toId="22">
</dataflow>
<dataflow id="130" from="src_cols_V_read_3" to="exitcond" fromId="10" toId="22">
</dataflow>
<dataflow id="131" from="t_V" to="j_V" fromId="21" toId="23">
</dataflow>
<dataflow id="132" from="stg_122" to="j_V" fromId="122" toId="23">
</dataflow>
<dataflow id="133" from="exitcond" to="stg_24" fromId="22" toId="24">
</dataflow>
<dataflow id="135" from="_ssdm_op_FifoRead.volatile.i8P" to="tmp" fromId="134" toId="25">
</dataflow>
<dataflow id="136" from="src_data_stream_0_V" to="tmp" fromId="61" toId="25">
</dataflow>
<dataflow id="137" from="tmp" to="tmp_27" fromId="25" toId="26">
</dataflow>
<dataflow id="138" from="tmp" to="tmp_24_not" fromId="25" toId="27">
</dataflow>
<dataflow id="140" from="stg_139" to="tmp_24_not" fromId="139" toId="27">
</dataflow>
<dataflow id="141" from="tmp_24_not" to="brmerge" fromId="27" toId="28">
</dataflow>
<dataflow id="142" from="tmp_s" to="brmerge" fromId="13" toId="28">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecRegionBegin" to="tmp_18" fromId="143" toId="29">
</dataflow>
<dataflow id="146" from="p_str45" to="tmp_18" fromId="145" toId="29">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecPipeline" to="stg_30" fromId="147" toId="30">
</dataflow>
<dataflow id="150" from="stg_149" to="stg_30" fromId="149" toId="30">
</dataflow>
<dataflow id="151" from="stg_149" to="stg_30" fromId="149" toId="30">
</dataflow>
<dataflow id="152" from="stg_149" to="stg_30" fromId="149" toId="30">
</dataflow>
<dataflow id="154" from="p_str" to="stg_30" fromId="153" toId="30">
</dataflow>
<dataflow id="155" from="tmp_24_not" to="not_tmp_24_not" fromId="27" toId="31">
</dataflow>
<dataflow id="157" from="stg_156" to="not_tmp_24_not" fromId="156" toId="31">
</dataflow>
<dataflow id="158" from="brmerge" to="brmerge1" fromId="28" toId="32">
</dataflow>
<dataflow id="159" from="tmp_9" to="brmerge1" fromId="14" toId="32">
</dataflow>
<dataflow id="160" from="brmerge" to="not_brmerge" fromId="28" toId="33">
</dataflow>
<dataflow id="161" from="stg_156" to="not_brmerge" fromId="156" toId="33">
</dataflow>
<dataflow id="162" from="brmerge1" to="not_brmerge1" fromId="32" toId="34">
</dataflow>
<dataflow id="163" from="stg_156" to="not_brmerge1" fromId="156" toId="34">
</dataflow>
<dataflow id="164" from="tmp_27" to="pixel_out_val_1_3" fromId="26" toId="35">
</dataflow>
<dataflow id="165" from="not_brmerge1" to="pixel_out_val_1_3" fromId="34" toId="35">
</dataflow>
<dataflow id="166" from="pixel_out_val_1_3" to="pixel_out_val_1_1_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="167" from="brmerge1" to="tmp2" fromId="32" toId="37">
</dataflow>
<dataflow id="168" from="not_brmerge" to="tmp2" fromId="33" toId="37">
</dataflow>
<dataflow id="169" from="tmp2" to="pixel_out_val_1" fromId="37" toId="38">
</dataflow>
<dataflow id="170" from="tmp_27" to="pixel_out_val_1" fromId="26" toId="38">
</dataflow>
<dataflow id="171" from="pixel_out_val_1" to="pixel_out_val_1_2_cast" fromId="38" toId="39">
</dataflow>
<dataflow id="172" from="tmp_27" to="tmp3" fromId="26" toId="40">
</dataflow>
<dataflow id="173" from="not_tmp_24_not" to="tmp3" fromId="31" toId="40">
</dataflow>
<dataflow id="174" from="brmerge" to="pixel_out_val_0" fromId="28" toId="41">
</dataflow>
<dataflow id="175" from="tmp3" to="pixel_out_val_0" fromId="40" toId="41">
</dataflow>
<dataflow id="176" from="pixel_out_val_0" to="pixel_out_val_0_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="178" from="_ssdm_op_FifoWrite.volatile.i8P" to="stg_43" fromId="177" toId="43">
</dataflow>
<dataflow id="179" from="dst_data_stream_0_V" to="stg_43" fromId="62" toId="43">
</dataflow>
<dataflow id="180" from="pixel_out_val_0_cast" to="stg_43" fromId="42" toId="43">
</dataflow>
<dataflow id="181" from="_ssdm_op_FifoWrite.volatile.i8P" to="stg_44" fromId="177" toId="44">
</dataflow>
<dataflow id="182" from="dst_data_stream_1_V" to="stg_44" fromId="63" toId="44">
</dataflow>
<dataflow id="183" from="pixel_out_val_1_2_cast" to="stg_44" fromId="39" toId="44">
</dataflow>
<dataflow id="184" from="_ssdm_op_FifoWrite.volatile.i8P" to="stg_45" fromId="177" toId="45">
</dataflow>
<dataflow id="185" from="dst_data_stream_2_V" to="stg_45" fromId="64" toId="45">
</dataflow>
<dataflow id="186" from="pixel_out_val_1_1_cast" to="stg_45" fromId="36" toId="45">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecRegionEnd" to="empty_134" fromId="187" toId="46">
</dataflow>
<dataflow id="189" from="p_str45" to="empty_134" fromId="145" toId="46">
</dataflow>
<dataflow id="190" from="tmp_18" to="empty_134" fromId="29" toId="46">
</dataflow>
<dataflow id="191" from="exitcond4" to="stg_2" fromId="17" toId="2">
</dataflow>
<dataflow id="192" from="exitcond" to="stg_4" fromId="22" toId="4">
</dataflow>
<dataflow id="193" from="exitcond" to="stg_5" fromId="22" toId="5">
</dataflow>
<dataflow id="194" from="exitcond" to="stg_3" fromId="22" toId="3">
</dataflow>
</dataflows>


</stg>
