<stg><name>multiply_row_col</name>


<trans_list>

<trans id="146" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="9" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="13" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="17" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:0 %z_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_idx"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %out_rowptr_addr = getelementptr i32 %out_rowptr, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="out_rowptr_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:6 %store_ln50 = store i32 0, i3 %out_rowptr_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %icmp_ln1499 = icmp_eq  i32 %p_read_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1499"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %store_ln57 = store i32 0, i32 %z_idx

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln57 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:0 %j = phi i3 0, void, i3 %add_ln57, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split._crit_edge

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:1 %add_ln57 = add i3 %j, i3 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:2 %z_idx_3 = load i32 %z_idx

]]></Node>
<StgValue><ssdm name="z_idx_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:3 %zext_ln57 = zext i3 %j

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:4 %icmp_ln57 = icmp_eq  i3 %j, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:6 %br_ln57 = br i1 %icmp_ln57, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split:1 %row_addr = getelementptr i32 %row, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="row_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split:2 %row_load = load i3 %row_addr

]]></Node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
:0 %z_idx_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_idx_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %out_rowptr_addr_1 = getelementptr i32 %out_rowptr, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="out_rowptr_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2 %store_ln67 = store i32 %z_idx_3, i3 %out_rowptr_addr_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln1499_1 = icmp_eq  i32 %p_read_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1499_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %store_ln57 = store i32 %z_idx_3, i32 %z_idx_1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln57 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split:0 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split:2 %row_load = load i3 %row_addr

]]></Node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split:3 %icmp_ln1499_2 = icmp_eq  i32 %row_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1499_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split:4 %or_ln59 = or i1 %icmp_ln1499_2, i1 %icmp_ln1499

]]></Node>
<StgValue><ssdm name="or_ln59"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split:5 %br_ln59 = br i1 %or_ln59, void, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %temp_V = call i32 @mult, i32 %row_load, i32 %p_read_4

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %z_idx_4 = add i32 %z_idx_3, i32 1

]]></Node>
<StgValue><ssdm name="z_idx_4"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln65 = store i32 %z_idx_4, i32 %z_idx

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
:0 %zext_ln61 = zext i32 %z_idx_3

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %out_colind_addr = getelementptr i3 %out_colind, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="out_colind_addr"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
:2 %store_ln61 = store i3 %j, i5 %out_colind_addr

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %out_data_addr = getelementptr i32 %out_data, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="out_data_addr"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5 %store_ln63 = store i32 %temp_V, i5 %out_data_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln65 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split._crit_edge:0 %br_ln0 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1:0 %j_8 = phi i3 0, void, i3 %add_ln57_1, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.split._crit_edge

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1:1 %add_ln57_1 = add i3 %j_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1:2 %z_idx_6 = load i32 %z_idx_1

]]></Node>
<StgValue><ssdm name="z_idx_6"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1:3 %zext_ln57_1 = zext i3 %j_8

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1:4 %icmp_ln57_1 = icmp_eq  i3 %j_8, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln57_1"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1:5 %empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1:6 %br_ln57 = br i1 %icmp_ln57_1, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.split, void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.split:1 %row_addr_1 = getelementptr i32 %row, i64 0, i64 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="row_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.split:2 %row_load_1 = load i3 %row_addr_1

]]></Node>
<StgValue><ssdm name="row_load_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
:0 %z_idx_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_idx_5"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %out_rowptr_addr_2 = getelementptr i32 %out_rowptr, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="out_rowptr_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2 %store_ln67 = store i32 %z_idx_6, i3 %out_rowptr_addr_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln1499_3 = icmp_eq  i32 %p_read_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1499_3"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %store_ln57 = store i32 %z_idx_6, i32 %z_idx_5

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln57 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.split:0 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.split:2 %row_load_1 = load i3 %row_addr_1

]]></Node>
<StgValue><ssdm name="row_load_1"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.split:3 %icmp_ln1499_4 = icmp_eq  i32 %row_load_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1499_4"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.split:4 %or_ln59_1 = or i1 %icmp_ln1499_4, i1 %icmp_ln1499_1

]]></Node>
<StgValue><ssdm name="or_ln59_1"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.split:5 %br_ln59 = br i1 %or_ln59_1, void, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="78" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %temp_V_1 = call i32 @mult, i32 %row_load_1, i32 %p_read_3

]]></Node>
<StgValue><ssdm name="temp_V_1"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %z_idx_7 = add i32 %z_idx_6, i32 1

]]></Node>
<StgValue><ssdm name="z_idx_7"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln65 = store i32 %z_idx_7, i32 %z_idx_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
:0 %zext_ln61_1 = zext i32 %z_idx_6

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %out_colind_addr_1 = getelementptr i3 %out_colind, i64 0, i64 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="out_colind_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
:2 %store_ln61 = store i3 %j_8, i5 %out_colind_addr_1

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %out_data_addr_1 = getelementptr i32 %out_data, i64 0, i64 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="out_data_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5 %store_ln63 = store i32 %temp_V_1, i5 %out_data_addr_1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln65 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.split._crit_edge:0 %br_ln0 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2:0 %j_9 = phi i3 0, void, i3 %add_ln57_2, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.split._crit_edge

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2:1 %add_ln57_2 = add i3 %j_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln57_2"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2:2 %z_idx_9 = load i32 %z_idx_5

]]></Node>
<StgValue><ssdm name="z_idx_9"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2:3 %zext_ln57_2 = zext i3 %j_9

]]></Node>
<StgValue><ssdm name="zext_ln57_2"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2:4 %icmp_ln57_2 = icmp_eq  i3 %j_9, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln57_2"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2:5 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2:6 %br_ln57 = br i1 %icmp_ln57_2, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.split, void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.split:1 %row_addr_2 = getelementptr i32 %row, i64 0, i64 %zext_ln57_2

]]></Node>
<StgValue><ssdm name="row_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.split:2 %row_load_2 = load i3 %row_addr_2

]]></Node>
<StgValue><ssdm name="row_load_2"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
:0 %z_idx_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_idx_8"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %out_rowptr_addr_3 = getelementptr i32 %out_rowptr, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="out_rowptr_addr_3"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2 %store_ln67 = store i32 %z_idx_9, i3 %out_rowptr_addr_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln1499_5 = icmp_eq  i32 %p_read_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1499_5"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %store_ln57 = store i32 %z_idx_9, i32 %z_idx_8

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln57 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.split:0 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.split:2 %row_load_2 = load i3 %row_addr_2

]]></Node>
<StgValue><ssdm name="row_load_2"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.split:3 %icmp_ln1499_6 = icmp_eq  i32 %row_load_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1499_6"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.split:4 %or_ln59_2 = or i1 %icmp_ln1499_6, i1 %icmp_ln1499_3

]]></Node>
<StgValue><ssdm name="or_ln59_2"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.split:5 %br_ln59 = br i1 %or_ln59_2, void, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="108" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %temp_V_2 = call i32 @mult, i32 %row_load_2, i32 %p_read_2

]]></Node>
<StgValue><ssdm name="temp_V_2"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %z_idx_10 = add i32 %z_idx_9, i32 1

]]></Node>
<StgValue><ssdm name="z_idx_10"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln65 = store i32 %z_idx_10, i32 %z_idx_5

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
:0 %zext_ln61_2 = zext i32 %z_idx_9

]]></Node>
<StgValue><ssdm name="zext_ln61_2"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %out_colind_addr_2 = getelementptr i3 %out_colind, i64 0, i64 %zext_ln61_2

]]></Node>
<StgValue><ssdm name="out_colind_addr_2"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
:2 %store_ln61 = store i3 %j_9, i5 %out_colind_addr_2

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %out_data_addr_2 = getelementptr i32 %out_data, i64 0, i64 %zext_ln61_2

]]></Node>
<StgValue><ssdm name="out_data_addr_2"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5 %store_ln63 = store i32 %temp_V_2, i5 %out_data_addr_2

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln65 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.split._crit_edge:0 %br_ln0 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3:0 %j_10 = phi i3 0, void, i3 %add_ln57_3, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.split._crit_edge

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3:1 %add_ln57_3 = add i3 %j_10, i3 1

]]></Node>
<StgValue><ssdm name="add_ln57_3"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3:2 %zext_ln57_3 = zext i3 %j_10

]]></Node>
<StgValue><ssdm name="zext_ln57_3"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3:3 %icmp_ln57_3 = icmp_eq  i3 %j_10, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln57_3"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3:4 %empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3:5 %br_ln57 = br i1 %icmp_ln57_3, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.split, void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.split:1 %row_addr_3 = getelementptr i32 %row, i64 0, i64 %zext_ln57_3

]]></Node>
<StgValue><ssdm name="row_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.split:2 %row_load_3 = load i3 %row_addr_3

]]></Node>
<StgValue><ssdm name="row_load_3"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %z_idx_8_load = load i32 %z_idx_8

]]></Node>
<StgValue><ssdm name="z_idx_8_load"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %out_rowptr_addr_4 = getelementptr i32 %out_rowptr, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="out_rowptr_addr_4"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2 %store_ln69 = store i32 %z_idx_8_load, i3 %out_rowptr_addr_4

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0">
<![CDATA[
:3 %ret_ln70 = ret

]]></Node>
<StgValue><ssdm name="ret_ln70"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.split:0 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.split:2 %row_load_3 = load i3 %row_addr_3

]]></Node>
<StgValue><ssdm name="row_load_3"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.split:3 %icmp_ln1499_7 = icmp_eq  i32 %row_load_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1499_7"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.split:4 %or_ln59_3 = or i1 %icmp_ln1499_7, i1 %icmp_ln1499_5

]]></Node>
<StgValue><ssdm name="or_ln59_3"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.split:5 %br_ln59 = br i1 %or_ln59_3, void, void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="135" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4 %temp_V_3 = call i32 @mult, i32 %row_load_3, i32 %p_read_1

]]></Node>
<StgValue><ssdm name="temp_V_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="136" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %z_idx_8_load_1 = load i32 %z_idx_8

]]></Node>
<StgValue><ssdm name="z_idx_8_load_1"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="32">
<![CDATA[
:1 %zext_ln61_3 = zext i32 %z_idx_8_load_1

]]></Node>
<StgValue><ssdm name="zext_ln61_3"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %out_colind_addr_3 = getelementptr i3 %out_colind, i64 0, i64 %zext_ln61_3

]]></Node>
<StgValue><ssdm name="out_colind_addr_3"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
:3 %store_ln61 = store i3 %j_10, i5 %out_colind_addr_3

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %out_data_addr_3 = getelementptr i32 %out_data, i64 0, i64 %zext_ln61_3

]]></Node>
<StgValue><ssdm name="out_data_addr_3"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6 %store_ln63 = store i32 %temp_V_3, i5 %out_data_addr_3

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %z_idx_11 = add i32 %z_idx_8_load_1, i32 1

]]></Node>
<StgValue><ssdm name="z_idx_11"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:8 %store_ln65 = store i32 %z_idx_11, i32 %z_idx_8

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln59_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln65 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.split._crit_edge:0 %br_ln0 = br void %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="174" name="row" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="row"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="175" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="176" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="177" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="178" name="p_read3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read3"/></StgValue>
</port>
<port id="179" name="out_rowptr" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_rowptr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="180" name="out_colind" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_colind"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="out_data" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="183" from="StgValue_182" to="z_idx" fromId="182" toId="18">
</dataflow>
<dataflow id="185" from="_ssdm_op_Read.ap_auto.i32" to="p_read_1" fromId="184" toId="19">
</dataflow>
<dataflow id="186" from="p_read3" to="p_read_1" fromId="178" toId="19">
</dataflow>
<dataflow id="187" from="_ssdm_op_Read.ap_auto.i32" to="p_read_2" fromId="184" toId="20">
</dataflow>
<dataflow id="188" from="p_read2" to="p_read_2" fromId="177" toId="20">
</dataflow>
<dataflow id="189" from="_ssdm_op_Read.ap_auto.i32" to="p_read_3" fromId="184" toId="21">
</dataflow>
<dataflow id="190" from="p_read1" to="p_read_3" fromId="176" toId="21">
</dataflow>
<dataflow id="191" from="_ssdm_op_Read.ap_auto.i32" to="p_read_4" fromId="184" toId="22">
</dataflow>
<dataflow id="192" from="p_read" to="p_read_4" fromId="175" toId="22">
</dataflow>
<dataflow id="193" from="out_rowptr" to="out_rowptr_addr" fromId="179" toId="23">
</dataflow>
<dataflow id="195" from="StgValue_194" to="out_rowptr_addr" fromId="194" toId="23">
</dataflow>
<dataflow id="196" from="StgValue_194" to="out_rowptr_addr" fromId="194" toId="23">
</dataflow>
<dataflow id="198" from="StgValue_197" to="store_ln50" fromId="197" toId="24">
</dataflow>
<dataflow id="199" from="out_rowptr_addr" to="store_ln50" fromId="23" toId="24">
</dataflow>
<dataflow id="200" from="p_read_4" to="icmp_ln1499" fromId="22" toId="25">
</dataflow>
<dataflow id="201" from="StgValue_197" to="icmp_ln1499" fromId="197" toId="25">
</dataflow>
<dataflow id="202" from="StgValue_197" to="store_ln57" fromId="197" toId="26">
</dataflow>
<dataflow id="203" from="z_idx" to="store_ln57" fromId="18" toId="26">
</dataflow>
<dataflow id="205" from="StgValue_204" to="j" fromId="204" toId="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="br_ln57" to="j" fromId="27" toId="28">
</dataflow>
<dataflow id="207" from="add_ln57" to="j" fromId="29" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="br_ln0" to="j" fromId="57" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="209" from="j" to="add_ln57" fromId="28" toId="29">
</dataflow>
<dataflow id="211" from="StgValue_210" to="add_ln57" fromId="210" toId="29">
</dataflow>
<dataflow id="212" from="z_idx" to="z_idx_3" fromId="18" toId="30">
</dataflow>
<dataflow id="213" from="j" to="zext_ln57" fromId="28" toId="31">
</dataflow>
<dataflow id="214" from="j" to="icmp_ln57" fromId="28" toId="32">
</dataflow>
<dataflow id="216" from="StgValue_215" to="icmp_ln57" fromId="215" toId="32">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="217" toId="33">
</dataflow>
<dataflow id="220" from="StgValue_219" to="empty" fromId="219" toId="33">
</dataflow>
<dataflow id="221" from="StgValue_219" to="empty" fromId="219" toId="33">
</dataflow>
<dataflow id="222" from="StgValue_219" to="empty" fromId="219" toId="33">
</dataflow>
<dataflow id="223" from="icmp_ln57" to="br_ln57" fromId="32" toId="34">
</dataflow>
<dataflow id="224" from="row" to="row_addr" fromId="174" toId="35">
</dataflow>
<dataflow id="225" from="StgValue_194" to="row_addr" fromId="194" toId="35">
</dataflow>
<dataflow id="226" from="zext_ln57" to="row_addr" fromId="31" toId="35">
</dataflow>
<dataflow id="227" from="row_addr" to="row_load" fromId="35" toId="36">
</dataflow>
<dataflow id="228" from="StgValue_182" to="z_idx_1" fromId="182" toId="37">
</dataflow>
<dataflow id="229" from="out_rowptr" to="out_rowptr_addr_1" fromId="179" toId="38">
</dataflow>
<dataflow id="230" from="StgValue_194" to="out_rowptr_addr_1" fromId="194" toId="38">
</dataflow>
<dataflow id="232" from="StgValue_231" to="out_rowptr_addr_1" fromId="231" toId="38">
</dataflow>
<dataflow id="233" from="z_idx_3" to="store_ln67" fromId="30" toId="39">
</dataflow>
<dataflow id="234" from="out_rowptr_addr_1" to="store_ln67" fromId="38" toId="39">
</dataflow>
<dataflow id="235" from="p_read_3" to="icmp_ln1499_1" fromId="21" toId="40">
</dataflow>
<dataflow id="236" from="StgValue_197" to="icmp_ln1499_1" fromId="197" toId="40">
</dataflow>
<dataflow id="237" from="z_idx_3" to="store_ln57" fromId="30" toId="41">
</dataflow>
<dataflow id="238" from="z_idx_1" to="store_ln57" fromId="37" toId="41">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecLoopName" to="specloopname_ln51" fromId="239" toId="43">
</dataflow>
<dataflow id="242" from="empty_18" to="specloopname_ln51" fromId="241" toId="43">
</dataflow>
<dataflow id="243" from="row_addr" to="row_load" fromId="35" toId="44">
</dataflow>
<dataflow id="244" from="row_load" to="icmp_ln1499_2" fromId="44" toId="45">
</dataflow>
<dataflow id="245" from="StgValue_197" to="icmp_ln1499_2" fromId="197" toId="45">
</dataflow>
<dataflow id="246" from="icmp_ln1499_2" to="or_ln59" fromId="45" toId="46">
</dataflow>
<dataflow id="247" from="icmp_ln1499" to="or_ln59" fromId="25" toId="46">
</dataflow>
<dataflow id="248" from="or_ln59" to="br_ln59" fromId="46" toId="47">
</dataflow>
<dataflow id="250" from="mult" to="temp_V" fromId="249" toId="48">
</dataflow>
<dataflow id="251" from="row_load" to="temp_V" fromId="44" toId="48">
</dataflow>
<dataflow id="252" from="p_read_4" to="temp_V" fromId="22" toId="48">
</dataflow>
<dataflow id="253" from="z_idx_3" to="z_idx_4" fromId="30" toId="49">
</dataflow>
<dataflow id="254" from="StgValue_182" to="z_idx_4" fromId="182" toId="49">
</dataflow>
<dataflow id="255" from="z_idx_4" to="store_ln65" fromId="49" toId="50">
</dataflow>
<dataflow id="256" from="z_idx" to="store_ln65" fromId="18" toId="50">
</dataflow>
<dataflow id="257" from="z_idx_3" to="zext_ln61" fromId="30" toId="51">
</dataflow>
<dataflow id="258" from="out_colind" to="out_colind_addr" fromId="180" toId="52">
</dataflow>
<dataflow id="259" from="StgValue_194" to="out_colind_addr" fromId="194" toId="52">
</dataflow>
<dataflow id="260" from="zext_ln61" to="out_colind_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="261" from="j" to="store_ln61" fromId="28" toId="53">
</dataflow>
<dataflow id="262" from="out_colind_addr" to="store_ln61" fromId="52" toId="53">
</dataflow>
<dataflow id="263" from="out_data" to="out_data_addr" fromId="181" toId="54">
</dataflow>
<dataflow id="264" from="StgValue_194" to="out_data_addr" fromId="194" toId="54">
</dataflow>
<dataflow id="265" from="zext_ln61" to="out_data_addr" fromId="51" toId="54">
</dataflow>
<dataflow id="266" from="temp_V" to="store_ln63" fromId="48" toId="55">
</dataflow>
<dataflow id="267" from="out_data_addr" to="store_ln63" fromId="54" toId="55">
</dataflow>
<dataflow id="268" from="StgValue_204" to="j_8" fromId="204" toId="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="269" from="br_ln57" to="j_8" fromId="42" toId="58">
</dataflow>
<dataflow id="270" from="add_ln57_1" to="j_8" fromId="59" toId="58">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="271" from="br_ln0" to="j_8" fromId="87" toId="58">
<BackEdge/>
</dataflow>
<dataflow id="272" from="j_8" to="add_ln57_1" fromId="58" toId="59">
</dataflow>
<dataflow id="273" from="StgValue_210" to="add_ln57_1" fromId="210" toId="59">
</dataflow>
<dataflow id="274" from="z_idx_1" to="z_idx_6" fromId="37" toId="60">
</dataflow>
<dataflow id="275" from="j_8" to="zext_ln57_1" fromId="58" toId="61">
</dataflow>
<dataflow id="276" from="j_8" to="icmp_ln57_1" fromId="58" toId="62">
</dataflow>
<dataflow id="277" from="StgValue_215" to="icmp_ln57_1" fromId="215" toId="62">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecLoopTripCount" to="empty_47" fromId="217" toId="63">
</dataflow>
<dataflow id="279" from="StgValue_219" to="empty_47" fromId="219" toId="63">
</dataflow>
<dataflow id="280" from="StgValue_219" to="empty_47" fromId="219" toId="63">
</dataflow>
<dataflow id="281" from="StgValue_219" to="empty_47" fromId="219" toId="63">
</dataflow>
<dataflow id="282" from="icmp_ln57_1" to="br_ln57" fromId="62" toId="64">
</dataflow>
<dataflow id="283" from="row" to="row_addr_1" fromId="174" toId="65">
</dataflow>
<dataflow id="284" from="StgValue_194" to="row_addr_1" fromId="194" toId="65">
</dataflow>
<dataflow id="285" from="zext_ln57_1" to="row_addr_1" fromId="61" toId="65">
</dataflow>
<dataflow id="286" from="row_addr_1" to="row_load_1" fromId="65" toId="66">
</dataflow>
<dataflow id="287" from="StgValue_182" to="z_idx_5" fromId="182" toId="67">
</dataflow>
<dataflow id="288" from="out_rowptr" to="out_rowptr_addr_2" fromId="179" toId="68">
</dataflow>
<dataflow id="289" from="StgValue_194" to="out_rowptr_addr_2" fromId="194" toId="68">
</dataflow>
<dataflow id="291" from="StgValue_290" to="out_rowptr_addr_2" fromId="290" toId="68">
</dataflow>
<dataflow id="292" from="z_idx_6" to="store_ln67" fromId="60" toId="69">
</dataflow>
<dataflow id="293" from="out_rowptr_addr_2" to="store_ln67" fromId="68" toId="69">
</dataflow>
<dataflow id="294" from="p_read_2" to="icmp_ln1499_3" fromId="20" toId="70">
</dataflow>
<dataflow id="295" from="StgValue_197" to="icmp_ln1499_3" fromId="197" toId="70">
</dataflow>
<dataflow id="296" from="z_idx_6" to="store_ln57" fromId="60" toId="71">
</dataflow>
<dataflow id="297" from="z_idx_5" to="store_ln57" fromId="67" toId="71">
</dataflow>
<dataflow id="298" from="_ssdm_op_SpecLoopName" to="specloopname_ln51" fromId="239" toId="73">
</dataflow>
<dataflow id="299" from="empty_18" to="specloopname_ln51" fromId="241" toId="73">
</dataflow>
<dataflow id="300" from="row_addr_1" to="row_load_1" fromId="65" toId="74">
</dataflow>
<dataflow id="301" from="row_load_1" to="icmp_ln1499_4" fromId="74" toId="75">
</dataflow>
<dataflow id="302" from="StgValue_197" to="icmp_ln1499_4" fromId="197" toId="75">
</dataflow>
<dataflow id="303" from="icmp_ln1499_4" to="or_ln59_1" fromId="75" toId="76">
</dataflow>
<dataflow id="304" from="icmp_ln1499_1" to="or_ln59_1" fromId="40" toId="76">
</dataflow>
<dataflow id="305" from="or_ln59_1" to="br_ln59" fromId="76" toId="77">
</dataflow>
<dataflow id="306" from="mult" to="temp_V_1" fromId="249" toId="78">
</dataflow>
<dataflow id="307" from="row_load_1" to="temp_V_1" fromId="74" toId="78">
</dataflow>
<dataflow id="308" from="p_read_3" to="temp_V_1" fromId="21" toId="78">
</dataflow>
<dataflow id="309" from="z_idx_6" to="z_idx_7" fromId="60" toId="79">
</dataflow>
<dataflow id="310" from="StgValue_182" to="z_idx_7" fromId="182" toId="79">
</dataflow>
<dataflow id="311" from="z_idx_7" to="store_ln65" fromId="79" toId="80">
</dataflow>
<dataflow id="312" from="z_idx_1" to="store_ln65" fromId="37" toId="80">
</dataflow>
<dataflow id="313" from="z_idx_6" to="zext_ln61_1" fromId="60" toId="81">
</dataflow>
<dataflow id="314" from="out_colind" to="out_colind_addr_1" fromId="180" toId="82">
</dataflow>
<dataflow id="315" from="StgValue_194" to="out_colind_addr_1" fromId="194" toId="82">
</dataflow>
<dataflow id="316" from="zext_ln61_1" to="out_colind_addr_1" fromId="81" toId="82">
</dataflow>
<dataflow id="317" from="j_8" to="store_ln61" fromId="58" toId="83">
</dataflow>
<dataflow id="318" from="out_colind_addr_1" to="store_ln61" fromId="82" toId="83">
</dataflow>
<dataflow id="319" from="out_data" to="out_data_addr_1" fromId="181" toId="84">
</dataflow>
<dataflow id="320" from="StgValue_194" to="out_data_addr_1" fromId="194" toId="84">
</dataflow>
<dataflow id="321" from="zext_ln61_1" to="out_data_addr_1" fromId="81" toId="84">
</dataflow>
<dataflow id="322" from="temp_V_1" to="store_ln63" fromId="78" toId="85">
</dataflow>
<dataflow id="323" from="out_data_addr_1" to="store_ln63" fromId="84" toId="85">
</dataflow>
<dataflow id="324" from="StgValue_204" to="j_9" fromId="204" toId="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="325" from="br_ln57" to="j_9" fromId="72" toId="88">
</dataflow>
<dataflow id="326" from="add_ln57_2" to="j_9" fromId="89" toId="88">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="327" from="br_ln0" to="j_9" fromId="117" toId="88">
<BackEdge/>
</dataflow>
<dataflow id="328" from="j_9" to="add_ln57_2" fromId="88" toId="89">
</dataflow>
<dataflow id="329" from="StgValue_210" to="add_ln57_2" fromId="210" toId="89">
</dataflow>
<dataflow id="330" from="z_idx_5" to="z_idx_9" fromId="67" toId="90">
</dataflow>
<dataflow id="331" from="j_9" to="zext_ln57_2" fromId="88" toId="91">
</dataflow>
<dataflow id="332" from="j_9" to="icmp_ln57_2" fromId="88" toId="92">
</dataflow>
<dataflow id="333" from="StgValue_215" to="icmp_ln57_2" fromId="215" toId="92">
</dataflow>
<dataflow id="334" from="_ssdm_op_SpecLoopTripCount" to="empty_48" fromId="217" toId="93">
</dataflow>
<dataflow id="335" from="StgValue_219" to="empty_48" fromId="219" toId="93">
</dataflow>
<dataflow id="336" from="StgValue_219" to="empty_48" fromId="219" toId="93">
</dataflow>
<dataflow id="337" from="StgValue_219" to="empty_48" fromId="219" toId="93">
</dataflow>
<dataflow id="338" from="icmp_ln57_2" to="br_ln57" fromId="92" toId="94">
</dataflow>
<dataflow id="339" from="row" to="row_addr_2" fromId="174" toId="95">
</dataflow>
<dataflow id="340" from="StgValue_194" to="row_addr_2" fromId="194" toId="95">
</dataflow>
<dataflow id="341" from="zext_ln57_2" to="row_addr_2" fromId="91" toId="95">
</dataflow>
<dataflow id="342" from="row_addr_2" to="row_load_2" fromId="95" toId="96">
</dataflow>
<dataflow id="343" from="StgValue_182" to="z_idx_8" fromId="182" toId="97">
</dataflow>
<dataflow id="344" from="out_rowptr" to="out_rowptr_addr_3" fromId="179" toId="98">
</dataflow>
<dataflow id="345" from="StgValue_194" to="out_rowptr_addr_3" fromId="194" toId="98">
</dataflow>
<dataflow id="347" from="StgValue_346" to="out_rowptr_addr_3" fromId="346" toId="98">
</dataflow>
<dataflow id="348" from="z_idx_9" to="store_ln67" fromId="90" toId="99">
</dataflow>
<dataflow id="349" from="out_rowptr_addr_3" to="store_ln67" fromId="98" toId="99">
</dataflow>
<dataflow id="350" from="p_read_1" to="icmp_ln1499_5" fromId="19" toId="100">
</dataflow>
<dataflow id="351" from="StgValue_197" to="icmp_ln1499_5" fromId="197" toId="100">
</dataflow>
<dataflow id="352" from="z_idx_9" to="store_ln57" fromId="90" toId="101">
</dataflow>
<dataflow id="353" from="z_idx_8" to="store_ln57" fromId="97" toId="101">
</dataflow>
<dataflow id="354" from="_ssdm_op_SpecLoopName" to="specloopname_ln51" fromId="239" toId="103">
</dataflow>
<dataflow id="355" from="empty_18" to="specloopname_ln51" fromId="241" toId="103">
</dataflow>
<dataflow id="356" from="row_addr_2" to="row_load_2" fromId="95" toId="104">
</dataflow>
<dataflow id="357" from="row_load_2" to="icmp_ln1499_6" fromId="104" toId="105">
</dataflow>
<dataflow id="358" from="StgValue_197" to="icmp_ln1499_6" fromId="197" toId="105">
</dataflow>
<dataflow id="359" from="icmp_ln1499_6" to="or_ln59_2" fromId="105" toId="106">
</dataflow>
<dataflow id="360" from="icmp_ln1499_3" to="or_ln59_2" fromId="70" toId="106">
</dataflow>
<dataflow id="361" from="or_ln59_2" to="br_ln59" fromId="106" toId="107">
</dataflow>
<dataflow id="362" from="mult" to="temp_V_2" fromId="249" toId="108">
</dataflow>
<dataflow id="363" from="row_load_2" to="temp_V_2" fromId="104" toId="108">
</dataflow>
<dataflow id="364" from="p_read_2" to="temp_V_2" fromId="20" toId="108">
</dataflow>
<dataflow id="365" from="z_idx_9" to="z_idx_10" fromId="90" toId="109">
</dataflow>
<dataflow id="366" from="StgValue_182" to="z_idx_10" fromId="182" toId="109">
</dataflow>
<dataflow id="367" from="z_idx_10" to="store_ln65" fromId="109" toId="110">
</dataflow>
<dataflow id="368" from="z_idx_5" to="store_ln65" fromId="67" toId="110">
</dataflow>
<dataflow id="369" from="z_idx_9" to="zext_ln61_2" fromId="90" toId="111">
</dataflow>
<dataflow id="370" from="out_colind" to="out_colind_addr_2" fromId="180" toId="112">
</dataflow>
<dataflow id="371" from="StgValue_194" to="out_colind_addr_2" fromId="194" toId="112">
</dataflow>
<dataflow id="372" from="zext_ln61_2" to="out_colind_addr_2" fromId="111" toId="112">
</dataflow>
<dataflow id="373" from="j_9" to="store_ln61" fromId="88" toId="113">
</dataflow>
<dataflow id="374" from="out_colind_addr_2" to="store_ln61" fromId="112" toId="113">
</dataflow>
<dataflow id="375" from="out_data" to="out_data_addr_2" fromId="181" toId="114">
</dataflow>
<dataflow id="376" from="StgValue_194" to="out_data_addr_2" fromId="194" toId="114">
</dataflow>
<dataflow id="377" from="zext_ln61_2" to="out_data_addr_2" fromId="111" toId="114">
</dataflow>
<dataflow id="378" from="temp_V_2" to="store_ln63" fromId="108" toId="115">
</dataflow>
<dataflow id="379" from="out_data_addr_2" to="store_ln63" fromId="114" toId="115">
</dataflow>
<dataflow id="380" from="StgValue_204" to="j_10" fromId="204" toId="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="381" from="br_ln57" to="j_10" fromId="102" toId="118">
</dataflow>
<dataflow id="382" from="add_ln57_3" to="j_10" fromId="119" toId="118">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="383" from="br_ln0" to="j_10" fromId="145" toId="118">
<BackEdge/>
</dataflow>
<dataflow id="384" from="j_10" to="add_ln57_3" fromId="118" toId="119">
</dataflow>
<dataflow id="385" from="StgValue_210" to="add_ln57_3" fromId="210" toId="119">
</dataflow>
<dataflow id="386" from="j_10" to="zext_ln57_3" fromId="118" toId="120">
</dataflow>
<dataflow id="387" from="j_10" to="icmp_ln57_3" fromId="118" toId="121">
</dataflow>
<dataflow id="388" from="StgValue_215" to="icmp_ln57_3" fromId="215" toId="121">
</dataflow>
<dataflow id="389" from="_ssdm_op_SpecLoopTripCount" to="empty_49" fromId="217" toId="122">
</dataflow>
<dataflow id="390" from="StgValue_219" to="empty_49" fromId="219" toId="122">
</dataflow>
<dataflow id="391" from="StgValue_219" to="empty_49" fromId="219" toId="122">
</dataflow>
<dataflow id="392" from="StgValue_219" to="empty_49" fromId="219" toId="122">
</dataflow>
<dataflow id="393" from="icmp_ln57_3" to="br_ln57" fromId="121" toId="123">
</dataflow>
<dataflow id="394" from="row" to="row_addr_3" fromId="174" toId="124">
</dataflow>
<dataflow id="395" from="StgValue_194" to="row_addr_3" fromId="194" toId="124">
</dataflow>
<dataflow id="396" from="zext_ln57_3" to="row_addr_3" fromId="120" toId="124">
</dataflow>
<dataflow id="397" from="row_addr_3" to="row_load_3" fromId="124" toId="125">
</dataflow>
<dataflow id="398" from="z_idx_8" to="z_idx_8_load" fromId="97" toId="126">
</dataflow>
<dataflow id="399" from="out_rowptr" to="out_rowptr_addr_4" fromId="179" toId="127">
</dataflow>
<dataflow id="400" from="StgValue_194" to="out_rowptr_addr_4" fromId="194" toId="127">
</dataflow>
<dataflow id="402" from="StgValue_401" to="out_rowptr_addr_4" fromId="401" toId="127">
</dataflow>
<dataflow id="403" from="z_idx_8_load" to="store_ln69" fromId="126" toId="128">
</dataflow>
<dataflow id="404" from="out_rowptr_addr_4" to="store_ln69" fromId="127" toId="128">
</dataflow>
<dataflow id="405" from="_ssdm_op_SpecLoopName" to="specloopname_ln51" fromId="239" toId="130">
</dataflow>
<dataflow id="406" from="empty_18" to="specloopname_ln51" fromId="241" toId="130">
</dataflow>
<dataflow id="407" from="row_addr_3" to="row_load_3" fromId="124" toId="131">
</dataflow>
<dataflow id="408" from="row_load_3" to="icmp_ln1499_7" fromId="131" toId="132">
</dataflow>
<dataflow id="409" from="StgValue_197" to="icmp_ln1499_7" fromId="197" toId="132">
</dataflow>
<dataflow id="410" from="icmp_ln1499_7" to="or_ln59_3" fromId="132" toId="133">
</dataflow>
<dataflow id="411" from="icmp_ln1499_5" to="or_ln59_3" fromId="100" toId="133">
</dataflow>
<dataflow id="412" from="or_ln59_3" to="br_ln59" fromId="133" toId="134">
</dataflow>
<dataflow id="413" from="mult" to="temp_V_3" fromId="249" toId="135">
</dataflow>
<dataflow id="414" from="row_load_3" to="temp_V_3" fromId="131" toId="135">
</dataflow>
<dataflow id="415" from="p_read_1" to="temp_V_3" fromId="19" toId="135">
</dataflow>
<dataflow id="416" from="z_idx_8" to="z_idx_8_load_1" fromId="97" toId="136">
</dataflow>
<dataflow id="417" from="z_idx_8_load_1" to="zext_ln61_3" fromId="136" toId="137">
</dataflow>
<dataflow id="418" from="out_colind" to="out_colind_addr_3" fromId="180" toId="138">
</dataflow>
<dataflow id="419" from="StgValue_194" to="out_colind_addr_3" fromId="194" toId="138">
</dataflow>
<dataflow id="420" from="zext_ln61_3" to="out_colind_addr_3" fromId="137" toId="138">
</dataflow>
<dataflow id="421" from="j_10" to="store_ln61" fromId="118" toId="139">
</dataflow>
<dataflow id="422" from="out_colind_addr_3" to="store_ln61" fromId="138" toId="139">
</dataflow>
<dataflow id="423" from="out_data" to="out_data_addr_3" fromId="181" toId="140">
</dataflow>
<dataflow id="424" from="StgValue_194" to="out_data_addr_3" fromId="194" toId="140">
</dataflow>
<dataflow id="425" from="zext_ln61_3" to="out_data_addr_3" fromId="137" toId="140">
</dataflow>
<dataflow id="426" from="temp_V_3" to="store_ln63" fromId="135" toId="141">
</dataflow>
<dataflow id="427" from="out_data_addr_3" to="store_ln63" fromId="140" toId="141">
</dataflow>
<dataflow id="428" from="z_idx_8_load_1" to="z_idx_11" fromId="136" toId="142">
</dataflow>
<dataflow id="429" from="StgValue_182" to="z_idx_11" fromId="182" toId="142">
</dataflow>
<dataflow id="430" from="z_idx_11" to="store_ln65" fromId="142" toId="143">
</dataflow>
<dataflow id="431" from="z_idx_8" to="store_ln65" fromId="97" toId="143">
</dataflow>
<dataflow id="432" from="icmp_ln57" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="433" from="or_ln59" to="StgValue_5" fromId="46" toId="5">
</dataflow>
<dataflow id="434" from="icmp_ln57_1" to="StgValue_6" fromId="62" toId="6">
</dataflow>
<dataflow id="435" from="or_ln59_1" to="StgValue_9" fromId="76" toId="9">
</dataflow>
<dataflow id="436" from="icmp_ln57_2" to="StgValue_10" fromId="92" toId="10">
</dataflow>
<dataflow id="437" from="or_ln59_2" to="StgValue_13" fromId="106" toId="13">
</dataflow>
<dataflow id="438" from="icmp_ln57_3" to="StgValue_14" fromId="121" toId="14">
</dataflow>
<dataflow id="439" from="or_ln59_3" to="StgValue_17" fromId="133" toId="17">
</dataflow>
<dataflow id="440" from="or_ln59" to="StgValue_3" fromId="46" toId="3">
</dataflow>
<dataflow id="441" from="or_ln59_1" to="StgValue_7" fromId="76" toId="7">
</dataflow>
<dataflow id="442" from="or_ln59_2" to="StgValue_11" fromId="106" toId="11">
</dataflow>
<dataflow id="443" from="or_ln59_3" to="StgValue_15" fromId="133" toId="15">
</dataflow>
</dataflows>


</stg>
