------- FILE horizontalposition.asm LEVEL 1 PASS 2
      1  fffe					      processor	6502
------- FILE ../macros/macro.h LEVEL 2 PASS 2
      0  10000 ????				       include	"../macros/macro.h"
      1  10000 ????						; MACRO.H
      2  10000 ????						; Version 1.06, 3/SEPTEMBER/2004
      3  10000 ????
      4  10000 ????		00 6a	    VERSION_MACRO =	106
      5  10000 ????
      6  10000 ????						;
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  10000 ????						; It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  10000 ????						; contents, or would like to add something, please write to me
     17  10000 ????						; (atari2600@taswegian.com) with your contribution.
     18  10000 ????						;
     19  10000 ????						; Latest Revisions...
     20  10000 ????						;
     21  10000 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_BLANK (Edwin Blink)
     22  10000 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     23  10000 ????						;			   This will allow conditional code to verify MACRO.H being
     24  10000 ????						;			   used for code assembly.
     25  10000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     26  10000 ????						;
     27  10000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     28  10000 ????						;
     29  10000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     30  10000 ????						;			   (standardised macro for vertical synch code)
     31  10000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     32  10000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     33  10000 ????						; 1.0	22/MAR/2003		Initial release
     34  10000 ????
     35  10000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     36  10000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     37  10000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     38  10000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     39  10000 ????						;   registers and require them to be defined first).
     40  10000 ????
     41  10000 ????						; Available macros...
     42  10000 ????						;   SLEEP n		 - sleep for n cycles
     43  10000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     44  10000 ????						;   CLEAN_START	 - set machine to known state on startup
     45  10000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     46  10000 ????
     47  10000 ????						;-------------------------------------------------------------------------------
     48  10000 ????						; SLEEP duration
     49  10000 ????						; Original author: Thomas Jentzsch
     50  10000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     51  10000 ????						; useful for code where precise timing is required.
     52  10000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     53  10000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     54  10000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     55  10000 ????
     56  10000 ????				       MAC	sleep
     57  10000 ????			    .CYCLES    SET	{1}
     58  10000 ????
     59  10000 ????				       IF	.CYCLES < 2
     60  10000 ????				       ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     61  10000 ????				       ERR
     62  10000 ????				       ENDIF
     63  10000 ????
     64  10000 ????				       IF	.CYCLES & 1
     65  10000 ????				       IFNCONST	NO_ILLEGAL_OPCODES
     66  10000 ????				       nop	0
     67  10000 ????				       ELSE
     68  10000 ????				       bit	VSYNC
     69  10000 ????				       ENDIF
     70  10000 ????			    .CYCLES    SET	.CYCLES - 3
     71  10000 ????				       ENDIF
     72  10000 ????
     73  10000 ????				       REPEAT	.CYCLES / 2
     74  10000 ????				       nop
     75  10000 ????				       REPEND
     76  10000 ????				       ENDM		;usage: SLEEP n (n>1)
     77  10000 ????
     78  10000 ????						;-------------------------------------------------------------------------------
     79  10000 ????						; VERTICAL_SYNC
     80  10000 ????						; revised version by Edwin Blink -- saves bytes!
     81  10000 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     82  10000 ????						; Note: Alters the accumulator
     83  10000 ????
     84  10000 ????						; OUT: A = 0
     85  10000 ????
     86  10000 ????				       MAC	vertical_sync
     87  10000 ????				       lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     88  10000 ????			    .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     89  10000 ????				       sta	VSYNC
     90  10000 ????				       lsr
     91  10000 ????				       bne	.VSLP1	; branch until VYSNC has been reset
     92  10000 ????				       ENDM
     93  10000 ????
     94  10000 ????						;-------------------------------------------------------------------------------
     95  10000 ????						; CLEAN_START
     96  10000 ????						; Original author: Andrew Davie
     97  10000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
     98  10000 ????						; Sets stack pointer to $FF, and all registers to 0
     99  10000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    100  10000 ????						; Use as very first section of code on boot (ie: at reset)
    101  10000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    102  10000 ????
    103  10000 ????				       MAC	clean_start
    104  10000 ????				       sei
    105  10000 ????				       cld
    106  10000 ????
    107  10000 ????				       ldx	#0
    108  10000 ????				       txa
    109  10000 ????				       tay
    110  10000 ????			    .CLEAR_STACK dex
    111  10000 ????				       txs
    112  10000 ????				       pha
    113  10000 ????				       bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    114  10000 ????
    115  10000 ????				       ENDM
    116  10000 ????
    117  10000 ????						;-------------------------------------------------------
    118  10000 ????						; SET_POINTER
    119  10000 ????						; Original author: Manuel Rotschkar
    120  10000 ????						;
    121  10000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    122  10000 ????						;
    123  10000 ????						; Usage: SET_POINTER pointer, address
    124  10000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    125  10000 ????						;
    126  10000 ????						; Note: Alters the accumulator, NZ flags
    127  10000 ????						; IN 1: 2 byte RAM location reserved for pointer
    128  10000 ????						; IN 2: absolute address
    129  10000 ????
    130  10000 ????				       MAC	set_pointer
    131  10000 ????			    .POINTER   SET	{1}
    132  10000 ????			    .ADDRESS   SET	{2}
    133  10000 ????
    134  10000 ????				       LDA	#<.ADDRESS	; Get Lowbyte of Address
    135  10000 ????				       STA	.POINTER	; Store in pointer
    136  10000 ????				       LDA	#>.ADDRESS	; Get Hibyte of Address
    137  10000 ????				       STA	.POINTER+1	; Store in pointer+1
    138  10000 ????
    139  10000 ????				       ENDM
    140  10000 ????
    141  10000 ????						;-------------------------------------------------------
    142  10000 ????						; BOUNDARY byte#
    143  10000 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    144  10000 ????						;
    145  10000 ????						; Push data to a certain position inside a page and keep count of how
    146  10000 ????						; many free bytes the programmer will have.
    147  10000 ????						;
    148  10000 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    149  10000 ????
    150  10000 ????			    .FREE_BYTES SET	0
    151  10000 ????				       MAC	boundary
    152  10000 ????				       REPEAT	256
    153  10000 ????				       IF	<. % {1} = 0
    154  10000 ????				       MEXIT
    155  10000 ????				       ELSE
    156  10000 ????			    .FREE_BYTES SET	.FREE_BYTES + 1
    157  10000 ????				       .byte	$00
    158  10000 ????				       ENDIF
    159  10000 ????				       REPEND
    160  10000 ????				       ENDM
    161  10000 ????
    162  10000 ????
    163  10000 ????						; EOF
------- FILE horizontalposition.asm
------- FILE ../macros/vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"../macros/vcs.h"
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.05, 13/November/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_VCS =	105
      5  10000 ????
      6  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  10000 ????						; with your views.  Please contribute, if you think you can improve this
     19  10000 ????						; file!
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify VCS.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  10000 ????						;			 mirrored reading/writing differences.	This is more a 
     29  10000 ????						;			 readability issue, and binary compatibility with disassembled
     30  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  10000 ????						;			 which was broken by the use of segments in this file, as
     33  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  10000 ????						;						   it is safe to leave it undefined, and the base address will
     38  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  10000 ????						;			  - register definitions are now generated through assignment
     41  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  10000 ????						;			    address architecture.
     43  10000 ????						; 1.0	22/MAR/2003		Initial release
     44  10000 ????
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????
     48  10000 ????						; TIA_BASE_ADDRESS
     49  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  10000 ????						; Normally 0, the base address should (externally, before including this file)
     51  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  10000 ????						; < $40 as a bankswitch.
     54  10000 ????
     55  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     56  10000 ????			   -TIA_BASE_ADDRESS =	0
     57  10000 ????				       ENDIF
     58  10000 ????
     59  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  10000 ????						; *OR* by declaring the label before including this file, eg:
     62  10000 ????						; TIA_BASE_ADDRESS = $40
     63  10000 ????						;   include "vcs.h"
     64  10000 ????
     65  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  10000 ????						; for the mirrored ROM hardware registers.
     68  10000 ????
     69  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     71  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  10000 ????
     73  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     74  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  10000 ????				       ENDIF
     76  10000 ????
     77  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  10000 ????				       ENDIF
     80  10000 ????
     81  10000 ????						;-------------------------------------------------------------------------------
     82  10000 ????
     83 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  0000 ????				      SEG
    199  0000 ????
    200  0000 ????						; EOF
------- FILE horizontalposition.asm
      4 U0081 ????				      seg.u	var
      5 U0080					      org	$80
      6 U0080		       00	   p0_x       byte.b		;player0 x coordinate
      7  10000 ????				       seg	code
      8  f000					      org	$F000
      9  f000				   res			;reset
      0  f000					      CLEAN_START
      1  f000		       78		      sei
      2  f001		       d8		      cld
      3  f002
      4  f002		       a2 00		      ldx	#0
      5  f004		       8a		      txa
      6  f005		       a8		      tay
      7  f006		       ca	   .CLEAR_STACK dex
      8  f007		       9a		      txs
      9  f008		       48		      pha
     10  f009		       d0 fb		      bne	.CLEAR_STACK
     11  f00b
     11  f00b		       a2 00		      ldx	#$00	;black colour
     12  f00d		       86 09		      stx	COLUBK
     13  f00f		       a9 32		      lda	#50
     14  f011		       85 80		      sta	p0_x	;p0_x =50
     15  f013				   dk			;draw kernel
     16  f013		       a9 02		      lda	#2	;%00000010
     17  f015		       85 00		      sta	VSYNC
     18  f017		       85 01		      sta	VBLANK
     19  f019					      repeat	3
     20  f019		       85 02		      sta	WSYNC
     19  f019					      repend
     20  f01b		       85 02		      sta	WSYNC
     19  f01b					      repend
     20  f01d		       85 02		      sta	WSYNC
     21  f01f					      repend
     22  f01f		       a9 00		      lda	#0
     23  f021		       85 00		      sta	VSYNC
     24  f023		       a5 80		      lda	p0_x
     25  f025		       29 7f		      and	#$7F	;%01111111 make sure a register is positive
     26  f027		       38		      sec		;set crry flag before subtraction
     27  f028		       85 02		      sta	WSYNC
     28  f02a		       85 2b		      sta	HMCLR	;horizontal movelen clear
     29  f02c				   div			;division loop -since 6502 opcode doesnt include any division, division is achieved via series of subtractions
     30  f02c		       e9 0f		      sbc	#15	;subtraction takes 2 clock cycles and branching takes 3 clock cycle thus making a total of 5 clock cycle in each
     31  f02e							;subtraction. each CPU clock cycle is equivelent of 3 TIA clock cycles so each division is 15 pixel. to determine
     32  f02e							;p0_x location calculate rough position by dividing by 15 and use remainder to fine tune the exact position
     33  f02e		       b0 fc		      bcs	div	;jump to div if a<0
     34  f030		       49 07		      eor	#7	;exclusive or with %00000111 to fine tune the x position
     35  f032					      repeat	4	;HMP0 uses 4 bits %xxxx0000
     36  f032		       0a		      asl
     35  f032					      repend
     36  f033		       0a		      asl
     35  f033					      repend
     36  f034		       0a		      asl
     35  f034					      repend
     36  f035		       0a		      asl
     37  f036					      repend
     38  f036		       85 20		      sta	HMP0	;store the p0 position
     39  f038		       85 10		      sta	RESP0	;reset rough position
     40  f03a		       85 02		      sta	WSYNC
     41  f03c		       85 2a		      sta	HMOVE	;apply fine positioning offset
     42  f03e					      repeat	35	;37 - 2 vblank lines used above
     43  f03e		       85 02		      sta	WSYNC
     42  f03e					      repend
     43  f040		       85 02		      sta	WSYNC
     42  f040					      repend
     43  f042		       85 02		      sta	WSYNC
     42  f042					      repend
     43  f044		       85 02		      sta	WSYNC
     42  f044					      repend
     43  f046		       85 02		      sta	WSYNC
     42  f046					      repend
     43  f048		       85 02		      sta	WSYNC
     42  f048					      repend
     43  f04a		       85 02		      sta	WSYNC
     42  f04a					      repend
     43  f04c		       85 02		      sta	WSYNC
     42  f04c					      repend
     43  f04e		       85 02		      sta	WSYNC
     42  f04e					      repend
     43  f050		       85 02		      sta	WSYNC
     42  f050					      repend
     43  f052		       85 02		      sta	WSYNC
     42  f052					      repend
     43  f054		       85 02		      sta	WSYNC
     42  f054					      repend
     43  f056		       85 02		      sta	WSYNC
     42  f056					      repend
     43  f058		       85 02		      sta	WSYNC
     42  f058					      repend
     43  f05a		       85 02		      sta	WSYNC
     42  f05a					      repend
     43  f05c		       85 02		      sta	WSYNC
     42  f05c					      repend
     43  f05e		       85 02		      sta	WSYNC
     42  f05e					      repend
     43  f060		       85 02		      sta	WSYNC
     42  f060					      repend
     43  f062		       85 02		      sta	WSYNC
     42  f062					      repend
     43  f064		       85 02		      sta	WSYNC
     42  f064					      repend
     43  f066		       85 02		      sta	WSYNC
     42  f066					      repend
     43  f068		       85 02		      sta	WSYNC
     42  f068					      repend
     43  f06a		       85 02		      sta	WSYNC
     42  f06a					      repend
     43  f06c		       85 02		      sta	WSYNC
     42  f06c					      repend
     43  f06e		       85 02		      sta	WSYNC
     42  f06e					      repend
     43  f070		       85 02		      sta	WSYNC
     42  f070					      repend
     43  f072		       85 02		      sta	WSYNC
     42  f072					      repend
     43  f074		       85 02		      sta	WSYNC
     42  f074					      repend
     43  f076		       85 02		      sta	WSYNC
     42  f076					      repend
     43  f078		       85 02		      sta	WSYNC
     42  f078					      repend
     43  f07a		       85 02		      sta	WSYNC
     42  f07a					      repend
     43  f07c		       85 02		      sta	WSYNC
     42  f07c					      repend
     43  f07e		       85 02		      sta	WSYNC
     42  f07e					      repend
     43  f080		       85 02		      sta	WSYNC
     42  f080					      repend
     43  f082		       85 02		      sta	WSYNC
     44  f084					      repend
     45  f084		       a9 00		      lda	#0
     46  f086		       85 01		      sta	VBLANK
     47  f088					      repeat	60
     48  f088		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f088					      repend
     48  f08a		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f08a					      repend
     48  f08c		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f08c					      repend
     48  f08e		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f08e					      repend
     48  f090		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f090					      repend
     48  f092		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f092					      repend
     48  f094		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f094					      repend
     48  f096		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f096					      repend
     48  f098		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f098					      repend
     48  f09a		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f09a					      repend
     48  f09c		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f09c					      repend
     48  f09e		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f09e					      repend
     48  f0a0		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0a0					      repend
     48  f0a2		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0a2					      repend
     48  f0a4		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0a4					      repend
     48  f0a6		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0a6					      repend
     48  f0a8		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0a8					      repend
     48  f0aa		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0aa					      repend
     48  f0ac		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0ac					      repend
     48  f0ae		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0ae					      repend
     48  f0b0		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0b0					      repend
     48  f0b2		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0b2					      repend
     48  f0b4		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0b4					      repend
     48  f0b6		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0b6					      repend
     48  f0b8		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0b8					      repend
     48  f0ba		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0ba					      repend
     48  f0bc		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0bc					      repend
     48  f0be		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0be					      repend
     48  f0c0		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0c0					      repend
     48  f0c2		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0c2					      repend
     48  f0c4		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0c4					      repend
     48  f0c6		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0c6					      repend
     48  f0c8		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0c8					      repend
     48  f0ca		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0ca					      repend
     48  f0cc		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0cc					      repend
     48  f0ce		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0ce					      repend
     48  f0d0		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0d0					      repend
     48  f0d2		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0d2					      repend
     48  f0d4		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0d4					      repend
     48  f0d6		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0d6					      repend
     48  f0d8		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0d8					      repend
     48  f0da		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0da					      repend
     48  f0dc		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0dc					      repend
     48  f0de		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0de					      repend
     48  f0e0		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0e0					      repend
     48  f0e2		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0e2					      repend
     48  f0e4		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0e4					      repend
     48  f0e6		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0e6					      repend
     48  f0e8		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0e8					      repend
     48  f0ea		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0ea					      repend
     48  f0ec		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0ec					      repend
     48  f0ee		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0ee					      repend
     48  f0f0		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0f0					      repend
     48  f0f2		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0f2					      repend
     48  f0f4		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0f4					      repend
     48  f0f6		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0f6					      repend
     48  f0f8		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0f8					      repend
     48  f0fa		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0fa					      repend
     48  f0fc		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     47  f0fc					      repend
     48  f0fe		       85 02		      sta	WSYNC	; wait for 60 empty scanlines
     49  f100					      repend
     50  f100		       a4 08		      ldy	8	; counter to draw 8 rows of bitmap
     51  f102				   d_bmap
     52  f102		       b9 52 f2 	      lda	p0_bmap,Y	; load player bitmap slice of data
     53  f105		       85 1b		      sta	GRP0	; set graphics for player 0 slice
     54  f107		       b9 5b f2 	      lda	p0c,Y	; load player color from lookup table
     55  f10a		       85 06		      sta	COLUP0	; set color for player 0 slice
     56  f10c		       85 02		      sta	WSYNC	; wait for next scanline
     57  f10e		       88		      dey
     58  f10f		       d0 f1		      bne	d_bmap	; repeat next scanline until finished
     59  f111		       a9 00		      lda	#0
     60  f113		       85 1b		      sta	GRP0	; disable P0 bitmap graphics
     61  f115					      repeat	124
     62  f115		       85 02		      sta	WSYNC
     61  f115					      repend
     62  f117		       85 02		      sta	WSYNC
     61  f117					      repend
     62  f119		       85 02		      sta	WSYNC
     61  f119					      repend
     62  f11b		       85 02		      sta	WSYNC
     61  f11b					      repend
     62  f11d		       85 02		      sta	WSYNC
     61  f11d					      repend
     62  f11f		       85 02		      sta	WSYNC
     61  f11f					      repend
     62  f121		       85 02		      sta	WSYNC
     61  f121					      repend
     62  f123		       85 02		      sta	WSYNC
     61  f123					      repend
     62  f125		       85 02		      sta	WSYNC
     61  f125					      repend
     62  f127		       85 02		      sta	WSYNC
     61  f127					      repend
     62  f129		       85 02		      sta	WSYNC
     61  f129					      repend
     62  f12b		       85 02		      sta	WSYNC
     61  f12b					      repend
     62  f12d		       85 02		      sta	WSYNC
     61  f12d					      repend
     62  f12f		       85 02		      sta	WSYNC
     61  f12f					      repend
     62  f131		       85 02		      sta	WSYNC
     61  f131					      repend
     62  f133		       85 02		      sta	WSYNC
     61  f133					      repend
     62  f135		       85 02		      sta	WSYNC
     61  f135					      repend
     62  f137		       85 02		      sta	WSYNC
     61  f137					      repend
     62  f139		       85 02		      sta	WSYNC
     61  f139					      repend
     62  f13b		       85 02		      sta	WSYNC
     61  f13b					      repend
     62  f13d		       85 02		      sta	WSYNC
     61  f13d					      repend
     62  f13f		       85 02		      sta	WSYNC
     61  f13f					      repend
     62  f141		       85 02		      sta	WSYNC
     61  f141					      repend
     62  f143		       85 02		      sta	WSYNC
     61  f143					      repend
     62  f145		       85 02		      sta	WSYNC
     61  f145					      repend
     62  f147		       85 02		      sta	WSYNC
     61  f147					      repend
     62  f149		       85 02		      sta	WSYNC
     61  f149					      repend
     62  f14b		       85 02		      sta	WSYNC
     61  f14b					      repend
     62  f14d		       85 02		      sta	WSYNC
     61  f14d					      repend
     62  f14f		       85 02		      sta	WSYNC
     61  f14f					      repend
     62  f151		       85 02		      sta	WSYNC
     61  f151					      repend
     62  f153		       85 02		      sta	WSYNC
     61  f153					      repend
     62  f155		       85 02		      sta	WSYNC
     61  f155					      repend
     62  f157		       85 02		      sta	WSYNC
     61  f157					      repend
     62  f159		       85 02		      sta	WSYNC
     61  f159					      repend
     62  f15b		       85 02		      sta	WSYNC
     61  f15b					      repend
     62  f15d		       85 02		      sta	WSYNC
     61  f15d					      repend
     62  f15f		       85 02		      sta	WSYNC
     61  f15f					      repend
     62  f161		       85 02		      sta	WSYNC
     61  f161					      repend
     62  f163		       85 02		      sta	WSYNC
     61  f163					      repend
     62  f165		       85 02		      sta	WSYNC
     61  f165					      repend
     62  f167		       85 02		      sta	WSYNC
     61  f167					      repend
     62  f169		       85 02		      sta	WSYNC
     61  f169					      repend
     62  f16b		       85 02		      sta	WSYNC
     61  f16b					      repend
     62  f16d		       85 02		      sta	WSYNC
     61  f16d					      repend
     62  f16f		       85 02		      sta	WSYNC
     61  f16f					      repend
     62  f171		       85 02		      sta	WSYNC
     61  f171					      repend
     62  f173		       85 02		      sta	WSYNC
     61  f173					      repend
     62  f175		       85 02		      sta	WSYNC
     61  f175					      repend
     62  f177		       85 02		      sta	WSYNC
     61  f177					      repend
     62  f179		       85 02		      sta	WSYNC
     61  f179					      repend
     62  f17b		       85 02		      sta	WSYNC
     61  f17b					      repend
     62  f17d		       85 02		      sta	WSYNC
     61  f17d					      repend
     62  f17f		       85 02		      sta	WSYNC
     61  f17f					      repend
     62  f181		       85 02		      sta	WSYNC
     61  f181					      repend
     62  f183		       85 02		      sta	WSYNC
     61  f183					      repend
     62  f185		       85 02		      sta	WSYNC
     61  f185					      repend
     62  f187		       85 02		      sta	WSYNC
     61  f187					      repend
     62  f189		       85 02		      sta	WSYNC
     61  f189					      repend
     62  f18b		       85 02		      sta	WSYNC
     61  f18b					      repend
     62  f18d		       85 02		      sta	WSYNC
     61  f18d					      repend
     62  f18f		       85 02		      sta	WSYNC
     61  f18f					      repend
     62  f191		       85 02		      sta	WSYNC
     61  f191					      repend
     62  f193		       85 02		      sta	WSYNC
     61  f193					      repend
     62  f195		       85 02		      sta	WSYNC
     61  f195					      repend
     62  f197		       85 02		      sta	WSYNC
     61  f197					      repend
     62  f199		       85 02		      sta	WSYNC
     61  f199					      repend
     62  f19b		       85 02		      sta	WSYNC
     61  f19b					      repend
     62  f19d		       85 02		      sta	WSYNC
     61  f19d					      repend
     62  f19f		       85 02		      sta	WSYNC
     61  f19f					      repend
     62  f1a1		       85 02		      sta	WSYNC
     61  f1a1					      repend
     62  f1a3		       85 02		      sta	WSYNC
     61  f1a3					      repend
     62  f1a5		       85 02		      sta	WSYNC
     61  f1a5					      repend
     62  f1a7		       85 02		      sta	WSYNC
     61  f1a7					      repend
     62  f1a9		       85 02		      sta	WSYNC
     61  f1a9					      repend
     62  f1ab		       85 02		      sta	WSYNC
     61  f1ab					      repend
     62  f1ad		       85 02		      sta	WSYNC
     61  f1ad					      repend
     62  f1af		       85 02		      sta	WSYNC
     61  f1af					      repend
     62  f1b1		       85 02		      sta	WSYNC
     61  f1b1					      repend
     62  f1b3		       85 02		      sta	WSYNC
     61  f1b3					      repend
     62  f1b5		       85 02		      sta	WSYNC
     61  f1b5					      repend
     62  f1b7		       85 02		      sta	WSYNC
     61  f1b7					      repend
     62  f1b9		       85 02		      sta	WSYNC
     61  f1b9					      repend
     62  f1bb		       85 02		      sta	WSYNC
     61  f1bb					      repend
     62  f1bd		       85 02		      sta	WSYNC
     61  f1bd					      repend
     62  f1bf		       85 02		      sta	WSYNC
     61  f1bf					      repend
     62  f1c1		       85 02		      sta	WSYNC
     61  f1c1					      repend
     62  f1c3		       85 02		      sta	WSYNC
     61  f1c3					      repend
     62  f1c5		       85 02		      sta	WSYNC
     61  f1c5					      repend
     62  f1c7		       85 02		      sta	WSYNC
     61  f1c7					      repend
     62  f1c9		       85 02		      sta	WSYNC
     61  f1c9					      repend
     62  f1cb		       85 02		      sta	WSYNC
     61  f1cb					      repend
     62  f1cd		       85 02		      sta	WSYNC
     61  f1cd					      repend
     62  f1cf		       85 02		      sta	WSYNC
     61  f1cf					      repend
     62  f1d1		       85 02		      sta	WSYNC
     61  f1d1					      repend
     62  f1d3		       85 02		      sta	WSYNC
     61  f1d3					      repend
     62  f1d5		       85 02		      sta	WSYNC
     61  f1d5					      repend
     62  f1d7		       85 02		      sta	WSYNC
     61  f1d7					      repend
     62  f1d9		       85 02		      sta	WSYNC
     61  f1d9					      repend
     62  f1db		       85 02		      sta	WSYNC
     61  f1db					      repend
     62  f1dd		       85 02		      sta	WSYNC
     61  f1dd					      repend
     62  f1df		       85 02		      sta	WSYNC
     61  f1df					      repend
     62  f1e1		       85 02		      sta	WSYNC
     61  f1e1					      repend
     62  f1e3		       85 02		      sta	WSYNC
     61  f1e3					      repend
     62  f1e5		       85 02		      sta	WSYNC
     61  f1e5					      repend
     62  f1e7		       85 02		      sta	WSYNC
     61  f1e7					      repend
     62  f1e9		       85 02		      sta	WSYNC
     61  f1e9					      repend
     62  f1eb		       85 02		      sta	WSYNC
     61  f1eb					      repend
     62  f1ed		       85 02		      sta	WSYNC
     61  f1ed					      repend
     62  f1ef		       85 02		      sta	WSYNC
     61  f1ef					      repend
     62  f1f1		       85 02		      sta	WSYNC
     61  f1f1					      repend
     62  f1f3		       85 02		      sta	WSYNC
     61  f1f3					      repend
     62  f1f5		       85 02		      sta	WSYNC
     61  f1f5					      repend
     62  f1f7		       85 02		      sta	WSYNC
     61  f1f7					      repend
     62  f1f9		       85 02		      sta	WSYNC
     61  f1f9					      repend
     62  f1fb		       85 02		      sta	WSYNC
     61  f1fb					      repend
     62  f1fd		       85 02		      sta	WSYNC
     61  f1fd					      repend
     62  f1ff		       85 02		      sta	WSYNC
     61  f1ff					      repend
     62  f201		       85 02		      sta	WSYNC
     61  f201					      repend
     62  f203		       85 02		      sta	WSYNC
     61  f203					      repend
     62  f205		       85 02		      sta	WSYNC
     61  f205					      repend
     62  f207		       85 02		      sta	WSYNC
     61  f207					      repend
     62  f209		       85 02		      sta	WSYNC
     61  f209					      repend
     62  f20b		       85 02		      sta	WSYNC
     63  f20d					      repend
     64  f20d				   ovs
     65  f20d		       a9 02		      lda	#2
     66  f20f		       85 01		      sta	VBLANK
     67  f211					      repeat	30
     68  f211		       85 02		      sta	WSYNC
     67  f211					      repend
     68  f213		       85 02		      sta	WSYNC
     67  f213					      repend
     68  f215		       85 02		      sta	WSYNC
     67  f215					      repend
     68  f217		       85 02		      sta	WSYNC
     67  f217					      repend
     68  f219		       85 02		      sta	WSYNC
     67  f219					      repend
     68  f21b		       85 02		      sta	WSYNC
     67  f21b					      repend
     68  f21d		       85 02		      sta	WSYNC
     67  f21d					      repend
     68  f21f		       85 02		      sta	WSYNC
     67  f21f					      repend
     68  f221		       85 02		      sta	WSYNC
     67  f221					      repend
     68  f223		       85 02		      sta	WSYNC
     67  f223					      repend
     68  f225		       85 02		      sta	WSYNC
     67  f225					      repend
     68  f227		       85 02		      sta	WSYNC
     67  f227					      repend
     68  f229		       85 02		      sta	WSYNC
     67  f229					      repend
     68  f22b		       85 02		      sta	WSYNC
     67  f22b					      repend
     68  f22d		       85 02		      sta	WSYNC
     67  f22d					      repend
     68  f22f		       85 02		      sta	WSYNC
     67  f22f					      repend
     68  f231		       85 02		      sta	WSYNC
     67  f231					      repend
     68  f233		       85 02		      sta	WSYNC
     67  f233					      repend
     68  f235		       85 02		      sta	WSYNC
     67  f235					      repend
     68  f237		       85 02		      sta	WSYNC
     67  f237					      repend
     68  f239		       85 02		      sta	WSYNC
     67  f239					      repend
     68  f23b		       85 02		      sta	WSYNC
     67  f23b					      repend
     68  f23d		       85 02		      sta	WSYNC
     67  f23d					      repend
     68  f23f		       85 02		      sta	WSYNC
     67  f23f					      repend
     68  f241		       85 02		      sta	WSYNC
     67  f241					      repend
     68  f243		       85 02		      sta	WSYNC
     67  f243					      repend
     68  f245		       85 02		      sta	WSYNC
     67  f245					      repend
     68  f247		       85 02		      sta	WSYNC
     67  f247					      repend
     68  f249		       85 02		      sta	WSYNC
     67  f249					      repend
     68  f24b		       85 02		      sta	WSYNC
     69  f24d					      repend
     70  f24d		       e6 80		      inc	p0_x
     71  f24f		       4c 13 f0 	      jmp	dk
     72  f252							;lookup table for the player graphics bitmap
     73  f252				   p0_bmap
     74  f252		       00		      byte.b	#%00000000
     75  f253		       10		      byte.b	#%00010000
     76  f254		       08		      byte.b	#%00001000
     77  f255		       1c		      byte.b	#%00011100
     78  f256		       36		      byte.b	#%00110110
     79  f257		       2e		      byte.b	#%00101110
     80  f258		       2e		      byte.b	#%00101110
     81  f259		       3e		      byte.b	#%00111110
     82  f25a		       1c		      byte.b	#%00011100
     83  f25b							;lookup table for the player colors
     84  f25b				   p0c
     85  f25b		       00		      byte.b	#$00
     86  f25c		       02		      byte.b	#$02
     87  f25d		       02		      byte.b	#$02
     88  f25e		       52		      byte.b	#$52
     89  f25f		       52		      byte.b	#$52
     90  f260		       52		      byte.b	#$52
     91  f261		       52		      byte.b	#$52
     92  f262		       52		      byte.b	#$52
     93  f263		       52		      byte.b	#$52
     94  f264
     95  fffc					      org	$FFFC
     96  fffc		       00 f0		      .word.w	res
     97  fffe		       00 f0		      .word.w	res
