// Seed: 2078786990
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wor id_1;
  localparam id_3 = 1 !=? 1;
  assign id_1 = id_3 & id_3 == -1'b0;
endmodule
module module_1 #(
    parameter id_1  = 32'd66,
    parameter id_13 = 32'd67,
    parameter id_3  = 32'd63,
    parameter id_9  = 32'd4
) (
    output wire id_0,
    output tri _id_1,
    input tri1 id_2,
    input tri0 _id_3,
    output tri1 id_4,
    output supply1 id_5,
    output logic id_6,
    output wor id_7,
    input tri0 id_8,
    output tri _id_9,
    output uwire id_10,
    input uwire id_11,
    input uwire id_12,
    input tri0 _id_13,
    output uwire id_14,
    input tri1 id_15,
    input tri1 id_16
);
  wire id_18;
  logic id_19;
  wire [1 'd0 : id_13] id_20;
  assign id_0 = id_11 ? (id_16) * id_2 + id_18 : id_2;
  logic [!  id_3  <  id_9 : id_1] id_21 = 1;
  module_0 modCall_1 (
      id_21,
      id_19
  );
  wire id_22;
  localparam id_23 = 1;
  initial begin : LABEL_0
    id_6 <= 1;
  end
  assign id_21 = 1 == id_23 < -1'h0;
endmodule
