C. Scott Ananian , Krste Asanovic , Bradley C. Kuszmaul , Charles E. Leiserson , Sean Lie, Unbounded Transactional Memory, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.316-327, February 12-16, 2005[doi>10.1109/HPCA.2005.41]
Adria Armejach , Azam Seyedi , Ruben Titos-Gil , Ibrahim Hur , Adrín Cristal , Osman S. Unsal , Mateo Valero, Using a Reconfigurable L1 Data Cache for Efficient Version Management in Hardware Transactional Memory, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.361-371, October 10-14, 2011[doi>10.1109/PACT.2011.67]
Jayaram Bobba , Kevin E. Moore , Haris Volos , Luke Yen , Mark D. Hill , Michael M. Swift , David A. Wood, Performance pathologies in hardware transactional memory, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250674]
Cao Minh, C., Chung, J., Kozyrakis, C., and Olukotun, K. 2008. STAMP: Stanford transactional applications for multi-processing. In Proceedings of the International Symposium on Workload Characterization. 35--46.
Luis Ceze , James Tuck , Pablo Montesinos , Josep Torrellas, BulkSC: bulk enforcement of sequential consistency, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250697]
Hassan Chafi , Jared Casper , Brian D. Carlstrom , Austen McDonald , Chi Cao Minh , Woongki Baek , Christos Kozyrakis , Kunle Olukotun, A Scalable, Non-blocking Approach to Transactional Memory, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.97-108, February 10-14, 2007[doi>10.1109/HPCA.2007.346189]
Shailender Chaudhry , Robert Cypher , Magnus Ekman , Martin Karlsson , Anders Landin , Sherman Yip , Håkan Zeffer , Marc Tremblay, Rock: A High-Performance Sparc CMT Processor, IEEE Micro, v.29 n.2, p.6-16, March 2009[doi>10.1109/MM.2009.34]
Christopher B. Colohan , Anastassia Ailamaki , J. Gregory Steffan , Todd C. Mowry, Tolerating Dependences Between Large Speculative Threads Via Sub-Threads, Proceedings of the 33rd annual international symposium on Computer Architecture, p.216-226, June 17-21, 2006[doi>10.1109/ISCA.2006.43]
Adrian Cristal , Oliverio J. Santana , Francisco Cazorla , Marco Galluzzi , Tanausu Ramirez , Miquel Pericas , Mateo Valero, Kilo-Instruction Processors: Overcoming the Memory Wall, IEEE Micro, v.25 n.3, p.48-57, May 2005[doi>10.1109/MM.2005.53]
Manoj Franklin , Gurindar S. Sohi, ARB: A Hardware Mechanism for Dynamic Reordering of Memory References, IEEE Transactions on Computers, v.45 n.5, p.552-571, May 1996[doi>10.1109/12.509907]
María Jesús Garzarán , Milos Prvulovic , José María Llabería , Víctor Viñals , Lawrence Rauchwerger , Josep Torrellas, Tradeoffs in buffering speculative memory state for thread-level speculation in multiprocessors, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.3, p.247-279, September 2005[doi>10.1145/1089008.1089010]
S. Gopal , T. Vijaykumar , J. Smith , G. Sohi, Speculative Versioning Cache, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.195, January 31-February 04, 1998
Lance Hammond , Brian D. Carlstrom , Vicky Wong , Michael Chen , Christos Kozyrakis , Kunle Olukotun, Transactional Coherence and Consistency: Simplifying Parallel Hardware and Software, IEEE Micro, v.24 n.6, p.92-103, November 2004[doi>10.1109/MM.2004.91]
Lance Hammond , Vicky Wong , Mike Chen , Brian D. Carlstrom , John D. Davis , Ben Hertzberg , Manohar K. Prabhu , Honggo Wijaya , Christos Kozyrakis , Kunle Olukotun, Transactional Memory Coherence and Consistency, Proceedings of the 31st annual international symposium on Computer architecture, p.102, June 19-23, 2004, München, Germany
Maurice Herlihy , J. Eliot B. Moss, Transactional memory: architectural support for lock-free data structures, Proceedings of the 20th annual international symposium on computer architecture, p.289-300, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165164]
Venkata Krishnan , Josep Torrellas, A Chip-Multiprocessor Architecture with Speculative Multithreading, IEEE Transactions on Computers, v.48 n.9, p.866-880, September 1999[doi>10.1109/12.795218]
Marc Lupon , Grigorios Magklis , Antonio Gonzalez, FASTM: A Log-based Hardware Transactional Memory with Fast Abort Recovery, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.293-302, September 12-16, 2009[doi>10.1109/PACT.2009.19]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Ken Mai , Tim Paaske , Nuwan Jayasena , Ron Ho , William J. Dally , Mark Horowitz, Smart Memories: a modular reconfigurable architecture, Proceedings of the 27th annual international symposium on Computer architecture, p.161-171, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339673]
Pedro Marcuello , Antonio González, Exploiting Speculative Thread-Level Parallelism on a SMT Processor, Proceedings of the 7th International Conference on High-Performance Computing and Networking, p.754-763, April 12-14, 1999
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Anurag Negi , Ruben Titos-Gil , Manuel E. Acacio , Jose M. Garcia , Per Stenstrom, Eager Meets Lazy: The Impact of Write-Buffering on Hardware Transactional Memory, Proceedings of the 2011 International Conference on Parallel Processing, p.73-82, September 13-16, 2011[doi>10.1109/ICPP.2011.63]
Ohmacht, M. 2011. Hardware support for transactional memory and thread-level speculation in the IBM Blue Gene/Q system. In Proceedings of (WANDS11). co-located with PACT-11.
Venkatesan Packirisamy , Shengyue Wang , Antonia Zhai , Wei-Chung Hsu , Pen-Chung Yew, Supporting speculative multithreading on simultaneous multithreaded processors, Proceedings of the 13th international conference on High Performance Computing, December 18-21, 2006, Bangalore, India[doi>10.1007/11945918_19]
Il Park , Babak Falsafi , T. N. Vijaykumar, Implicitly-multithreaded processors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859624]
Xuehai Qian , Benjamin Sahelices , Josep Torrellas, BulkSMT: Designing SMT processors for atomic-block execution, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168952]
Ravi Rajwar , Maurice Herlihy , Konrad Lai, Virtualizing Transactional Memory, Proceedings of the 32nd annual international symposium on Computer Architecture, p.494-505, June 04-08, 2005[doi>10.1109/ISCA.2005.54]
Hany E. Ramadan , Christopher J. Rossbach , Emmett Witchel, Dependence-aware transactional memory for increased concurrency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.246-257, November 08-12, 2008[doi>10.1109/MICRO.2008.4771795]
Christopher J. Rossbach , Owen S. Hofmann , Emmett Witchel, Is transactional programming actually easier?, Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, January 09-14, 2010, Bangalore, India[doi>10.1145/1693453.1693462]
Saša Tomić , Cristian Perfumo , Chinmay Kulkarni , Adrià Armejach , Adrián Cristal , Osman Unsal , Tim Harris , Mateo Valero, EazyHTM: eager-lazy hardware transactional memory, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669132]
Dean M. Tullsen , Jack L. Lo , Susan J. Eggers , Henry M. Levy, Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.54, January 09-12, 1999
Mridha-Mohammad Waliullah , Per Stenstrom, Classification and Elimination of Conflicts in Hardware Transactional Memory Systems, Proceedings of the 2011 23rd International Symposium on Computer Architecture and High Performance Computing, p.96-103, October 26-29, 2011[doi>10.1109/SBAC-PAD.2011.18]
Luke Yen , Jayaram Bobba , Michael R. Marty , Kevin E. Moore , Haris Volos , Mark D. Hill , Michael M. Swift , David A. Wood, LogTM-SE: Decoupling Hardware Transactional Memory from Caches, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.261-272, February 10-14, 2007[doi>10.1109/HPCA.2007.346204]
