Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jun 15 13:45:48 2025
| Host         : DESKTOP-F2ANT3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/FSM_sequential_cState_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/FSM_sequential_cState_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/FSM_sequential_cState_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.104        0.000                      0                15174        0.013        0.000                      0                15174        4.020        0.000                       0                  8103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.104        0.000                      0                11742        0.013        0.000                      0                11742        4.020        0.000                       0                  8103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.555        0.000                      0                 3432        1.311        0.000                      0                 3432  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 1.689ns (19.647%)  route 6.908ns (80.353%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.904     3.198    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X59Y144        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDCE (Prop_fdce_C_Q)         0.456     3.654 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep_rep[0]/Q
                         net (fo=32, routed)          1.210     4.864    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep_rep_n_0_[0]
    SLICE_X63Y146        LUT6 (Prop_lut6_I0_O)        0.124     4.988 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g2_b2__13/O
                         net (fo=1, routed)           0.769     5.757    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g2_b2__13_n_0
    SLICE_X64Y146        LUT6 (Prop_lut6_I1_O)        0.124     5.881 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/inv_data_inferred__4/s0_buf[1]_rep_rep[2]_i_11/O
                         net (fo=1, routed)           0.000     5.881    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/inv_data_inferred__4/s0_buf[1]_rep_rep[2]_i_11_n_0
    SLICE_X64Y146        MUXF7 (Prop_muxf7_I0_O)      0.212     6.093 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[2]_i_4/O
                         net (fo=14, routed)          2.055     8.148    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[2]_i_4_n_0
    SLICE_X32Y139        LUT5 (Prop_lut5_I1_O)        0.321     8.469 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[5]_i_6/O
                         net (fo=3, routed)           1.121     9.590    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[5]_i_6_n_0
    SLICE_X33Y137        LUT6 (Prop_lut6_I0_O)        0.328     9.918 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[5]_i_2/O
                         net (fo=1, routed)           0.553    10.472    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[5]_i_2_n_0
    SLICE_X33Y134        LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[5]_i_1/O
                         net (fo=2, routed)           1.199    11.795    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[5]_i_1_n_0
    SLICE_X60Y134        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.708    12.887    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X60Y134        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[5]/C
                         clock pessimism              0.247    13.134    
                         clock uncertainty           -0.154    12.980    
    SLICE_X60Y134        FDCE (Setup_fdce_C_D)       -0.081    12.899    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[5]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.554ns  (logic 1.689ns (19.744%)  route 6.865ns (80.256%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.904     3.198    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X59Y144        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y144        FDCE (Prop_fdce_C_Q)         0.456     3.654 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep_rep[0]/Q
                         net (fo=32, routed)          1.210     4.864    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep_rep_n_0_[0]
    SLICE_X63Y146        LUT6 (Prop_lut6_I0_O)        0.124     4.988 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g2_b2__13/O
                         net (fo=1, routed)           0.769     5.757    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g2_b2__13_n_0
    SLICE_X64Y146        LUT6 (Prop_lut6_I1_O)        0.124     5.881 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/inv_data_inferred__4/s0_buf[1]_rep_rep[2]_i_11/O
                         net (fo=1, routed)           0.000     5.881    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/inv_data_inferred__4/s0_buf[1]_rep_rep[2]_i_11_n_0
    SLICE_X64Y146        MUXF7 (Prop_muxf7_I0_O)      0.212     6.093 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[2]_i_4/O
                         net (fo=14, routed)          2.055     8.148    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[2]_i_4_n_0
    SLICE_X32Y139        LUT5 (Prop_lut5_I1_O)        0.321     8.469 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[5]_i_6/O
                         net (fo=3, routed)           1.121     9.590    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[5]_i_6_n_0
    SLICE_X33Y137        LUT6 (Prop_lut6_I0_O)        0.328     9.918 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[5]_i_2/O
                         net (fo=1, routed)           0.553    10.472    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[5]_i_2_n_0
    SLICE_X33Y134        LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[5]_i_1/O
                         net (fo=2, routed)           1.157    11.752    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[5]_i_1_n_0
    SLICE_X60Y134        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.708    12.887    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X60Y134        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep[5]/C
                         clock pessimism              0.247    13.134    
                         clock uncertainty           -0.154    12.980    
    SLICE_X60Y134        FDCE (Setup_fdce_C_D)       -0.067    12.913    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep[5]
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 1.530ns (18.563%)  route 6.712ns (81.437%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.906     3.200    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X62Y145        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y145        FDCE (Prop_fdce_C_Q)         0.518     3.718 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/Q
                         net (fo=32, routed)          1.284     5.002    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep_n_0_[0]
    SLICE_X63Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g2_b0__14/O
                         net (fo=1, routed)           0.802     5.928    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g2_b0__14_n_0
    SLICE_X64Y144        LUT6 (Prop_lut6_I1_O)        0.124     6.052 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_inferred__4/s0_buf[1]_rep_rep[0]_i_10/O
                         net (fo=1, routed)           0.000     6.052    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_inferred__4/s0_buf[1]_rep_rep[0]_i_10_n_0
    SLICE_X64Y144        MUXF7 (Prop_muxf7_I1_O)      0.217     6.269 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[0]_i_3/O
                         net (fo=17, routed)          1.862     8.131    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[0]_i_3_n_0
    SLICE_X34Y137        LUT4 (Prop_lut4_I2_O)        0.299     8.430 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[3]_i_7/O
                         net (fo=2, routed)           1.002     9.432    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[3]_i_7_n_0
    SLICE_X36Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.556 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[3]_i_3/O
                         net (fo=1, routed)           0.423     9.979    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[3]_i_3_n_0
    SLICE_X36Y137        LUT6 (Prop_lut6_I1_O)        0.124    10.103 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[3]_i_1/O
                         net (fo=2, routed)           1.339    11.442    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[3]_i_1_n_0
    SLICE_X61Y131        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.704    12.883    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X61Y131        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep[3]/C
                         clock pessimism              0.282    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X61Y131        FDCE (Setup_fdce_C_D)       -0.081    12.930    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep[3]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[3]_rep_rep[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 1.498ns (18.312%)  route 6.682ns (81.688%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 12.880 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.906     3.200    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X62Y144        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y144        FDCE (Prop_fdce_C_Q)         0.518     3.718 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[3]/Q
                         net (fo=32, routed)          1.160     4.878    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep_n_0_[3]
    SLICE_X62Y147        LUT6 (Prop_lut6_I3_O)        0.124     5.002 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g3_b7__14/O
                         net (fo=1, routed)           0.663     5.665    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g3_b7__14_n_0
    SLICE_X62Y147        LUT6 (Prop_lut6_I0_O)        0.124     5.789 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_inferred__4/data_out[119]_i_8/O
                         net (fo=1, routed)           0.448     6.236    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_inferred__4/data_out[119]_i_8_n_0
    SLICE_X62Y144        LUT5 (Prop_lut5_I3_O)        0.124     6.360 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_out[119]_i_4/O
                         net (fo=43, routed)          1.891     8.251    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_out[119]_i_4_n_0
    SLICE_X33Y139        LUT4 (Prop_lut4_I3_O)        0.152     8.403 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[3]_rep_rep[2]_i_9/O
                         net (fo=1, routed)           0.742     9.145    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[3]_rep_rep[2]_i_9_n_0
    SLICE_X37Y139        LUT6 (Prop_lut6_I2_O)        0.332     9.477 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[3]_rep_rep[2]_i_3/O
                         net (fo=2, routed)           0.814    10.291    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[3]_rep_rep[2]_i_3_n_0
    SLICE_X40Y131        LUT6 (Prop_lut6_I1_O)        0.124    10.415 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[3]_rep_rep[2]_i_1/O
                         net (fo=2, routed)           0.965    11.380    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[3]_rep_rep[2]_i_1_n_0
    SLICE_X57Y131        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[3]_rep_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.701    12.880    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X57Y131        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[3]_rep_rep[2]/C
                         clock pessimism              0.247    13.127    
                         clock uncertainty           -0.154    12.973    
    SLICE_X57Y131        FDCE (Setup_fdce_C_D)       -0.081    12.892    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[3]_rep_rep[2]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 1.530ns (18.681%)  route 6.660ns (81.319%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.906     3.200    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X62Y145        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y145        FDCE (Prop_fdce_C_Q)         0.518     3.718 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/Q
                         net (fo=32, routed)          1.284     5.002    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep_n_0_[0]
    SLICE_X63Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g2_b0__14/O
                         net (fo=1, routed)           0.802     5.928    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g2_b0__14_n_0
    SLICE_X64Y144        LUT6 (Prop_lut6_I1_O)        0.124     6.052 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_inferred__4/s0_buf[1]_rep_rep[0]_i_10/O
                         net (fo=1, routed)           0.000     6.052    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_inferred__4/s0_buf[1]_rep_rep[0]_i_10_n_0
    SLICE_X64Y144        MUXF7 (Prop_muxf7_I1_O)      0.217     6.269 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[0]_i_3/O
                         net (fo=17, routed)          1.865     8.134    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[0]_i_3_n_0
    SLICE_X33Y138        LUT5 (Prop_lut5_I3_O)        0.299     8.433 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[1]_i_6/O
                         net (fo=4, routed)           0.814     9.246    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[1]_i_6_n_0
    SLICE_X34Y138        LUT6 (Prop_lut6_I2_O)        0.124     9.370 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[1]_i_2/O
                         net (fo=1, routed)           0.480     9.851    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[1]_i_2_n_0
    SLICE_X35Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.975 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[1]_i_1/O
                         net (fo=2, routed)           1.416    11.390    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[1]_i_1_n_0
    SLICE_X61Y138        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.711    12.890    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X61Y138        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[1]/C
                         clock pessimism              0.282    13.172    
                         clock uncertainty           -0.154    13.018    
    SLICE_X61Y138        FDCE (Setup_fdce_C_D)       -0.061    12.957    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[1]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.146ns  (logic 1.262ns (15.493%)  route 6.884ns (84.507%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 12.886 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.906     3.200    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X62Y145        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y145        FDCE (Prop_fdce_C_Q)         0.518     3.718 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/Q
                         net (fo=32, routed)          1.103     4.821    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep_n_0_[0]
    SLICE_X62Y145        LUT6 (Prop_lut6_I0_O)        0.124     4.945 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g3_b5__14/O
                         net (fo=1, routed)           0.821     5.766    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g3_b5__14_n_0
    SLICE_X62Y146        LUT6 (Prop_lut6_I0_O)        0.124     5.890 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_inferred__4/s0_buf[1]_rep_rep[5]_i_12/O
                         net (fo=2, routed)           0.626     6.516    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_inferred__4/s0_buf[1]_rep_rep[5]_i_12_n_0
    SLICE_X60Y144        LUT5 (Prop_lut5_I3_O)        0.124     6.640 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[5]_i_3/O
                         net (fo=28, routed)          1.747     8.387    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[5]_i_3_n_0
    SLICE_X37Y135        LUT5 (Prop_lut5_I1_O)        0.124     8.511 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[7]_i_7/O
                         net (fo=1, routed)           0.776     9.287    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[7]_i_7_n_0
    SLICE_X34Y134        LUT6 (Prop_lut6_I5_O)        0.124     9.411 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[7]_i_3/O
                         net (fo=1, routed)           0.524     9.935    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[7]_i_3_n_0
    SLICE_X34Y132        LUT5 (Prop_lut5_I1_O)        0.124    10.059 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[7]_i_1/O
                         net (fo=2, routed)           1.287    11.346    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[7]_i_1_n_0
    SLICE_X61Y133        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.707    12.886    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X61Y133        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[7]/C
                         clock pessimism              0.282    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X61Y133        FDCE (Setup_fdce_C_D)       -0.081    12.933    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[7]
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 1.530ns (18.819%)  route 6.600ns (81.181%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.906     3.200    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X62Y145        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y145        FDCE (Prop_fdce_C_Q)         0.518     3.718 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/Q
                         net (fo=32, routed)          1.284     5.002    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep_n_0_[0]
    SLICE_X63Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g2_b0__14/O
                         net (fo=1, routed)           0.802     5.928    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g2_b0__14_n_0
    SLICE_X64Y144        LUT6 (Prop_lut6_I1_O)        0.124     6.052 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_inferred__4/s0_buf[1]_rep_rep[0]_i_10/O
                         net (fo=1, routed)           0.000     6.052    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_inferred__4/s0_buf[1]_rep_rep[0]_i_10_n_0
    SLICE_X64Y144        MUXF7 (Prop_muxf7_I1_O)      0.217     6.269 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[0]_i_3/O
                         net (fo=17, routed)          1.865     8.134    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[0]_i_3_n_0
    SLICE_X33Y138        LUT5 (Prop_lut5_I3_O)        0.299     8.433 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[1]_i_6/O
                         net (fo=4, routed)           0.814     9.246    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[1]_i_6_n_0
    SLICE_X34Y138        LUT6 (Prop_lut6_I2_O)        0.124     9.370 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[1]_i_2/O
                         net (fo=1, routed)           0.480     9.851    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[1]_i_2_n_0
    SLICE_X35Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.975 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[1]_i_1/O
                         net (fo=2, routed)           1.355    11.330    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[1]_rep_rep[1]_i_1_n_0
    SLICE_X60Y131        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.704    12.883    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X60Y131        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep[1]/C
                         clock pessimism              0.282    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X60Y131        FDCE (Setup_fdce_C_D)       -0.081    12.930    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep[1]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s2_buf_reg[1]_rep_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 1.200ns (14.719%)  route 6.953ns (85.281%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.902     3.196    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X60Y137        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s2_buf_reg[1]_rep_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y137        FDCE (Prop_fdce_C_Q)         0.456     3.652 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s2_buf_reg[1]_rep_rep[0]/Q
                         net (fo=32, routed)          1.390     5.042    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s2_buf_reg[1]_rep_rep_n_0_[0]
    SLICE_X63Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.166 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g0_b6__11/O
                         net (fo=2, routed)           0.729     5.894    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g0_b6__11_n_0
    SLICE_X62Y137        LUT6 (Prop_lut6_I5_O)        0.124     6.018 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/inv_data_inferred__3/s3_buf[3]_rep_rep[1]_i_18/O
                         net (fo=4, routed)           0.982     7.000    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/inv_data_inferred__3/s3_buf[3]_rep_rep[1]_i_18_n_0
    SLICE_X62Y140        LUT5 (Prop_lut5_I1_O)        0.124     7.124 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_10/O
                         net (fo=1, routed)           1.236     8.360    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_10_n_0
    SLICE_X59Y137        LUT6 (Prop_lut6_I1_O)        0.124     8.484 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_6/O
                         net (fo=2, routed)           0.638     9.122    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_6_n_0
    SLICE_X57Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.246 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_2/O
                         net (fo=2, routed)           0.877    10.123    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_2_n_0
    SLICE_X51Y131        LUT5 (Prop_lut5_I0_O)        0.124    10.247 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_1/O
                         net (fo=2, routed)           1.101    11.349    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_1_n_0
    SLICE_X58Y143        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.711    12.890    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X58Y143        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep[4]/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X58Y143        FDCE (Setup_fdce_C_D)       -0.031    12.952    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep[4]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[3]_rep_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 1.758ns (21.618%)  route 6.374ns (78.382%))
  Logic Levels:           6  (LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 12.887 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.906     3.200    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X62Y145        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y145        FDCE (Prop_fdce_C_Q)         0.518     3.718 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep[0]/Q
                         net (fo=32, routed)          1.296     5.014    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s1_buf_reg[1]_rep_rep_n_0_[0]
    SLICE_X63Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.138 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g3_b6__14/O
                         net (fo=1, routed)           0.665     5.803    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g3_b6__14_n_0
    SLICE_X63Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.927 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_inferred__4/s0_buf[1]_rep_rep[6]_i_10/O
                         net (fo=1, routed)           0.000     5.927    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_inferred__4/s0_buf[1]_rep_rep[6]_i_10_n_0
    SLICE_X63Y145        MUXF7 (Prop_muxf7_I1_O)      0.217     6.144 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[6]_i_3/O
                         net (fo=28, routed)          1.939     8.083    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[1]_rep_rep[6]_i_3_n_0
    SLICE_X34Y135        LUT2 (Prop_lut2_I0_O)        0.323     8.406 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[3]_rep_rep[0]_i_7/O
                         net (fo=2, routed)           0.626     9.033    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[3]_rep_rep[0]_i_7_n_0
    SLICE_X34Y136        LUT6 (Prop_lut6_I2_O)        0.328     9.361 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[3]_rep_rep[0]_i_2/O
                         net (fo=2, routed)           0.678    10.039    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[3]_rep_rep[0]_i_2_n_0
    SLICE_X41Y131        LUT6 (Prop_lut6_I0_O)        0.124    10.163 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[3]_rep_rep[0]_i_1/O
                         net (fo=2, routed)           1.169    11.332    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf[3]_rep_rep[0]_i_1_n_0
    SLICE_X60Y134        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[3]_rep_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.708    12.887    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X60Y134        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[3]_rep_rep[0]/C
                         clock pessimism              0.282    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X60Y134        FDCE (Setup_fdce_C_D)       -0.061    12.954    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s0_buf_reg[3]_rep_rep[0]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                         -11.332    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s2_buf_reg[1]_rep_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep_rep[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 1.200ns (14.779%)  route 6.919ns (85.221%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.902     3.196    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X60Y137        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s2_buf_reg[1]_rep_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y137        FDCE (Prop_fdce_C_Q)         0.456     3.652 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s2_buf_reg[1]_rep_rep[0]/Q
                         net (fo=32, routed)          1.390     5.042    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s2_buf_reg[1]_rep_rep_n_0_[0]
    SLICE_X63Y137        LUT6 (Prop_lut6_I0_O)        0.124     5.166 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g0_b6__11/O
                         net (fo=2, routed)           0.729     5.894    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/g0_b6__11_n_0
    SLICE_X62Y137        LUT6 (Prop_lut6_I5_O)        0.124     6.018 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/inv_data_inferred__3/s3_buf[3]_rep_rep[1]_i_18/O
                         net (fo=4, routed)           0.982     7.000    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/inv_data_inferred__3/s3_buf[3]_rep_rep[1]_i_18_n_0
    SLICE_X62Y140        LUT5 (Prop_lut5_I1_O)        0.124     7.124 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_10/O
                         net (fo=1, routed)           1.236     8.360    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_10_n_0
    SLICE_X59Y137        LUT6 (Prop_lut6_I1_O)        0.124     8.484 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_6/O
                         net (fo=2, routed)           0.638     9.122    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_6_n_0
    SLICE_X57Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.246 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_2/O
                         net (fo=2, routed)           0.877    10.123    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_2_n_0
    SLICE_X51Y131        LUT5 (Prop_lut5_I0_O)        0.124    10.247 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_1/O
                         net (fo=2, routed)           1.068    11.315    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf[1]_rep_rep[4]_i_1_n_0
    SLICE_X58Y143        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.711    12.890    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X58Y143        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep_rep[4]/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X58Y143        FDCE (Setup_fdce_C_D)       -0.045    12.938    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s3_buf_reg[1]_rep_rep[4]
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  1.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_in_l_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.412%)  route 0.215ns (53.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.548     0.884    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/s00_axi_aclk
    SLICE_X51Y65         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_in_l_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_in_l_reg1_reg[5]/Q
                         net (fo=1, routed)           0.215     1.239    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_in_l_reg1[5]
    SLICE_X42Y64         LUT4 (Prop_lut4_I0_O)        0.045     1.284 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg[5]_i_1__10/O
                         net (fo=1, routed)           0.000     1.284    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r[5]
    SLICE_X42Y64         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.819     1.185    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/s00_axi_aclk
    SLICE_X42Y64         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.121     1.271    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg15_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.270ns (56.062%)  route 0.212ns (43.938%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.557     0.893    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y98         FDRE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg15_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg15_reg[11]/Q
                         net (fo=1, routed)           0.212     1.245    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg15[11]
    SLICE_X40Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.290 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata[11]_i_7/O
                         net (fo=1, routed)           0.000     1.290    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata[11]_i_7_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.355 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     1.355    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_3_n_0
    SLICE_X40Y100        MUXF8 (Prop_muxf8_I1_O)      0.019     1.374 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.374    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X40Y100        FDRE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.911     1.277    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f04/sb7outb_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f04/f_out_r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.934%)  route 0.119ns (39.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.662     0.998    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f04/s00_axi_aclk
    SLICE_X65Y100        FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f04/sb7outb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDCE (Prop_fdce_C_Q)         0.141     1.139 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f04/sb7outb_reg_reg[4]/Q
                         net (fo=1, routed)           0.119     1.258    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f04/sb7outb_reg[4]
    SLICE_X64Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.303 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f04/f_out_r_reg[7]_i_1__2/O
                         net (fo=1, routed)           0.000     1.303    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f04/f_out_r[7]
    SLICE_X64Y99         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f04/f_out_r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.849     1.215    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f04/s00_axi_aclk
    SLICE_X64Y99         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f04/f_out_r_reg_reg[7]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X64Y99         FDCE (Hold_fdce_C_D)         0.092     1.272    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f04/f_out_r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_out_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/slv_reg13_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.123%)  route 0.229ns (61.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.630     0.966    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X52Y135        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y135        FDCE (Prop_fdce_C_Q)         0.141     1.107 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_out_reg[19]/Q
                         net (fo=1, routed)           0.229     1.336    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_data_out[19]
    SLICE_X49Y133        FDRE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/slv_reg13_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.903     1.269    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y133        FDRE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/slv_reg13_reg[19]/C
                         clock pessimism             -0.039     1.230    
    SLICE_X49Y133        FDRE (Hold_fdre_C_D)         0.071     1.301    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/slv_reg13_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f01/f_out_r_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_out_l_reg_reg[11]_srl3_inst_desip_v1_0_S00_AXI_inst_des_core_inst_Ides_f01_f_out_l_reg_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.563%)  route 0.255ns (64.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.637     0.973    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f01/s00_axi_aclk
    SLICE_X47Y107        FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f01/f_out_r_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDCE (Prop_fdce_C_Q)         0.141     1.114 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f01/f_out_r_reg_reg[11]/Q
                         net (fo=3, routed)           0.255     1.369    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_in_l_reg_reg[1]_inst_desip_v1_0_S00_AXI_inst_des_core_inst_Ides_f02_f_in_l_reg_reg_c_1[21]
    SLICE_X50Y102        SRL16E                                       r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_out_l_reg_reg[11]_srl3_inst_desip_v1_0_S00_AXI_inst_des_core_inst_Ides_f01_f_out_l_reg_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.907     1.273    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/s00_axi_aclk
    SLICE_X50Y102        SRL16E                                       r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_out_l_reg_reg[11]_srl3_inst_desip_v1_0_S00_AXI_inst_des_core_inst_Ides_f01_f_out_l_reg_reg_c/CLK
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.328    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_out_l_reg_reg[11]_srl3_inst_desip_v1_0_S00_AXI_inst_des_core_inst_Ides_f01_f_out_l_reg_reg_c
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/slv_reg13_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.967%)  route 0.218ns (57.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.628     0.964    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X50Y132        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y132        FDCE (Prop_fdce_C_Q)         0.164     1.128 r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_out_reg[23]/Q
                         net (fo=1, routed)           0.218     1.346    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_data_out[23]
    SLICE_X44Y131        FDRE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/slv_reg13_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.901     1.267    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y131        FDRE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/slv_reg13_reg[23]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X44Y131        FDRE (Hold_fdre_C_D)         0.076     1.304    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/slv_reg13_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_in_l_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.777%)  route 0.212ns (53.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.546     0.882    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/s00_axi_aclk
    SLICE_X51Y67         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_in_l_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_in_l_reg1_reg[1]/Q
                         net (fo=1, routed)           0.212     1.234    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_in_l_reg1[1]
    SLICE_X47Y68         LUT4 (Prop_lut4_I0_O)        0.045     1.279 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg[1]_i_1__10/O
                         net (fo=1, routed)           0.000     1.279    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r[1]
    SLICE_X47Y68         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.815     1.181    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/s00_axi_aclk
    SLICE_X47Y68         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg_reg[1]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X47Y68         FDCE (Hold_fdce_C_D)         0.091     1.237    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.306ns (61.483%)  route 0.192ns (38.517%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.556     0.892    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y94         FDRE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg5_reg[12]/Q
                         net (fo=1, routed)           0.192     1.247    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg5[12]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.045     1.292 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata[12]_i_5/O
                         net (fo=1, routed)           0.000     1.292    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata[12]_i_5_n_0
    SLICE_X41Y101        MUXF7 (Prop_muxf7_I1_O)      0.074     1.366 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.366    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_2_n_0
    SLICE_X41Y101        MUXF8 (Prop_muxf8_I0_O)      0.023     1.389 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.389    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X41Y101        FDRE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.911     1.277    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y101        FDRE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.105     1.347    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_in_l_reg1_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.227ns (56.420%)  route 0.175ns (43.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.545     0.881    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/s00_axi_aclk
    SLICE_X51Y68         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_in_l_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.128     1.009 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_in_l_reg1_reg[26]/Q
                         net (fo=1, routed)           0.175     1.184    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_in_l_reg1[26]
    SLICE_X47Y68         LUT4 (Prop_lut4_I0_O)        0.099     1.283 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg[26]_i_1__10/O
                         net (fo=1, routed)           0.000     1.283    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r[26]
    SLICE_X47Y68         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.815     1.181    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/s00_axi_aclk
    SLICE_X47Y68         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg_reg[26]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X47Y68         FDCE (Hold_fdce_C_D)         0.092     1.238    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f12/f_out_r_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_in_l_reg_reg[11]_inst_desip_v1_0_S00_AXI_inst_des_core_inst_Ides_f02_f_in_l_reg_reg_c/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_in_l_reg1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.138%)  route 0.275ns (56.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.557     0.893    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/s00_axi_aclk
    SLICE_X46Y99         FDRE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_in_l_reg_reg[11]_inst_desip_v1_0_S00_AXI_inst_des_core_inst_Ides_f02_f_in_l_reg_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_in_l_reg_reg[11]_inst_desip_v1_0_S00_AXI_inst_des_core_inst_Ides_f02_f_in_l_reg_reg_c/Q
                         net (fo=1, routed)           0.275     1.332    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_in_l_reg_reg[11]_inst_desip_v1_0_S00_AXI_inst_des_core_inst_Ides_f02_f_in_l_reg_reg_c_n_0
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.045     1.377 r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_in_l_reg_reg_gate__9/O
                         net (fo=1, routed)           0.000     1.377    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_in_l_reg_reg_gate__9_n_0
    SLICE_X48Y104        FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_in_l_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.910     1.276    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/s00_axi_aclk
    SLICE_X48Y104        FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_in_l_reg1_reg[11]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X48Y104        FDCE (Hold_fdce_C_D)         0.091     1.332    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f02/f_in_l_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y114   system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/FSM_sequential_load_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y114   system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/FSM_sequential_load_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y114   system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/FSM_sequential_load_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y114   system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_busy_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X39Y125   system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_in_reg0_reg[0][0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X38Y125   system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_in_reg0_reg[0][1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y126   system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_in_reg0_reg[0][2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X43Y123   system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/expand_key/rcon_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X41Y122   system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/expand_key/rcon_reg[4]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y71    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key12/shift_left1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y71    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key12/shift_left10/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y71    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key12/shift_left11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y71    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key12/shift_left12/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y71    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key12/shift_left13/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y71    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key12/shift_left14/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y76    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key08/shift_left1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y76    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key08/shift_left10/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y76    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key08/shift_left11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y76    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key08/shift_left12/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y102   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y102   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y76    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key08/shift_left1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y76    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key08/shift_left10/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y76    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key08/shift_left11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y76    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key08/shift_left12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y76    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_key08/shift_left13/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb5outa_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 0.605ns (8.239%)  route 6.739ns (91.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.884     3.178    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.456     3.634 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.256     5.890    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.149     6.039 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        4.483    10.522    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/AR[0]
    SLICE_X64Y63         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb5outa_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.536    12.715    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/s00_axi_aclk
    SLICE_X64Y63         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb5outa_reg_reg[3]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X64Y63         FDCE (Recov_fdce_C_CLR)     -0.613    12.077    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb5outa_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb5outa_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 0.605ns (8.239%)  route 6.739ns (91.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.884     3.178    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.456     3.634 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.256     5.890    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.149     6.039 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        4.483    10.522    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/AR[0]
    SLICE_X64Y63         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb5outa_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.536    12.715    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/s00_axi_aclk
    SLICE_X64Y63         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb5outa_reg_reg[4]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X64Y63         FDCE (Recov_fdce_C_CLR)     -0.613    12.077    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb5outa_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb3outa_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 0.605ns (8.288%)  route 6.694ns (91.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.884     3.178    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.456     3.634 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.256     5.890    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.149     6.039 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        4.439    10.477    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/AR[0]
    SLICE_X64Y66         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb3outa_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.534    12.713    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/s00_axi_aclk
    SLICE_X64Y66         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb3outa_reg_reg[3]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X64Y66         FDCE (Recov_fdce_C_CLR)     -0.613    12.075    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb3outa_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb3outa_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 0.605ns (8.288%)  route 6.694ns (91.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.884     3.178    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.456     3.634 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.256     5.890    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.149     6.039 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        4.439    10.477    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/AR[0]
    SLICE_X64Y66         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb3outa_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.534    12.713    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/s00_axi_aclk
    SLICE_X64Y66         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb3outa_reg_reg[4]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X64Y66         FDCE (Recov_fdce_C_CLR)     -0.613    12.075    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb3outa_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb3outb_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 0.605ns (8.293%)  route 6.690ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.884     3.178    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.456     3.634 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.256     5.890    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.149     6.039 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        4.434    10.473    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/AR[0]
    SLICE_X65Y66         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb3outb_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.534    12.713    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/s00_axi_aclk
    SLICE_X65Y66         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb3outb_reg_reg[2]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X65Y66         FDCE (Recov_fdce_C_CLR)     -0.613    12.075    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb3outb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb8outa_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 0.605ns (8.308%)  route 6.677ns (91.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.884     3.178    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.456     3.634 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.256     5.890    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.149     6.039 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        4.421    10.460    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/AR[0]
    SLICE_X56Y62         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb8outa_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.533    12.712    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/s00_axi_aclk
    SLICE_X56Y62         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb8outa_reg_reg[2]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X56Y62         FDCE (Recov_fdce_C_CLR)     -0.613    12.074    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb8outa_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb2outb_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.605ns (8.313%)  route 6.673ns (91.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.884     3.178    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.456     3.634 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.256     5.890    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.149     6.039 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        4.417    10.456    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/AR[0]
    SLICE_X55Y61         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb2outb_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.533    12.712    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/s00_axi_aclk
    SLICE_X55Y61         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb2outb_reg_reg[3]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X55Y61         FDCE (Recov_fdce_C_CLR)     -0.613    12.074    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb2outb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb2outb_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.605ns (8.313%)  route 6.673ns (91.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.884     3.178    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.456     3.634 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.256     5.890    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.149     6.039 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        4.417    10.456    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/AR[0]
    SLICE_X55Y61         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb2outb_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.533    12.712    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/s00_axi_aclk
    SLICE_X55Y61         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb2outb_reg_reg[4]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X55Y61         FDCE (Recov_fdce_C_CLR)     -0.613    12.074    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb2outb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                         -10.456    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/f_out_r_reg_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 0.605ns (8.313%)  route 6.672ns (91.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.884     3.178    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.456     3.634 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.256     5.890    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.149     6.039 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        4.417    10.455    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/AR[0]
    SLICE_X57Y62         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/f_out_r_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.533    12.712    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/s00_axi_aclk
    SLICE_X57Y62         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/f_out_r_reg_reg[29]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X57Y62         FDCE (Recov_fdce_C_CLR)     -0.613    12.074    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/f_out_r_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb8outa_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 0.605ns (8.313%)  route 6.672ns (91.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.884     3.178    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.456     3.634 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          2.256     5.890    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.149     6.039 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        4.417    10.455    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/AR[0]
    SLICE_X57Y62         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb8outa_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        1.533    12.712    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/s00_axi_aclk
    SLICE_X57Y62         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb8outa_reg_reg[1]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X57Y62         FDCE (Recov_fdce_C_CLR)     -0.613    12.074    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f11/sb8outa_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  1.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_out_reg[91]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.184ns (12.802%)  route 1.253ns (87.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.653     0.989    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.753     1.883    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/expand_key/s00_axi_aresetn
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.043     1.926 f  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/expand_key/axi_awready_i_1/O
                         net (fo=1392, routed)        0.500     2.426    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/aes_reset
    SLICE_X58Y121        FDCE                                         f  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_out_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.921     1.287    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/s00_axi_aclk
    SLICE_X58Y121        FDCE                                         r  system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_out_reg[91]/C
                         clock pessimism             -0.039     1.248    
    SLICE_X58Y121        FDCE (Remov_fdce_C_CLR)     -0.133     1.115    system_i/AES_ip_0/inst/AES_ip_v10_0_S00_AXI_inst/aes_core/data_out_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.185ns (13.433%)  route 1.192ns (86.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.653     0.989    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.976     2.106    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.150 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        0.217     2.366    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/AR[0]
    SLICE_X38Y92         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.823     1.189    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[22]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y92         FDCE (Remov_fdce_C_CLR)     -0.134     1.020    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.185ns (13.433%)  route 1.192ns (86.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.653     0.989    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.976     2.106    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.150 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        0.217     2.366    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/AR[0]
    SLICE_X38Y92         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.823     1.189    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[25]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y92         FDCE (Remov_fdce_C_CLR)     -0.134     1.020    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.185ns (13.433%)  route 1.192ns (86.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.653     0.989    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.976     2.106    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.150 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        0.217     2.366    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/AR[0]
    SLICE_X38Y92         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.823     1.189    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[27]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y92         FDCE (Remov_fdce_C_CLR)     -0.134     1.020    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.185ns (13.433%)  route 1.192ns (86.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.653     0.989    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.976     2.106    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.150 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        0.217     2.366    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/AR[0]
    SLICE_X38Y92         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.823     1.189    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[28]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y92         FDCE (Remov_fdce_C_CLR)     -0.134     1.020    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.185ns (13.433%)  route 1.192ns (86.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.653     0.989    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.976     2.106    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.150 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        0.217     2.366    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/AR[0]
    SLICE_X38Y92         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.823     1.189    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg_reg[22]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y92         FDCE (Remov_fdce_C_CLR)     -0.134     1.020    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_out_l_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.185ns (13.433%)  route 1.192ns (86.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.653     0.989    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.976     2.106    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.150 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        0.217     2.366    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/AR[0]
    SLICE_X38Y92         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_out_l_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.823     1.189    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_out_l_reg_reg[22]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y92         FDCE (Remov_fdce_C_CLR)     -0.134     1.020    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_out_l_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_out_l_reg_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.185ns (13.433%)  route 1.192ns (86.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.653     0.989    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.976     2.106    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.150 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        0.217     2.366    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/AR[0]
    SLICE_X38Y92         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_out_l_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.823     1.189    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_out_l_reg_reg[27]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y92         FDCE (Remov_fdce_C_CLR)     -0.134     1.020    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_out_l_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_out_l_reg_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.185ns (13.433%)  route 1.192ns (86.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.653     0.989    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.976     2.106    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.150 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        0.217     2.366    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/AR[0]
    SLICE_X38Y92         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_out_l_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.823     1.189    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_out_l_reg_reg[28]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y92         FDCE (Remov_fdce_C_CLR)     -0.134     1.020    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_out_l_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.376ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.185ns (13.381%)  route 1.198ns (86.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.653     0.989    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y111        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.976     2.106    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aresetn
    SLICE_X39Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.150 f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/axi_awready_i_1/O
                         net (fo=2955, routed)        0.222     2.372    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/AR[0]
    SLICE_X41Y93         FDCE                                         f  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8103, routed)        0.824     1.190    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/s00_axi_aclk
    SLICE_X41Y93         FDCE                                         r  system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[20]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X41Y93         FDCE (Remov_fdce_C_CLR)     -0.159     0.996    system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/des_core_inst/Ides_f16/f_in_r_reg1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  1.376    





