

Implementation tool: Xilinx Vivado v.2017.2
Project:             MATRIXMULTIPLICATION_16_SEQUENCE_INTEGER
Solution:            solution1
Device target:       xc7a35tcpg236-3
Report date:         Fri Mar 16 09:51:41 IST 2018

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:             34
FF:              27
DSP:              1
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    2.215
Timing met
