Warning (10268): Verilog HDL information at SoCKit_DCC_TOP.v(166): always construct contains both blocking and non-blocking assignments File: C:/Users/ezraa/OneDrive/Desktop/dedicated PhD folder/admin/Submission of thesis/Thesis/Resources/Codes/VHDL/OCDM-EITS VHDL/SoCKit_DCC_TOP.v Line: 166
