Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 19:05:58 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_uart_stopwatch_timing_summary_routed.rpt -pb top_uart_stopwatch_timing_summary_routed.pb -rpx top_uart_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_uart_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (7)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: ustopwatch/U_counter/u_clock_div/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn2/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn3/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn4/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn5/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.621        0.000                      0                  604        0.080        0.000                      0                  604        3.750        0.000                       0                   382  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.621        0.000                      0                  604        0.080        0.000                      0                  604        3.750        0.000                       0                   382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 ustopwatch/u_btn2/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/u_btn2/r_1khz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.828ns (20.062%)  route 3.299ns (79.938%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.565     5.086    ustopwatch/u_btn2/clk_IBUF_BUFG
    SLICE_X36Y5          FDCE                                         r  ustopwatch/u_btn2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  ustopwatch/u_btn2/counter_reg[10]/Q
                         net (fo=2, routed)           0.817     6.359    ustopwatch/u_btn2/counter_reg_n_0_[10]
    SLICE_X36Y5          LUT4 (Prop_lut4_I0_O)        0.124     6.483 f  ustopwatch/u_btn2/counter[17]_i_5__0/O
                         net (fo=1, routed)           0.509     6.992    ustopwatch/u_btn2/counter[17]_i_5__0_n_0
    SLICE_X36Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.116 f  ustopwatch/u_btn2/counter[17]_i_4__0/O
                         net (fo=1, routed)           0.512     7.628    ustopwatch/u_btn2/counter[17]_i_4__0_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.752 r  ustopwatch/u_btn2/counter[17]_i_2__0/O
                         net (fo=18, routed)          1.461     9.213    ustopwatch/u_btn2/r_1khz
    SLICE_X33Y6          FDCE                                         r  ustopwatch/u_btn2/r_1khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.445    14.786    ustopwatch/u_btn2/clk_IBUF_BUFG
    SLICE_X33Y6          FDCE                                         r  ustopwatch/u_btn2/r_1khz_reg/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X33Y6          FDCE (Setup_fdce_C_D)       -0.105    14.834    ustopwatch/u_btn2/r_1khz_reg
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 uuart/urx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urx/data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.086ns (28.099%)  route 2.779ns (71.901%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.564     5.085    uuart/urx/clk_IBUF_BUFG
    SLICE_X43Y9          FDCE                                         r  uuart/urx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  uuart/urx/tick_count_reg[1]/Q
                         net (fo=4, routed)           0.667     6.208    uuart/urx/tick_count_reg_n_0_[1]
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.152     6.360 r  uuart/urx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.380     6.740    uuart/urx/tick_count[4]_i_3_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.326     7.066 f  uuart/urx/data[7]_i_2/O
                         net (fo=12, routed)          1.115     8.181    uuart/urx/data[7]_i_2_n_0
    SLICE_X41Y6          LUT4 (Prop_lut4_I0_O)        0.152     8.333 r  uuart/urx/data[1]_i_1/O
                         net (fo=1, routed)           0.617     8.950    uuart/urx/data_next[1]
    SLICE_X45Y4          FDCE                                         r  uuart/urx/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.448    14.789    uuart/urx/clk_IBUF_BUFG
    SLICE_X45Y4          FDCE                                         r  uuart/urx/data_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y4          FDCE (Setup_fdce_C_CE)      -0.413    14.601    uuart/urx/data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 ustopwatch/U_counter/u2hz/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/U_counter/u2hz/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.966ns (23.213%)  route 3.195ns (76.787%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.563     5.084    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X40Y11         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.419     5.503 f  ustopwatch/U_counter/u2hz/r_counter_reg[3]/Q
                         net (fo=2, routed)           1.134     6.637    ustopwatch/U_counter/u2hz/r_counter_reg_n_0_[3]
    SLICE_X40Y11         LUT4 (Prop_lut4_I0_O)        0.299     6.936 r  ustopwatch/U_counter/u2hz/r_counter[25]_i_9/O
                         net (fo=1, routed)           0.975     7.911    ustopwatch/U_counter/u2hz/r_counter[25]_i_9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  ustopwatch/U_counter/u2hz/r_counter[25]_i_4/O
                         net (fo=26, routed)          1.087     9.122    ustopwatch/U_counter/u2hz/r_counter[25]_i_4_n_0
    SLICE_X39Y13         LUT4 (Prop_lut4_I2_O)        0.124     9.246 r  ustopwatch/U_counter/u2hz/r_counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     9.246    ustopwatch/U_counter/u2hz/r_counter[15]_i_1__0_n_0
    SLICE_X39Y13         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.440    14.781    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X39Y13         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[15]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X39Y13         FDCE (Setup_fdce_C_D)        0.031    15.037    ustopwatch/U_counter/u2hz/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 ustopwatch/U_counter/u2hz/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/U_counter/u2hz/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 2.355ns (56.104%)  route 1.843ns (43.896%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.563     5.084    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X40Y11         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  ustopwatch/U_counter/u2hz/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.868     6.372    ustopwatch/U_counter/u2hz/r_counter_reg_n_0_[1]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.181 r  ustopwatch/U_counter/u2hz/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.181    ustopwatch/U_counter/u2hz/r_counter0_carry_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  ustopwatch/U_counter/u2hz/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.298    ustopwatch/U_counter/u2hz/r_counter0_carry__0_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  ustopwatch/U_counter/u2hz/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.415    ustopwatch/U_counter/u2hz/r_counter0_carry__1_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  ustopwatch/U_counter/u2hz/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.532    ustopwatch/U_counter/u2hz/r_counter0_carry__2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  ustopwatch/U_counter/u2hz/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.649    ustopwatch/U_counter/u2hz/r_counter0_carry__3_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.766 r  ustopwatch/U_counter/u2hz/r_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.766    ustopwatch/U_counter/u2hz/r_counter0_carry__4_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.985 r  ustopwatch/U_counter/u2hz/r_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.974     8.959    ustopwatch/U_counter/u2hz/r_counter0_carry__5_n_7
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.323     9.282 r  ustopwatch/U_counter/u2hz/r_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.282    ustopwatch/U_counter/u2hz/r_counter[25]_i_1_n_0
    SLICE_X39Y15         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.439    14.780    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X39Y15         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[25]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X39Y15         FDCE (Setup_fdce_C_D)        0.075    15.080    ustopwatch/U_counter/u2hz/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 ustopwatch/U_counter/u2hz/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/U_counter/u2hz/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.966ns (23.269%)  route 3.185ns (76.731%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.563     5.084    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X40Y11         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.419     5.503 f  ustopwatch/U_counter/u2hz/r_counter_reg[3]/Q
                         net (fo=2, routed)           1.134     6.637    ustopwatch/U_counter/u2hz/r_counter_reg_n_0_[3]
    SLICE_X40Y11         LUT4 (Prop_lut4_I0_O)        0.299     6.936 r  ustopwatch/U_counter/u2hz/r_counter[25]_i_9/O
                         net (fo=1, routed)           0.975     7.911    ustopwatch/U_counter/u2hz/r_counter[25]_i_9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  ustopwatch/U_counter/u2hz/r_counter[25]_i_4/O
                         net (fo=26, routed)          1.077     9.112    ustopwatch/U_counter/u2hz/r_counter[25]_i_4_n_0
    SLICE_X39Y12         LUT4 (Prop_lut4_I2_O)        0.124     9.236 r  ustopwatch/U_counter/u2hz/r_counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.236    ustopwatch/U_counter/u2hz/r_counter[10]_i_1__0_n_0
    SLICE_X39Y12         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.441    14.782    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X39Y12         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[10]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X39Y12         FDCE (Setup_fdce_C_D)        0.029    15.036    ustopwatch/U_counter/u2hz/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 ustopwatch/U_counter/u2hz/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/U_counter/u2hz/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.994ns (23.727%)  route 3.195ns (76.273%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.563     5.084    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X40Y11         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.419     5.503 f  ustopwatch/U_counter/u2hz/r_counter_reg[3]/Q
                         net (fo=2, routed)           1.134     6.637    ustopwatch/U_counter/u2hz/r_counter_reg_n_0_[3]
    SLICE_X40Y11         LUT4 (Prop_lut4_I0_O)        0.299     6.936 r  ustopwatch/U_counter/u2hz/r_counter[25]_i_9/O
                         net (fo=1, routed)           0.975     7.911    ustopwatch/U_counter/u2hz/r_counter[25]_i_9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  ustopwatch/U_counter/u2hz/r_counter[25]_i_4/O
                         net (fo=26, routed)          1.087     9.122    ustopwatch/U_counter/u2hz/r_counter[25]_i_4_n_0
    SLICE_X39Y13         LUT4 (Prop_lut4_I2_O)        0.152     9.274 r  ustopwatch/U_counter/u2hz/r_counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     9.274    ustopwatch/U_counter/u2hz/r_counter[16]_i_1__0_n_0
    SLICE_X39Y13         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.440    14.781    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X39Y13         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[16]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X39Y13         FDCE (Setup_fdce_C_D)        0.075    15.081    ustopwatch/U_counter/u2hz/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 ustopwatch/U_counter/u2hz/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/U_counter/u2hz/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.994ns (23.783%)  route 3.185ns (76.217%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.563     5.084    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X40Y11         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.419     5.503 f  ustopwatch/U_counter/u2hz/r_counter_reg[3]/Q
                         net (fo=2, routed)           1.134     6.637    ustopwatch/U_counter/u2hz/r_counter_reg_n_0_[3]
    SLICE_X40Y11         LUT4 (Prop_lut4_I0_O)        0.299     6.936 r  ustopwatch/U_counter/u2hz/r_counter[25]_i_9/O
                         net (fo=1, routed)           0.975     7.911    ustopwatch/U_counter/u2hz/r_counter[25]_i_9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  ustopwatch/U_counter/u2hz/r_counter[25]_i_4/O
                         net (fo=26, routed)          1.077     9.112    ustopwatch/U_counter/u2hz/r_counter[25]_i_4_n_0
    SLICE_X39Y12         LUT4 (Prop_lut4_I2_O)        0.152     9.264 r  ustopwatch/U_counter/u2hz/r_counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.264    ustopwatch/U_counter/u2hz/r_counter[13]_i_1__0_n_0
    SLICE_X39Y12         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.441    14.782    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X39Y12         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[13]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X39Y12         FDCE (Setup_fdce_C_D)        0.075    15.082    ustopwatch/U_counter/u2hz/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 ustopwatch/U_counter/u2hz/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/U_counter/u2hz/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 2.238ns (54.516%)  route 1.867ns (45.484%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.563     5.084    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X40Y11         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  ustopwatch/U_counter/u2hz/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.868     6.372    ustopwatch/U_counter/u2hz/r_counter_reg_n_0_[1]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.181 r  ustopwatch/U_counter/u2hz/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.181    ustopwatch/U_counter/u2hz/r_counter0_carry_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.298 r  ustopwatch/U_counter/u2hz/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.298    ustopwatch/U_counter/u2hz/r_counter0_carry__0_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  ustopwatch/U_counter/u2hz/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.415    ustopwatch/U_counter/u2hz/r_counter0_carry__1_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  ustopwatch/U_counter/u2hz/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.532    ustopwatch/U_counter/u2hz/r_counter0_carry__2_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.649 r  ustopwatch/U_counter/u2hz/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.649    ustopwatch/U_counter/u2hz/r_counter0_carry__3_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.868 r  ustopwatch/U_counter/u2hz/r_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.999     8.866    ustopwatch/U_counter/u2hz/r_counter0_carry__4_n_7
    SLICE_X39Y14         LUT4 (Prop_lut4_I3_O)        0.323     9.189 r  ustopwatch/U_counter/u2hz/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.189    ustopwatch/U_counter/u2hz/r_counter[21]_i_1_n_0
    SLICE_X39Y14         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.440    14.781    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X39Y14         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[21]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X39Y14         FDCE (Setup_fdce_C_D)        0.075    15.081    ustopwatch/U_counter/u2hz/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 ustopwatch/U_counter/u2hz/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/U_counter/u2hz/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.966ns (23.718%)  route 3.107ns (76.282%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.563     5.084    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X40Y11         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.419     5.503 f  ustopwatch/U_counter/u2hz/r_counter_reg[3]/Q
                         net (fo=2, routed)           1.134     6.637    ustopwatch/U_counter/u2hz/r_counter_reg_n_0_[3]
    SLICE_X40Y11         LUT4 (Prop_lut4_I0_O)        0.299     6.936 r  ustopwatch/U_counter/u2hz/r_counter[25]_i_9/O
                         net (fo=1, routed)           0.975     7.911    ustopwatch/U_counter/u2hz/r_counter[25]_i_9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  ustopwatch/U_counter/u2hz/r_counter[25]_i_4/O
                         net (fo=26, routed)          0.998     9.033    ustopwatch/U_counter/u2hz/r_counter[25]_i_4_n_0
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     9.157 r  ustopwatch/U_counter/u2hz/r_clk_i_1__0/O
                         net (fo=1, routed)           0.000     9.157    ustopwatch/U_counter/u2hz/r_clk_i_1__0_n_0
    SLICE_X40Y11         FDCE                                         r  ustopwatch/U_counter/u2hz/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.444    14.785    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X40Y11         FDCE                                         r  ustopwatch/U_counter/u2hz/r_clk_reg/C
                         clock pessimism              0.299    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X40Y11         FDCE (Setup_fdce_C_D)        0.031    15.080    ustopwatch/U_counter/u2hz/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 ustopwatch/U_counter/u2hz/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/U_counter/u2hz/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.994ns (24.238%)  route 3.107ns (75.762%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.563     5.084    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X40Y11         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.419     5.503 f  ustopwatch/U_counter/u2hz/r_counter_reg[3]/Q
                         net (fo=2, routed)           1.134     6.637    ustopwatch/U_counter/u2hz/r_counter_reg_n_0_[3]
    SLICE_X40Y11         LUT4 (Prop_lut4_I0_O)        0.299     6.936 r  ustopwatch/U_counter/u2hz/r_counter[25]_i_9/O
                         net (fo=1, routed)           0.975     7.911    ustopwatch/U_counter/u2hz/r_counter[25]_i_9_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.035 r  ustopwatch/U_counter/u2hz/r_counter[25]_i_4/O
                         net (fo=26, routed)          0.998     9.033    ustopwatch/U_counter/u2hz/r_counter[25]_i_4_n_0
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.152     9.185 r  ustopwatch/U_counter/u2hz/r_counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     9.185    ustopwatch/U_counter/u2hz/r_counter[1]_i_1__1_n_0
    SLICE_X40Y11         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.444    14.785    ustopwatch/U_counter/u2hz/clk_IBUF_BUFG
    SLICE_X40Y11         FDCE                                         r  ustopwatch/U_counter/u2hz/r_counter_reg[1]/C
                         clock pessimism              0.299    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X40Y11         FDCE (Setup_fdce_C_D)        0.075    15.124    ustopwatch/U_counter/u2hz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  5.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ustopwatch/dps2/u_ti32/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/dps2/u_ti42/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.024%)  route 0.279ns (59.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.561     1.444    ustopwatch/dps2/u_ti32/clk_IBUF_BUFG
    SLICE_X35Y8          FDCE                                         r  ustopwatch/dps2/u_ti32/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  ustopwatch/dps2/u_ti32/tick_reg_reg/Q
                         net (fo=7, routed)           0.279     1.864    ustopwatch/dps2/u_ti42/count_reg_reg[1]_2
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.045     1.909 r  ustopwatch/dps2/u_ti42/count_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.909    ustopwatch/dps2/u_ti42/count_reg[1]_i_1__2_n_0
    SLICE_X38Y9          FDCE                                         r  ustopwatch/dps2/u_ti42/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.831     1.958    ustopwatch/dps2/u_ti42/clk_IBUF_BUFG
    SLICE_X38Y9          FDCE                                         r  ustopwatch/dps2/u_ti42/count_reg_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y9          FDCE (Hold_fdce_C_D)         0.120     1.829    ustopwatch/dps2/u_ti42/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 uuart/urx/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.563     1.446    uuart/urx/clk_IBUF_BUFG
    SLICE_X40Y6          FDCE                                         r  uuart/urx/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  uuart/urx/data_reg[6]/Q
                         net (fo=1, routed)           0.103     1.690    uuart/urxa/uregister/ram_reg_0_15_6_7/DIA0
    SLICE_X42Y5          RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.833     1.960    uuart/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X42Y5          RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.498     1.462    
    SLICE_X42Y5          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.609    uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.699%)  route 0.290ns (67.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.564     1.447    uuart/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X44Y4          FDCE                                         r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.290     1.878    uuart/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X42Y5          RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.833     1.960    uuart/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X42Y5          RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X42Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.699%)  route 0.290ns (67.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.564     1.447    uuart/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X44Y4          FDCE                                         r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.290     1.878    uuart/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X42Y5          RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.833     1.960    uuart/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X42Y5          RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X42Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urxa/uregister/ram_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.699%)  route 0.290ns (67.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.564     1.447    uuart/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X44Y4          FDCE                                         r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.290     1.878    uuart/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X42Y5          RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.833     1.960    uuart/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X42Y5          RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X42Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    uuart/urxa/uregister/ram_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.699%)  route 0.290ns (67.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.564     1.447    uuart/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X44Y4          FDCE                                         r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.290     1.878    uuart/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X42Y5          RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.833     1.960    uuart/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X42Y5          RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X42Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    uuart/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.699%)  route 0.290ns (67.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.564     1.447    uuart/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X44Y4          FDCE                                         r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.290     1.878    uuart/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X42Y5          RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.833     1.960    uuart/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X42Y5          RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X42Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.699%)  route 0.290ns (67.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.564     1.447    uuart/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X44Y4          FDCE                                         r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.290     1.878    uuart/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X42Y5          RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.833     1.960    uuart/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X42Y5          RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X42Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.699%)  route 0.290ns (67.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.564     1.447    uuart/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X44Y4          FDCE                                         r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.290     1.878    uuart/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X42Y5          RAMS32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.833     1.960    uuart/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X42Y5          RAMS32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X42Y5          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.792    uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.699%)  route 0.290ns (67.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.564     1.447    uuart/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X44Y4          FDCE                                         r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  uuart/urxa/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=23, routed)          0.290     1.878    uuart/urxa/uregister/ram_reg_0_15_6_7/ADDRD0
    SLICE_X42Y5          RAMS32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.833     1.960    uuart/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X42Y5          RAMS32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X42Y5          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.792    uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y48    u_uart_clock/d_save2/data_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y48    u_uart_clock/d_save2/data_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y48    u_uart_clock/d_save2/data_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y48    u_uart_clock/d_save2/data_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y48    u_uart_clock/d_save2/data_reg_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y48    u_uart_clock/d_save2/data_reg_reg[5]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X1Y49    u_uart_clock/utx2/ufifo_cu/empty_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y49    u_uart_clock/utx2/ufifo_cu/full_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y48    u_uart_clock/utx2/ufifo_cu/r_ptr_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    uuart/urxa/uregister/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    uuart/urxa/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    uuart/urxa/uregister/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    uuart/urxa/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    uuart/urxa/uregister/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    uuart/urxa/uregister/ram_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    uuart/urxa/uregister/ram_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y4    uuart/urxa/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y5    uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y5    uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y48    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y48    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y48    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y48    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y48    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y48    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y48    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y48    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y48    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y48    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK



