-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "12/13/2017 18:18:40"

-- 
-- Device: Altera EP2C70F896C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mipspipeline IS
    PORT (
	clk : IN std_logic;
	Muxpc_out : OUT std_logic_vector(31 DOWNTO 0);
	MEMI_out : OUT std_logic_vector(31 DOWNTO 0);
	BREGrs_out : OUT std_logic_vector(31 DOWNTO 0);
	BREGrt_out : OUT std_logic_vector(31 DOWNTO 0);
	WB_out : OUT std_logic_vector(2 DOWNTO 0);
	EXE_out : OUT std_logic_vector(7 DOWNTO 0);
	MEM_out : OUT std_logic_vector(1 DOWNTO 0);
	ULA_out : OUT std_logic_vector(31 DOWNTO 0);
	MUXindice_out : OUT std_logic_vector(4 DOWNTO 0);
	MEMD_out : OUT std_logic_vector(31 DOWNTO 0);
	MUXdado_out : OUT std_logic_vector(31 DOWNTO 0);
	mux1_out : OUT std_logic_vector(31 DOWNTO 0);
	mux2_out : OUT std_logic_vector(31 DOWNTO 0);
	PCendwb : OUT std_logic_vector(31 DOWNTO 0);
	muxS0 : OUT std_logic;
	muxS1 : OUT std_logic;
	saida_conversor0 : OUT std_logic_vector(0 TO 6);
	saida_conversor1 : OUT std_logic_vector(0 TO 6);
	saida_conversor2 : OUT std_logic_vector(0 TO 6);
	saida_conversor3 : OUT std_logic_vector(0 TO 6);
	saida_conversor4 : OUT std_logic_vector(0 TO 6);
	saida_conversor5 : OUT std_logic_vector(0 TO 6);
	saida_conversor6 : OUT std_logic_vector(0 TO 6);
	saida_conversor7 : OUT std_logic_vector(0 TO 6);
	sel_saida_chaves : IN std_logic_vector(1 DOWNTO 0)
	);
END mipspipeline;

-- Design Ports Information
-- Muxpc_out[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[1]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[2]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[3]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[4]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[5]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[7]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[8]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[9]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[10]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[11]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[12]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[13]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[14]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[15]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[16]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[17]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[18]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[19]	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[20]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[21]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[22]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[23]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[24]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[25]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[26]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[27]	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[28]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[29]	=>  Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[30]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Muxpc_out[31]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[0]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[1]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[2]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[3]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[4]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[5]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[6]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[7]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[8]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[9]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[10]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[11]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[12]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[13]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[14]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[15]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[16]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[17]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[18]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[19]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[20]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[21]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[22]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[23]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[24]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[25]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[26]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[27]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[28]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[29]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[30]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMI_out[31]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[0]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[1]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[2]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[3]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[4]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[5]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[6]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[7]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[8]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[9]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[10]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[11]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[12]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[13]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[14]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[15]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[16]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[17]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[18]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[19]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[20]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[21]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[22]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[23]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[24]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[25]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[26]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[27]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[28]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[29]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[30]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrs_out[31]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[0]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[1]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[2]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[3]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[4]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[5]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[6]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[7]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[8]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[9]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[10]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[11]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[12]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[13]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[14]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[15]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[16]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[17]	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[18]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[19]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[20]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[21]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[22]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[23]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[24]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[25]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[26]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[27]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[28]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[29]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[30]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREGrt_out[31]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- WB_out[0]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- WB_out[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- WB_out[2]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- EXE_out[0]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- EXE_out[1]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- EXE_out[2]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- EXE_out[3]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- EXE_out[4]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- EXE_out[5]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- EXE_out[6]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- EXE_out[7]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEM_out[0]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEM_out[1]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[0]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[1]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[2]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[3]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[4]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[5]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[6]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[7]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[8]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[9]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[10]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[11]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[12]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[13]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[14]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[15]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[16]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[17]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[18]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[19]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[20]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[21]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[22]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[23]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[24]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[25]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[26]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[27]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[28]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[29]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[30]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ULA_out[31]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXindice_out[0]	=>  Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXindice_out[1]	=>  Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXindice_out[2]	=>  Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXindice_out[3]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXindice_out[4]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[0]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[1]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[2]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[3]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[4]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[5]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[6]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[7]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[8]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[9]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[10]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[11]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[12]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[13]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[14]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[15]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[16]	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[17]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[18]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[19]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[20]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[21]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[22]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[23]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[24]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[25]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[26]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[27]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[28]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[29]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[30]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMD_out[31]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[0]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[1]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[2]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[3]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[4]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[5]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[6]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[7]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[8]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[9]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[10]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[11]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[12]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[13]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[14]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[15]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[16]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[17]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[18]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[19]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[20]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[21]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[22]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[23]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[24]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[25]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[26]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[27]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[28]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[29]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[30]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MUXdado_out[31]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[0]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[1]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[2]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[3]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[4]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[6]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[7]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[8]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[9]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[10]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[11]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[12]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[13]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[14]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[15]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[16]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[17]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[18]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[19]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[20]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[21]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[22]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[23]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[24]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[25]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[26]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[27]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[28]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[29]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[30]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux1_out[31]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[0]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[3]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[4]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[5]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[6]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[7]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[8]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[9]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[10]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[11]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[12]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[13]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[14]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[15]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[16]	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[17]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[18]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[19]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[20]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[21]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[22]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[23]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[24]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[25]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[26]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[27]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[28]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[29]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[30]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- mux2_out[31]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[0]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[1]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[3]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[4]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[5]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[6]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[7]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[8]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[9]	=>  Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[10]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[11]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[12]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[13]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[14]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[15]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[16]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[17]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[18]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[19]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[20]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[21]	=>  Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[22]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[23]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[24]	=>  Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[25]	=>  Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[26]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[27]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[28]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[29]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[30]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCendwb[31]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxS0	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- muxS1	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor0[6]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor0[5]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor0[4]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor0[3]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor0[2]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor0[1]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor0[0]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor1[6]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor1[5]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor1[4]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor1[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor1[2]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor1[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor1[0]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor2[6]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor2[5]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor2[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor2[3]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor2[2]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor2[1]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor2[0]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor3[6]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor3[5]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor3[4]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor3[3]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor3[2]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor3[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor3[0]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor4[6]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor4[5]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor4[4]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor4[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor4[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor4[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor4[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor5[6]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor5[5]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor5[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor5[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor5[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor5[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor5[0]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor6[6]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor6[5]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor6[4]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor6[3]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor6[2]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor6[1]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor6[0]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor7[6]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor7[5]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor7[4]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor7[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor7[2]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor7[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- saida_conversor7[0]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sel_saida_chaves[0]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sel_saida_chaves[1]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF mipspipeline IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_Muxpc_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_MEMI_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_BREGrs_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_BREGrt_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_WB_out : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_EXE_out : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_MEM_out : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ULA_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_MUXindice_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_MEMD_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_MUXdado_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_mux1_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_mux2_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_PCendwb : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_muxS0 : std_logic;
SIGNAL ww_muxS1 : std_logic;
SIGNAL ww_saida_conversor0 : std_logic_vector(0 TO 6);
SIGNAL ww_saida_conversor1 : std_logic_vector(0 TO 6);
SIGNAL ww_saida_conversor2 : std_logic_vector(0 TO 6);
SIGNAL ww_saida_conversor3 : std_logic_vector(0 TO 6);
SIGNAL ww_saida_conversor4 : std_logic_vector(0 TO 6);
SIGNAL ww_saida_conversor5 : std_logic_vector(0 TO 6);
SIGNAL ww_saida_conversor6 : std_logic_vector(0 TO 6);
SIGNAL ww_saida_conversor7 : std_logic_vector(0 TO 6);
SIGNAL ww_sel_saida_chaves : std_logic_vector(1 DOWNTO 0);
SIGNAL \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \exsomador|result[3]~2_combout\ : std_logic;
SIGNAL \exsomador|result[4]~4_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[4]~2_combout\ : std_logic;
SIGNAL \exsomador|result[5]~6_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[5]~4_combout\ : std_logic;
SIGNAL \exsomador|result[6]~8_combout\ : std_logic;
SIGNAL \exsomador|result[7]~10_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[7]~8_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[8]~10_combout\ : std_logic;
SIGNAL \exsomador|result[9]~14_combout\ : std_logic;
SIGNAL \exsomador|result[12]~20_combout\ : std_logic;
SIGNAL \exsomador|result[14]~24_combout\ : std_logic;
SIGNAL \exsomador|result[15]~26_combout\ : std_logic;
SIGNAL \exsomador|result[18]~32_combout\ : std_logic;
SIGNAL \exsomador|result[19]~34_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[20]~34_combout\ : std_logic;
SIGNAL \exsomador|result[22]~40_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[22]~38_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[23]~40_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[24]~42_combout\ : std_logic;
SIGNAL \exsomador|result[25]~46_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[26]~46_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[28]~50_combout\ : std_logic;
SIGNAL \exsomador|result[30]~57\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[30]~55\ : std_logic;
SIGNAL \exsomador|result[31]~58_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[31]~56_combout\ : std_logic;
SIGNAL \exula|Add0~6_combout\ : std_logic;
SIGNAL \exula|Add0~15_combout\ : std_logic;
SIGNAL \exula|Add0~27_combout\ : std_logic;
SIGNAL \exula|Add0~33_combout\ : std_logic;
SIGNAL \exula|Add0~36_combout\ : std_logic;
SIGNAL \exula|Add0~42_combout\ : std_logic;
SIGNAL \exula|Add0~54_combout\ : std_logic;
SIGNAL \exula|Add0~60_combout\ : std_logic;
SIGNAL \exula|Add0~63_combout\ : std_logic;
SIGNAL \exula|Add0~69_combout\ : std_logic;
SIGNAL \exula|Add0~72_combout\ : std_logic;
SIGNAL \exula|Add0~81_combout\ : std_logic;
SIGNAL \exula|Add0~84_combout\ : std_logic;
SIGNAL \exula|Add0~88\ : std_logic;
SIGNAL \exula|Add0~90_combout\ : std_logic;
SIGNAL \exula|Add0~91\ : std_logic;
SIGNAL \exula|Add0~93_combout\ : std_logic;
SIGNAL \exula|Add0~94\ : std_logic;
SIGNAL \exula|Add0~96_combout\ : std_logic;
SIGNAL \sel_mux_pc~0_combout\ : std_logic;
SIGNAL \idbreg|reg[14][0]~regout\ : std_logic;
SIGNAL \idbreg|Mux31~22_combout\ : std_logic;
SIGNAL \idbreg|reg[20][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][1]~regout\ : std_logic;
SIGNAL \idbreg|Mux30~4_combout\ : std_logic;
SIGNAL \idbreg|Mux30~5_combout\ : std_logic;
SIGNAL \idbreg|Mux30~7_combout\ : std_logic;
SIGNAL \idbreg|Mux30~8_combout\ : std_logic;
SIGNAL \idbreg|Mux30~10_combout\ : std_logic;
SIGNAL \idbreg|Mux30~17_combout\ : std_logic;
SIGNAL \idbreg|Mux30~18_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~0_combout\ : std_logic;
SIGNAL \idbreg|Mux29~2_combout\ : std_logic;
SIGNAL \idbreg|Mux29~3_combout\ : std_logic;
SIGNAL \idbreg|reg[12][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[21][3]~regout\ : std_logic;
SIGNAL \idbreg|Mux28~12_combout\ : std_logic;
SIGNAL \idbreg|reg[12][3]~regout\ : std_logic;
SIGNAL \idbreg|Mux60~17_combout\ : std_logic;
SIGNAL \idbreg|Mux60~18_combout\ : std_logic;
SIGNAL \idbreg|Mux61~17_combout\ : std_logic;
SIGNAL \idbreg|Mux61~18_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~1_combout\ : std_logic;
SIGNAL \idbreg|Mux27~0_combout\ : std_logic;
SIGNAL \idbreg|Mux27~1_combout\ : std_logic;
SIGNAL \idbreg|reg[24][4]~regout\ : std_logic;
SIGNAL \idbreg|Mux27~9_combout\ : std_logic;
SIGNAL \idbreg|Mux27~10_combout\ : std_logic;
SIGNAL \idbreg|reg[3][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[15][4]~regout\ : std_logic;
SIGNAL \idbreg|Mux26~2_combout\ : std_logic;
SIGNAL \idbreg|Mux59~2_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~2_combout\ : std_logic;
SIGNAL \idbreg|reg[9][6]~regout\ : std_logic;
SIGNAL \idbreg|Mux25~0_combout\ : std_logic;
SIGNAL \idbreg|reg[3][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][6]~regout\ : std_logic;
SIGNAL \idbreg|Mux25~17_combout\ : std_logic;
SIGNAL \idbreg|reg[15][6]~regout\ : std_logic;
SIGNAL \idbreg|Mux25~18_combout\ : std_logic;
SIGNAL \idbreg|reg[26][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux24~0_combout\ : std_logic;
SIGNAL \idbreg|Mux24~1_combout\ : std_logic;
SIGNAL \idbreg|Mux24~4_combout\ : std_logic;
SIGNAL \idbreg|reg[3][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux24~17_combout\ : std_logic;
SIGNAL \idbreg|reg[15][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux24~18_combout\ : std_logic;
SIGNAL \idbreg|Mux57~17_combout\ : std_logic;
SIGNAL \idbreg|Mux57~18_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~3_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~4_combout\ : std_logic;
SIGNAL \idbreg|Mux23~2_combout\ : std_logic;
SIGNAL \idbreg|reg[13][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][8]~regout\ : std_logic;
SIGNAL \idbreg|Mux22~0_combout\ : std_logic;
SIGNAL \idbreg|reg[30][9]~regout\ : std_logic;
SIGNAL \idbreg|Mux22~1_combout\ : std_logic;
SIGNAL \idbreg|reg[1][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][9]~regout\ : std_logic;
SIGNAL \idbreg|Mux22~17_combout\ : std_logic;
SIGNAL \idbreg|reg[15][9]~regout\ : std_logic;
SIGNAL \idbreg|Mux22~18_combout\ : std_logic;
SIGNAL \idbreg|Mux54~7_combout\ : std_logic;
SIGNAL \idbreg|Mux54~8_combout\ : std_logic;
SIGNAL \idbreg|Mux54~10_combout\ : std_logic;
SIGNAL \idbreg|Mux54~11_combout\ : std_logic;
SIGNAL \idbreg|Mux54~17_combout\ : std_logic;
SIGNAL \idbreg|Mux54~18_combout\ : std_logic;
SIGNAL \idbreg|Mux55~17_combout\ : std_logic;
SIGNAL \idbreg|Mux55~18_combout\ : std_logic;
SIGNAL \idbreg|reg[22][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[29][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[2][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[15][11]~regout\ : std_logic;
SIGNAL \idbreg|Mux52~0_combout\ : std_logic;
SIGNAL \idbreg|Mux52~2_combout\ : std_logic;
SIGNAL \idbreg|Mux52~3_combout\ : std_logic;
SIGNAL \idbreg|Mux52~4_combout\ : std_logic;
SIGNAL \idbreg|Mux52~5_combout\ : std_logic;
SIGNAL \idbreg|Mux52~6_combout\ : std_logic;
SIGNAL \idbreg|Mux52~10_combout\ : std_logic;
SIGNAL \idbreg|Mux52~11_combout\ : std_logic;
SIGNAL \idbreg|Mux52~12_combout\ : std_logic;
SIGNAL \idbreg|Mux52~13_combout\ : std_logic;
SIGNAL \idbreg|Mux52~14_combout\ : std_logic;
SIGNAL \idbreg|Mux52~15_combout\ : std_logic;
SIGNAL \idbreg|Mux52~16_combout\ : std_logic;
SIGNAL \idbreg|Mux53~0_combout\ : std_logic;
SIGNAL \idbreg|reg[21][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][12]~regout\ : std_logic;
SIGNAL \idbreg|Mux19~2_combout\ : std_logic;
SIGNAL \idbreg|reg[29][12]~regout\ : std_logic;
SIGNAL \idbreg|Mux19~3_combout\ : std_logic;
SIGNAL \idbreg|reg[16][12]~regout\ : std_logic;
SIGNAL \idbreg|Mux19~9_combout\ : std_logic;
SIGNAL \idbreg|reg[15][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[27][13]~regout\ : std_logic;
SIGNAL \idbreg|Mux18~7_combout\ : std_logic;
SIGNAL \idbreg|Mux18~8_combout\ : std_logic;
SIGNAL \idbreg|Mux18~17_combout\ : std_logic;
SIGNAL \idbreg|Mux18~18_combout\ : std_logic;
SIGNAL \idbreg|Mux51~2_combout\ : std_logic;
SIGNAL \idbreg|Mux51~3_combout\ : std_logic;
SIGNAL \idbreg|Mux51~6_combout\ : std_logic;
SIGNAL \idbreg|Mux51~17_combout\ : std_logic;
SIGNAL \idbreg|Mux51~18_combout\ : std_logic;
SIGNAL \idbreg|Mux17~4_combout\ : std_logic;
SIGNAL \idbreg|reg[13][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux16~12_combout\ : std_logic;
SIGNAL \idbreg|reg[12][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux48~0_combout\ : std_logic;
SIGNAL \idbreg|Mux48~1_combout\ : std_logic;
SIGNAL \idbreg|Mux48~17_combout\ : std_logic;
SIGNAL \idbreg|Mux48~18_combout\ : std_logic;
SIGNAL \idbreg|Mux49~17_combout\ : std_logic;
SIGNAL \idbreg|Mux49~18_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~8_combout\ : std_logic;
SIGNAL \idbreg|reg[30][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][16]~regout\ : std_logic;
SIGNAL \idbreg|Mux14~0_combout\ : std_logic;
SIGNAL \idbreg|reg[14][17]~regout\ : std_logic;
SIGNAL \idbreg|Mux14~17_combout\ : std_logic;
SIGNAL \idbreg|Mux14~18_combout\ : std_logic;
SIGNAL \idbreg|Mux47~4_combout\ : std_logic;
SIGNAL \idbreg|Mux47~5_combout\ : std_logic;
SIGNAL \idbreg|Mux47~9_combout\ : std_logic;
SIGNAL \idbreg|Mux47~17_combout\ : std_logic;
SIGNAL \idbreg|reg[10][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[9][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux13~0_combout\ : std_logic;
SIGNAL \idbreg|reg[11][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux13~1_combout\ : std_logic;
SIGNAL \idbreg|Mux13~2_combout\ : std_logic;
SIGNAL \idbreg|reg[22][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux44~0_combout\ : std_logic;
SIGNAL \idbreg|Mux44~17_combout\ : std_logic;
SIGNAL \idbreg|Mux44~18_combout\ : std_logic;
SIGNAL \idbreg|Mux45~0_combout\ : std_logic;
SIGNAL \idbreg|Mux45~1_combout\ : std_logic;
SIGNAL \idbreg|Mux45~9_combout\ : std_logic;
SIGNAL \idbreg|Mux45~10_combout\ : std_logic;
SIGNAL \idbreg|Mux11~17_combout\ : std_logic;
SIGNAL \idbreg|Mux11~18_combout\ : std_logic;
SIGNAL \idbreg|reg[16][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[31][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][21]~regout\ : std_logic;
SIGNAL \idbreg|Mux42~10_combout\ : std_logic;
SIGNAL \idbreg|Mux42~17_combout\ : std_logic;
SIGNAL \idbreg|Mux42~18_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~12_combout\ : std_logic;
SIGNAL \idbreg|reg[29][22]~regout\ : std_logic;
SIGNAL \idbreg|Mux9~9_combout\ : std_logic;
SIGNAL \idbreg|Mux9~17_combout\ : std_logic;
SIGNAL \idbreg|Mux9~18_combout\ : std_logic;
SIGNAL \idbreg|Mux8~0_combout\ : std_logic;
SIGNAL \idbreg|reg[30][23]~regout\ : std_logic;
SIGNAL \idbreg|Mux8~1_combout\ : std_logic;
SIGNAL \idbreg|Mux8~2_combout\ : std_logic;
SIGNAL \idbreg|Mux8~3_combout\ : std_logic;
SIGNAL \idbreg|reg[14][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][23]~regout\ : std_logic;
SIGNAL \idbreg|Mux8~17_combout\ : std_logic;
SIGNAL \idbreg|reg[15][23]~regout\ : std_logic;
SIGNAL \idbreg|Mux8~18_combout\ : std_logic;
SIGNAL \idbreg|Mux40~4_combout\ : std_logic;
SIGNAL \idbreg|Mux40~17_combout\ : std_logic;
SIGNAL \idbreg|Mux40~18_combout\ : std_logic;
SIGNAL \idbreg|Mux41~2_combout\ : std_logic;
SIGNAL \idbreg|Mux41~3_combout\ : std_logic;
SIGNAL \idbreg|reg[8][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[30][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[3][24]~regout\ : std_logic;
SIGNAL \idbreg|Mux7~17_combout\ : std_logic;
SIGNAL \idbreg|Mux7~18_combout\ : std_logic;
SIGNAL \idbreg|reg[14][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][25]~regout\ : std_logic;
SIGNAL \idbreg|Mux6~17_combout\ : std_logic;
SIGNAL \idbreg|reg[15][25]~regout\ : std_logic;
SIGNAL \idbreg|Mux6~18_combout\ : std_logic;
SIGNAL \idbreg|Mux38~17_combout\ : std_logic;
SIGNAL \idbreg|Mux38~18_combout\ : std_logic;
SIGNAL \idbreg|Mux39~0_combout\ : std_logic;
SIGNAL \idbreg|Mux39~2_combout\ : std_logic;
SIGNAL \idbreg|Mux39~3_combout\ : std_logic;
SIGNAL \idbreg|reg[8][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux5~0_combout\ : std_logic;
SIGNAL \idbreg|reg[21][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux5~2_combout\ : std_logic;
SIGNAL \idbreg|reg[29][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux5~3_combout\ : std_logic;
SIGNAL \idbreg|reg[1][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux5~12_combout\ : std_logic;
SIGNAL \idbreg|reg[7][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux5~13_combout\ : std_logic;
SIGNAL \idbreg|Mux5~14_combout\ : std_logic;
SIGNAL \idbreg|Mux5~15_combout\ : std_logic;
SIGNAL \idbreg|reg[13][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux5~17_combout\ : std_logic;
SIGNAL \idbreg|reg[15][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux5~18_combout\ : std_logic;
SIGNAL \idbreg|Mux4~17_combout\ : std_logic;
SIGNAL \idbreg|Mux4~18_combout\ : std_logic;
SIGNAL \idbreg|Mux37~2_combout\ : std_logic;
SIGNAL \idbreg|Mux37~3_combout\ : std_logic;
SIGNAL \idbreg|Mux37~9_combout\ : std_logic;
SIGNAL \idbreg|Mux37~12_combout\ : std_logic;
SIGNAL \idbreg|Mux37~13_combout\ : std_logic;
SIGNAL \idbreg|Mux37~14_combout\ : std_logic;
SIGNAL \idbreg|Mux37~17_combout\ : std_logic;
SIGNAL \idbreg|Mux37~18_combout\ : std_logic;
SIGNAL \idbreg|Mux3~0_combout\ : std_logic;
SIGNAL \idbreg|reg[25][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][28]~regout\ : std_logic;
SIGNAL \idbreg|Mux3~2_combout\ : std_logic;
SIGNAL \idbreg|reg[16][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[31][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[3][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][29]~regout\ : std_logic;
SIGNAL \idbreg|Mux2~2_combout\ : std_logic;
SIGNAL \idbreg|Mux2~10_combout\ : std_logic;
SIGNAL \idbreg|Mux2~11_combout\ : std_logic;
SIGNAL \idbreg|reg[3][29]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][29]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][29]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][29]~regout\ : std_logic;
SIGNAL \idbreg|Mux2~17_combout\ : std_logic;
SIGNAL \idbreg|reg[15][29]~regout\ : std_logic;
SIGNAL \idbreg|Mux2~18_combout\ : std_logic;
SIGNAL \idbreg|Mux34~0_combout\ : std_logic;
SIGNAL \idbreg|Mux34~17_combout\ : std_logic;
SIGNAL \idbreg|Mux34~18_combout\ : std_logic;
SIGNAL \idbreg|Mux35~2_combout\ : std_logic;
SIGNAL \idbreg|Mux35~3_combout\ : std_logic;
SIGNAL \idbreg|reg[20][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[31][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][30]~regout\ : std_logic;
SIGNAL \idbreg|Mux1~17_combout\ : std_logic;
SIGNAL \idbreg|reg[15][30]~regout\ : std_logic;
SIGNAL \idbreg|Mux1~18_combout\ : std_logic;
SIGNAL \idbreg|Mux0~10_combout\ : std_logic;
SIGNAL \idbreg|Mux0~11_combout\ : std_logic;
SIGNAL \idbreg|reg[3][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][31]~regout\ : std_logic;
SIGNAL \idbreg|Mux0~17_combout\ : std_logic;
SIGNAL \idbreg|Mux32~17_combout\ : std_logic;
SIGNAL \idbreg|Mux32~18_combout\ : std_logic;
SIGNAL \idbreg|Mux32~19_combout\ : std_logic;
SIGNAL \idbreg|Mux32~20_combout\ : std_logic;
SIGNAL \idbreg|Mux33~9_combout\ : std_logic;
SIGNAL \idbreg|Mux33~10_combout\ : std_logic;
SIGNAL \idbreg|Mux33~17_combout\ : std_logic;
SIGNAL \idbreg|Mux33~18_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~18_combout\ : std_logic;
SIGNAL \idcontrole|Mux7~2_combout\ : std_logic;
SIGNAL \idcontrole|Mux5~0_combout\ : std_logic;
SIGNAL \idcontrole|Mux12~0_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~36_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~41_combout\ : std_logic;
SIGNAL \exula|Mux23~2_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~42_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~43_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~44_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~45_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~48_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~49_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~51_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~52_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~53_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~54_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~55_combout\ : std_logic;
SIGNAL \exula|Add0~0_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~58_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~33_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~59_combout\ : std_logic;
SIGNAL \exula|Mux30~5_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~46_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~47_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~48_combout\ : std_logic;
SIGNAL \exula|Mux29~3_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~63_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~65_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~67_combout\ : std_logic;
SIGNAL \exula|Mux28~12_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \exula|Mux27~5_combout\ : std_logic;
SIGNAL \exula|Add0~14_combout\ : std_logic;
SIGNAL \exula|Mux27~9_combout\ : std_logic;
SIGNAL \exula|Mux27~10_combout\ : std_logic;
SIGNAL \exula|Mux27~11_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \exula|Add0~20_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \exula|Mux23~3_combout\ : std_logic;
SIGNAL \exula|Mux23~4_combout\ : std_logic;
SIGNAL \exula|Mux22~4_combout\ : std_logic;
SIGNAL \exula|Add0~32_combout\ : std_logic;
SIGNAL \exula|Mux21~0_combout\ : std_logic;
SIGNAL \exula|Mux21~1_combout\ : std_logic;
SIGNAL \exula|Mux21~2_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \exula|Add0~35_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \exula|Mux19~4_combout\ : std_logic;
SIGNAL \exula|Add0~41_combout\ : std_logic;
SIGNAL \exula|Mux18~0_combout\ : std_logic;
SIGNAL \exula|Mux18~1_combout\ : std_logic;
SIGNAL \exula|Mux18~3_combout\ : std_logic;
SIGNAL \exula|Mux18~4_combout\ : std_logic;
SIGNAL \exula|Mux18~5_combout\ : std_logic;
SIGNAL \exula|Mux18~6_combout\ : std_logic;
SIGNAL \exula|Mux18~7_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~113_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \exula|Mux16~8_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \exula|Mux15~4_combout\ : std_logic;
SIGNAL \exula|Mux15~5_combout\ : std_logic;
SIGNAL \exula|Mux15~6_combout\ : std_logic;
SIGNAL \exula|Add0~50_combout\ : std_logic;
SIGNAL \exula|Mux14~2_combout\ : std_logic;
SIGNAL \exula|Mux14~3_combout\ : std_logic;
SIGNAL \exula|Mux14~4_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \exula|Add0~56_combout\ : std_logic;
SIGNAL \exula|Mux13~3_combout\ : std_logic;
SIGNAL \exula|Mux12~4_combout\ : std_logic;
SIGNAL \exula|Mux12~5_combout\ : std_logic;
SIGNAL \exula|Mux12~6_combout\ : std_logic;
SIGNAL \exula|Mux12~7_combout\ : std_logic;
SIGNAL \exula|Mux12~8_combout\ : std_logic;
SIGNAL \exula|Mux12~9_combout\ : std_logic;
SIGNAL \exula|Mux11~4_combout\ : std_logic;
SIGNAL \exula|Mux11~5_combout\ : std_logic;
SIGNAL \exula|Mux11~6_combout\ : std_logic;
SIGNAL \exula|Mux10~3_combout\ : std_logic;
SIGNAL \exula|Add0~68_combout\ : std_logic;
SIGNAL \exula|Mux9~2_combout\ : std_logic;
SIGNAL \exula|Mux9~3_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \exula|Mux8~0_combout\ : std_logic;
SIGNAL \exula|Mux8~1_combout\ : std_logic;
SIGNAL \exula|Mux8~2_combout\ : std_logic;
SIGNAL \exula|Add0~74_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~119_combout\ : std_logic;
SIGNAL \exula|Add0~77_combout\ : std_logic;
SIGNAL \exula|Mux5~4_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~120_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~121_combout\ : std_logic;
SIGNAL \exula|Mux5~5_combout\ : std_logic;
SIGNAL \exula|Mux5~6_combout\ : std_logic;
SIGNAL \exula|Mux5~7_combout\ : std_logic;
SIGNAL \exula|Mux5~8_combout\ : std_logic;
SIGNAL \exula|Mux5~9_combout\ : std_logic;
SIGNAL \exula|Mux5~10_combout\ : std_logic;
SIGNAL \exula|Add0~80_combout\ : std_logic;
SIGNAL \exula|Mux5~11_combout\ : std_logic;
SIGNAL \exula|Mux5~12_combout\ : std_logic;
SIGNAL \exula|Mux5~13_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~122_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~123_combout\ : std_logic;
SIGNAL \exula|Mux4~4_combout\ : std_logic;
SIGNAL \exula|Mux4~5_combout\ : std_logic;
SIGNAL \exula|Mux4~10_combout\ : std_logic;
SIGNAL \exula|Mux4~11_combout\ : std_logic;
SIGNAL \exula|Mux3~2_combout\ : std_logic;
SIGNAL \exula|Mux2~2_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~126_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~127_combout\ : std_logic;
SIGNAL \exula|Mux2~6_combout\ : std_logic;
SIGNAL \exula|Mux2~7_combout\ : std_logic;
SIGNAL \exula|Add0~89_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~128_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~129_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~130_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~131_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~132_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~133_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~134_combout\ : std_logic;
SIGNAL \exula|Add0~92_combout\ : std_logic;
SIGNAL \exula|Mux1~4_combout\ : std_logic;
SIGNAL \exula|Mux1~5_combout\ : std_logic;
SIGNAL \exula|Mux0~0_combout\ : std_logic;
SIGNAL \exula|Add0~95_combout\ : std_logic;
SIGNAL \exula|Mux0~1_combout\ : std_logic;
SIGNAL \exula|Mux0~2_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~135_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~136_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~137_combout\ : std_logic;
SIGNAL \wbmux4|Mux22~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux19~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux9~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux7~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux6~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux4~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux3~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux29~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux20~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux8~0_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~25_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~39_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~119_combout\ : std_logic;
SIGNAL \exula|Mux28~21_combout\ : std_logic;
SIGNAL \exula|a32~106_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~126_combout\ : std_logic;
SIGNAL \exula|a32~110_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~127_combout\ : std_logic;
SIGNAL \exula|a32~112_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~129_combout\ : std_logic;
SIGNAL \exula|a32~114_combout\ : std_logic;
SIGNAL \exula|a32~115_combout\ : std_logic;
SIGNAL \exula|Mux16~10_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~132_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~141_combout\ : std_logic;
SIGNAL \exula|a32~117_combout\ : std_logic;
SIGNAL \exula|a32~118_combout\ : std_logic;
SIGNAL \exula|a32~119_combout\ : std_logic;
SIGNAL \exula|a32~120_combout\ : std_logic;
SIGNAL \exula|a32~122_combout\ : std_logic;
SIGNAL \exula|a32~123_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~144_combout\ : std_logic;
SIGNAL \exula|a32~126_combout\ : std_logic;
SIGNAL \exula|a32~127_combout\ : std_logic;
SIGNAL \exula|a32~129_combout\ : std_logic;
SIGNAL \exula|a32~130_combout\ : std_logic;
SIGNAL \exula|Mux2~16_combout\ : std_logic;
SIGNAL \exula|a32~132_combout\ : std_logic;
SIGNAL \memwb_pipeline|write_data_breg_out[1]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|write_data_breg_out[2]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|write_data_breg_out[16]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|write_data_breg_out[17]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|adress_out[9]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[3][4]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][4]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[24][4]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[3][7]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][7]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[14][9]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][11]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[12][15]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[12][16]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[22][18]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[11][18]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[10][18]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[9][18]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[8][18]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[31][21]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[14][23]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][25]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[8][26]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[17][26]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[21][26]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[31][28]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[16][28]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[3][28]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[12][30]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[14][30]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[20][30]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[3][31]~feeder_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[3]~0_combout\ : std_logic;
SIGNAL \ifid_pipeline|instruction_out[23]~feeder_combout\ : std_logic;
SIGNAL \idbreg|Mux31~13_combout\ : std_logic;
SIGNAL \ifid_pipeline|instruction_out[22]~feeder_combout\ : std_logic;
SIGNAL \ifsomador|result[2]~1\ : std_logic;
SIGNAL \ifsomador|result[3]~3\ : std_logic;
SIGNAL \ifsomador|result[4]~5\ : std_logic;
SIGNAL \ifsomador|result[5]~7\ : std_logic;
SIGNAL \ifsomador|result[6]~9\ : std_logic;
SIGNAL \ifsomador|result[7]~10_combout\ : std_logic;
SIGNAL \idex_pipeline|PC4_out[7]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[7]~feeder_combout\ : std_logic;
SIGNAL \ifid_pipeline|instruction_out[30]~feeder_combout\ : std_logic;
SIGNAL \idcontrole|Mux19~0_combout\ : std_logic;
SIGNAL \idcontrole|Mux19~1_combout\ : std_logic;
SIGNAL \idcontrole|Mux17~0_combout\ : std_logic;
SIGNAL \idex_pipeline|aluOP_out[0]~feeder_combout\ : std_logic;
SIGNAL \idcontrole|Mux16~3_combout\ : std_logic;
SIGNAL \idcontrole|Mux4~0_combout\ : std_logic;
SIGNAL \idcontrole|Mux16~2_combout\ : std_logic;
SIGNAL \idcontrole|Mux16~4_combout\ : std_logic;
SIGNAL \exula|Mux28~3_combout\ : std_logic;
SIGNAL \idbreg|Mux31~14_combout\ : std_logic;
SIGNAL \idcontrole|Mux18~2_combout\ : std_logic;
SIGNAL \idcontrole|Mux8~2_combout\ : std_logic;
SIGNAL \idcontrole|Mux9~0_combout\ : std_logic;
SIGNAL \memwb_pipeline|mem_to_reg_out[0]~feeder_combout\ : std_logic;
SIGNAL \idcontrole|Mux14~0_combout\ : std_logic;
SIGNAL \idex_pipeline|aluSRC1_out~regout\ : std_logic;
SIGNAL \idcontrole|Mux18~3_combout\ : std_logic;
SIGNAL \idcontrole|Mux18~4_combout\ : std_logic;
SIGNAL \idex_pipeline|aluSRC2_out~regout\ : std_logic;
SIGNAL \idex_pipeline|reg_rd_out[4]~feeder_combout\ : std_logic;
SIGNAL \ifid_pipeline|instruction_out[20]~feeder_combout\ : std_logic;
SIGNAL \idbreg|Mux32~0_combout\ : std_logic;
SIGNAL \idbreg|reg[11][29]~feeder_combout\ : std_logic;
SIGNAL \ifid_pipeline|instruction_out[19]~feeder_combout\ : std_logic;
SIGNAL \ifid_pipeline|instruction_out[17]~feeder_combout\ : std_logic;
SIGNAL \exmux4_indice|Mux30~0_combout\ : std_logic;
SIGNAL \idcontrole|Mux0~0_combout\ : std_logic;
SIGNAL \idcontrole|Mux21~2_combout\ : std_logic;
SIGNAL \idcontrole|Mux7~0_combout\ : std_logic;
SIGNAL \idcontrole|Mux7~1_combout\ : std_logic;
SIGNAL \idex_pipeline|reg_dst_out[0]~feeder_combout\ : std_logic;
SIGNAL \exmux4_indice|Mux30~1_combout\ : std_logic;
SIGNAL \idcontrole|Mux12~1_combout\ : std_logic;
SIGNAL \exmux4_indice|Mux28~0_combout\ : std_logic;
SIGNAL \exmux4_indice|Mux27~0_combout\ : std_logic;
SIGNAL \exmux4_indice|Mux29~0_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~48_combout\ : std_logic;
SIGNAL \idbreg|reg[11][29]~regout\ : std_logic;
SIGNAL \idcontrole|Mux7~3_combout\ : std_logic;
SIGNAL \idcontrole|Mux7~4_combout\ : std_logic;
SIGNAL \memwb_pipeline|reg_write_out~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|reg_write_out~regout\ : std_logic;
SIGNAL \idex_pipeline|reg_rt_out[1]~feeder_combout\ : std_logic;
SIGNAL \exmux4_indice|Mux30~2_combout\ : std_logic;
SIGNAL \ifid_pipeline|instruction_out[11]~feeder_combout\ : std_logic;
SIGNAL \idex_pipeline|reg_rd_out[0]~feeder_combout\ : std_logic;
SIGNAL \exmux4_indice|Mux31~0_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~14_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~47_combout\ : std_logic;
SIGNAL \idbreg|reg[9][29]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~13_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~46_combout\ : std_logic;
SIGNAL \idbreg|reg[10][29]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][29]~feeder_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~15_combout\ : std_logic;
SIGNAL \idbreg|reg[8][29]~regout\ : std_logic;
SIGNAL \idbreg|Mux34~10_combout\ : std_logic;
SIGNAL \idbreg|Mux34~11_combout\ : std_logic;
SIGNAL \idbreg|Mux32~1_combout\ : std_logic;
SIGNAL \idbreg|Mux32~2_combout\ : std_logic;
SIGNAL \idbreg|Mux32~4_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~36_combout\ : std_logic;
SIGNAL \idbreg|reg[1][29]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~12_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~38_combout\ : std_logic;
SIGNAL \idbreg|reg[6][29]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~41_combout\ : std_logic;
SIGNAL \idbreg|reg[7][29]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~37_combout\ : std_logic;
SIGNAL \idbreg|reg[5][29]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~40_combout\ : std_logic;
SIGNAL \idbreg|reg[4][29]~regout\ : std_logic;
SIGNAL \idbreg|Mux34~12_combout\ : std_logic;
SIGNAL \idbreg|Mux34~13_combout\ : std_logic;
SIGNAL \idbreg|Mux34~14_combout\ : std_logic;
SIGNAL \idbreg|Mux34~15_combout\ : std_logic;
SIGNAL \idbreg|Mux34~16_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~16_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~30_combout\ : std_logic;
SIGNAL \idbreg|reg[27][29]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~33_combout\ : std_logic;
SIGNAL \idbreg|reg[31][29]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~31_combout\ : std_logic;
SIGNAL \idbreg|reg[23][29]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~32_combout\ : std_logic;
SIGNAL \idbreg|reg[19][29]~regout\ : std_logic;
SIGNAL \idbreg|Mux34~7_combout\ : std_logic;
SIGNAL \idbreg|Mux34~8_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~24_combout\ : std_logic;
SIGNAL \idbreg|reg[30][29]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~21_combout\ : std_logic;
SIGNAL \idbreg|reg[26][29]~regout\ : std_logic;
SIGNAL \idbreg|Mux34~1_combout\ : std_logic;
SIGNAL \idbreg|reg[28][29]~feeder_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~29_combout\ : std_logic;
SIGNAL \idbreg|reg[28][29]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~26_combout\ : std_logic;
SIGNAL \idbreg|reg[20][29]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~28_combout\ : std_logic;
SIGNAL \idbreg|reg[16][29]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][29]~feeder_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~27_combout\ : std_logic;
SIGNAL \idbreg|reg[24][29]~regout\ : std_logic;
SIGNAL \idbreg|Mux34~4_combout\ : std_logic;
SIGNAL \idbreg|Mux34~5_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~20_combout\ : std_logic;
SIGNAL \idbreg|reg[29][29]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~17_combout\ : std_logic;
SIGNAL \idbreg|reg[21][29]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~19_combout\ : std_logic;
SIGNAL \idbreg|reg[17][29]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~18_combout\ : std_logic;
SIGNAL \idbreg|reg[25][29]~regout\ : std_logic;
SIGNAL \idbreg|Mux34~2_combout\ : std_logic;
SIGNAL \idbreg|Mux34~3_combout\ : std_logic;
SIGNAL \idbreg|Mux34~6_combout\ : std_logic;
SIGNAL \idbreg|Mux34~9_combout\ : std_logic;
SIGNAL \idbreg|Mux34~19_combout\ : std_logic;
SIGNAL \exmux2_2|Z[29]~19_combout\ : std_logic;
SIGNAL \exula|a32~133_combout\ : std_logic;
SIGNAL \idcontrole|Mux15~0_combout\ : std_logic;
SIGNAL \idcontrole|Mux15~1_combout\ : std_logic;
SIGNAL \idcontrole|Mux15~2_combout\ : std_logic;
SIGNAL \exula|Mux28~8_combout\ : std_logic;
SIGNAL \exula|Mux28~7_combout\ : std_logic;
SIGNAL \exula|Mux2~13_combout\ : std_logic;
SIGNAL \exula|Mux28~9_combout\ : std_logic;
SIGNAL \exula|Mux2~14_combout\ : std_logic;
SIGNAL \ifid_pipeline|instruction_out[21]~feeder_combout\ : std_logic;
SIGNAL \exmux2_2|Z[31]~17_combout\ : std_logic;
SIGNAL \ifid_pipeline|instruction_out[8]~feeder_combout\ : std_logic;
SIGNAL \exula|Mux28~4_combout\ : std_logic;
SIGNAL \wbmux4|Mux31~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux31~1_combout\ : std_logic;
SIGNAL \idbreg|reg[10][0]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][0]~regout\ : std_logic;
SIGNAL \idbreg|reg[9][0]~regout\ : std_logic;
SIGNAL \idbreg|Mux63~0_combout\ : std_logic;
SIGNAL \idbreg|Mux63~1_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~45_combout\ : std_logic;
SIGNAL \idbreg|reg[15][0]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~44_combout\ : std_logic;
SIGNAL \idbreg|reg[12][0]~regout\ : std_logic;
SIGNAL \idbreg|Mux63~17_combout\ : std_logic;
SIGNAL \idbreg|Mux63~18_combout\ : std_logic;
SIGNAL \idbreg|reg[5][0]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][0]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][0]~regout\ : std_logic;
SIGNAL \idbreg|Mux63~12_combout\ : std_logic;
SIGNAL \idbreg|Mux63~13_combout\ : std_logic;
SIGNAL \idbreg|Mux32~3_combout\ : std_logic;
SIGNAL \idbreg|reg[1][0]~regout\ : std_logic;
SIGNAL \idbreg|Mux63~14_combout\ : std_logic;
SIGNAL \idbreg|Decoder0~35_combout\ : std_logic;
SIGNAL \idbreg|reg[3][0]~regout\ : std_logic;
SIGNAL \idbreg|Mux63~15_combout\ : std_logic;
SIGNAL \idbreg|reg[29][0]~regout\ : std_logic;
SIGNAL \idbreg|reg[21][0]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][0]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][0]~regout\ : std_logic;
SIGNAL \idbreg|Mux63~2_combout\ : std_logic;
SIGNAL \idbreg|Mux63~3_combout\ : std_logic;
SIGNAL \idbreg|reg[27][0]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[27][0]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][0]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][0]~regout\ : std_logic;
SIGNAL \idbreg|Mux63~9_combout\ : std_logic;
SIGNAL \idbreg|Mux63~10_combout\ : std_logic;
SIGNAL \idbreg|reg[20][0]~regout\ : std_logic;
SIGNAL \idbreg|reg[28][0]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][0]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][0]~regout\ : std_logic;
SIGNAL \idbreg|Mux63~6_combout\ : std_logic;
SIGNAL \idbreg|Mux63~7_combout\ : std_logic;
SIGNAL \idbreg|reg[26][0]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[26][0]~regout\ : std_logic;
SIGNAL \idbreg|reg[30][0]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~23_combout\ : std_logic;
SIGNAL \idbreg|reg[18][0]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~22_combout\ : std_logic;
SIGNAL \idbreg|reg[22][0]~regout\ : std_logic;
SIGNAL \idbreg|Mux63~4_combout\ : std_logic;
SIGNAL \idbreg|Mux63~5_combout\ : std_logic;
SIGNAL \idbreg|Mux63~8_combout\ : std_logic;
SIGNAL \idbreg|Mux63~11_combout\ : std_logic;
SIGNAL \idbreg|Mux63~16_combout\ : std_logic;
SIGNAL \idbreg|Mux63~19_combout\ : std_logic;
SIGNAL \exula|Mux31~8_combout\ : std_logic;
SIGNAL \exula|Mux30~6_combout\ : std_logic;
SIGNAL \wbmux4|Mux30~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux30~1_combout\ : std_logic;
SIGNAL \idbreg|reg[15][1]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~43_combout\ : std_logic;
SIGNAL \idbreg|reg[14][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][1]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~42_combout\ : std_logic;
SIGNAL \idbreg|reg[13][1]~regout\ : std_logic;
SIGNAL \idbreg|Mux62~17_combout\ : std_logic;
SIGNAL \idbreg|Mux62~18_combout\ : std_logic;
SIGNAL \idbreg|reg[3][1]~regout\ : std_logic;
SIGNAL \idbreg|Decoder0~34_combout\ : std_logic;
SIGNAL \idbreg|reg[2][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][1]~regout\ : std_logic;
SIGNAL \idbreg|Mux62~12_combout\ : std_logic;
SIGNAL \idbreg|Mux62~13_combout\ : std_logic;
SIGNAL \idbreg|Mux62~14_combout\ : std_logic;
SIGNAL \idbreg|Mux62~15_combout\ : std_logic;
SIGNAL \idbreg|reg[9][1]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[9][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][1]~regout\ : std_logic;
SIGNAL \idbreg|Mux62~10_combout\ : std_logic;
SIGNAL \idbreg|Mux62~11_combout\ : std_logic;
SIGNAL \idbreg|Mux62~16_combout\ : std_logic;
SIGNAL \idbreg|reg[26][1]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[26][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[30][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][1]~regout\ : std_logic;
SIGNAL \idbreg|Mux62~0_combout\ : std_logic;
SIGNAL \idbreg|Mux62~1_combout\ : std_logic;
SIGNAL \idbreg|reg[31][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[27][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][1]~regout\ : std_logic;
SIGNAL \idbreg|Mux62~7_combout\ : std_logic;
SIGNAL \idbreg|Mux62~8_combout\ : std_logic;
SIGNAL \idbreg|reg[28][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][1]~regout\ : std_logic;
SIGNAL \idbreg|Mux62~4_combout\ : std_logic;
SIGNAL \idbreg|Mux62~5_combout\ : std_logic;
SIGNAL \idbreg|reg[21][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][1]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][1]~regout\ : std_logic;
SIGNAL \idbreg|Mux62~2_combout\ : std_logic;
SIGNAL \idbreg|Mux62~3_combout\ : std_logic;
SIGNAL \idbreg|Mux62~6_combout\ : std_logic;
SIGNAL \idbreg|Mux62~9_combout\ : std_logic;
SIGNAL \idbreg|Mux62~19_combout\ : std_logic;
SIGNAL \exmux2_2|Z[1]~14_combout\ : std_logic;
SIGNAL \idbreg|Mux31~18_combout\ : std_logic;
SIGNAL \idbreg|Mux31~17_combout\ : std_logic;
SIGNAL \idbreg|reg[6][1]~regout\ : std_logic;
SIGNAL \idbreg|Mux30~12_combout\ : std_logic;
SIGNAL \idbreg|Mux30~13_combout\ : std_logic;
SIGNAL \idbreg|Mux30~14_combout\ : std_logic;
SIGNAL \idbreg|Mux30~15_combout\ : std_logic;
SIGNAL \idbreg|reg[11][1]~regout\ : std_logic;
SIGNAL \idbreg|Mux30~11_combout\ : std_logic;
SIGNAL \idbreg|Mux30~16_combout\ : std_logic;
SIGNAL \idbreg|Mux30~0_combout\ : std_logic;
SIGNAL \idbreg|Mux30~1_combout\ : std_logic;
SIGNAL \idbreg|reg[29][1]~regout\ : std_logic;
SIGNAL \idbreg|Mux30~2_combout\ : std_logic;
SIGNAL \idbreg|Mux30~3_combout\ : std_logic;
SIGNAL \idbreg|Mux30~6_combout\ : std_logic;
SIGNAL \idbreg|Mux30~9_combout\ : std_logic;
SIGNAL \idbreg|Mux30~19_combout\ : std_logic;
SIGNAL \exmux2_1|Z[1]~2_combout\ : std_logic;
SIGNAL \exula|Mux30~2_combout\ : std_logic;
SIGNAL \exula|Mux30~3_combout\ : std_logic;
SIGNAL \exula|Mux30~4_combout\ : std_logic;
SIGNAL \idbreg|reg[2][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][3]~regout\ : std_logic;
SIGNAL \idbreg|Mux60~12_combout\ : std_logic;
SIGNAL \idbreg|Mux60~13_combout\ : std_logic;
SIGNAL \idbreg|reg[1][3]~regout\ : std_logic;
SIGNAL \idbreg|Mux60~14_combout\ : std_logic;
SIGNAL \idbreg|Mux60~15_combout\ : std_logic;
SIGNAL \idbreg|reg[11][3]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[11][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[9][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][3]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[8][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][3]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[10][3]~regout\ : std_logic;
SIGNAL \idbreg|Mux60~10_combout\ : std_logic;
SIGNAL \idbreg|Mux60~11_combout\ : std_logic;
SIGNAL \idbreg|Mux60~16_combout\ : std_logic;
SIGNAL \idbreg|reg[26][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[30][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][3]~regout\ : std_logic;
SIGNAL \idbreg|Mux60~0_combout\ : std_logic;
SIGNAL \idbreg|Mux60~1_combout\ : std_logic;
SIGNAL \idbreg|reg[27][3]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[27][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[31][3]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[31][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][3]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[23][3]~regout\ : std_logic;
SIGNAL \idbreg|Mux60~7_combout\ : std_logic;
SIGNAL \idbreg|Mux60~8_combout\ : std_logic;
SIGNAL \idbreg|reg[20][3]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[20][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][3]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[24][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][3]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[16][3]~regout\ : std_logic;
SIGNAL \idbreg|Mux60~4_combout\ : std_logic;
SIGNAL \idbreg|Mux60~5_combout\ : std_logic;
SIGNAL \idbreg|reg[29][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][3]~regout\ : std_logic;
SIGNAL \idbreg|Mux60~2_combout\ : std_logic;
SIGNAL \idbreg|Mux60~3_combout\ : std_logic;
SIGNAL \idbreg|Mux60~6_combout\ : std_logic;
SIGNAL \idbreg|Mux60~9_combout\ : std_logic;
SIGNAL \idbreg|Mux60~19_combout\ : std_logic;
SIGNAL \exmux2_2|Z[3]~15_combout\ : std_logic;
SIGNAL \idbreg|reg[12][4]~regout\ : std_logic;
SIGNAL \idbreg|Mux59~17_combout\ : std_logic;
SIGNAL \idbreg|reg[13][4]~regout\ : std_logic;
SIGNAL \idbreg|Mux59~18_combout\ : std_logic;
SIGNAL \idbreg|reg[10][4]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[10][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[9][4]~regout\ : std_logic;
SIGNAL \idbreg|Mux59~0_combout\ : std_logic;
SIGNAL \idbreg|reg[11][4]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[11][4]~regout\ : std_logic;
SIGNAL \idbreg|Mux59~1_combout\ : std_logic;
SIGNAL \idbreg|reg[2][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][4]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[7][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][4]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[5][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][4]~regout\ : std_logic;
SIGNAL \idbreg|Mux59~12_combout\ : std_logic;
SIGNAL \idbreg|Mux59~13_combout\ : std_logic;
SIGNAL \idbreg|Mux59~14_combout\ : std_logic;
SIGNAL \idbreg|Mux59~15_combout\ : std_logic;
SIGNAL \idbreg|reg[29][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[21][4]~regout\ : std_logic;
SIGNAL \idbreg|Mux59~3_combout\ : std_logic;
SIGNAL \idbreg|reg[27][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[31][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][4]~regout\ : std_logic;
SIGNAL \idbreg|Mux59~9_combout\ : std_logic;
SIGNAL \idbreg|Mux59~10_combout\ : std_logic;
SIGNAL \idbreg|reg[26][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[30][4]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[30][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][4]~regout\ : std_logic;
SIGNAL \idbreg|Mux59~4_combout\ : std_logic;
SIGNAL \idbreg|Mux59~5_combout\ : std_logic;
SIGNAL \idbreg|reg[20][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][4]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[16][4]~regout\ : std_logic;
SIGNAL \idbreg|Mux59~6_combout\ : std_logic;
SIGNAL \idbreg|Mux59~7_combout\ : std_logic;
SIGNAL \idbreg|Mux59~8_combout\ : std_logic;
SIGNAL \idbreg|Mux59~11_combout\ : std_logic;
SIGNAL \idbreg|Mux59~16_combout\ : std_logic;
SIGNAL \idbreg|Mux59~19_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data2_out[4]~feeder_combout\ : std_logic;
SIGNAL \exmux2_2|Z[4]~13_combout\ : std_logic;
SIGNAL \idbreg|reg[13][0]~regout\ : std_logic;
SIGNAL \idbreg|Mux31~23_combout\ : std_logic;
SIGNAL \idbreg|reg[11][0]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[11][0]~regout\ : std_logic;
SIGNAL \idbreg|Mux31~0_combout\ : std_logic;
SIGNAL \idbreg|Mux31~1_combout\ : std_logic;
SIGNAL \idbreg|reg[31][0]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[31][0]~regout\ : std_logic;
SIGNAL \idbreg|Mux31~10_combout\ : std_logic;
SIGNAL \idbreg|Mux31~11_combout\ : std_logic;
SIGNAL \ifid_pipeline|instruction_out[24]~feeder_combout\ : std_logic;
SIGNAL \idbreg|Mux31~3_combout\ : std_logic;
SIGNAL \idbreg|Mux31~4_combout\ : std_logic;
SIGNAL \idbreg|Mux31~7_combout\ : std_logic;
SIGNAL \idbreg|Mux31~8_combout\ : std_logic;
SIGNAL \idbreg|Mux31~5_combout\ : std_logic;
SIGNAL \idbreg|Mux31~6_combout\ : std_logic;
SIGNAL \idbreg|Mux31~9_combout\ : std_logic;
SIGNAL \idbreg|Mux31~12_combout\ : std_logic;
SIGNAL \idbreg|reg[2][0]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][0]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[7][0]~regout\ : std_logic;
SIGNAL \idbreg|Mux31~15_combout\ : std_logic;
SIGNAL \idbreg|Mux31~16_combout\ : std_logic;
SIGNAL \idbreg|Mux31~19_combout\ : std_logic;
SIGNAL \idbreg|Mux31~20_combout\ : std_logic;
SIGNAL \idbreg|Mux31~21_combout\ : std_logic;
SIGNAL \idbreg|Mux31~24_combout\ : std_logic;
SIGNAL \exmux2_1|Z[0]~1_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~32_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~56_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~57_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~60_combout\ : std_logic;
SIGNAL \exula|a32~105_combout\ : std_logic;
SIGNAL \exula|Add0~11_combout\ : std_logic;
SIGNAL \exula|Add0~8_combout\ : std_logic;
SIGNAL \exula|Add0~5_combout\ : std_logic;
SIGNAL \exula|Add0~2_cout\ : std_logic;
SIGNAL \exula|Add0~4\ : std_logic;
SIGNAL \exula|Add0~7\ : std_logic;
SIGNAL \exula|Add0~10\ : std_logic;
SIGNAL \exula|Add0~12_combout\ : std_logic;
SIGNAL \exula|Mux28~17_combout\ : std_logic;
SIGNAL \exula|Mux28~18_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~29_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~64_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~121_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~86_combout\ : std_logic;
SIGNAL \exula|Mux28~2_combout\ : std_logic;
SIGNAL \exula|Mux28~10_combout\ : std_logic;
SIGNAL \exula|Mux28~11_combout\ : std_logic;
SIGNAL \exula|Mux28~13_combout\ : std_logic;
SIGNAL \exula|Mux28~6_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~87_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~67_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data1_out[5]~feeder_combout\ : std_logic;
SIGNAL \exmux2_1|Z[5]~31_combout\ : std_logic;
SIGNAL \idbreg|reg[14][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][5]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[13][5]~regout\ : std_logic;
SIGNAL \idbreg|Mux58~17_combout\ : std_logic;
SIGNAL \idbreg|Mux58~18_combout\ : std_logic;
SIGNAL \idbreg|reg[18][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][5]~regout\ : std_logic;
SIGNAL \idbreg|Mux58~0_combout\ : std_logic;
SIGNAL \idbreg|reg[30][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[26][5]~regout\ : std_logic;
SIGNAL \idbreg|Mux58~1_combout\ : std_logic;
SIGNAL \idbreg|reg[29][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][5]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[17][5]~regout\ : std_logic;
SIGNAL \idbreg|Mux58~2_combout\ : std_logic;
SIGNAL \idbreg|reg[21][5]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[21][5]~regout\ : std_logic;
SIGNAL \idbreg|Mux58~3_combout\ : std_logic;
SIGNAL \idbreg|reg[28][5]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[28][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][5]~regout\ : std_logic;
SIGNAL \idbreg|Mux58~4_combout\ : std_logic;
SIGNAL \idbreg|Mux58~5_combout\ : std_logic;
SIGNAL \idbreg|Mux58~6_combout\ : std_logic;
SIGNAL \idbreg|reg[27][5]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[27][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][5]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[19][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][5]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[23][5]~regout\ : std_logic;
SIGNAL \idbreg|Mux58~7_combout\ : std_logic;
SIGNAL \idbreg|Mux58~8_combout\ : std_logic;
SIGNAL \idbreg|Mux58~9_combout\ : std_logic;
SIGNAL \idbreg|reg[3][5]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[3][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][5]~regout\ : std_logic;
SIGNAL \idbreg|Mux58~12_combout\ : std_logic;
SIGNAL \idbreg|Mux58~13_combout\ : std_logic;
SIGNAL \idbreg|Mux58~14_combout\ : std_logic;
SIGNAL \idbreg|reg[2][5]~regout\ : std_logic;
SIGNAL \idbreg|Mux58~15_combout\ : std_logic;
SIGNAL \idbreg|reg[9][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][5]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[8][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][5]~regout\ : std_logic;
SIGNAL \idbreg|Mux58~10_combout\ : std_logic;
SIGNAL \idbreg|Mux58~11_combout\ : std_logic;
SIGNAL \idbreg|Mux58~16_combout\ : std_logic;
SIGNAL \idbreg|Mux58~19_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data2_out[5]~feeder_combout\ : std_logic;
SIGNAL \idex_pipeline|sign_ext_imm_out[5]~feeder_combout\ : std_logic;
SIGNAL \exula|Add0~17_combout\ : std_logic;
SIGNAL \exula|Add0~13\ : std_logic;
SIGNAL \exula|Add0~16\ : std_logic;
SIGNAL \exula|Add0~18_combout\ : std_logic;
SIGNAL \exula|a32~107_combout\ : std_logic;
SIGNAL \exula|Mux26~9_combout\ : std_logic;
SIGNAL \exula|Mux26~10_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~140_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~28_combout\ : std_logic;
SIGNAL \exula|Mux1~6_combout\ : std_logic;
SIGNAL \exula|Mux1~8_combout\ : std_logic;
SIGNAL \exmux2_2|Z[15]~1_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~118_combout\ : std_logic;
SIGNAL \exmux2_2|Z[30]~18_combout\ : std_logic;
SIGNAL \exula|Mux1~2_combout\ : std_logic;
SIGNAL \exula|Mux1~3_combout\ : std_logic;
SIGNAL \exula|Mux1~7_combout\ : std_logic;
SIGNAL \idbreg|reg[10][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[9][30]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[9][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][30]~regout\ : std_logic;
SIGNAL \idbreg|Mux1~0_combout\ : std_logic;
SIGNAL \idbreg|Mux1~1_combout\ : std_logic;
SIGNAL \idbreg|reg[3][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][30]~regout\ : std_logic;
SIGNAL \idbreg|Mux1~12_combout\ : std_logic;
SIGNAL \idbreg|Mux1~13_combout\ : std_logic;
SIGNAL \idbreg|Mux1~14_combout\ : std_logic;
SIGNAL \idbreg|reg[2][30]~regout\ : std_logic;
SIGNAL \idbreg|Mux1~15_combout\ : std_logic;
SIGNAL \idbreg|reg[27][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][30]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[19][30]~regout\ : std_logic;
SIGNAL \idbreg|Mux1~9_combout\ : std_logic;
SIGNAL \idbreg|Mux1~10_combout\ : std_logic;
SIGNAL \idbreg|reg[29][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][30]~regout\ : std_logic;
SIGNAL \idbreg|Mux1~2_combout\ : std_logic;
SIGNAL \idbreg|Mux1~3_combout\ : std_logic;
SIGNAL \idbreg|reg[30][30]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[30][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][30]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[22][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][30]~regout\ : std_logic;
SIGNAL \idbreg|Mux1~4_combout\ : std_logic;
SIGNAL \idbreg|Mux1~5_combout\ : std_logic;
SIGNAL \idbreg|reg[28][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][30]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[16][30]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][30]~regout\ : std_logic;
SIGNAL \idbreg|Mux1~6_combout\ : std_logic;
SIGNAL \idbreg|Mux1~7_combout\ : std_logic;
SIGNAL \idbreg|Mux1~8_combout\ : std_logic;
SIGNAL \idbreg|Mux1~11_combout\ : std_logic;
SIGNAL \idbreg|Mux1~16_combout\ : std_logic;
SIGNAL \idbreg|Mux1~19_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[23]~feeder_combout\ : std_logic;
SIGNAL \exula|Mux14~10_combout\ : std_logic;
SIGNAL \exula|Mux12~2_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~79_combout\ : std_logic;
SIGNAL \exula|Mux24~7_combout\ : std_logic;
SIGNAL \idbreg|reg[26][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][23]~regout\ : std_logic;
SIGNAL \idbreg|Mux40~0_combout\ : std_logic;
SIGNAL \idbreg|Mux40~1_combout\ : std_logic;
SIGNAL \idbreg|reg[20][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[28][23]~regout\ : std_logic;
SIGNAL \idbreg|Mux40~5_combout\ : std_logic;
SIGNAL \idbreg|reg[29][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[21][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][23]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[25][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][23]~regout\ : std_logic;
SIGNAL \idbreg|Mux40~2_combout\ : std_logic;
SIGNAL \idbreg|Mux40~3_combout\ : std_logic;
SIGNAL \idbreg|Mux40~6_combout\ : std_logic;
SIGNAL \idbreg|reg[27][23]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[27][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[31][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][23]~regout\ : std_logic;
SIGNAL \idbreg|Mux40~7_combout\ : std_logic;
SIGNAL \idbreg|Mux40~8_combout\ : std_logic;
SIGNAL \idbreg|Mux40~9_combout\ : std_logic;
SIGNAL \idbreg|reg[11][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][23]~regout\ : std_logic;
SIGNAL \idbreg|Mux40~10_combout\ : std_logic;
SIGNAL \idbreg|Mux40~11_combout\ : std_logic;
SIGNAL \idbreg|reg[2][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[3][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][23]~regout\ : std_logic;
SIGNAL \idbreg|Mux40~12_combout\ : std_logic;
SIGNAL \idbreg|Mux40~13_combout\ : std_logic;
SIGNAL \idbreg|Mux40~14_combout\ : std_logic;
SIGNAL \idbreg|Mux40~15_combout\ : std_logic;
SIGNAL \idbreg|Mux40~16_combout\ : std_logic;
SIGNAL \idbreg|Mux40~19_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~56_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~37_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~57_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~52_combout\ : std_logic;
SIGNAL \exula|Mux7~16_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~51_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~81_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~97_combout\ : std_logic;
SIGNAL \exula|Mux5~14_combout\ : std_logic;
SIGNAL \exula|Mux5~15_combout\ : std_logic;
SIGNAL \ifmux4|Mux5~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux5~1_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data1_out[20]~feeder_combout\ : std_logic;
SIGNAL \exmux2_1|Z[20]~5_combout\ : std_logic;
SIGNAL \idbreg|reg[12][20]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[12][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux43~17_combout\ : std_logic;
SIGNAL \idbreg|reg[15][20]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux43~18_combout\ : std_logic;
SIGNAL \idbreg|reg[7][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux43~12_combout\ : std_logic;
SIGNAL \idbreg|Mux43~13_combout\ : std_logic;
SIGNAL \idbreg|Mux43~14_combout\ : std_logic;
SIGNAL \idbreg|reg[2][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[3][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux43~15_combout\ : std_logic;
SIGNAL \idbreg|reg[17][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux43~2_combout\ : std_logic;
SIGNAL \idbreg|reg[29][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[21][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux43~3_combout\ : std_logic;
SIGNAL \idbreg|reg[27][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux43~9_combout\ : std_logic;
SIGNAL \idbreg|Mux43~10_combout\ : std_logic;
SIGNAL \idbreg|reg[24][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux43~6_combout\ : std_logic;
SIGNAL \idbreg|reg[28][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[20][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux43~7_combout\ : std_logic;
SIGNAL \idbreg|reg[26][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux43~4_combout\ : std_logic;
SIGNAL \idbreg|Mux43~5_combout\ : std_logic;
SIGNAL \idbreg|Mux43~8_combout\ : std_logic;
SIGNAL \idbreg|Mux43~11_combout\ : std_logic;
SIGNAL \idbreg|Mux43~16_combout\ : std_logic;
SIGNAL \idbreg|reg[11][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[9][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux43~0_combout\ : std_logic;
SIGNAL \idbreg|Mux43~1_combout\ : std_logic;
SIGNAL \idbreg|Mux43~19_combout\ : std_logic;
SIGNAL \exmem_pipeline|write_data_out[24]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|write_data_out[25]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|write_data_out[26]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|write_data_out[31]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux3~1_combout\ : std_logic;
SIGNAL \idbreg|reg[15][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][28]~regout\ : std_logic;
SIGNAL \idbreg|Mux35~17_combout\ : std_logic;
SIGNAL \idbreg|Mux35~18_combout\ : std_logic;
SIGNAL \idbreg|reg[11][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[9][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][28]~regout\ : std_logic;
SIGNAL \idbreg|Mux35~0_combout\ : std_logic;
SIGNAL \idbreg|Mux35~1_combout\ : std_logic;
SIGNAL \idbreg|reg[2][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][28]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[4][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][28]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[6][28]~regout\ : std_logic;
SIGNAL \idbreg|Mux35~12_combout\ : std_logic;
SIGNAL \idbreg|Mux35~13_combout\ : std_logic;
SIGNAL \idbreg|Mux35~14_combout\ : std_logic;
SIGNAL \idbreg|Mux35~15_combout\ : std_logic;
SIGNAL \idbreg|reg[26][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[30][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][28]~regout\ : std_logic;
SIGNAL \idbreg|Mux35~4_combout\ : std_logic;
SIGNAL \idbreg|Mux35~5_combout\ : std_logic;
SIGNAL \idbreg|reg[28][28]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[28][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[20][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][28]~regout\ : std_logic;
SIGNAL \idbreg|Mux35~6_combout\ : std_logic;
SIGNAL \idbreg|Mux35~7_combout\ : std_logic;
SIGNAL \idbreg|Mux35~8_combout\ : std_logic;
SIGNAL \idbreg|reg[27][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][28]~regout\ : std_logic;
SIGNAL \idbreg|Mux35~9_combout\ : std_logic;
SIGNAL \idbreg|Mux35~10_combout\ : std_logic;
SIGNAL \idbreg|Mux35~11_combout\ : std_logic;
SIGNAL \idbreg|Mux35~16_combout\ : std_logic;
SIGNAL \idbreg|Mux35~19_combout\ : std_logic;
SIGNAL \exmem_pipeline|write_data_out[28]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux9~1_combout\ : std_logic;
SIGNAL \idbreg|reg[8][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[9][22]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[9][22]~regout\ : std_logic;
SIGNAL \idbreg|Mux41~0_combout\ : std_logic;
SIGNAL \idbreg|reg[11][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][22]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[10][22]~regout\ : std_logic;
SIGNAL \idbreg|Mux41~1_combout\ : std_logic;
SIGNAL \idbreg|reg[12][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][22]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[14][22]~regout\ : std_logic;
SIGNAL \idbreg|Mux41~17_combout\ : std_logic;
SIGNAL \idbreg|reg[13][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[15][22]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][22]~regout\ : std_logic;
SIGNAL \idbreg|Mux41~18_combout\ : std_logic;
SIGNAL \idbreg|reg[3][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[2][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][22]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[7][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][22]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[4][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][22]~regout\ : std_logic;
SIGNAL \idbreg|Mux41~12_combout\ : std_logic;
SIGNAL \idbreg|Mux41~13_combout\ : std_logic;
SIGNAL \idbreg|reg[1][22]~regout\ : std_logic;
SIGNAL \idbreg|Mux41~14_combout\ : std_logic;
SIGNAL \idbreg|Mux41~15_combout\ : std_logic;
SIGNAL \idbreg|reg[27][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[31][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][22]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[19][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][22]~regout\ : std_logic;
SIGNAL \idbreg|Mux41~9_combout\ : std_logic;
SIGNAL \idbreg|Mux41~10_combout\ : std_logic;
SIGNAL \idbreg|reg[28][22]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[28][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[20][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][22]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[24][22]~regout\ : std_logic;
SIGNAL \idbreg|Mux41~6_combout\ : std_logic;
SIGNAL \idbreg|Mux41~7_combout\ : std_logic;
SIGNAL \idbreg|reg[30][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][22]~regout\ : std_logic;
SIGNAL \idbreg|Mux41~4_combout\ : std_logic;
SIGNAL \idbreg|Mux41~5_combout\ : std_logic;
SIGNAL \idbreg|Mux41~8_combout\ : std_logic;
SIGNAL \idbreg|Mux41~11_combout\ : std_logic;
SIGNAL \idbreg|Mux41~16_combout\ : std_logic;
SIGNAL \idbreg|Mux41~19_combout\ : std_logic;
SIGNAL \memwb_pipeline|write_data_breg_out[21]~feeder_combout\ : std_logic;
SIGNAL \ifsomador|result[21]~38_combout\ : std_logic;
SIGNAL \exmem_pipeline|PC4_shift_out[21]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[21]~feeder_combout\ : std_logic;
SIGNAL \exmux2_2|Z[21]~27_combout\ : std_logic;
SIGNAL \idbreg|reg[15][21]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][21]~regout\ : std_logic;
SIGNAL \idbreg|Mux10~17_combout\ : std_logic;
SIGNAL \idbreg|Mux10~18_combout\ : std_logic;
SIGNAL \idbreg|reg[9][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][21]~regout\ : std_logic;
SIGNAL \idbreg|Mux10~10_combout\ : std_logic;
SIGNAL \idbreg|Mux10~11_combout\ : std_logic;
SIGNAL \idbreg|reg[2][21]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[2][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[3][21]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[3][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][21]~regout\ : std_logic;
SIGNAL \idbreg|Mux10~12_combout\ : std_logic;
SIGNAL \idbreg|reg[7][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][21]~regout\ : std_logic;
SIGNAL \idbreg|Mux10~13_combout\ : std_logic;
SIGNAL \idbreg|Mux10~14_combout\ : std_logic;
SIGNAL \idbreg|Mux10~15_combout\ : std_logic;
SIGNAL \idbreg|Mux10~16_combout\ : std_logic;
SIGNAL \idbreg|reg[21][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][21]~regout\ : std_logic;
SIGNAL \idbreg|Mux10~2_combout\ : std_logic;
SIGNAL \idbreg|reg[29][21]~regout\ : std_logic;
SIGNAL \idbreg|Mux10~3_combout\ : std_logic;
SIGNAL \idbreg|reg[20][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][21]~regout\ : std_logic;
SIGNAL \idbreg|Mux10~4_combout\ : std_logic;
SIGNAL \idbreg|Mux10~5_combout\ : std_logic;
SIGNAL \idbreg|Mux10~6_combout\ : std_logic;
SIGNAL \idbreg|reg[27][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][21]~regout\ : std_logic;
SIGNAL \idbreg|Mux10~7_combout\ : std_logic;
SIGNAL \idbreg|Mux10~8_combout\ : std_logic;
SIGNAL \idbreg|reg[26][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][21]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][21]~regout\ : std_logic;
SIGNAL \idbreg|Mux10~0_combout\ : std_logic;
SIGNAL \idbreg|Mux10~1_combout\ : std_logic;
SIGNAL \idbreg|Mux10~9_combout\ : std_logic;
SIGNAL \idbreg|Mux10~19_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data1_out[21]~feeder_combout\ : std_logic;
SIGNAL \exula|a32~121_combout\ : std_logic;
SIGNAL \exula|Add0~65_combout\ : std_logic;
SIGNAL \exula|Add0~62_combout\ : std_logic;
SIGNAL \exula|Add0~59_combout\ : std_logic;
SIGNAL \idbreg|reg[15][18]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux13~17_combout\ : std_logic;
SIGNAL \idbreg|reg[13][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux13~18_combout\ : std_logic;
SIGNAL \idbreg|reg[5][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][18]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[6][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux13~12_combout\ : std_logic;
SIGNAL \idbreg|Mux13~13_combout\ : std_logic;
SIGNAL \idbreg|Mux13~14_combout\ : std_logic;
SIGNAL \idbreg|reg[2][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux13~15_combout\ : std_logic;
SIGNAL \idbreg|reg[29][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[21][18]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[21][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux13~3_combout\ : std_logic;
SIGNAL \idbreg|reg[30][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux13~4_combout\ : std_logic;
SIGNAL \idbreg|reg[26][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux13~5_combout\ : std_logic;
SIGNAL \idbreg|reg[20][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[28][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][18]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[24][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux13~6_combout\ : std_logic;
SIGNAL \idbreg|Mux13~7_combout\ : std_logic;
SIGNAL \idbreg|Mux13~8_combout\ : std_logic;
SIGNAL \idbreg|reg[19][18]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[19][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][18]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[23][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux13~9_combout\ : std_logic;
SIGNAL \idbreg|reg[31][18]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[31][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[27][18]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[27][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux13~10_combout\ : std_logic;
SIGNAL \idbreg|Mux13~11_combout\ : std_logic;
SIGNAL \idbreg|Mux13~16_combout\ : std_logic;
SIGNAL \idbreg|Mux13~19_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data1_out[18]~feeder_combout\ : std_logic;
SIGNAL \exmux2_1|Z[18]~18_combout\ : std_logic;
SIGNAL \ifid_pipeline|instruction_out[14]~feeder_combout\ : std_logic;
SIGNAL \ifsomador|result[6]~8_combout\ : std_logic;
SIGNAL \exsomador|result[2]~1\ : std_logic;
SIGNAL \exsomador|result[3]~3\ : std_logic;
SIGNAL \exsomador|result[4]~5\ : std_logic;
SIGNAL \exsomador|result[5]~7\ : std_logic;
SIGNAL \exsomador|result[6]~9\ : std_logic;
SIGNAL \exsomador|result[7]~11\ : std_logic;
SIGNAL \exsomador|result[8]~12_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[3]~1\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[4]~3\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[5]~5\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[6]~7\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[7]~9\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[8]~11\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[9]~12_combout\ : std_logic;
SIGNAL \ifmux4|Mux22~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux22~1_combout\ : std_logic;
SIGNAL \ifsomador|result[7]~11\ : std_logic;
SIGNAL \ifsomador|result[8]~13\ : std_logic;
SIGNAL \ifsomador|result[9]~15\ : std_logic;
SIGNAL \ifsomador|result[10]~17\ : std_logic;
SIGNAL \ifsomador|result[11]~19\ : std_logic;
SIGNAL \ifsomador|result[12]~20_combout\ : std_logic;
SIGNAL \ifsomador|result[10]~16_combout\ : std_logic;
SIGNAL \idex_pipeline|PC4_out[10]~feeder_combout\ : std_logic;
SIGNAL \ifsomador|result[9]~14_combout\ : std_logic;
SIGNAL \exsomador|result[8]~13\ : std_logic;
SIGNAL \exsomador|result[9]~15\ : std_logic;
SIGNAL \exsomador|result[10]~17\ : std_logic;
SIGNAL \exsomador|result[11]~19\ : std_logic;
SIGNAL \exsomador|result[12]~21\ : std_logic;
SIGNAL \exsomador|result[13]~22_combout\ : std_logic;
SIGNAL \exsomador|result[11]~18_combout\ : std_logic;
SIGNAL \exsomador|result[10]~16_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[9]~13\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[10]~15\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[11]~17\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[12]~19\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[13]~21\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[14]~23\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[15]~24_combout\ : std_logic;
SIGNAL \ifmux4|Mux16~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux16~1_combout\ : std_logic;
SIGNAL \ifsomador|result[12]~21\ : std_logic;
SIGNAL \ifsomador|result[13]~23\ : std_logic;
SIGNAL \ifsomador|result[14]~25\ : std_logic;
SIGNAL \ifsomador|result[15]~26_combout\ : std_logic;
SIGNAL \idex_pipeline|PC4_out[15]~feeder_combout\ : std_logic;
SIGNAL \idex_pipeline|reg_rd_out[1]~feeder_combout\ : std_logic;
SIGNAL \exsomador|result[13]~23\ : std_logic;
SIGNAL \exsomador|result[14]~25\ : std_logic;
SIGNAL \exsomador|result[15]~27\ : std_logic;
SIGNAL \exsomador|result[16]~28_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[15]~25\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[16]~26_combout\ : std_logic;
SIGNAL \ifmux4|Mux15~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux15~1_combout\ : std_logic;
SIGNAL \ifsomador|result[15]~27\ : std_logic;
SIGNAL \ifsomador|result[16]~28_combout\ : std_logic;
SIGNAL \idex_pipeline|PC4_out[16]~feeder_combout\ : std_logic;
SIGNAL \exsomador|result[16]~29\ : std_logic;
SIGNAL \exsomador|result[17]~30_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[16]~27\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[17]~28_combout\ : std_logic;
SIGNAL \ifmux4|Mux14~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux14~1_combout\ : std_logic;
SIGNAL \ifsomador|result[16]~29\ : std_logic;
SIGNAL \ifsomador|result[17]~30_combout\ : std_logic;
SIGNAL \exmem_pipeline|PC4_shift_out[17]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[17]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[2][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][17]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[4][17]~regout\ : std_logic;
SIGNAL \idbreg|Mux14~12_combout\ : std_logic;
SIGNAL \idbreg|Mux14~13_combout\ : std_logic;
SIGNAL \idbreg|Mux14~14_combout\ : std_logic;
SIGNAL \idbreg|Mux14~15_combout\ : std_logic;
SIGNAL \idbreg|reg[8][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][17]~regout\ : std_logic;
SIGNAL \idbreg|Mux14~10_combout\ : std_logic;
SIGNAL \idbreg|reg[9][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[11][17]~regout\ : std_logic;
SIGNAL \idbreg|Mux14~11_combout\ : std_logic;
SIGNAL \idbreg|Mux14~16_combout\ : std_logic;
SIGNAL \idbreg|reg[26][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[30][17]~regout\ : std_logic;
SIGNAL \idbreg|Mux14~1_combout\ : std_logic;
SIGNAL \idbreg|reg[31][17]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[31][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[27][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][17]~regout\ : std_logic;
SIGNAL \idbreg|Mux14~7_combout\ : std_logic;
SIGNAL \idbreg|Mux14~8_combout\ : std_logic;
SIGNAL \idbreg|reg[21][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[29][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][17]~regout\ : std_logic;
SIGNAL \idbreg|Mux14~2_combout\ : std_logic;
SIGNAL \idbreg|Mux14~3_combout\ : std_logic;
SIGNAL \idbreg|reg[20][17]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[20][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][17]~regout\ : std_logic;
SIGNAL \idbreg|Mux14~4_combout\ : std_logic;
SIGNAL \idbreg|Mux14~5_combout\ : std_logic;
SIGNAL \idbreg|Mux14~6_combout\ : std_logic;
SIGNAL \idbreg|Mux14~9_combout\ : std_logic;
SIGNAL \idbreg|Mux14~19_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data1_out[17]~feeder_combout\ : std_logic;
SIGNAL \exmux2_1|Z[17]~19_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~38_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~40_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~74_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~78_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~39_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~35_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~79_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~40_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~41_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~42_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~88_combout\ : std_logic;
SIGNAL \idbreg|reg[10][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[11][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[9][2]~regout\ : std_logic;
SIGNAL \idbreg|Mux61~0_combout\ : std_logic;
SIGNAL \idbreg|Mux61~1_combout\ : std_logic;
SIGNAL \idbreg|reg[3][2]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[3][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][2]~regout\ : std_logic;
SIGNAL \idbreg|Mux61~12_combout\ : std_logic;
SIGNAL \idbreg|Mux61~13_combout\ : std_logic;
SIGNAL \idbreg|Mux61~14_combout\ : std_logic;
SIGNAL \idbreg|Mux61~15_combout\ : std_logic;
SIGNAL \idbreg|reg[27][2]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[27][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][2]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[19][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][2]~regout\ : std_logic;
SIGNAL \idbreg|Mux61~9_combout\ : std_logic;
SIGNAL \idbreg|Mux61~10_combout\ : std_logic;
SIGNAL \idbreg|reg[20][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[28][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][2]~regout\ : std_logic;
SIGNAL \idbreg|Mux61~6_combout\ : std_logic;
SIGNAL \idbreg|Mux61~7_combout\ : std_logic;
SIGNAL \idbreg|reg[30][2]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[30][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[26][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][2]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[18][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][2]~regout\ : std_logic;
SIGNAL \idbreg|Mux61~4_combout\ : std_logic;
SIGNAL \idbreg|Mux61~5_combout\ : std_logic;
SIGNAL \idbreg|Mux61~8_combout\ : std_logic;
SIGNAL \idbreg|reg[21][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[29][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][2]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[17][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][2]~regout\ : std_logic;
SIGNAL \idbreg|Mux61~2_combout\ : std_logic;
SIGNAL \idbreg|Mux61~3_combout\ : std_logic;
SIGNAL \idbreg|Mux61~11_combout\ : std_logic;
SIGNAL \idbreg|Mux61~16_combout\ : std_logic;
SIGNAL \idbreg|Mux61~19_combout\ : std_logic;
SIGNAL \exmem_pipeline|write_data_out[3]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[14][7]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[14][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][7]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[12][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][7]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[13][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux56~17_combout\ : std_logic;
SIGNAL \idbreg|Mux56~18_combout\ : std_logic;
SIGNAL \idbreg|reg[18][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux56~0_combout\ : std_logic;
SIGNAL \idbreg|reg[30][7]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[30][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux56~1_combout\ : std_logic;
SIGNAL \idbreg|reg[28][7]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[28][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[20][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][7]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[24][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux56~4_combout\ : std_logic;
SIGNAL \idbreg|Mux56~5_combout\ : std_logic;
SIGNAL \idbreg|reg[21][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux56~2_combout\ : std_logic;
SIGNAL \idbreg|Mux56~3_combout\ : std_logic;
SIGNAL \idbreg|Mux56~6_combout\ : std_logic;
SIGNAL \idbreg|reg[27][7]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[27][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux56~7_combout\ : std_logic;
SIGNAL \idbreg|reg[31][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux56~8_combout\ : std_logic;
SIGNAL \idbreg|Mux56~9_combout\ : std_logic;
SIGNAL \idbreg|reg[2][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux56~12_combout\ : std_logic;
SIGNAL \idbreg|reg[6][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux56~13_combout\ : std_logic;
SIGNAL \idbreg|Mux56~14_combout\ : std_logic;
SIGNAL \idbreg|Mux56~15_combout\ : std_logic;
SIGNAL \idbreg|reg[9][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[11][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux56~10_combout\ : std_logic;
SIGNAL \idbreg|Mux56~11_combout\ : std_logic;
SIGNAL \idbreg|Mux56~16_combout\ : std_logic;
SIGNAL \idbreg|Mux56~19_combout\ : std_logic;
SIGNAL \exmem_pipeline|write_data_out[7]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|write_data_out[12]~feeder_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~72_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~103_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~102_combout\ : std_logic;
SIGNAL \exula|Mux23~5_combout\ : std_logic;
SIGNAL \exula|Mux22~8_combout\ : std_logic;
SIGNAL \idbreg|reg[15][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][14]~regout\ : std_logic;
SIGNAL \idbreg|Mux17~17_combout\ : std_logic;
SIGNAL \idbreg|Mux17~18_combout\ : std_logic;
SIGNAL \idbreg|reg[10][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][14]~regout\ : std_logic;
SIGNAL \idbreg|Mux17~0_combout\ : std_logic;
SIGNAL \idbreg|Mux17~1_combout\ : std_logic;
SIGNAL \idbreg|reg[2][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[3][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][14]~regout\ : std_logic;
SIGNAL \idbreg|Mux17~12_combout\ : std_logic;
SIGNAL \idbreg|Mux17~13_combout\ : std_logic;
SIGNAL \idbreg|Mux17~14_combout\ : std_logic;
SIGNAL \idbreg|Mux17~15_combout\ : std_logic;
SIGNAL \idbreg|reg[31][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][14]~regout\ : std_logic;
SIGNAL \idbreg|Mux17~9_combout\ : std_logic;
SIGNAL \idbreg|Mux17~10_combout\ : std_logic;
SIGNAL \idbreg|reg[29][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[21][14]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[21][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][14]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[17][14]~regout\ : std_logic;
SIGNAL \idbreg|Mux17~2_combout\ : std_logic;
SIGNAL \idbreg|Mux17~3_combout\ : std_logic;
SIGNAL \idbreg|reg[30][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[26][14]~regout\ : std_logic;
SIGNAL \idbreg|Mux17~5_combout\ : std_logic;
SIGNAL \idbreg|reg[28][14]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[28][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[20][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][14]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[16][14]~regout\ : std_logic;
SIGNAL \idbreg|Mux17~6_combout\ : std_logic;
SIGNAL \idbreg|Mux17~7_combout\ : std_logic;
SIGNAL \idbreg|Mux17~8_combout\ : std_logic;
SIGNAL \idbreg|Mux17~11_combout\ : std_logic;
SIGNAL \idbreg|Mux17~16_combout\ : std_logic;
SIGNAL \idbreg|Mux17~19_combout\ : std_logic;
SIGNAL \exula|a32~116_combout\ : std_logic;
SIGNAL \idex_pipeline|reg_rd_out[3]~feeder_combout\ : std_logic;
SIGNAL \exula|Add0~44_combout\ : std_logic;
SIGNAL \idbreg|reg[24][13]~regout\ : std_logic;
SIGNAL \idbreg|Mux18~4_combout\ : std_logic;
SIGNAL \idbreg|reg[20][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[28][13]~regout\ : std_logic;
SIGNAL \idbreg|Mux18~5_combout\ : std_logic;
SIGNAL \idbreg|reg[29][13]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[29][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[21][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][13]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[25][13]~regout\ : std_logic;
SIGNAL \idbreg|Mux18~2_combout\ : std_logic;
SIGNAL \idbreg|Mux18~3_combout\ : std_logic;
SIGNAL \idbreg|Mux18~6_combout\ : std_logic;
SIGNAL \idbreg|reg[30][13]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[30][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][13]~regout\ : std_logic;
SIGNAL \idbreg|Mux18~0_combout\ : std_logic;
SIGNAL \idbreg|reg[26][13]~regout\ : std_logic;
SIGNAL \idbreg|Mux18~1_combout\ : std_logic;
SIGNAL \idbreg|Mux18~9_combout\ : std_logic;
SIGNAL \idbreg|reg[11][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][13]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[8][13]~regout\ : std_logic;
SIGNAL \idbreg|Mux18~10_combout\ : std_logic;
SIGNAL \idbreg|Mux18~11_combout\ : std_logic;
SIGNAL \idbreg|reg[2][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][13]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[5][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][13]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[4][13]~regout\ : std_logic;
SIGNAL \idbreg|Mux18~12_combout\ : std_logic;
SIGNAL \idbreg|Mux18~13_combout\ : std_logic;
SIGNAL \idbreg|Mux18~14_combout\ : std_logic;
SIGNAL \idbreg|Mux18~15_combout\ : std_logic;
SIGNAL \idbreg|Mux18~16_combout\ : std_logic;
SIGNAL \idbreg|Mux18~19_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data1_out[13]~feeder_combout\ : std_logic;
SIGNAL \exmux2_1|Z[13]~23_combout\ : std_logic;
SIGNAL \exula|Add0~38_combout\ : std_logic;
SIGNAL \idbreg|reg[14][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][11]~regout\ : std_logic;
SIGNAL \idbreg|Mux20~17_combout\ : std_logic;
SIGNAL \idbreg|Mux20~18_combout\ : std_logic;
SIGNAL \idbreg|reg[9][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[11][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][11]~regout\ : std_logic;
SIGNAL \idbreg|Mux20~10_combout\ : std_logic;
SIGNAL \idbreg|Mux20~11_combout\ : std_logic;
SIGNAL \idbreg|reg[3][11]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[3][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][11]~regout\ : std_logic;
SIGNAL \idbreg|Mux20~12_combout\ : std_logic;
SIGNAL \idbreg|Mux20~13_combout\ : std_logic;
SIGNAL \idbreg|Mux20~14_combout\ : std_logic;
SIGNAL \idbreg|Mux20~15_combout\ : std_logic;
SIGNAL \idbreg|Mux20~16_combout\ : std_logic;
SIGNAL \idbreg|reg[30][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][11]~regout\ : std_logic;
SIGNAL \idbreg|Mux20~0_combout\ : std_logic;
SIGNAL \idbreg|Mux20~1_combout\ : std_logic;
SIGNAL \idbreg|reg[28][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[20][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][11]~regout\ : std_logic;
SIGNAL \idbreg|Mux20~4_combout\ : std_logic;
SIGNAL \idbreg|Mux20~5_combout\ : std_logic;
SIGNAL \idbreg|reg[25][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][11]~regout\ : std_logic;
SIGNAL \idbreg|Mux20~2_combout\ : std_logic;
SIGNAL \idbreg|reg[21][11]~regout\ : std_logic;
SIGNAL \idbreg|Mux20~3_combout\ : std_logic;
SIGNAL \idbreg|Mux20~6_combout\ : std_logic;
SIGNAL \idbreg|reg[27][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][11]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][11]~regout\ : std_logic;
SIGNAL \idbreg|Mux20~7_combout\ : std_logic;
SIGNAL \idbreg|Mux20~8_combout\ : std_logic;
SIGNAL \idbreg|Mux20~9_combout\ : std_logic;
SIGNAL \idbreg|Mux20~19_combout\ : std_logic;
SIGNAL \exmux2_1|Z[11]~25_combout\ : std_logic;
SIGNAL \exmux2_1|Z[10]~26_combout\ : std_logic;
SIGNAL \exula|Add0~29_combout\ : std_logic;
SIGNAL \exula|Add0~26_combout\ : std_logic;
SIGNAL \exula|Add0~23_combout\ : std_logic;
SIGNAL \exmux2_1|Z[6]~30_combout\ : std_logic;
SIGNAL \exula|Add0~19\ : std_logic;
SIGNAL \exula|Add0~22\ : std_logic;
SIGNAL \exula|Add0~25\ : std_logic;
SIGNAL \exula|Add0~28\ : std_logic;
SIGNAL \exula|Add0~31\ : std_logic;
SIGNAL \exula|Add0~34\ : std_logic;
SIGNAL \exula|Add0~37\ : std_logic;
SIGNAL \exula|Add0~40\ : std_logic;
SIGNAL \exula|Add0~43\ : std_logic;
SIGNAL \exula|Add0~45_combout\ : std_logic;
SIGNAL \exula|Mux17~0_combout\ : std_logic;
SIGNAL \exmux2_1|Z[14]~22_combout\ : std_logic;
SIGNAL \exmux2_2|Z[14]~4_combout\ : std_logic;
SIGNAL \exula|Mux17~1_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~58_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~59_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~125_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~105_combout\ : std_logic;
SIGNAL \exula|Mux17~3_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \exmux2_2|Z[11]~6_combout\ : std_logic;
SIGNAL \exmux2_2|Z[13]~3_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \exula|Mux17~2_combout\ : std_logic;
SIGNAL \exula|Mux17~4_combout\ : std_logic;
SIGNAL \exula|Mux17~5_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~85_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~101_combout\ : std_logic;
SIGNAL \exula|Mux17~6_combout\ : std_logic;
SIGNAL \exula|Mux17~7_combout\ : std_logic;
SIGNAL \exula|Mux17~8_combout\ : std_logic;
SIGNAL \wbmux4|Mux17~0_combout\ : std_logic;
SIGNAL \idbreg|reg[11][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[9][16]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[9][16]~regout\ : std_logic;
SIGNAL \idbreg|Mux15~0_combout\ : std_logic;
SIGNAL \idbreg|Mux15~1_combout\ : std_logic;
SIGNAL \idbreg|reg[15][16]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][16]~regout\ : std_logic;
SIGNAL \idbreg|Mux15~17_combout\ : std_logic;
SIGNAL \idbreg|reg[13][16]~regout\ : std_logic;
SIGNAL \idbreg|Mux15~18_combout\ : std_logic;
SIGNAL \idbreg|reg[21][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][16]~regout\ : std_logic;
SIGNAL \idbreg|Mux15~2_combout\ : std_logic;
SIGNAL \idbreg|reg[29][16]~regout\ : std_logic;
SIGNAL \idbreg|Mux15~3_combout\ : std_logic;
SIGNAL \idbreg|reg[23][16]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[23][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][16]~regout\ : std_logic;
SIGNAL \idbreg|Mux15~9_combout\ : std_logic;
SIGNAL \idbreg|reg[31][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[27][16]~regout\ : std_logic;
SIGNAL \idbreg|Mux15~10_combout\ : std_logic;
SIGNAL \idbreg|reg[26][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][16]~regout\ : std_logic;
SIGNAL \idbreg|Mux15~4_combout\ : std_logic;
SIGNAL \idbreg|Mux15~5_combout\ : std_logic;
SIGNAL \idbreg|reg[20][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][16]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[24][16]~regout\ : std_logic;
SIGNAL \idbreg|Mux15~6_combout\ : std_logic;
SIGNAL \idbreg|Mux15~7_combout\ : std_logic;
SIGNAL \idbreg|Mux15~8_combout\ : std_logic;
SIGNAL \idbreg|Mux15~11_combout\ : std_logic;
SIGNAL \idbreg|reg[3][16]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[3][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][16]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[6][16]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][16]~regout\ : std_logic;
SIGNAL \idbreg|Mux15~12_combout\ : std_logic;
SIGNAL \idbreg|Mux15~13_combout\ : std_logic;
SIGNAL \idbreg|Mux15~14_combout\ : std_logic;
SIGNAL \idbreg|Mux15~15_combout\ : std_logic;
SIGNAL \idbreg|Mux15~16_combout\ : std_logic;
SIGNAL \idbreg|Mux15~19_combout\ : std_logic;
SIGNAL \exmux2_1|Z[16]~20_combout\ : std_logic;
SIGNAL \exula|Add0~47_combout\ : std_logic;
SIGNAL \exula|Add0~46\ : std_logic;
SIGNAL \exula|Add0~49\ : std_logic;
SIGNAL \exula|Add0~51_combout\ : std_logic;
SIGNAL \exmux2_2|Z[16]~32_combout\ : std_logic;
SIGNAL \exula|Mux15~7_combout\ : std_logic;
SIGNAL \exula|Mux15~8_combout\ : std_logic;
SIGNAL \exula|Mux15~9_combout\ : std_logic;
SIGNAL \exula|Mux15~11_combout\ : std_logic;
SIGNAL \exula|Mux15~10_combout\ : std_logic;
SIGNAL \exmem_pipeline|adress_out[16]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|PC4_shift_out[16]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux15~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux15~1_combout\ : std_logic;
SIGNAL \idbreg|reg[10][16]~regout\ : std_logic;
SIGNAL \idbreg|Mux47~0_combout\ : std_logic;
SIGNAL \idbreg|Mux47~1_combout\ : std_logic;
SIGNAL \idbreg|Mux47~18_combout\ : std_logic;
SIGNAL \idbreg|reg[2][16]~regout\ : std_logic;
SIGNAL \idbreg|Mux47~12_combout\ : std_logic;
SIGNAL \idbreg|Mux47~13_combout\ : std_logic;
SIGNAL \idbreg|Mux47~14_combout\ : std_logic;
SIGNAL \idbreg|Mux47~15_combout\ : std_logic;
SIGNAL \idbreg|Mux47~10_combout\ : std_logic;
SIGNAL \idbreg|Mux47~2_combout\ : std_logic;
SIGNAL \idbreg|Mux47~3_combout\ : std_logic;
SIGNAL \idbreg|reg[28][16]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[28][16]~regout\ : std_logic;
SIGNAL \idbreg|Mux47~6_combout\ : std_logic;
SIGNAL \idbreg|Mux47~7_combout\ : std_logic;
SIGNAL \idbreg|Mux47~8_combout\ : std_logic;
SIGNAL \idbreg|Mux47~11_combout\ : std_logic;
SIGNAL \idbreg|Mux47~16_combout\ : std_logic;
SIGNAL \idbreg|Mux47~19_combout\ : std_logic;
SIGNAL \exmem_pipeline|write_data_out[17]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|write_data_breg_out[15]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|PC4_shift_out[15]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[15]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][15]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux16~17_combout\ : std_logic;
SIGNAL \idbreg|reg[14][15]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[14][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux16~18_combout\ : std_logic;
SIGNAL \idbreg|reg[31][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux16~7_combout\ : std_logic;
SIGNAL \idbreg|reg[27][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux16~8_combout\ : std_logic;
SIGNAL \idbreg|reg[30][15]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[30][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[26][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux16~0_combout\ : std_logic;
SIGNAL \idbreg|Mux16~1_combout\ : std_logic;
SIGNAL \idbreg|reg[28][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[20][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux16~4_combout\ : std_logic;
SIGNAL \idbreg|Mux16~5_combout\ : std_logic;
SIGNAL \idbreg|reg[21][15]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[21][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux16~2_combout\ : std_logic;
SIGNAL \idbreg|reg[29][15]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[29][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux16~3_combout\ : std_logic;
SIGNAL \idbreg|Mux16~6_combout\ : std_logic;
SIGNAL \idbreg|Mux16~9_combout\ : std_logic;
SIGNAL \idbreg|reg[11][15]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[11][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux16~10_combout\ : std_logic;
SIGNAL \idbreg|Mux16~11_combout\ : std_logic;
SIGNAL \idbreg|reg[3][15]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[3][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux16~13_combout\ : std_logic;
SIGNAL \idbreg|Mux16~14_combout\ : std_logic;
SIGNAL \idbreg|Mux16~15_combout\ : std_logic;
SIGNAL \idbreg|Mux16~16_combout\ : std_logic;
SIGNAL \idbreg|Mux16~19_combout\ : std_logic;
SIGNAL \exmux2_1|Z[15]~21_combout\ : std_logic;
SIGNAL \exula|Mux16~4_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~116_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~114_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~109_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~115_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~131_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~117_combout\ : std_logic;
SIGNAL \exula|Mux16~5_combout\ : std_logic;
SIGNAL \exula|Add0~48_combout\ : std_logic;
SIGNAL \exula|Mux16~6_combout\ : std_logic;
SIGNAL \exula|Mux16~7_combout\ : std_logic;
SIGNAL \exula|Mux16~9_combout\ : std_logic;
SIGNAL \wbmux4|Mux16~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux16~1_combout\ : std_logic;
SIGNAL \idbreg|reg[9][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux48~10_combout\ : std_logic;
SIGNAL \idbreg|Mux48~11_combout\ : std_logic;
SIGNAL \idbreg|reg[2][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][15]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][15]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[5][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux48~12_combout\ : std_logic;
SIGNAL \idbreg|Mux48~13_combout\ : std_logic;
SIGNAL \idbreg|Mux48~14_combout\ : std_logic;
SIGNAL \idbreg|Mux48~15_combout\ : std_logic;
SIGNAL \idbreg|Mux48~16_combout\ : std_logic;
SIGNAL \idbreg|Mux48~7_combout\ : std_logic;
SIGNAL \idbreg|Mux48~8_combout\ : std_logic;
SIGNAL \idbreg|reg[16][15]~regout\ : std_logic;
SIGNAL \idbreg|Mux48~4_combout\ : std_logic;
SIGNAL \idbreg|Mux48~5_combout\ : std_logic;
SIGNAL \idbreg|Mux48~2_combout\ : std_logic;
SIGNAL \idbreg|Mux48~3_combout\ : std_logic;
SIGNAL \idbreg|Mux48~6_combout\ : std_logic;
SIGNAL \idbreg|Mux48~9_combout\ : std_logic;
SIGNAL \idbreg|Mux48~19_combout\ : std_logic;
SIGNAL \exmem_pipeline|write_data_out[15]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|write_data_breg_out[14]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux17~1_combout\ : std_logic;
SIGNAL \idbreg|reg[9][14]~regout\ : std_logic;
SIGNAL \idbreg|Mux49~0_combout\ : std_logic;
SIGNAL \idbreg|reg[11][14]~regout\ : std_logic;
SIGNAL \idbreg|Mux49~1_combout\ : std_logic;
SIGNAL \idbreg|reg[1][14]~regout\ : std_logic;
SIGNAL \idbreg|Mux49~12_combout\ : std_logic;
SIGNAL \idbreg|Mux49~13_combout\ : std_logic;
SIGNAL \idbreg|Mux49~14_combout\ : std_logic;
SIGNAL \idbreg|Mux49~15_combout\ : std_logic;
SIGNAL \idbreg|Mux49~9_combout\ : std_logic;
SIGNAL \idbreg|reg[27][14]~regout\ : std_logic;
SIGNAL \idbreg|Mux49~10_combout\ : std_logic;
SIGNAL \idbreg|reg[18][14]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][14]~regout\ : std_logic;
SIGNAL \idbreg|Mux49~4_combout\ : std_logic;
SIGNAL \idbreg|Mux49~5_combout\ : std_logic;
SIGNAL \idbreg|Mux49~6_combout\ : std_logic;
SIGNAL \idbreg|Mux49~7_combout\ : std_logic;
SIGNAL \idbreg|Mux49~8_combout\ : std_logic;
SIGNAL \idbreg|Mux49~2_combout\ : std_logic;
SIGNAL \idbreg|Mux49~3_combout\ : std_logic;
SIGNAL \idbreg|Mux49~11_combout\ : std_logic;
SIGNAL \idbreg|Mux49~16_combout\ : std_logic;
SIGNAL \idbreg|Mux49~19_combout\ : std_logic;
SIGNAL \exmem_pipeline|write_data_out[14]~feeder_combout\ : std_logic;
SIGNAL \ifsomador|result[13]~22_combout\ : std_logic;
SIGNAL \exula|Mux22~10_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~98_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~99_combout\ : std_logic;
SIGNAL \exula|Mux18~2_combout\ : std_logic;
SIGNAL \exula|Mux18~8_combout\ : std_logic;
SIGNAL \memwb_pipeline|data_ula_out[13]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux18~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux18~1_combout\ : std_logic;
SIGNAL \idbreg|reg[12][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][13]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[13][13]~regout\ : std_logic;
SIGNAL \idbreg|Mux50~17_combout\ : std_logic;
SIGNAL \idbreg|reg[14][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[15][13]~regout\ : std_logic;
SIGNAL \idbreg|Mux50~18_combout\ : std_logic;
SIGNAL \idbreg|reg[9][13]~regout\ : std_logic;
SIGNAL \idbreg|Mux50~10_combout\ : std_logic;
SIGNAL \idbreg|Mux50~11_combout\ : std_logic;
SIGNAL \idbreg|reg[3][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][13]~regout\ : std_logic;
SIGNAL \idbreg|Mux50~12_combout\ : std_logic;
SIGNAL \idbreg|Mux50~13_combout\ : std_logic;
SIGNAL \idbreg|Mux50~14_combout\ : std_logic;
SIGNAL \idbreg|Mux50~15_combout\ : std_logic;
SIGNAL \idbreg|Mux50~16_combout\ : std_logic;
SIGNAL \idbreg|reg[31][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][13]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][13]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[23][13]~regout\ : std_logic;
SIGNAL \idbreg|Mux50~7_combout\ : std_logic;
SIGNAL \idbreg|Mux50~8_combout\ : std_logic;
SIGNAL \idbreg|Mux50~0_combout\ : std_logic;
SIGNAL \idbreg|Mux50~1_combout\ : std_logic;
SIGNAL \idbreg|reg[16][13]~regout\ : std_logic;
SIGNAL \idbreg|Mux50~4_combout\ : std_logic;
SIGNAL \idbreg|Mux50~5_combout\ : std_logic;
SIGNAL \idbreg|Mux50~2_combout\ : std_logic;
SIGNAL \idbreg|Mux50~3_combout\ : std_logic;
SIGNAL \idbreg|Mux50~6_combout\ : std_logic;
SIGNAL \idbreg|Mux50~9_combout\ : std_logic;
SIGNAL \idbreg|Mux50~19_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~82_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~98_combout\ : std_logic;
SIGNAL \exula|Mux20~4_combout\ : std_logic;
SIGNAL \exmux2_2|Z[6]~11_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \exmux2_2|Z[7]~10_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \exmux2_2|Z[9]~7_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \exmux2_2|Z[2]~16_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \exmux2_2|Z[0]~0_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \exula|Mux20~3_combout\ : std_logic;
SIGNAL \exula|Mux20~5_combout\ : std_logic;
SIGNAL \exula|Mux20~6_combout\ : std_logic;
SIGNAL \exula|Mux20~7_combout\ : std_logic;
SIGNAL \exula|a32~113_combout\ : std_logic;
SIGNAL \exula|Mux20~0_combout\ : std_logic;
SIGNAL \exula|Mux20~1_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~89_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~90_combout\ : std_logic;
SIGNAL \exula|Mux20~2_combout\ : std_logic;
SIGNAL \exula|Mux20~8_combout\ : std_logic;
SIGNAL \wbmux4|Mux20~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux20~1_combout\ : std_logic;
SIGNAL \idbreg|reg[26][11]~regout\ : std_logic;
SIGNAL \idbreg|Mux52~1_combout\ : std_logic;
SIGNAL \idbreg|reg[31][11]~regout\ : std_logic;
SIGNAL \idbreg|Mux52~7_combout\ : std_logic;
SIGNAL \idbreg|Mux52~8_combout\ : std_logic;
SIGNAL \idbreg|Mux52~9_combout\ : std_logic;
SIGNAL \idbreg|Mux52~17_combout\ : std_logic;
SIGNAL \idbreg|Mux52~18_combout\ : std_logic;
SIGNAL \idbreg|Mux52~19_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data2_out[11]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux22~1_combout\ : std_logic;
SIGNAL \idbreg|reg[26][9]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[26][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][9]~regout\ : std_logic;
SIGNAL \idbreg|Mux54~0_combout\ : std_logic;
SIGNAL \idbreg|Mux54~1_combout\ : std_logic;
SIGNAL \idbreg|reg[20][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[28][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][9]~regout\ : std_logic;
SIGNAL \idbreg|Mux54~4_combout\ : std_logic;
SIGNAL \idbreg|Mux54~5_combout\ : std_logic;
SIGNAL \idbreg|reg[21][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[29][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][9]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[17][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][9]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[25][9]~regout\ : std_logic;
SIGNAL \idbreg|Mux54~2_combout\ : std_logic;
SIGNAL \idbreg|Mux54~3_combout\ : std_logic;
SIGNAL \idbreg|Mux54~6_combout\ : std_logic;
SIGNAL \idbreg|Mux54~9_combout\ : std_logic;
SIGNAL \idbreg|reg[3][9]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[3][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[2][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][9]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[7][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][9]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[6][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][9]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[5][9]~regout\ : std_logic;
SIGNAL \idbreg|Mux54~12_combout\ : std_logic;
SIGNAL \idbreg|Mux54~13_combout\ : std_logic;
SIGNAL \idbreg|Mux54~14_combout\ : std_logic;
SIGNAL \idbreg|Mux54~15_combout\ : std_logic;
SIGNAL \idbreg|Mux54~16_combout\ : std_logic;
SIGNAL \idbreg|Mux54~19_combout\ : std_logic;
SIGNAL \memwb_pipeline|write_data_breg_out[8]~feeder_combout\ : std_logic;
SIGNAL \ifsomador|result[8]~12_combout\ : std_logic;
SIGNAL \idex_pipeline|PC4_out[8]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[8]~feeder_combout\ : std_logic;
SIGNAL \exula|Mux23~13_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~31_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~30_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~32_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~110_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~95_combout\ : std_logic;
SIGNAL \exmux2_2|Z[8]~9_combout\ : std_logic;
SIGNAL \exula|Mux23~7_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \exula|Mux23~6_combout\ : std_logic;
SIGNAL \exula|Mux23~8_combout\ : std_logic;
SIGNAL \exula|Mux23~9_combout\ : std_logic;
SIGNAL \exula|Mux23~10_combout\ : std_logic;
SIGNAL \exula|Mux23~11_combout\ : std_logic;
SIGNAL \exula|Mux23~12_combout\ : std_logic;
SIGNAL \wbmux4|Mux23~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux23~1_combout\ : std_logic;
SIGNAL \idbreg|reg[8][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[9][8]~regout\ : std_logic;
SIGNAL \idbreg|Mux55~0_combout\ : std_logic;
SIGNAL \idbreg|reg[10][8]~regout\ : std_logic;
SIGNAL \idbreg|Mux55~1_combout\ : std_logic;
SIGNAL \idbreg|reg[27][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[31][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][8]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[19][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][8]~regout\ : std_logic;
SIGNAL \idbreg|Mux55~9_combout\ : std_logic;
SIGNAL \idbreg|Mux55~10_combout\ : std_logic;
SIGNAL \idbreg|reg[28][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][8]~regout\ : std_logic;
SIGNAL \idbreg|Mux55~6_combout\ : std_logic;
SIGNAL \idbreg|Mux55~7_combout\ : std_logic;
SIGNAL \idbreg|reg[26][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][8]~regout\ : std_logic;
SIGNAL \idbreg|Mux55~4_combout\ : std_logic;
SIGNAL \idbreg|Mux55~5_combout\ : std_logic;
SIGNAL \idbreg|Mux55~8_combout\ : std_logic;
SIGNAL \idbreg|reg[21][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[29][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][8]~regout\ : std_logic;
SIGNAL \idbreg|Mux55~2_combout\ : std_logic;
SIGNAL \idbreg|Mux55~3_combout\ : std_logic;
SIGNAL \idbreg|Mux55~11_combout\ : std_logic;
SIGNAL \idbreg|reg[2][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][8]~regout\ : std_logic;
SIGNAL \idbreg|Mux55~12_combout\ : std_logic;
SIGNAL \idbreg|Mux55~13_combout\ : std_logic;
SIGNAL \idbreg|Mux55~14_combout\ : std_logic;
SIGNAL \idbreg|Mux55~15_combout\ : std_logic;
SIGNAL \idbreg|Mux55~16_combout\ : std_logic;
SIGNAL \idbreg|Mux55~19_combout\ : std_logic;
SIGNAL \exmem_pipeline|write_data_out[8]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux25~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux25~1_combout\ : std_logic;
SIGNAL \idbreg|reg[10][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[11][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][6]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[8][6]~regout\ : std_logic;
SIGNAL \idbreg|Mux57~0_combout\ : std_logic;
SIGNAL \idbreg|Mux57~1_combout\ : std_logic;
SIGNAL \idbreg|reg[29][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][6]~regout\ : std_logic;
SIGNAL \idbreg|Mux57~2_combout\ : std_logic;
SIGNAL \idbreg|reg[21][6]~regout\ : std_logic;
SIGNAL \idbreg|Mux57~3_combout\ : std_logic;
SIGNAL \idbreg|reg[31][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[27][6]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[27][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][6]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[23][6]~regout\ : std_logic;
SIGNAL \idbreg|Mux57~9_combout\ : std_logic;
SIGNAL \idbreg|Mux57~10_combout\ : std_logic;
SIGNAL \idbreg|reg[30][6]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[30][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][6]~regout\ : std_logic;
SIGNAL \idbreg|Mux57~4_combout\ : std_logic;
SIGNAL \idbreg|Mux57~5_combout\ : std_logic;
SIGNAL \idbreg|reg[28][6]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[28][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[20][6]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[20][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][6]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[24][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][6]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[16][6]~regout\ : std_logic;
SIGNAL \idbreg|Mux57~6_combout\ : std_logic;
SIGNAL \idbreg|Mux57~7_combout\ : std_logic;
SIGNAL \idbreg|Mux57~8_combout\ : std_logic;
SIGNAL \idbreg|Mux57~11_combout\ : std_logic;
SIGNAL \idbreg|reg[2][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][6]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][6]~regout\ : std_logic;
SIGNAL \idbreg|Mux57~12_combout\ : std_logic;
SIGNAL \idbreg|Mux57~13_combout\ : std_logic;
SIGNAL \idbreg|Mux57~14_combout\ : std_logic;
SIGNAL \idbreg|Mux57~15_combout\ : std_logic;
SIGNAL \idbreg|Mux57~16_combout\ : std_logic;
SIGNAL \idbreg|Mux57~19_combout\ : std_logic;
SIGNAL \wbmux4|Mux19~1_combout\ : std_logic;
SIGNAL \idbreg|reg[10][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[11][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][12]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[8][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[9][12]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[9][12]~regout\ : std_logic;
SIGNAL \idbreg|Mux51~0_combout\ : std_logic;
SIGNAL \idbreg|Mux51~1_combout\ : std_logic;
SIGNAL \idbreg|reg[3][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[2][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][12]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[4][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][12]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[6][12]~regout\ : std_logic;
SIGNAL \idbreg|Mux51~12_combout\ : std_logic;
SIGNAL \idbreg|Mux51~13_combout\ : std_logic;
SIGNAL \idbreg|Mux51~14_combout\ : std_logic;
SIGNAL \idbreg|Mux51~15_combout\ : std_logic;
SIGNAL \idbreg|reg[30][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[26][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][12]~regout\ : std_logic;
SIGNAL \idbreg|Mux51~4_combout\ : std_logic;
SIGNAL \idbreg|Mux51~5_combout\ : std_logic;
SIGNAL \idbreg|reg[28][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[20][12]~regout\ : std_logic;
SIGNAL \idbreg|Mux51~7_combout\ : std_logic;
SIGNAL \idbreg|Mux51~8_combout\ : std_logic;
SIGNAL \idbreg|reg[19][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][12]~regout\ : std_logic;
SIGNAL \idbreg|Mux51~9_combout\ : std_logic;
SIGNAL \idbreg|reg[27][12]~regout\ : std_logic;
SIGNAL \idbreg|Mux51~10_combout\ : std_logic;
SIGNAL \idbreg|Mux51~11_combout\ : std_logic;
SIGNAL \idbreg|Mux51~16_combout\ : std_logic;
SIGNAL \idbreg|Mux51~19_combout\ : std_logic;
SIGNAL \exmux2_2|Z[12]~5_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \exmux2_2|Z[15]~2_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \exula|Mux12~0_combout\ : std_logic;
SIGNAL \exula|Mux14~5_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~73_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~75_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~76_combout\ : std_logic;
SIGNAL \exula|Mux14~6_combout\ : std_logic;
SIGNAL \exula|Mux14~7_combout\ : std_logic;
SIGNAL \exula|Mux14~8_combout\ : std_logic;
SIGNAL \exula|Mux14~9_combout\ : std_logic;
SIGNAL \exula|Mux14~11_combout\ : std_logic;
SIGNAL \wbmux4|Mux14~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux14~1_combout\ : std_logic;
SIGNAL \idbreg|reg[15][17]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][17]~regout\ : std_logic;
SIGNAL \idbreg|Mux46~17_combout\ : std_logic;
SIGNAL \idbreg|Mux46~18_combout\ : std_logic;
SIGNAL \idbreg|reg[3][17]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[3][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][17]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[6][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][17]~regout\ : std_logic;
SIGNAL \idbreg|Mux46~12_combout\ : std_logic;
SIGNAL \idbreg|Mux46~13_combout\ : std_logic;
SIGNAL \idbreg|reg[1][17]~regout\ : std_logic;
SIGNAL \idbreg|Mux46~14_combout\ : std_logic;
SIGNAL \idbreg|Mux46~15_combout\ : std_logic;
SIGNAL \idbreg|Mux46~10_combout\ : std_logic;
SIGNAL \idbreg|Mux46~11_combout\ : std_logic;
SIGNAL \idbreg|Mux46~16_combout\ : std_logic;
SIGNAL \idbreg|reg[22][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][17]~regout\ : std_logic;
SIGNAL \idbreg|Mux46~0_combout\ : std_logic;
SIGNAL \idbreg|Mux46~1_combout\ : std_logic;
SIGNAL \idbreg|Mux46~2_combout\ : std_logic;
SIGNAL \idbreg|Mux46~3_combout\ : std_logic;
SIGNAL \idbreg|reg[28][17]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[28][17]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][17]~regout\ : std_logic;
SIGNAL \idbreg|Mux46~4_combout\ : std_logic;
SIGNAL \idbreg|Mux46~5_combout\ : std_logic;
SIGNAL \idbreg|Mux46~6_combout\ : std_logic;
SIGNAL \idbreg|Mux46~7_combout\ : std_logic;
SIGNAL \idbreg|Mux46~8_combout\ : std_logic;
SIGNAL \idbreg|Mux46~9_combout\ : std_logic;
SIGNAL \idbreg|Mux46~19_combout\ : std_logic;
SIGNAL \exula|Add0~53_combout\ : std_logic;
SIGNAL \exula|Add0~52\ : std_logic;
SIGNAL \exula|Add0~55\ : std_logic;
SIGNAL \exula|Add0~58\ : std_logic;
SIGNAL \exula|Add0~61\ : std_logic;
SIGNAL \exula|Add0~64\ : std_logic;
SIGNAL \exula|Add0~66_combout\ : std_logic;
SIGNAL \exula|Mux10~0_combout\ : std_logic;
SIGNAL \exula|Mux10~1_combout\ : std_logic;
SIGNAL \exula|Mux14~0_combout\ : std_logic;
SIGNAL \exula|Mux14~1_combout\ : std_logic;
SIGNAL \exula|Mux10~2_combout\ : std_logic;
SIGNAL \exula|Mux12~3_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~87_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~86_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~142_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \exula|Mux12~1_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~100_combout\ : std_logic;
SIGNAL \exula|Mux10~4_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \exula|Mux10~5_combout\ : std_logic;
SIGNAL \exula|Mux10~6_combout\ : std_logic;
SIGNAL \exula|Mux10~7_combout\ : std_logic;
SIGNAL \exula|Mux10~8_combout\ : std_logic;
SIGNAL \wbmux4|Mux10~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux10~1_combout\ : std_logic;
SIGNAL \idbreg|reg[11][21]~regout\ : std_logic;
SIGNAL \idbreg|Mux42~11_combout\ : std_logic;
SIGNAL \idbreg|reg[1][21]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[1][21]~regout\ : std_logic;
SIGNAL \idbreg|Mux42~12_combout\ : std_logic;
SIGNAL \idbreg|Mux42~13_combout\ : std_logic;
SIGNAL \idbreg|Mux42~14_combout\ : std_logic;
SIGNAL \idbreg|Mux42~15_combout\ : std_logic;
SIGNAL \idbreg|Mux42~16_combout\ : std_logic;
SIGNAL \idbreg|Mux42~7_combout\ : std_logic;
SIGNAL \idbreg|Mux42~8_combout\ : std_logic;
SIGNAL \idbreg|reg[30][21]~regout\ : std_logic;
SIGNAL \idbreg|Mux42~0_combout\ : std_logic;
SIGNAL \idbreg|Mux42~1_combout\ : std_logic;
SIGNAL \idbreg|reg[28][21]~regout\ : std_logic;
SIGNAL \idbreg|Mux42~4_combout\ : std_logic;
SIGNAL \idbreg|Mux42~5_combout\ : std_logic;
SIGNAL \idbreg|Mux42~2_combout\ : std_logic;
SIGNAL \idbreg|Mux42~3_combout\ : std_logic;
SIGNAL \idbreg|Mux42~6_combout\ : std_logic;
SIGNAL \idbreg|Mux42~9_combout\ : std_logic;
SIGNAL \idbreg|Mux42~19_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data2_out[21]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|write_data_out[21]~feeder_combout\ : std_logic;
SIGNAL \ifsomador|result[17]~31\ : std_logic;
SIGNAL \ifsomador|result[18]~32_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[17]~29\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[18]~30_combout\ : std_logic;
SIGNAL \ifmux4|Mux13~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux13~1_combout\ : std_logic;
SIGNAL \ifsomador|result[18]~33\ : std_logic;
SIGNAL \ifsomador|result[19]~34_combout\ : std_logic;
SIGNAL \idex_pipeline|PC4_out[19]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|PC4_shift_out[19]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[19]~feeder_combout\ : std_logic;
SIGNAL \exmux2_2|Z[19]~29_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~71_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~68_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~90_combout\ : std_logic;
SIGNAL \exula|Mux12~10_combout\ : std_logic;
SIGNAL \exula|Mux12~11_combout\ : std_logic;
SIGNAL \exula|Mux12~12_combout\ : std_logic;
SIGNAL \wbmux4|Mux12~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux12~1_combout\ : std_logic;
SIGNAL \idbreg|reg[27][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][19]~regout\ : std_logic;
SIGNAL \idbreg|Mux44~7_combout\ : std_logic;
SIGNAL \idbreg|Mux44~8_combout\ : std_logic;
SIGNAL \idbreg|reg[30][19]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[30][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[26][19]~regout\ : std_logic;
SIGNAL \idbreg|Mux44~1_combout\ : std_logic;
SIGNAL \idbreg|reg[29][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[21][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][19]~regout\ : std_logic;
SIGNAL \idbreg|Mux44~2_combout\ : std_logic;
SIGNAL \idbreg|Mux44~3_combout\ : std_logic;
SIGNAL \idbreg|reg[24][19]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[24][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][19]~regout\ : std_logic;
SIGNAL \idbreg|Mux44~4_combout\ : std_logic;
SIGNAL \idbreg|reg[20][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[28][19]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[28][19]~regout\ : std_logic;
SIGNAL \idbreg|Mux44~5_combout\ : std_logic;
SIGNAL \idbreg|Mux44~6_combout\ : std_logic;
SIGNAL \idbreg|Mux44~9_combout\ : std_logic;
SIGNAL \idbreg|reg[9][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[11][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][19]~regout\ : std_logic;
SIGNAL \idbreg|Mux44~10_combout\ : std_logic;
SIGNAL \idbreg|Mux44~11_combout\ : std_logic;
SIGNAL \idbreg|reg[3][19]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[3][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[2][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][19]~regout\ : std_logic;
SIGNAL \idbreg|Mux44~12_combout\ : std_logic;
SIGNAL \idbreg|Mux44~13_combout\ : std_logic;
SIGNAL \idbreg|Mux44~14_combout\ : std_logic;
SIGNAL \idbreg|Mux44~15_combout\ : std_logic;
SIGNAL \idbreg|Mux44~16_combout\ : std_logic;
SIGNAL \idbreg|Mux44~19_combout\ : std_logic;
SIGNAL \memwb_pipeline|write_data_breg_out[25]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux6~1_combout\ : std_logic;
SIGNAL \idbreg|reg[9][25]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[9][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[11][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][25]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[10][25]~regout\ : std_logic;
SIGNAL \idbreg|Mux38~10_combout\ : std_logic;
SIGNAL \idbreg|Mux38~11_combout\ : std_logic;
SIGNAL \idbreg|reg[3][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[2][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][25]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[4][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][25]~regout\ : std_logic;
SIGNAL \idbreg|Mux38~12_combout\ : std_logic;
SIGNAL \idbreg|Mux38~13_combout\ : std_logic;
SIGNAL \idbreg|Mux38~14_combout\ : std_logic;
SIGNAL \idbreg|Mux38~15_combout\ : std_logic;
SIGNAL \idbreg|Mux38~16_combout\ : std_logic;
SIGNAL \idbreg|reg[31][25]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[31][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[27][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][25]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[23][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][25]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[19][25]~regout\ : std_logic;
SIGNAL \idbreg|Mux38~7_combout\ : std_logic;
SIGNAL \idbreg|Mux38~8_combout\ : std_logic;
SIGNAL \idbreg|reg[21][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][25]~regout\ : std_logic;
SIGNAL \idbreg|Mux38~2_combout\ : std_logic;
SIGNAL \idbreg|Mux38~3_combout\ : std_logic;
SIGNAL \idbreg|reg[28][25]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[28][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[20][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][25]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[24][25]~regout\ : std_logic;
SIGNAL \idbreg|Mux38~4_combout\ : std_logic;
SIGNAL \idbreg|Mux38~5_combout\ : std_logic;
SIGNAL \idbreg|Mux38~6_combout\ : std_logic;
SIGNAL \idbreg|reg[26][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[30][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][25]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][25]~regout\ : std_logic;
SIGNAL \idbreg|Mux38~0_combout\ : std_logic;
SIGNAL \idbreg|Mux38~1_combout\ : std_logic;
SIGNAL \idbreg|Mux38~9_combout\ : std_logic;
SIGNAL \idbreg|Mux38~19_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~33_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~35_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~38_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~37_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~39_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~72_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~73_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~91_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \exula|Mux28~20_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \exula|Mux11~12_combout\ : std_logic;
SIGNAL \exula|Mux11~13_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~122_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~92_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~93_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~94_combout\ : std_logic;
SIGNAL \exula|Mux11~7_combout\ : std_logic;
SIGNAL \exula|Mux11~8_combout\ : std_logic;
SIGNAL \exula|Mux11~9_combout\ : std_logic;
SIGNAL \exula|Mux11~10_combout\ : std_logic;
SIGNAL \exula|Mux11~11_combout\ : std_logic;
SIGNAL \wbmux4|Mux11~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux11~1_combout\ : std_logic;
SIGNAL \idbreg|reg[10][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux11~0_combout\ : std_logic;
SIGNAL \idbreg|Mux11~1_combout\ : std_logic;
SIGNAL \idbreg|reg[1][20]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux11~12_combout\ : std_logic;
SIGNAL \idbreg|Mux11~13_combout\ : std_logic;
SIGNAL \idbreg|Mux11~14_combout\ : std_logic;
SIGNAL \idbreg|Mux11~15_combout\ : std_logic;
SIGNAL \idbreg|Mux11~2_combout\ : std_logic;
SIGNAL \idbreg|Mux11~3_combout\ : std_logic;
SIGNAL \idbreg|reg[30][20]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[30][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux11~4_combout\ : std_logic;
SIGNAL \idbreg|Mux11~5_combout\ : std_logic;
SIGNAL \idbreg|Mux11~6_combout\ : std_logic;
SIGNAL \idbreg|Mux11~7_combout\ : std_logic;
SIGNAL \idbreg|Mux11~8_combout\ : std_logic;
SIGNAL \idbreg|reg[31][20]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[31][20]~regout\ : std_logic;
SIGNAL \idbreg|Mux11~9_combout\ : std_logic;
SIGNAL \idbreg|Mux11~10_combout\ : std_logic;
SIGNAL \idbreg|Mux11~11_combout\ : std_logic;
SIGNAL \idbreg|Mux11~16_combout\ : std_logic;
SIGNAL \idbreg|Mux11~19_combout\ : std_logic;
SIGNAL \ifsomador|result[19]~35\ : std_logic;
SIGNAL \ifsomador|result[20]~36_combout\ : std_logic;
SIGNAL \ifmux4|Mux11~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux11~1_combout\ : std_logic;
SIGNAL \ifsomador|result[20]~37\ : std_logic;
SIGNAL \ifsomador|result[21]~39\ : std_logic;
SIGNAL \ifsomador|result[22]~40_combout\ : std_logic;
SIGNAL \ifmux4|Mux9~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux9~1_combout\ : std_logic;
SIGNAL \ifsomador|result[22]~41\ : std_logic;
SIGNAL \ifsomador|result[23]~43\ : std_logic;
SIGNAL \ifsomador|result[24]~45\ : std_logic;
SIGNAL \ifsomador|result[25]~47\ : std_logic;
SIGNAL \ifsomador|result[26]~48_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[26]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux5~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux5~1_combout\ : std_logic;
SIGNAL \idbreg|reg[10][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[9][26]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[9][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux37~0_combout\ : std_logic;
SIGNAL \idbreg|Mux37~1_combout\ : std_logic;
SIGNAL \idbreg|reg[2][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[3][26]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[3][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux37~15_combout\ : std_logic;
SIGNAL \idbreg|reg[26][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux37~4_combout\ : std_logic;
SIGNAL \idbreg|Mux37~5_combout\ : std_logic;
SIGNAL \idbreg|reg[20][26]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[20][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[28][26]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[28][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux37~6_combout\ : std_logic;
SIGNAL \idbreg|Mux37~7_combout\ : std_logic;
SIGNAL \idbreg|Mux37~8_combout\ : std_logic;
SIGNAL \idbreg|reg[27][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[31][26]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[31][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux37~10_combout\ : std_logic;
SIGNAL \idbreg|Mux37~11_combout\ : std_logic;
SIGNAL \idbreg|Mux37~16_combout\ : std_logic;
SIGNAL \idbreg|Mux37~19_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~53_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~54_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~78_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~77_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~93_combout\ : std_logic;
SIGNAL \exula|a32~108_combout\ : std_logic;
SIGNAL \exula|Add0~21_combout\ : std_logic;
SIGNAL \exula|Mux25~10_combout\ : std_logic;
SIGNAL \exula|Mux25~11_combout\ : std_logic;
SIGNAL \exula|Mux24~5_combout\ : std_logic;
SIGNAL \exula|Mux25~4_combout\ : std_logic;
SIGNAL \exula|Mux25~5_combout\ : std_logic;
SIGNAL \exmux2_2|Z[5]~12_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \exula|Mux25~6_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~44_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~43_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~45_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~61_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~124_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~104_combout\ : std_logic;
SIGNAL \exula|Mux25~7_combout\ : std_logic;
SIGNAL \exula|Mux25~8_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~49_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~50_combout\ : std_logic;
SIGNAL \exula|Mux25~9_combout\ : std_logic;
SIGNAL \exula|Mux25~12_combout\ : std_logic;
SIGNAL \exula|Mux25~13_combout\ : std_logic;
SIGNAL \exula|Mux25~14_combout\ : std_logic;
SIGNAL \memwb_pipeline|write_data_breg_out[24]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux7~1_combout\ : std_logic;
SIGNAL \idbreg|reg[12][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][24]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[14][24]~regout\ : std_logic;
SIGNAL \idbreg|Mux39~17_combout\ : std_logic;
SIGNAL \idbreg|reg[13][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[15][24]~regout\ : std_logic;
SIGNAL \idbreg|Mux39~18_combout\ : std_logic;
SIGNAL \idbreg|reg[11][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][24]~regout\ : std_logic;
SIGNAL \idbreg|Mux39~1_combout\ : std_logic;
SIGNAL \idbreg|reg[2][24]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[2][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][24]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[1][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][24]~regout\ : std_logic;
SIGNAL \idbreg|Mux39~12_combout\ : std_logic;
SIGNAL \idbreg|Mux39~13_combout\ : std_logic;
SIGNAL \idbreg|Mux39~14_combout\ : std_logic;
SIGNAL \idbreg|Mux39~15_combout\ : std_logic;
SIGNAL \idbreg|reg[31][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][24]~regout\ : std_logic;
SIGNAL \idbreg|Mux39~9_combout\ : std_logic;
SIGNAL \idbreg|Mux39~10_combout\ : std_logic;
SIGNAL \idbreg|reg[26][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][24]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[18][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[22][24]~regout\ : std_logic;
SIGNAL \idbreg|Mux39~4_combout\ : std_logic;
SIGNAL \idbreg|Mux39~5_combout\ : std_logic;
SIGNAL \idbreg|reg[28][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][24]~regout\ : std_logic;
SIGNAL \idbreg|Mux39~6_combout\ : std_logic;
SIGNAL \idbreg|Mux39~7_combout\ : std_logic;
SIGNAL \idbreg|Mux39~8_combout\ : std_logic;
SIGNAL \idbreg|Mux39~11_combout\ : std_logic;
SIGNAL \idbreg|Mux39~16_combout\ : std_logic;
SIGNAL \idbreg|Mux39~19_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data2_out[24]~feeder_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~34_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~66_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~107_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~94_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \exula|Mux8~3_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~106_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~108_combout\ : std_logic;
SIGNAL \exula|Mux8~4_combout\ : std_logic;
SIGNAL \exula|Mux8~5_combout\ : std_logic;
SIGNAL \exula|Mux8~6_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data1_out[23]~feeder_combout\ : std_logic;
SIGNAL \exmux2_1|Z[23]~16_combout\ : std_logic;
SIGNAL \exula|Mux8~7_combout\ : std_logic;
SIGNAL \exula|Mux8~8_combout\ : std_logic;
SIGNAL \wbmux4|Mux8~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux8~1_combout\ : std_logic;
SIGNAL \idbreg|reg[10][23]~regout\ : std_logic;
SIGNAL \idbreg|Mux8~10_combout\ : std_logic;
SIGNAL \idbreg|reg[9][23]~regout\ : std_logic;
SIGNAL \idbreg|Mux8~11_combout\ : std_logic;
SIGNAL \idbreg|reg[7][23]~regout\ : std_logic;
SIGNAL \idbreg|Mux8~12_combout\ : std_logic;
SIGNAL \idbreg|Mux8~13_combout\ : std_logic;
SIGNAL \idbreg|Mux8~14_combout\ : std_logic;
SIGNAL \idbreg|Mux8~15_combout\ : std_logic;
SIGNAL \idbreg|Mux8~16_combout\ : std_logic;
SIGNAL \idbreg|reg[24][23]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][23]~regout\ : std_logic;
SIGNAL \idbreg|Mux8~4_combout\ : std_logic;
SIGNAL \idbreg|Mux8~5_combout\ : std_logic;
SIGNAL \idbreg|Mux8~6_combout\ : std_logic;
SIGNAL \idbreg|Mux8~7_combout\ : std_logic;
SIGNAL \idbreg|Mux8~8_combout\ : std_logic;
SIGNAL \idbreg|Mux8~9_combout\ : std_logic;
SIGNAL \idbreg|Mux8~19_combout\ : std_logic;
SIGNAL \ifmux4|Mux8~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux8~1_combout\ : std_logic;
SIGNAL \ifsomador|result[23]~42_combout\ : std_logic;
SIGNAL \idex_pipeline|PC4_out[22]~feeder_combout\ : std_logic;
SIGNAL \exsomador|result[17]~31\ : std_logic;
SIGNAL \exsomador|result[18]~33\ : std_logic;
SIGNAL \exsomador|result[19]~35\ : std_logic;
SIGNAL \exsomador|result[20]~37\ : std_logic;
SIGNAL \exsomador|result[21]~39\ : std_logic;
SIGNAL \exsomador|result[22]~41\ : std_logic;
SIGNAL \exsomador|result[23]~43\ : std_logic;
SIGNAL \exsomador|result[24]~45\ : std_logic;
SIGNAL \exsomador|result[25]~47\ : std_logic;
SIGNAL \exsomador|result[26]~49\ : std_logic;
SIGNAL \exsomador|result[27]~51\ : std_logic;
SIGNAL \exsomador|result[28]~53\ : std_logic;
SIGNAL \exsomador|result[29]~55\ : std_logic;
SIGNAL \exsomador|result[30]~56_combout\ : std_logic;
SIGNAL \exsomador|result[29]~54_combout\ : std_logic;
SIGNAL \exsomador|result[28]~52_combout\ : std_logic;
SIGNAL \exsomador|result[27]~50_combout\ : std_logic;
SIGNAL \exsomador|result[26]~48_combout\ : std_logic;
SIGNAL \exsomador|result[24]~44_combout\ : std_logic;
SIGNAL \exsomador|result[23]~42_combout\ : std_logic;
SIGNAL \exsomador|result[21]~38_combout\ : std_logic;
SIGNAL \exsomador|result[20]~36_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[18]~31\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[19]~33\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[20]~35\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[21]~37\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[22]~39\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[23]~41\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[24]~43\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[25]~45\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[26]~47\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[27]~49\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[28]~51\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[29]~53\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[30]~54_combout\ : std_logic;
SIGNAL \ifmux4|Mux1~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux1~1_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[29]~52_combout\ : std_logic;
SIGNAL \ifsomador|result[26]~49\ : std_logic;
SIGNAL \ifsomador|result[27]~51\ : std_logic;
SIGNAL \ifsomador|result[28]~52_combout\ : std_logic;
SIGNAL \ifmux4|Mux3~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux3~1_combout\ : std_logic;
SIGNAL \ifsomador|result[28]~53\ : std_logic;
SIGNAL \ifsomador|result[29]~54_combout\ : std_logic;
SIGNAL \ifmux4|Mux2~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux2~1_combout\ : std_logic;
SIGNAL \ifsomador|result[29]~55\ : std_logic;
SIGNAL \ifsomador|result[30]~56_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[30]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux1~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux1~1_combout\ : std_logic;
SIGNAL \idbreg|reg[21][30]~regout\ : std_logic;
SIGNAL \idbreg|Mux33~2_combout\ : std_logic;
SIGNAL \idbreg|Mux33~3_combout\ : std_logic;
SIGNAL \idbreg|Mux33~6_combout\ : std_logic;
SIGNAL \idbreg|Mux33~7_combout\ : std_logic;
SIGNAL \idbreg|reg[26][30]~regout\ : std_logic;
SIGNAL \idbreg|Mux33~4_combout\ : std_logic;
SIGNAL \idbreg|Mux33~5_combout\ : std_logic;
SIGNAL \idbreg|Mux33~8_combout\ : std_logic;
SIGNAL \idbreg|Mux33~11_combout\ : std_logic;
SIGNAL \idbreg|reg[6][30]~regout\ : std_logic;
SIGNAL \idbreg|Mux33~12_combout\ : std_logic;
SIGNAL \idbreg|Mux33~13_combout\ : std_logic;
SIGNAL \idbreg|Mux33~14_combout\ : std_logic;
SIGNAL \idbreg|Mux33~15_combout\ : std_logic;
SIGNAL \idbreg|Mux33~16_combout\ : std_logic;
SIGNAL \idbreg|reg[11][30]~regout\ : std_logic;
SIGNAL \idbreg|Mux33~0_combout\ : std_logic;
SIGNAL \idbreg|Mux33~1_combout\ : std_logic;
SIGNAL \idbreg|Mux33~19_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~36_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~75_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~74_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~76_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~92_combout\ : std_logic;
SIGNAL \exula|Mux26~11_combout\ : std_logic;
SIGNAL \exula|Mux24~4_combout\ : std_logic;
SIGNAL \exula|Mux26~7_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~123_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~101_combout\ : std_logic;
SIGNAL \exula|Mux26~4_combout\ : std_logic;
SIGNAL \exula|Mux26~5_combout\ : std_logic;
SIGNAL \exula|Mux26~6_combout\ : std_logic;
SIGNAL \exula|Mux26~8_combout\ : std_logic;
SIGNAL \exula|Mux26~12_combout\ : std_logic;
SIGNAL \exula|Mux26~13_combout\ : std_logic;
SIGNAL \wbmux4|Mux4~1_combout\ : std_logic;
SIGNAL \idbreg|reg[12][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux36~17_combout\ : std_logic;
SIGNAL \idbreg|reg[14][27]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[14][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[15][27]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux36~18_combout\ : std_logic;
SIGNAL \idbreg|reg[8][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][27]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[10][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux36~10_combout\ : std_logic;
SIGNAL \idbreg|reg[9][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux36~11_combout\ : std_logic;
SIGNAL \idbreg|reg[2][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][27]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[5][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux36~12_combout\ : std_logic;
SIGNAL \idbreg|Mux36~13_combout\ : std_logic;
SIGNAL \idbreg|Mux36~14_combout\ : std_logic;
SIGNAL \idbreg|Mux36~15_combout\ : std_logic;
SIGNAL \idbreg|Mux36~16_combout\ : std_logic;
SIGNAL \idbreg|reg[22][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux36~0_combout\ : std_logic;
SIGNAL \idbreg|reg[26][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[30][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux36~1_combout\ : std_logic;
SIGNAL \idbreg|reg[27][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux36~7_combout\ : std_logic;
SIGNAL \idbreg|Mux36~8_combout\ : std_logic;
SIGNAL \idbreg|reg[17][27]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[17][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux36~2_combout\ : std_logic;
SIGNAL \idbreg|reg[29][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux36~3_combout\ : std_logic;
SIGNAL \idbreg|reg[20][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux36~4_combout\ : std_logic;
SIGNAL \idbreg|Mux36~5_combout\ : std_logic;
SIGNAL \idbreg|Mux36~6_combout\ : std_logic;
SIGNAL \idbreg|Mux36~9_combout\ : std_logic;
SIGNAL \idbreg|Mux36~19_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~69_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~70_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~88_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~91_combout\ : std_logic;
SIGNAL \exula|Mux28~14_combout\ : std_logic;
SIGNAL \exula|Mux28~15_combout\ : std_logic;
SIGNAL \exula|Mux28~16_combout\ : std_logic;
SIGNAL \exula|Mux28~19_combout\ : std_logic;
SIGNAL \memwb_pipeline|write_data_breg_out[10]~feeder_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~80_combout\ : std_logic;
SIGNAL \exula|Mux21~4_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \exula|Mux21~3_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~81_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~111_combout\ : std_logic;
SIGNAL \exula|Mux21~5_combout\ : std_logic;
SIGNAL \exula|Mux21~6_combout\ : std_logic;
SIGNAL \exula|Mux21~7_combout\ : std_logic;
SIGNAL \exula|Mux21~8_combout\ : std_logic;
SIGNAL \exmem_pipeline|adress_out[10]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux21~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux21~1_combout\ : std_logic;
SIGNAL \idbreg|reg[13][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][10]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[14][10]~regout\ : std_logic;
SIGNAL \idbreg|Mux53~17_combout\ : std_logic;
SIGNAL \idbreg|Mux53~18_combout\ : std_logic;
SIGNAL \idbreg|reg[10][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[11][10]~regout\ : std_logic;
SIGNAL \idbreg|Mux53~1_combout\ : std_logic;
SIGNAL \idbreg|reg[2][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[3][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][10]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[4][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][10]~regout\ : std_logic;
SIGNAL \idbreg|Mux53~12_combout\ : std_logic;
SIGNAL \idbreg|Mux53~13_combout\ : std_logic;
SIGNAL \idbreg|Mux53~14_combout\ : std_logic;
SIGNAL \idbreg|Mux53~15_combout\ : std_logic;
SIGNAL \idbreg|reg[17][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][10]~regout\ : std_logic;
SIGNAL \idbreg|Mux53~2_combout\ : std_logic;
SIGNAL \idbreg|reg[29][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[21][10]~regout\ : std_logic;
SIGNAL \idbreg|Mux53~3_combout\ : std_logic;
SIGNAL \idbreg|reg[28][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][10]~regout\ : std_logic;
SIGNAL \idbreg|Mux53~6_combout\ : std_logic;
SIGNAL \idbreg|Mux53~7_combout\ : std_logic;
SIGNAL \idbreg|reg[26][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[30][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][10]~regout\ : std_logic;
SIGNAL \idbreg|Mux53~4_combout\ : std_logic;
SIGNAL \idbreg|Mux53~5_combout\ : std_logic;
SIGNAL \idbreg|Mux53~8_combout\ : std_logic;
SIGNAL \idbreg|reg[27][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[31][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][10]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[23][10]~regout\ : std_logic;
SIGNAL \idbreg|Mux53~9_combout\ : std_logic;
SIGNAL \idbreg|Mux53~10_combout\ : std_logic;
SIGNAL \idbreg|Mux53~11_combout\ : std_logic;
SIGNAL \idbreg|Mux53~16_combout\ : std_logic;
SIGNAL \idbreg|Mux53~19_combout\ : std_logic;
SIGNAL \exmux2_2|Z[10]~8_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~34_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~46_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~64_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~61_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~62_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~63_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~65_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~66_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~77_combout\ : std_logic;
SIGNAL \exula|Mux30~0_combout\ : std_logic;
SIGNAL \exula|Mux30~1_combout\ : std_logic;
SIGNAL \exula|Mux30~7_combout\ : std_logic;
SIGNAL \exmem_pipeline|adress_out[1]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|write_data_breg_out[3]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux28~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux28~1_combout\ : std_logic;
SIGNAL \idbreg|reg[14][3]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[14][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[15][3]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][3]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][3]~regout\ : std_logic;
SIGNAL \idbreg|Mux28~17_combout\ : std_logic;
SIGNAL \idbreg|Mux28~18_combout\ : std_logic;
SIGNAL \idbreg|reg[19][3]~regout\ : std_logic;
SIGNAL \idbreg|Mux28~7_combout\ : std_logic;
SIGNAL \idbreg|Mux28~8_combout\ : std_logic;
SIGNAL \idbreg|Mux28~0_combout\ : std_logic;
SIGNAL \idbreg|Mux28~1_combout\ : std_logic;
SIGNAL \idbreg|reg[25][3]~regout\ : std_logic;
SIGNAL \idbreg|Mux28~2_combout\ : std_logic;
SIGNAL \idbreg|Mux28~3_combout\ : std_logic;
SIGNAL \idbreg|Mux28~4_combout\ : std_logic;
SIGNAL \idbreg|reg[28][3]~regout\ : std_logic;
SIGNAL \idbreg|Mux28~5_combout\ : std_logic;
SIGNAL \idbreg|Mux28~6_combout\ : std_logic;
SIGNAL \idbreg|Mux28~9_combout\ : std_logic;
SIGNAL \idbreg|reg[3][3]~regout\ : std_logic;
SIGNAL \idbreg|Mux28~13_combout\ : std_logic;
SIGNAL \idbreg|Mux28~14_combout\ : std_logic;
SIGNAL \idbreg|Mux28~15_combout\ : std_logic;
SIGNAL \idbreg|Mux28~10_combout\ : std_logic;
SIGNAL \idbreg|Mux28~11_combout\ : std_logic;
SIGNAL \idbreg|Mux28~16_combout\ : std_logic;
SIGNAL \idbreg|Mux28~19_combout\ : std_logic;
SIGNAL \exmux2_1|Z[3]~3_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~139_combout\ : std_logic;
SIGNAL \exula|Mux29~2_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~82_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~83_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~84_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~85_combout\ : std_logic;
SIGNAL \exula|Mux29~4_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~60_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~55_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~89_combout\ : std_logic;
SIGNAL \exula|Mux29~5_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~31_combout\ : std_logic;
SIGNAL \exula|Mux29~0_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~30_combout\ : std_logic;
SIGNAL \exula|Mux29~1_combout\ : std_logic;
SIGNAL \exula|Mux29~6_combout\ : std_logic;
SIGNAL \exula|a32~104_combout\ : std_logic;
SIGNAL \exula|Add0~9_combout\ : std_logic;
SIGNAL \exula|Mux29~7_combout\ : std_logic;
SIGNAL \exula|Mux29~8_combout\ : std_logic;
SIGNAL \exula|Mux29~9_combout\ : std_logic;
SIGNAL \wbmux4|Mux29~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux29~1_combout\ : std_logic;
SIGNAL \idbreg|reg[13][2]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][2]~regout\ : std_logic;
SIGNAL \idbreg|Mux29~17_combout\ : std_logic;
SIGNAL \idbreg|reg[15][2]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][2]~regout\ : std_logic;
SIGNAL \idbreg|Mux29~18_combout\ : std_logic;
SIGNAL \idbreg|Mux29~0_combout\ : std_logic;
SIGNAL \idbreg|Mux29~1_combout\ : std_logic;
SIGNAL \idbreg|reg[7][2]~regout\ : std_logic;
SIGNAL \idbreg|Mux29~12_combout\ : std_logic;
SIGNAL \idbreg|Mux29~13_combout\ : std_logic;
SIGNAL \idbreg|Mux29~14_combout\ : std_logic;
SIGNAL \idbreg|reg[2][2]~regout\ : std_logic;
SIGNAL \idbreg|Mux29~15_combout\ : std_logic;
SIGNAL \idbreg|Mux29~6_combout\ : std_logic;
SIGNAL \idbreg|Mux29~7_combout\ : std_logic;
SIGNAL \idbreg|Mux29~4_combout\ : std_logic;
SIGNAL \idbreg|Mux29~5_combout\ : std_logic;
SIGNAL \idbreg|Mux29~8_combout\ : std_logic;
SIGNAL \idbreg|Mux29~9_combout\ : std_logic;
SIGNAL \idbreg|reg[31][2]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[31][2]~regout\ : std_logic;
SIGNAL \idbreg|Mux29~10_combout\ : std_logic;
SIGNAL \idbreg|Mux29~11_combout\ : std_logic;
SIGNAL \idbreg|Mux29~16_combout\ : std_logic;
SIGNAL \idbreg|Mux29~19_combout\ : std_logic;
SIGNAL \exmux2_1|Z[2]~0_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~96_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~97_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~50_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~95_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \exula|Mux27~4_combout\ : std_logic;
SIGNAL \exula|Mux27~6_combout\ : std_logic;
SIGNAL \exula|Mux27~7_combout\ : std_logic;
SIGNAL \exula|Mux27~8_combout\ : std_logic;
SIGNAL \exula|Mux27~12_combout\ : std_logic;
SIGNAL \exula|Mux27~13_combout\ : std_logic;
SIGNAL \wbmux4|Mux27~0_combout\ : std_logic;
SIGNAL \memwb_pipeline|write_data_breg_out[4]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux27~1_combout\ : std_logic;
SIGNAL \idbreg|reg[14][4]~regout\ : std_logic;
SIGNAL \idbreg|Mux27~17_combout\ : std_logic;
SIGNAL \idbreg|Mux27~18_combout\ : std_logic;
SIGNAL \idbreg|Mux27~12_combout\ : std_logic;
SIGNAL \idbreg|Mux27~13_combout\ : std_logic;
SIGNAL \idbreg|Mux27~14_combout\ : std_logic;
SIGNAL \idbreg|Mux27~15_combout\ : std_logic;
SIGNAL \idbreg|reg[25][4]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][4]~regout\ : std_logic;
SIGNAL \idbreg|Mux27~2_combout\ : std_logic;
SIGNAL \idbreg|Mux27~3_combout\ : std_logic;
SIGNAL \idbreg|Mux27~4_combout\ : std_logic;
SIGNAL \idbreg|Mux27~5_combout\ : std_logic;
SIGNAL \idbreg|reg[28][4]~regout\ : std_logic;
SIGNAL \idbreg|Mux27~6_combout\ : std_logic;
SIGNAL \idbreg|Mux27~7_combout\ : std_logic;
SIGNAL \idbreg|Mux27~8_combout\ : std_logic;
SIGNAL \idbreg|Mux27~11_combout\ : std_logic;
SIGNAL \idbreg|Mux27~16_combout\ : std_logic;
SIGNAL \idbreg|Mux27~19_combout\ : std_logic;
SIGNAL \exmux2_1|Z[4]~4_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \exula|Mux31~2_combout\ : std_logic;
SIGNAL \exula|Mux31~3_combout\ : std_logic;
SIGNAL \exula|Mux31~9_combout\ : std_logic;
SIGNAL \exula|Add0~3_combout\ : std_logic;
SIGNAL \exula|Mux31~5_combout\ : std_logic;
SIGNAL \exula|Mux31~6_combout\ : std_logic;
SIGNAL \exmux2_1|Z[31]~11_combout\ : std_logic;
SIGNAL \exmux2_2|Z[28]~20_combout\ : std_logic;
SIGNAL \exmux2_2|Z[27]~21_combout\ : std_logic;
SIGNAL \exmux2_2|Z[26]~22_combout\ : std_logic;
SIGNAL \exmux2_2|Z[25]~23_combout\ : std_logic;
SIGNAL \idbreg|reg[9][24]~regout\ : std_logic;
SIGNAL \idbreg|Mux7~0_combout\ : std_logic;
SIGNAL \idbreg|Mux7~1_combout\ : std_logic;
SIGNAL \idbreg|Mux7~12_combout\ : std_logic;
SIGNAL \idbreg|Mux7~13_combout\ : std_logic;
SIGNAL \idbreg|Mux7~14_combout\ : std_logic;
SIGNAL \idbreg|Mux7~15_combout\ : std_logic;
SIGNAL \idbreg|reg[25][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][24]~regout\ : std_logic;
SIGNAL \idbreg|Mux7~2_combout\ : std_logic;
SIGNAL \idbreg|reg[29][24]~regout\ : std_logic;
SIGNAL \idbreg|reg[21][24]~regout\ : std_logic;
SIGNAL \idbreg|Mux7~3_combout\ : std_logic;
SIGNAL \idbreg|Mux7~4_combout\ : std_logic;
SIGNAL \idbreg|Mux7~5_combout\ : std_logic;
SIGNAL \idbreg|reg[24][24]~regout\ : std_logic;
SIGNAL \idbreg|Mux7~6_combout\ : std_logic;
SIGNAL \idbreg|reg[20][24]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[20][24]~regout\ : std_logic;
SIGNAL \idbreg|Mux7~7_combout\ : std_logic;
SIGNAL \idbreg|Mux7~8_combout\ : std_logic;
SIGNAL \idbreg|reg[27][24]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[27][24]~regout\ : std_logic;
SIGNAL \idbreg|Mux7~9_combout\ : std_logic;
SIGNAL \idbreg|Mux7~10_combout\ : std_logic;
SIGNAL \idbreg|Mux7~11_combout\ : std_logic;
SIGNAL \idbreg|Mux7~16_combout\ : std_logic;
SIGNAL \idbreg|Mux7~19_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data1_out[24]~feeder_combout\ : std_logic;
SIGNAL \exmux2_1|Z[24]~15_combout\ : std_logic;
SIGNAL \exmux2_2|Z[22]~26_combout\ : std_logic;
SIGNAL \exmux2_1|Z[21]~6_combout\ : std_logic;
SIGNAL \exmux2_2|Z[17]~31_combout\ : std_logic;
SIGNAL \idbreg|reg[13][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][12]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][12]~regout\ : std_logic;
SIGNAL \idbreg|Mux19~17_combout\ : std_logic;
SIGNAL \idbreg|Mux19~18_combout\ : std_logic;
SIGNAL \idbreg|Mux19~0_combout\ : std_logic;
SIGNAL \idbreg|Mux19~1_combout\ : std_logic;
SIGNAL \idbreg|reg[5][12]~regout\ : std_logic;
SIGNAL \idbreg|Mux19~12_combout\ : std_logic;
SIGNAL \idbreg|Mux19~13_combout\ : std_logic;
SIGNAL \idbreg|Mux19~14_combout\ : std_logic;
SIGNAL \idbreg|Mux19~15_combout\ : std_logic;
SIGNAL \idbreg|reg[31][12]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[31][12]~regout\ : std_logic;
SIGNAL \idbreg|Mux19~10_combout\ : std_logic;
SIGNAL \idbreg|reg[24][12]~regout\ : std_logic;
SIGNAL \idbreg|Mux19~6_combout\ : std_logic;
SIGNAL \idbreg|Mux19~7_combout\ : std_logic;
SIGNAL \idbreg|Mux19~4_combout\ : std_logic;
SIGNAL \idbreg|Mux19~5_combout\ : std_logic;
SIGNAL \idbreg|Mux19~8_combout\ : std_logic;
SIGNAL \idbreg|Mux19~11_combout\ : std_logic;
SIGNAL \idbreg|Mux19~16_combout\ : std_logic;
SIGNAL \idbreg|Mux19~19_combout\ : std_logic;
SIGNAL \exmux2_1|Z[12]~24_combout\ : std_logic;
SIGNAL \idbreg|reg[12][8]~regout\ : std_logic;
SIGNAL \idbreg|Mux23~17_combout\ : std_logic;
SIGNAL \idbreg|reg[15][8]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][8]~regout\ : std_logic;
SIGNAL \idbreg|Mux23~18_combout\ : std_logic;
SIGNAL \idbreg|reg[11][8]~regout\ : std_logic;
SIGNAL \idbreg|Mux23~0_combout\ : std_logic;
SIGNAL \idbreg|Mux23~1_combout\ : std_logic;
SIGNAL \idbreg|reg[3][8]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][8]~regout\ : std_logic;
SIGNAL \idbreg|Mux23~12_combout\ : std_logic;
SIGNAL \idbreg|Mux23~13_combout\ : std_logic;
SIGNAL \idbreg|Mux23~14_combout\ : std_logic;
SIGNAL \idbreg|Mux23~15_combout\ : std_logic;
SIGNAL \idbreg|Mux23~3_combout\ : std_logic;
SIGNAL \idbreg|Mux23~9_combout\ : std_logic;
SIGNAL \idbreg|Mux23~10_combout\ : std_logic;
SIGNAL \idbreg|reg[30][8]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[30][8]~regout\ : std_logic;
SIGNAL \idbreg|Mux23~4_combout\ : std_logic;
SIGNAL \idbreg|Mux23~5_combout\ : std_logic;
SIGNAL \idbreg|Mux23~6_combout\ : std_logic;
SIGNAL \idbreg|reg[20][8]~regout\ : std_logic;
SIGNAL \idbreg|Mux23~7_combout\ : std_logic;
SIGNAL \idbreg|Mux23~8_combout\ : std_logic;
SIGNAL \idbreg|Mux23~11_combout\ : std_logic;
SIGNAL \idbreg|Mux23~16_combout\ : std_logic;
SIGNAL \idbreg|Mux23~19_combout\ : std_logic;
SIGNAL \exmux2_1|Z[8]~28_combout\ : std_logic;
SIGNAL \exmux2_1|Z[7]~29_combout\ : std_logic;
SIGNAL \exula|LessThan0~1_cout\ : std_logic;
SIGNAL \exula|LessThan0~3_cout\ : std_logic;
SIGNAL \exula|LessThan0~5_cout\ : std_logic;
SIGNAL \exula|LessThan0~7_cout\ : std_logic;
SIGNAL \exula|LessThan0~9_cout\ : std_logic;
SIGNAL \exula|LessThan0~11_cout\ : std_logic;
SIGNAL \exula|LessThan0~13_cout\ : std_logic;
SIGNAL \exula|LessThan0~15_cout\ : std_logic;
SIGNAL \exula|LessThan0~17_cout\ : std_logic;
SIGNAL \exula|LessThan0~19_cout\ : std_logic;
SIGNAL \exula|LessThan0~21_cout\ : std_logic;
SIGNAL \exula|LessThan0~23_cout\ : std_logic;
SIGNAL \exula|LessThan0~25_cout\ : std_logic;
SIGNAL \exula|LessThan0~27_cout\ : std_logic;
SIGNAL \exula|LessThan0~29_cout\ : std_logic;
SIGNAL \exula|LessThan0~31_cout\ : std_logic;
SIGNAL \exula|LessThan0~33_cout\ : std_logic;
SIGNAL \exula|LessThan0~35_cout\ : std_logic;
SIGNAL \exula|LessThan0~37_cout\ : std_logic;
SIGNAL \exula|LessThan0~39_cout\ : std_logic;
SIGNAL \exula|LessThan0~41_cout\ : std_logic;
SIGNAL \exula|LessThan0~43_cout\ : std_logic;
SIGNAL \exula|LessThan0~45_cout\ : std_logic;
SIGNAL \exula|LessThan0~47_cout\ : std_logic;
SIGNAL \exula|LessThan0~49_cout\ : std_logic;
SIGNAL \exula|LessThan0~51_cout\ : std_logic;
SIGNAL \exula|LessThan0~53_cout\ : std_logic;
SIGNAL \exula|LessThan0~55_cout\ : std_logic;
SIGNAL \exula|LessThan0~57_cout\ : std_logic;
SIGNAL \exula|LessThan0~59_cout\ : std_logic;
SIGNAL \exula|LessThan0~61_cout\ : std_logic;
SIGNAL \exula|LessThan0~62_combout\ : std_logic;
SIGNAL \exula|Mux31~11_combout\ : std_logic;
SIGNAL \exula|Mux31~7_combout\ : std_logic;
SIGNAL \exula|Mux31~10_combout\ : std_logic;
SIGNAL \exmem_pipeline|adress_out[0]~feeder_combout\ : std_logic;
SIGNAL \exmux2_2|Z[18]~30_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~120_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \exula|Mux13~4_combout\ : std_logic;
SIGNAL \exula|Mux13~5_combout\ : std_logic;
SIGNAL \exula|Mux13~6_combout\ : std_logic;
SIGNAL \exula|Mux13~7_combout\ : std_logic;
SIGNAL \exula|Add0~57_combout\ : std_logic;
SIGNAL \exula|Mux13~0_combout\ : std_logic;
SIGNAL \exula|Mux13~1_combout\ : std_logic;
SIGNAL \exula|Mux13~2_combout\ : std_logic;
SIGNAL \exula|Mux13~8_combout\ : std_logic;
SIGNAL \exmem_pipeline|adress_out[18]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux13~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux13~1_combout\ : std_logic;
SIGNAL \idbreg|reg[14][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux45~17_combout\ : std_logic;
SIGNAL \idbreg|Mux45~18_combout\ : std_logic;
SIGNAL \idbreg|reg[3][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux45~12_combout\ : std_logic;
SIGNAL \idbreg|Mux45~13_combout\ : std_logic;
SIGNAL \idbreg|Mux45~14_combout\ : std_logic;
SIGNAL \idbreg|Mux45~15_combout\ : std_logic;
SIGNAL \idbreg|reg[17][18]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][18]~regout\ : std_logic;
SIGNAL \idbreg|Mux45~2_combout\ : std_logic;
SIGNAL \idbreg|Mux45~3_combout\ : std_logic;
SIGNAL \idbreg|Mux45~6_combout\ : std_logic;
SIGNAL \idbreg|Mux45~7_combout\ : std_logic;
SIGNAL \idbreg|Mux45~4_combout\ : std_logic;
SIGNAL \idbreg|Mux45~5_combout\ : std_logic;
SIGNAL \idbreg|Mux45~8_combout\ : std_logic;
SIGNAL \idbreg|Mux45~11_combout\ : std_logic;
SIGNAL \idbreg|Mux45~16_combout\ : std_logic;
SIGNAL \idbreg|Mux45~19_combout\ : std_logic;
SIGNAL \exmem_pipeline|write_data_out[18]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|write_data_breg_out[31]~feeder_combout\ : std_logic;
SIGNAL \exula|Mux0~3_combout\ : std_logic;
SIGNAL \exula|Add0~99_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~138_combout\ : std_logic;
SIGNAL \exula|Add0~98_combout\ : std_logic;
SIGNAL \exula|Add0~100_combout\ : std_logic;
SIGNAL \exula|Mux0~4_combout\ : std_logic;
SIGNAL \exula|Mux0~5_combout\ : std_logic;
SIGNAL \idbreg|reg[15][31]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][31]~regout\ : std_logic;
SIGNAL \idbreg|Mux0~18_combout\ : std_logic;
SIGNAL \idbreg|reg[22][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][31]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[18][31]~regout\ : std_logic;
SIGNAL \idbreg|Mux0~0_combout\ : std_logic;
SIGNAL \idbreg|reg[30][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[26][31]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[26][31]~regout\ : std_logic;
SIGNAL \idbreg|Mux0~1_combout\ : std_logic;
SIGNAL \idbreg|reg[23][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][31]~regout\ : std_logic;
SIGNAL \idbreg|Mux0~7_combout\ : std_logic;
SIGNAL \idbreg|reg[31][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[27][31]~regout\ : std_logic;
SIGNAL \idbreg|Mux0~8_combout\ : std_logic;
SIGNAL \idbreg|reg[21][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[29][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][31]~regout\ : std_logic;
SIGNAL \idbreg|Mux0~2_combout\ : std_logic;
SIGNAL \idbreg|Mux0~3_combout\ : std_logic;
SIGNAL \idbreg|reg[28][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[16][31]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[16][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[20][31]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[20][31]~regout\ : std_logic;
SIGNAL \idbreg|Mux0~4_combout\ : std_logic;
SIGNAL \idbreg|Mux0~5_combout\ : std_logic;
SIGNAL \idbreg|Mux0~6_combout\ : std_logic;
SIGNAL \idbreg|Mux0~9_combout\ : std_logic;
SIGNAL \idbreg|reg[2][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[1][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[7][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[4][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[5][31]~regout\ : std_logic;
SIGNAL \idbreg|Mux0~12_combout\ : std_logic;
SIGNAL \idbreg|Mux0~13_combout\ : std_logic;
SIGNAL \idbreg|Mux0~14_combout\ : std_logic;
SIGNAL \idbreg|Mux0~15_combout\ : std_logic;
SIGNAL \idbreg|Mux0~16_combout\ : std_logic;
SIGNAL \idbreg|Mux0~19_combout\ : std_logic;
SIGNAL \ifmux4|Mux0~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux0~1_combout\ : std_logic;
SIGNAL \ifsomador|result[30]~57\ : std_logic;
SIGNAL \ifsomador|result[31]~58_combout\ : std_logic;
SIGNAL \wbmux4|Mux0~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux0~1_combout\ : std_logic;
SIGNAL \idbreg|reg[14][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][31]~regout\ : std_logic;
SIGNAL \idbreg|Mux32~22_combout\ : std_logic;
SIGNAL \idbreg|Mux32~23_combout\ : std_logic;
SIGNAL \idbreg|reg[11][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[9][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][31]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][31]~regout\ : std_logic;
SIGNAL \idbreg|Mux32~15_combout\ : std_logic;
SIGNAL \idbreg|Mux32~16_combout\ : std_logic;
SIGNAL \idbreg|Mux32~21_combout\ : std_logic;
SIGNAL \idbreg|Mux32~12_combout\ : std_logic;
SIGNAL \idbreg|Mux32~13_combout\ : std_logic;
SIGNAL \idbreg|Mux32~5_combout\ : std_logic;
SIGNAL \idbreg|Mux32~6_combout\ : std_logic;
SIGNAL \idbreg|Mux32~7_combout\ : std_logic;
SIGNAL \idbreg|Mux32~8_combout\ : std_logic;
SIGNAL \idbreg|reg[24][31]~regout\ : std_logic;
SIGNAL \idbreg|Mux32~9_combout\ : std_logic;
SIGNAL \idbreg|Mux32~10_combout\ : std_logic;
SIGNAL \idbreg|Mux32~11_combout\ : std_logic;
SIGNAL \idbreg|Mux32~14_combout\ : std_logic;
SIGNAL \idbreg|Mux32~24_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~84_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~100_combout\ : std_logic;
SIGNAL \exula|Mux2~4_combout\ : std_logic;
SIGNAL \exula|Mux31~4_combout\ : std_logic;
SIGNAL \exula|Mux2~5_combout\ : std_logic;
SIGNAL \exula|Mux2~3_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~69_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~70_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~112_combout\ : std_logic;
SIGNAL \exula|a32~131_combout\ : std_logic;
SIGNAL \exula|Mux2~9_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~145_combout\ : std_logic;
SIGNAL \exula|Mux2~8_combout\ : std_logic;
SIGNAL \exula|Mux2~10_combout\ : std_logic;
SIGNAL \exula|Mux2~11_combout\ : std_logic;
SIGNAL \exula|Mux2~12_combout\ : std_logic;
SIGNAL \exula|Mux2~15_combout\ : std_logic;
SIGNAL \wbmux4|Mux2~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux2~1_combout\ : std_logic;
SIGNAL \idbreg|reg[2][29]~regout\ : std_logic;
SIGNAL \idbreg|Mux2~12_combout\ : std_logic;
SIGNAL \idbreg|Mux2~13_combout\ : std_logic;
SIGNAL \idbreg|Mux2~14_combout\ : std_logic;
SIGNAL \idbreg|Mux2~15_combout\ : std_logic;
SIGNAL \idbreg|Mux2~16_combout\ : std_logic;
SIGNAL \idbreg|reg[22][29]~regout\ : std_logic;
SIGNAL \idbreg|Mux2~0_combout\ : std_logic;
SIGNAL \idbreg|Mux2~1_combout\ : std_logic;
SIGNAL \idbreg|Mux2~7_combout\ : std_logic;
SIGNAL \idbreg|Mux2~8_combout\ : std_logic;
SIGNAL \idbreg|Mux2~4_combout\ : std_logic;
SIGNAL \idbreg|Mux2~5_combout\ : std_logic;
SIGNAL \idbreg|Mux2~3_combout\ : std_logic;
SIGNAL \idbreg|Mux2~6_combout\ : std_logic;
SIGNAL \idbreg|Mux2~9_combout\ : std_logic;
SIGNAL \idbreg|Mux2~19_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data1_out[30]~feeder_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \idbreg|Mux9~0_combout\ : std_logic;
SIGNAL \idbreg|Mux9~1_combout\ : std_logic;
SIGNAL \idbreg|Mux9~10_combout\ : std_logic;
SIGNAL \idbreg|Mux9~6_combout\ : std_logic;
SIGNAL \idbreg|Mux9~7_combout\ : std_logic;
SIGNAL \idbreg|Mux9~4_combout\ : std_logic;
SIGNAL \idbreg|reg[26][22]~regout\ : std_logic;
SIGNAL \idbreg|Mux9~5_combout\ : std_logic;
SIGNAL \idbreg|Mux9~8_combout\ : std_logic;
SIGNAL \idbreg|reg[21][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][22]~regout\ : std_logic;
SIGNAL \idbreg|reg[17][22]~regout\ : std_logic;
SIGNAL \idbreg|Mux9~2_combout\ : std_logic;
SIGNAL \idbreg|Mux9~3_combout\ : std_logic;
SIGNAL \idbreg|Mux9~11_combout\ : std_logic;
SIGNAL \idbreg|Mux9~12_combout\ : std_logic;
SIGNAL \idbreg|Mux9~13_combout\ : std_logic;
SIGNAL \idbreg|Mux9~14_combout\ : std_logic;
SIGNAL \idbreg|Mux9~15_combout\ : std_logic;
SIGNAL \idbreg|Mux9~16_combout\ : std_logic;
SIGNAL \idbreg|Mux9~19_combout\ : std_logic;
SIGNAL \exmux2_1|Z[22]~7_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \idbreg|reg[11][26]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[11][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux5~1_combout\ : std_logic;
SIGNAL \idbreg|reg[23][26]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][26]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[19][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux5~9_combout\ : std_logic;
SIGNAL \idbreg|Mux5~10_combout\ : std_logic;
SIGNAL \idbreg|Mux5~4_combout\ : std_logic;
SIGNAL \idbreg|reg[30][26]~regout\ : std_logic;
SIGNAL \idbreg|Mux5~5_combout\ : std_logic;
SIGNAL \idbreg|Mux5~6_combout\ : std_logic;
SIGNAL \idbreg|Mux5~7_combout\ : std_logic;
SIGNAL \idbreg|Mux5~8_combout\ : std_logic;
SIGNAL \idbreg|Mux5~11_combout\ : std_logic;
SIGNAL \idbreg|Mux5~16_combout\ : std_logic;
SIGNAL \idbreg|Mux5~19_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data1_out[26]~feeder_combout\ : std_logic;
SIGNAL \exmux2_1|Z[26]~8_combout\ : std_logic;
SIGNAL \idbreg|Mux3~17_combout\ : std_logic;
SIGNAL \idbreg|Mux3~18_combout\ : std_logic;
SIGNAL \idbreg|Mux3~1_combout\ : std_logic;
SIGNAL \idbreg|reg[21][28]~regout\ : std_logic;
SIGNAL \idbreg|reg[29][28]~regout\ : std_logic;
SIGNAL \idbreg|Mux3~3_combout\ : std_logic;
SIGNAL \idbreg|Mux3~9_combout\ : std_logic;
SIGNAL \idbreg|Mux3~10_combout\ : std_logic;
SIGNAL \idbreg|Mux3~6_combout\ : std_logic;
SIGNAL \idbreg|Mux3~7_combout\ : std_logic;
SIGNAL \idbreg|Mux3~4_combout\ : std_logic;
SIGNAL \idbreg|Mux3~5_combout\ : std_logic;
SIGNAL \idbreg|Mux3~8_combout\ : std_logic;
SIGNAL \idbreg|Mux3~11_combout\ : std_logic;
SIGNAL \idbreg|reg[5][28]~regout\ : std_logic;
SIGNAL \idbreg|Mux3~12_combout\ : std_logic;
SIGNAL \idbreg|Mux3~13_combout\ : std_logic;
SIGNAL \idbreg|Mux3~14_combout\ : std_logic;
SIGNAL \idbreg|Mux3~15_combout\ : std_logic;
SIGNAL \idbreg|Mux3~16_combout\ : std_logic;
SIGNAL \idbreg|Mux3~19_combout\ : std_logic;
SIGNAL \idex_pipeline|read_data1_out[28]~feeder_combout\ : std_logic;
SIGNAL \exmux2_1|Z[28]~10_combout\ : std_logic;
SIGNAL \idbreg|Mux6~0_combout\ : std_logic;
SIGNAL \idbreg|Mux6~1_combout\ : std_logic;
SIGNAL \idbreg|Mux6~7_combout\ : std_logic;
SIGNAL \idbreg|Mux6~8_combout\ : std_logic;
SIGNAL \idbreg|Mux6~2_combout\ : std_logic;
SIGNAL \idbreg|reg[29][25]~regout\ : std_logic;
SIGNAL \idbreg|Mux6~3_combout\ : std_logic;
SIGNAL \idbreg|reg[16][25]~regout\ : std_logic;
SIGNAL \idbreg|Mux6~4_combout\ : std_logic;
SIGNAL \idbreg|Mux6~5_combout\ : std_logic;
SIGNAL \idbreg|Mux6~6_combout\ : std_logic;
SIGNAL \idbreg|Mux6~9_combout\ : std_logic;
SIGNAL \idbreg|reg[7][25]~regout\ : std_logic;
SIGNAL \idbreg|Mux6~12_combout\ : std_logic;
SIGNAL \idbreg|Mux6~13_combout\ : std_logic;
SIGNAL \idbreg|Mux6~14_combout\ : std_logic;
SIGNAL \idbreg|Mux6~15_combout\ : std_logic;
SIGNAL \idbreg|Mux6~10_combout\ : std_logic;
SIGNAL \idbreg|Mux6~11_combout\ : std_logic;
SIGNAL \idbreg|Mux6~16_combout\ : std_logic;
SIGNAL \idbreg|Mux6~19_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \exula|Mux28~5_combout\ : std_logic;
SIGNAL \exula|Mux24~6_combout\ : std_logic;
SIGNAL \exula|Add0~24_combout\ : std_logic;
SIGNAL \exula|a32~109_combout\ : std_logic;
SIGNAL \exula|Mux24~13_combout\ : std_logic;
SIGNAL \exula|Mux24~14_combout\ : std_logic;
SIGNAL \exula|Mux24~15_combout\ : std_logic;
SIGNAL \exula|Mux24~8_combout\ : std_logic;
SIGNAL \exula|Mux24~9_combout\ : std_logic;
SIGNAL \exula|Mux24~10_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~47_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~62_combout\ : std_logic;
SIGNAL \exula|Mux24~11_combout\ : std_logic;
SIGNAL \exula|Mux24~12_combout\ : std_logic;
SIGNAL \exula|Mux24~16_combout\ : std_logic;
SIGNAL \exula|Mux24~17_combout\ : std_logic;
SIGNAL \wbmux4|Mux24~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux24~1_combout\ : std_logic;
SIGNAL \idbreg|reg[29][7]~regout\ : std_logic;
SIGNAL \idbreg|reg[25][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux24~2_combout\ : std_logic;
SIGNAL \idbreg|Mux24~3_combout\ : std_logic;
SIGNAL \idbreg|Mux24~5_combout\ : std_logic;
SIGNAL \idbreg|Mux24~6_combout\ : std_logic;
SIGNAL \idbreg|Mux24~7_combout\ : std_logic;
SIGNAL \idbreg|Mux24~8_combout\ : std_logic;
SIGNAL \idbreg|Mux24~9_combout\ : std_logic;
SIGNAL \idbreg|reg[10][7]~regout\ : std_logic;
SIGNAL \idbreg|Mux24~10_combout\ : std_logic;
SIGNAL \idbreg|Mux24~11_combout\ : std_logic;
SIGNAL \idbreg|Mux24~12_combout\ : std_logic;
SIGNAL \idbreg|Mux24~13_combout\ : std_logic;
SIGNAL \idbreg|Mux24~14_combout\ : std_logic;
SIGNAL \idbreg|Mux24~15_combout\ : std_logic;
SIGNAL \idbreg|Mux24~16_combout\ : std_logic;
SIGNAL \idbreg|Mux24~19_combout\ : std_logic;
SIGNAL \ifmux4|Mux24~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux24~1_combout\ : std_logic;
SIGNAL \idbreg|Mux31~2_combout\ : std_logic;
SIGNAL \idbreg|Mux25~1_combout\ : std_logic;
SIGNAL \idbreg|Mux25~12_combout\ : std_logic;
SIGNAL \idbreg|Mux25~13_combout\ : std_logic;
SIGNAL \idbreg|Mux25~14_combout\ : std_logic;
SIGNAL \idbreg|Mux25~15_combout\ : std_logic;
SIGNAL \idbreg|Mux25~9_combout\ : std_logic;
SIGNAL \idbreg|Mux25~10_combout\ : std_logic;
SIGNAL \idbreg|reg[25][6]~regout\ : std_logic;
SIGNAL \idbreg|Mux25~2_combout\ : std_logic;
SIGNAL \idbreg|Mux25~3_combout\ : std_logic;
SIGNAL \idbreg|Mux25~6_combout\ : std_logic;
SIGNAL \idbreg|Mux25~7_combout\ : std_logic;
SIGNAL \idbreg|reg[26][6]~regout\ : std_logic;
SIGNAL \idbreg|Mux25~4_combout\ : std_logic;
SIGNAL \idbreg|Mux25~5_combout\ : std_logic;
SIGNAL \idbreg|Mux25~8_combout\ : std_logic;
SIGNAL \idbreg|Mux25~11_combout\ : std_logic;
SIGNAL \idbreg|Mux25~16_combout\ : std_logic;
SIGNAL \idbreg|Mux25~19_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[6]~6_combout\ : std_logic;
SIGNAL \ifmux4|Mux25~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux25~1_combout\ : std_logic;
SIGNAL \ifid_pipeline|instruction_out[27]~feeder_combout\ : std_logic;
SIGNAL \idcontrole|Mux8~3_combout\ : std_logic;
SIGNAL \exmem_pipeline|control_wb_out[1]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|mem_to_reg_out[1]~feeder_combout\ : std_logic;
SIGNAL \wbmux4|Mux26~0_combout\ : std_logic;
SIGNAL \wbmux4|Mux26~1_combout\ : std_logic;
SIGNAL \idbreg|reg[15][5]~regout\ : std_logic;
SIGNAL \idbreg|Mux26~17_combout\ : std_logic;
SIGNAL \idbreg|Mux26~18_combout\ : std_logic;
SIGNAL \idbreg|Mux26~12_combout\ : std_logic;
SIGNAL \idbreg|Mux26~13_combout\ : std_logic;
SIGNAL \idbreg|Mux26~14_combout\ : std_logic;
SIGNAL \idbreg|Mux26~15_combout\ : std_logic;
SIGNAL \idbreg|reg[11][5]~regout\ : std_logic;
SIGNAL \idbreg|Mux26~10_combout\ : std_logic;
SIGNAL \idbreg|Mux26~11_combout\ : std_logic;
SIGNAL \idbreg|Mux26~16_combout\ : std_logic;
SIGNAL \idbreg|Mux26~7_combout\ : std_logic;
SIGNAL \idbreg|reg[31][5]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[31][5]~regout\ : std_logic;
SIGNAL \idbreg|Mux26~8_combout\ : std_logic;
SIGNAL \idbreg|Mux26~3_combout\ : std_logic;
SIGNAL \idbreg|reg[20][5]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][5]~regout\ : std_logic;
SIGNAL \idbreg|Mux26~4_combout\ : std_logic;
SIGNAL \idbreg|Mux26~5_combout\ : std_logic;
SIGNAL \idbreg|Mux26~6_combout\ : std_logic;
SIGNAL \idbreg|Mux26~0_combout\ : std_logic;
SIGNAL \idbreg|Mux26~1_combout\ : std_logic;
SIGNAL \idbreg|Mux26~9_combout\ : std_logic;
SIGNAL \idbreg|Mux26~19_combout\ : std_logic;
SIGNAL \ifsomador|result[5]~6_combout\ : std_logic;
SIGNAL \ifmux4|Mux26~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux26~1_combout\ : std_logic;
SIGNAL \ifsomador|result[4]~4_combout\ : std_logic;
SIGNAL \ifmux4|Mux27~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux27~1_combout\ : std_logic;
SIGNAL \ifid_pipeline|instruction_out[1]~feeder_combout\ : std_logic;
SIGNAL \ifsomador|result[3]~2_combout\ : std_logic;
SIGNAL \ifmux4|Mux28~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux28~1_combout\ : std_logic;
SIGNAL \exsomador|result[2]~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux29~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux29~1_combout\ : std_logic;
SIGNAL \ifid_pipeline|instruction_out[26]~feeder_combout\ : std_logic;
SIGNAL \sel_mux_pc[1]~3_combout\ : std_logic;
SIGNAL \sel_mux_pc[1]~4_combout\ : std_logic;
SIGNAL \ifid_pipeline|pc4_out[1]~feeder_combout\ : std_logic;
SIGNAL \ifmux4|Mux30~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux30~1_combout\ : std_logic;
SIGNAL \idcontrole|Mux21~0_combout\ : std_logic;
SIGNAL \idcontrole|Mux21~1_combout\ : std_logic;
SIGNAL \idbreg|reg[31][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux4~7_combout\ : std_logic;
SIGNAL \idbreg|Mux4~8_combout\ : std_logic;
SIGNAL \idbreg|Mux4~0_combout\ : std_logic;
SIGNAL \idbreg|Mux4~1_combout\ : std_logic;
SIGNAL \idbreg|reg[28][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux4~4_combout\ : std_logic;
SIGNAL \idbreg|Mux4~5_combout\ : std_logic;
SIGNAL \idbreg|reg[21][27]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[21][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux4~2_combout\ : std_logic;
SIGNAL \idbreg|Mux4~3_combout\ : std_logic;
SIGNAL \idbreg|Mux4~6_combout\ : std_logic;
SIGNAL \idbreg|Mux4~9_combout\ : std_logic;
SIGNAL \idbreg|reg[11][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux4~10_combout\ : std_logic;
SIGNAL \idbreg|Mux4~11_combout\ : std_logic;
SIGNAL \idbreg|reg[3][27]~regout\ : std_logic;
SIGNAL \idbreg|reg[6][27]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[6][27]~regout\ : std_logic;
SIGNAL \idbreg|Mux4~12_combout\ : std_logic;
SIGNAL \idbreg|Mux4~13_combout\ : std_logic;
SIGNAL \idbreg|Mux4~14_combout\ : std_logic;
SIGNAL \idbreg|Mux4~15_combout\ : std_logic;
SIGNAL \idbreg|Mux4~16_combout\ : std_logic;
SIGNAL \idbreg|Mux4~19_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~16_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~17_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~15_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~19_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~13_combout\ : std_logic;
SIGNAL \idbreg|reg[15][19]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[15][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[14][19]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[14][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[12][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[13][19]~regout\ : std_logic;
SIGNAL \idbreg|Mux12~17_combout\ : std_logic;
SIGNAL \idbreg|Mux12~18_combout\ : std_logic;
SIGNAL \idbreg|reg[31][19]~regout\ : std_logic;
SIGNAL \idbreg|Mux12~7_combout\ : std_logic;
SIGNAL \idbreg|Mux12~8_combout\ : std_logic;
SIGNAL \idbreg|Mux12~2_combout\ : std_logic;
SIGNAL \idbreg|Mux12~3_combout\ : std_logic;
SIGNAL \idbreg|Mux12~4_combout\ : std_logic;
SIGNAL \idbreg|Mux12~5_combout\ : std_logic;
SIGNAL \idbreg|Mux12~6_combout\ : std_logic;
SIGNAL \idbreg|reg[22][19]~regout\ : std_logic;
SIGNAL \idbreg|reg[18][19]~regout\ : std_logic;
SIGNAL \idbreg|Mux12~0_combout\ : std_logic;
SIGNAL \idbreg|Mux12~1_combout\ : std_logic;
SIGNAL \idbreg|Mux12~9_combout\ : std_logic;
SIGNAL \idbreg|reg[10][19]~regout\ : std_logic;
SIGNAL \idbreg|Mux12~10_combout\ : std_logic;
SIGNAL \idbreg|Mux12~11_combout\ : std_logic;
SIGNAL \idbreg|reg[1][19]~regout\ : std_logic;
SIGNAL \idbreg|Mux12~12_combout\ : std_logic;
SIGNAL \idbreg|Mux12~13_combout\ : std_logic;
SIGNAL \idbreg|Mux12~14_combout\ : std_logic;
SIGNAL \idbreg|Mux12~15_combout\ : std_logic;
SIGNAL \idbreg|Mux12~16_combout\ : std_logic;
SIGNAL \idbreg|Mux12~19_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~11_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~10_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~14_combout\ : std_logic;
SIGNAL \idbreg|reg[9][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][10]~regout\ : std_logic;
SIGNAL \idbreg|Mux21~0_combout\ : std_logic;
SIGNAL \idbreg|Mux21~1_combout\ : std_logic;
SIGNAL \idbreg|reg[15][10]~regout\ : std_logic;
SIGNAL \idbreg|Mux21~17_combout\ : std_logic;
SIGNAL \idbreg|Mux21~18_combout\ : std_logic;
SIGNAL \idbreg|reg[19][10]~regout\ : std_logic;
SIGNAL \idbreg|Mux21~9_combout\ : std_logic;
SIGNAL \idbreg|Mux21~10_combout\ : std_logic;
SIGNAL \idbreg|Mux21~2_combout\ : std_logic;
SIGNAL \idbreg|Mux21~3_combout\ : std_logic;
SIGNAL \idbreg|Mux21~4_combout\ : std_logic;
SIGNAL \idbreg|Mux21~5_combout\ : std_logic;
SIGNAL \idbreg|reg[20][10]~regout\ : std_logic;
SIGNAL \idbreg|reg[24][10]~regout\ : std_logic;
SIGNAL \idbreg|Mux21~6_combout\ : std_logic;
SIGNAL \idbreg|Mux21~7_combout\ : std_logic;
SIGNAL \idbreg|Mux21~8_combout\ : std_logic;
SIGNAL \idbreg|Mux21~11_combout\ : std_logic;
SIGNAL \idbreg|Mux21~12_combout\ : std_logic;
SIGNAL \idbreg|Mux21~13_combout\ : std_logic;
SIGNAL \idbreg|Mux21~14_combout\ : std_logic;
SIGNAL \idbreg|Mux21~15_combout\ : std_logic;
SIGNAL \idbreg|Mux21~16_combout\ : std_logic;
SIGNAL \idbreg|Mux21~19_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~6_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~7_combout\ : std_logic;
SIGNAL \idbreg|Mux22~2_combout\ : std_logic;
SIGNAL \idbreg|Mux22~3_combout\ : std_logic;
SIGNAL \idbreg|Mux22~4_combout\ : std_logic;
SIGNAL \idbreg|Mux22~5_combout\ : std_logic;
SIGNAL \idbreg|Mux22~6_combout\ : std_logic;
SIGNAL \idbreg|reg[27][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[31][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[19][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[23][9]~regout\ : std_logic;
SIGNAL \idbreg|Mux22~7_combout\ : std_logic;
SIGNAL \idbreg|Mux22~8_combout\ : std_logic;
SIGNAL \idbreg|Mux22~9_combout\ : std_logic;
SIGNAL \idbreg|reg[9][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[10][9]~regout\ : std_logic;
SIGNAL \idbreg|reg[8][9]~regout\ : std_logic;
SIGNAL \idbreg|Mux22~10_combout\ : std_logic;
SIGNAL \idbreg|reg[11][9]~regout\ : std_logic;
SIGNAL \idbreg|Mux22~11_combout\ : std_logic;
SIGNAL \idbreg|reg[4][9]~feeder_combout\ : std_logic;
SIGNAL \idbreg|reg[4][9]~regout\ : std_logic;
SIGNAL \idbreg|Mux22~12_combout\ : std_logic;
SIGNAL \idbreg|Mux22~13_combout\ : std_logic;
SIGNAL \idbreg|Mux22~14_combout\ : std_logic;
SIGNAL \idbreg|Mux22~15_combout\ : std_logic;
SIGNAL \idbreg|Mux22~16_combout\ : std_logic;
SIGNAL \idbreg|Mux22~19_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~5_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~9_combout\ : std_logic;
SIGNAL \idcomparador|Equal0~20_combout\ : std_logic;
SIGNAL \sel_mux_pc[0]~1_combout\ : std_logic;
SIGNAL \sel_mux_pc[0]~2_combout\ : std_logic;
SIGNAL \ifid_pipeline|pc4_out[0]~feeder_combout\ : std_logic;
SIGNAL \ifmux4|Mux31~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux31~1_combout\ : std_logic;
SIGNAL \ifmux4|Mux23~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux23~1_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[10]~14_combout\ : std_logic;
SIGNAL \ifmux4|Mux21~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux21~1_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[11]~16_combout\ : std_logic;
SIGNAL \ifmux4|Mux20~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux20~1_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[12]~18_combout\ : std_logic;
SIGNAL \ifmux4|Mux19~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux19~1_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[13]~20_combout\ : std_logic;
SIGNAL \ifmux4|Mux18~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux18~1_combout\ : std_logic;
SIGNAL \ifsomador|result[14]~24_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[14]~22_combout\ : std_logic;
SIGNAL \ifmux4|Mux17~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux17~1_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[19]~32_combout\ : std_logic;
SIGNAL \ifmux4|Mux12~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux12~1_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[21]~36_combout\ : std_logic;
SIGNAL \ifmux4|Mux10~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux10~1_combout\ : std_logic;
SIGNAL \ifsomador|result[24]~44_combout\ : std_logic;
SIGNAL \ifmux4|Mux7~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux7~1_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[25]~44_combout\ : std_logic;
SIGNAL \ifsomador|result[25]~46_combout\ : std_logic;
SIGNAL \ifmux4|Mux6~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux6~1_combout\ : std_logic;
SIGNAL \SUBTRATOR_EX|result[27]~48_combout\ : std_logic;
SIGNAL \ifmux4|Mux4~0_combout\ : std_logic;
SIGNAL \ifmux4|Mux4~1_combout\ : std_logic;
SIGNAL \idcontrole|Mux11~0_combout\ : std_logic;
SIGNAL \exula|Add0~30_combout\ : std_logic;
SIGNAL \exula|a32~111_combout\ : std_logic;
SIGNAL \exula|Mux22~0_combout\ : std_logic;
SIGNAL \exmux2_1|Z[9]~27_combout\ : std_logic;
SIGNAL \exula|Mux22~1_combout\ : std_logic;
SIGNAL \exula|Mux22~2_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~68_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~71_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~128_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \exula|Mux22~3_combout\ : std_logic;
SIGNAL \exula|Mux22~5_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~80_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~96_combout\ : std_logic;
SIGNAL \exula|Mux22~6_combout\ : std_logic;
SIGNAL \exula|Mux22~7_combout\ : std_logic;
SIGNAL \exula|Mux22~9_combout\ : std_logic;
SIGNAL \exula|Add0~39_combout\ : std_logic;
SIGNAL \exula|Mux19~0_combout\ : std_logic;
SIGNAL \exula|Mux19~1_combout\ : std_logic;
SIGNAL \exula|Mux19~2_combout\ : std_logic;
SIGNAL \exula|Mux19~3_combout\ : std_logic;
SIGNAL \exula|ShiftRight0~130_combout\ : std_logic;
SIGNAL \exula|Mux19~5_combout\ : std_logic;
SIGNAL \exula|Mux19~6_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~83_combout\ : std_logic;
SIGNAL \exula|ShiftRight1~99_combout\ : std_logic;
SIGNAL \exula|Mux19~7_combout\ : std_logic;
SIGNAL \exula|Mux19~8_combout\ : std_logic;
SIGNAL \exula|Mux9~4_combout\ : std_logic;
SIGNAL \exula|Mux9~10_combout\ : std_logic;
SIGNAL \exula|Mux9~5_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~143_combout\ : std_logic;
SIGNAL \exula|Mux9~6_combout\ : std_logic;
SIGNAL \exula|Mux9~7_combout\ : std_logic;
SIGNAL \exula|Mux9~8_combout\ : std_logic;
SIGNAL \exula|Mux9~9_combout\ : std_logic;
SIGNAL \exula|Mux7~15_combout\ : std_logic;
SIGNAL \exula|a32~124_combout\ : std_logic;
SIGNAL \exula|Add0~71_combout\ : std_logic;
SIGNAL \exula|Add0~67\ : std_logic;
SIGNAL \exula|Add0~70\ : std_logic;
SIGNAL \exula|Add0~73\ : std_logic;
SIGNAL \exula|Add0~75_combout\ : std_logic;
SIGNAL \exula|Mux7~17_combout\ : std_logic;
SIGNAL \exmux2_2|Z[24]~24_combout\ : std_logic;
SIGNAL \exula|Mux7~18_combout\ : std_logic;
SIGNAL \exula|Mux7~19_combout\ : std_logic;
SIGNAL \exula|Mux7~13_combout\ : std_logic;
SIGNAL \exula|Mux7~12_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \exula|Mux7~21_combout\ : std_logic;
SIGNAL \exula|Mux7~8_combout\ : std_logic;
SIGNAL \exula|Mux7~9_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \exula|Mux7~10_combout\ : std_logic;
SIGNAL \exula|Mux7~11_combout\ : std_logic;
SIGNAL \exula|Mux7~14_combout\ : std_logic;
SIGNAL \exula|Mux7~20_combout\ : std_logic;
SIGNAL \exula|Mux7~22_combout\ : std_logic;
SIGNAL \exmux2_1|Z[25]~14_combout\ : std_logic;
SIGNAL \exula|Add0~76\ : std_logic;
SIGNAL \exula|Add0~78_combout\ : std_logic;
SIGNAL \exula|a32~125_combout\ : std_logic;
SIGNAL \exula|Mux6~9_combout\ : std_logic;
SIGNAL \exula|Mux6~10_combout\ : std_logic;
SIGNAL \exula|Mux6~11_combout\ : std_logic;
SIGNAL \exula|Mux6~7_combout\ : std_logic;
SIGNAL \exula|Mux6~4_combout\ : std_logic;
SIGNAL \exula|Mux6~5_combout\ : std_logic;
SIGNAL \exula|Mux6~6_combout\ : std_logic;
SIGNAL \exula|Mux6~8_combout\ : std_logic;
SIGNAL \exula|Mux6~12_combout\ : std_logic;
SIGNAL \exula|Mux6~13_combout\ : std_logic;
SIGNAL \exula|Mux4~12_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \exula|Mux4~6_combout\ : std_logic;
SIGNAL \exula|Mux4~7_combout\ : std_logic;
SIGNAL \exmux2_1|Z[27]~9_combout\ : std_logic;
SIGNAL \exula|Mux4~8_combout\ : std_logic;
SIGNAL \exula|Mux4~9_combout\ : std_logic;
SIGNAL \exula|Mux4~13_combout\ : std_logic;
SIGNAL \exula|Mux4~14_combout\ : std_logic;
SIGNAL \exula|Mux3~9_combout\ : std_logic;
SIGNAL \exula|a32~128_combout\ : std_logic;
SIGNAL \exula|Mux3~5_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~124_combout\ : std_logic;
SIGNAL \exula|ShiftLeft0~125_combout\ : std_logic;
SIGNAL \exula|Mux3~13_combout\ : std_logic;
SIGNAL \exula|Mux3~3_combout\ : std_logic;
SIGNAL \exula|Mux3~4_combout\ : std_logic;
SIGNAL \exula|Mux3~6_combout\ : std_logic;
SIGNAL \exula|Mux3~7_combout\ : std_logic;
SIGNAL \exula|Mux3~8_combout\ : std_logic;
SIGNAL \exula|Add0~86_combout\ : std_logic;
SIGNAL \exula|Add0~83_combout\ : std_logic;
SIGNAL \exula|Add0~79\ : std_logic;
SIGNAL \exula|Add0~82\ : std_logic;
SIGNAL \exula|Add0~85\ : std_logic;
SIGNAL \exula|Add0~87_combout\ : std_logic;
SIGNAL \exula|Mux3~10_combout\ : std_logic;
SIGNAL \exula|Mux3~11_combout\ : std_logic;
SIGNAL \exula|Mux3~12_combout\ : std_logic;
SIGNAL \exmem_pipeline|mem_write_out~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|mem_write_out~regout\ : std_logic;
SIGNAL \exmux2_1|Z[19]~17_combout\ : std_logic;
SIGNAL \exmux2_1|Z[29]~13_combout\ : std_logic;
SIGNAL \exmux2_1|Z[30]~12_combout\ : std_logic;
SIGNAL \exmux2_2|Z[20]~28_combout\ : std_logic;
SIGNAL \exmux2_2|Z[23]~25_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[0]~feeder_combout\ : std_logic;
SIGNAL \ifsomador|result[2]~0_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[2]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[3]~feeder_combout\ : std_logic;
SIGNAL \idex_pipeline|PC4_out[5]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[5]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[6]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[9]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|PC4_shift_out[10]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[10]~feeder_combout\ : std_logic;
SIGNAL \ifsomador|result[11]~18_combout\ : std_logic;
SIGNAL \idex_pipeline|PC4_out[11]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[11]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|PC4_shift_out[12]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[12]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|PC4_shift_out[14]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[14]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[18]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|PC4_shift_out[20]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[20]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[22]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[24]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|PC4_shift_out[25]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[25]~feeder_combout\ : std_logic;
SIGNAL \ifsomador|result[27]~50_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[27]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[28]~feeder_combout\ : std_logic;
SIGNAL \exmem_pipeline|PC4_shift_out[29]~feeder_combout\ : std_logic;
SIGNAL \memwb_pipeline|PC4_shift_out[29]~feeder_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux28~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux28~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux29~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux31~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux31~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux30~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux30~1_combout\ : std_logic;
SIGNAL \conversor_0|Mux6~0_combout\ : std_logic;
SIGNAL \conversor_0|Mux5~0_combout\ : std_logic;
SIGNAL \conversor_0|Mux4~0_combout\ : std_logic;
SIGNAL \conversor_0|Mux3~0_combout\ : std_logic;
SIGNAL \conversor_0|Mux2~0_combout\ : std_logic;
SIGNAL \conversor_0|Mux1~0_combout\ : std_logic;
SIGNAL \conversor_0|Mux0~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux27~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux27~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux24~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux24~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux26~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux26~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux25~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux25~1_combout\ : std_logic;
SIGNAL \conversor_1|Mux6~0_combout\ : std_logic;
SIGNAL \conversor_1|Mux5~0_combout\ : std_logic;
SIGNAL \conversor_1|Mux4~0_combout\ : std_logic;
SIGNAL \conversor_1|Mux3~0_combout\ : std_logic;
SIGNAL \conversor_1|Mux2~0_combout\ : std_logic;
SIGNAL \conversor_1|Mux1~0_combout\ : std_logic;
SIGNAL \conversor_1|Mux0~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux21~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux21~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux23~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux23~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux22~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux22~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux20~1_combout\ : std_logic;
SIGNAL \conversor_2|Mux6~0_combout\ : std_logic;
SIGNAL \conversor_2|Mux5~0_combout\ : std_logic;
SIGNAL \conversor_2|Mux4~0_combout\ : std_logic;
SIGNAL \conversor_2|Mux3~0_combout\ : std_logic;
SIGNAL \conversor_2|Mux2~0_combout\ : std_logic;
SIGNAL \conversor_2|Mux1~0_combout\ : std_logic;
SIGNAL \conversor_2|Mux0~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux18~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux18~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux16~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux16~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux17~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux17~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux19~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux19~1_combout\ : std_logic;
SIGNAL \conversor_3|Mux6~0_combout\ : std_logic;
SIGNAL \conversor_3|Mux5~0_combout\ : std_logic;
SIGNAL \conversor_3|Mux4~0_combout\ : std_logic;
SIGNAL \conversor_3|Mux3~0_combout\ : std_logic;
SIGNAL \conversor_3|Mux2~0_combout\ : std_logic;
SIGNAL \conversor_3|Mux1~0_combout\ : std_logic;
SIGNAL \conversor_3|Mux0~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux13~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux13~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux14~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux14~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux12~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux12~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux15~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux15~1_combout\ : std_logic;
SIGNAL \conversor_4|Mux6~0_combout\ : std_logic;
SIGNAL \conversor_4|Mux5~0_combout\ : std_logic;
SIGNAL \conversor_4|Mux4~0_combout\ : std_logic;
SIGNAL \conversor_4|Mux3~0_combout\ : std_logic;
SIGNAL \conversor_4|Mux2~0_combout\ : std_logic;
SIGNAL \conversor_4|Mux1~0_combout\ : std_logic;
SIGNAL \conversor_4|Mux0~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux10~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux10~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux8~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux9~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux9~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux11~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux11~1_combout\ : std_logic;
SIGNAL \conversor_5|Mux6~0_combout\ : std_logic;
SIGNAL \conversor_5|Mux5~0_combout\ : std_logic;
SIGNAL \conversor_5|Mux4~0_combout\ : std_logic;
SIGNAL \conversor_5|Mux3~0_combout\ : std_logic;
SIGNAL \conversor_5|Mux2~0_combout\ : std_logic;
SIGNAL \conversor_5|Mux1~0_combout\ : std_logic;
SIGNAL \conversor_5|Mux0~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux4~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux4~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux5~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux5~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux6~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux6~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux7~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux7~1_combout\ : std_logic;
SIGNAL \conversor_6|Mux6~0_combout\ : std_logic;
SIGNAL \conversor_6|Mux5~0_combout\ : std_logic;
SIGNAL \conversor_6|Mux4~0_combout\ : std_logic;
SIGNAL \conversor_6|Mux3~0_combout\ : std_logic;
SIGNAL \conversor_6|Mux2~0_combout\ : std_logic;
SIGNAL \conversor_6|Mux1~0_combout\ : std_logic;
SIGNAL \conversor_6|Mux0~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux3~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux3~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux2~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux2~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux1~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux1~1_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux0~0_combout\ : std_logic;
SIGNAL \mux4_saida_FPGA|Mux0~1_combout\ : std_logic;
SIGNAL \conversor_7|Mux6~0_combout\ : std_logic;
SIGNAL \conversor_7|Mux5~0_combout\ : std_logic;
SIGNAL \conversor_7|Mux4~0_combout\ : std_logic;
SIGNAL \conversor_7|Mux3~0_combout\ : std_logic;
SIGNAL \conversor_7|Mux2~0_combout\ : std_logic;
SIGNAL \conversor_7|Mux1~0_combout\ : std_logic;
SIGNAL \conversor_7|Mux0~0_combout\ : std_logic;
SIGNAL \ifmem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ifid_pipeline|pc4_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ifid_pipeline|instruction_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \idex_pipeline|sign_ext_imm_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \idex_pipeline|shamnt_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \idex_pipeline|reg_rt_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \idex_pipeline|reg_rd_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \idex_pipeline|reg_dst_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \idex_pipeline|read_data2_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \idex_pipeline|read_data1_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \idex_pipeline|control_wb_out\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \idex_pipeline|control_mem_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \idex_pipeline|aluOP_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \idex_pipeline|PC4_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \exmem_pipeline|write_reg_dst_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \exmem_pipeline|write_data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \exmem_pipeline|control_wb_out\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \exmem_pipeline|adress_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \exmem_pipeline|PC4_shift_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem_memdados|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \memwb_pipeline|write_data_breg_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \memwb_pipeline|reg_dst_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \memwb_pipeline|mem_to_reg_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memwb_pipeline|data_ula_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \memwb_pipeline|PC4_shift_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ifpc|PC_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sel_saida_chaves~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_clk~combout\ : std_logic;
SIGNAL \conversor_7|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \conversor_6|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \conversor_5|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \conversor_4|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \conversor_3|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \conversor_2|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \conversor_1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \conversor_0|ALT_INV_Mux6~0_combout\ : std_logic;

BEGIN

ww_clk <= clk;
Muxpc_out <= ww_Muxpc_out;
MEMI_out <= ww_MEMI_out;
BREGrs_out <= ww_BREGrs_out;
BREGrt_out <= ww_BREGrt_out;
WB_out <= ww_WB_out;
EXE_out <= ww_EXE_out;
MEM_out <= ww_MEM_out;
ULA_out <= ww_ULA_out;
MUXindice_out <= ww_MUXindice_out;
MEMD_out <= ww_MEMD_out;
MUXdado_out <= ww_MUXdado_out;
mux1_out <= ww_mux1_out;
mux2_out <= ww_mux2_out;
PCendwb <= ww_PCendwb;
muxS0 <= ww_muxS0;
muxS1 <= ww_muxS1;
saida_conversor0 <= ww_saida_conversor0;
saida_conversor1 <= ww_saida_conversor1;
saida_conversor2 <= ww_saida_conversor2;
saida_conversor3 <= ww_saida_conversor3;
saida_conversor4 <= ww_saida_conversor4;
saida_conversor5 <= ww_saida_conversor5;
saida_conversor6 <= ww_saida_conversor6;
saida_conversor7 <= ww_saida_conversor7;
ww_sel_saida_chaves <= sel_saida_chaves;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ifpc|PC_out\(7) & \ifpc|PC_out\(6) & \ifpc|PC_out\(5) & \ifpc|PC_out\(4) & \ifpc|PC_out\(3) & \ifpc|PC_out\(2) & \ifpc|PC_out\(1) & \ifpc|PC_out\(0));

\ifmem|altsyncram_component|auto_generated|q_a\(0) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\ifmem|altsyncram_component|auto_generated|q_a\(1) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\ifmem|altsyncram_component|auto_generated|q_a\(2) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\ifmem|altsyncram_component|auto_generated|q_a\(3) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\ifmem|altsyncram_component|auto_generated|q_a\(4) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\ifmem|altsyncram_component|auto_generated|q_a\(5) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\ifmem|altsyncram_component|auto_generated|q_a\(6) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\ifmem|altsyncram_component|auto_generated|q_a\(7) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\ifmem|altsyncram_component|auto_generated|q_a\(8) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\ifmem|altsyncram_component|auto_generated|q_a\(9) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\ifmem|altsyncram_component|auto_generated|q_a\(10) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\ifmem|altsyncram_component|auto_generated|q_a\(11) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\ifmem|altsyncram_component|auto_generated|q_a\(12) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\ifmem|altsyncram_component|auto_generated|q_a\(13) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\ifmem|altsyncram_component|auto_generated|q_a\(14) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\ifmem|altsyncram_component|auto_generated|q_a\(15) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\ifmem|altsyncram_component|auto_generated|q_a\(16) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\ifmem|altsyncram_component|auto_generated|q_a\(17) <= \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\ifpc|PC_out\(7) & \ifpc|PC_out\(6) & \ifpc|PC_out\(5) & \ifpc|PC_out\(4) & \ifpc|PC_out\(3) & \ifpc|PC_out\(2) & \ifpc|PC_out\(1) & \ifpc|PC_out\(0));

\ifmem|altsyncram_component|auto_generated|q_a\(18) <= \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\ifmem|altsyncram_component|auto_generated|q_a\(19) <= \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\ifmem|altsyncram_component|auto_generated|q_a\(20) <= \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\ifmem|altsyncram_component|auto_generated|q_a\(21) <= \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\ifmem|altsyncram_component|auto_generated|q_a\(22) <= \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\ifmem|altsyncram_component|auto_generated|q_a\(23) <= \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\ifmem|altsyncram_component|auto_generated|q_a\(24) <= \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\ifmem|altsyncram_component|auto_generated|q_a\(25) <= \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\ifmem|altsyncram_component|auto_generated|q_a\(26) <= \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);
\ifmem|altsyncram_component|auto_generated|q_a\(27) <= \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(9);
\ifmem|altsyncram_component|auto_generated|q_a\(28) <= \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(10);
\ifmem|altsyncram_component|auto_generated|q_a\(29) <= \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(11);
\ifmem|altsyncram_component|auto_generated|q_a\(30) <= \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(12);
\ifmem|altsyncram_component|auto_generated|q_a\(31) <= \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(13);

\mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\exmem_pipeline|write_data_out\(17) & \exmem_pipeline|write_data_out\(16) & \exmem_pipeline|write_data_out\(15) & \exmem_pipeline|write_data_out\(14) & 
\exmem_pipeline|write_data_out\(13) & \exmem_pipeline|write_data_out\(12) & \exmem_pipeline|write_data_out\(11) & \exmem_pipeline|write_data_out\(10) & \exmem_pipeline|write_data_out\(9) & \exmem_pipeline|write_data_out\(8) & 
\exmem_pipeline|write_data_out\(7) & \exmem_pipeline|write_data_out\(6) & \exmem_pipeline|write_data_out\(5) & \exmem_pipeline|write_data_out\(4) & \exmem_pipeline|write_data_out\(3) & \exmem_pipeline|write_data_out\(2) & 
\exmem_pipeline|write_data_out\(1) & \exmem_pipeline|write_data_out\(0));

\mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\exmem_pipeline|adress_out\(7) & \exmem_pipeline|adress_out\(6) & \exmem_pipeline|adress_out\(5) & \exmem_pipeline|adress_out\(4) & \exmem_pipeline|adress_out\(3)
& \exmem_pipeline|adress_out\(2) & \exmem_pipeline|adress_out\(1) & \exmem_pipeline|adress_out\(0));

\mem_memdados|altsyncram_component|auto_generated|q_a\(0) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\mem_memdados|altsyncram_component|auto_generated|q_a\(1) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\mem_memdados|altsyncram_component|auto_generated|q_a\(2) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\mem_memdados|altsyncram_component|auto_generated|q_a\(3) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\mem_memdados|altsyncram_component|auto_generated|q_a\(4) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\mem_memdados|altsyncram_component|auto_generated|q_a\(5) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\mem_memdados|altsyncram_component|auto_generated|q_a\(6) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\mem_memdados|altsyncram_component|auto_generated|q_a\(7) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\mem_memdados|altsyncram_component|auto_generated|q_a\(8) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\mem_memdados|altsyncram_component|auto_generated|q_a\(9) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\mem_memdados|altsyncram_component|auto_generated|q_a\(10) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\mem_memdados|altsyncram_component|auto_generated|q_a\(11) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\mem_memdados|altsyncram_component|auto_generated|q_a\(12) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\mem_memdados|altsyncram_component|auto_generated|q_a\(13) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\mem_memdados|altsyncram_component|auto_generated|q_a\(14) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\mem_memdados|altsyncram_component|auto_generated|q_a\(15) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\mem_memdados|altsyncram_component|auto_generated|q_a\(16) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\mem_memdados|altsyncram_component|auto_generated|q_a\(17) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\exmem_pipeline|write_data_out\(31) & \exmem_pipeline|write_data_out\(30) & \exmem_pipeline|write_data_out\(29) & \exmem_pipeline|write_data_out\(28) & 
\exmem_pipeline|write_data_out\(27) & \exmem_pipeline|write_data_out\(26) & \exmem_pipeline|write_data_out\(25) & \exmem_pipeline|write_data_out\(24) & \exmem_pipeline|write_data_out\(23) & \exmem_pipeline|write_data_out\(22) & 
\exmem_pipeline|write_data_out\(21) & \exmem_pipeline|write_data_out\(20) & \exmem_pipeline|write_data_out\(19) & \exmem_pipeline|write_data_out\(18));

\mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\exmem_pipeline|adress_out\(7) & \exmem_pipeline|adress_out\(6) & \exmem_pipeline|adress_out\(5) & \exmem_pipeline|adress_out\(4) & \exmem_pipeline|adress_out\(3)
& \exmem_pipeline|adress_out\(2) & \exmem_pipeline|adress_out\(1) & \exmem_pipeline|adress_out\(0));

\mem_memdados|altsyncram_component|auto_generated|q_a\(18) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\mem_memdados|altsyncram_component|auto_generated|q_a\(19) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\mem_memdados|altsyncram_component|auto_generated|q_a\(20) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\mem_memdados|altsyncram_component|auto_generated|q_a\(21) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\mem_memdados|altsyncram_component|auto_generated|q_a\(22) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\mem_memdados|altsyncram_component|auto_generated|q_a\(23) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\mem_memdados|altsyncram_component|auto_generated|q_a\(24) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\mem_memdados|altsyncram_component|auto_generated|q_a\(25) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\mem_memdados|altsyncram_component|auto_generated|q_a\(26) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);
\mem_memdados|altsyncram_component|auto_generated|q_a\(27) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(9);
\mem_memdados|altsyncram_component|auto_generated|q_a\(28) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(10);
\mem_memdados|altsyncram_component|auto_generated|q_a\(29) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(11);
\mem_memdados|altsyncram_component|auto_generated|q_a\(30) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(12);
\mem_memdados|altsyncram_component|auto_generated|q_a\(31) <= \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(13);
\ALT_INV_clk~combout\ <= NOT \clk~combout\;
\conversor_7|ALT_INV_Mux6~0_combout\ <= NOT \conversor_7|Mux6~0_combout\;
\conversor_6|ALT_INV_Mux6~0_combout\ <= NOT \conversor_6|Mux6~0_combout\;
\conversor_5|ALT_INV_Mux6~0_combout\ <= NOT \conversor_5|Mux6~0_combout\;
\conversor_4|ALT_INV_Mux6~0_combout\ <= NOT \conversor_4|Mux6~0_combout\;
\conversor_3|ALT_INV_Mux6~0_combout\ <= NOT \conversor_3|Mux6~0_combout\;
\conversor_2|ALT_INV_Mux6~0_combout\ <= NOT \conversor_2|Mux6~0_combout\;
\conversor_1|ALT_INV_Mux6~0_combout\ <= NOT \conversor_1|Mux6~0_combout\;
\conversor_0|ALT_INV_Mux6~0_combout\ <= NOT \conversor_0|Mux6~0_combout\;

-- Location: LCCOMB_X92_Y21_N4
\exsomador|result[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[3]~2_combout\ = (\idex_pipeline|PC4_out\(3) & ((\idex_pipeline|sign_ext_imm_out\(1) & (\exsomador|result[2]~1\ & VCC)) # (!\idex_pipeline|sign_ext_imm_out\(1) & (!\exsomador|result[2]~1\)))) # (!\idex_pipeline|PC4_out\(3) & 
-- ((\idex_pipeline|sign_ext_imm_out\(1) & (!\exsomador|result[2]~1\)) # (!\idex_pipeline|sign_ext_imm_out\(1) & ((\exsomador|result[2]~1\) # (GND)))))
-- \exsomador|result[3]~3\ = CARRY((\idex_pipeline|PC4_out\(3) & (!\idex_pipeline|sign_ext_imm_out\(1) & !\exsomador|result[2]~1\)) # (!\idex_pipeline|PC4_out\(3) & ((!\exsomador|result[2]~1\) # (!\idex_pipeline|sign_ext_imm_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(3),
	datab => \idex_pipeline|sign_ext_imm_out\(1),
	datad => VCC,
	cin => \exsomador|result[2]~1\,
	combout => \exsomador|result[3]~2_combout\,
	cout => \exsomador|result[3]~3\);

-- Location: LCCOMB_X92_Y21_N6
\exsomador|result[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[4]~4_combout\ = ((\idex_pipeline|PC4_out\(4) $ (\idex_pipeline|sign_ext_imm_out\(2) $ (!\exsomador|result[3]~3\)))) # (GND)
-- \exsomador|result[4]~5\ = CARRY((\idex_pipeline|PC4_out\(4) & ((\idex_pipeline|sign_ext_imm_out\(2)) # (!\exsomador|result[3]~3\))) # (!\idex_pipeline|PC4_out\(4) & (\idex_pipeline|sign_ext_imm_out\(2) & !\exsomador|result[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(4),
	datab => \idex_pipeline|sign_ext_imm_out\(2),
	datad => VCC,
	cin => \exsomador|result[3]~3\,
	combout => \exsomador|result[4]~4_combout\,
	cout => \exsomador|result[4]~5\);

-- Location: LCCOMB_X91_Y21_N6
\SUBTRATOR_EX|result[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[4]~2_combout\ = (\exsomador|result[4]~4_combout\ & (\SUBTRATOR_EX|result[3]~1\ & VCC)) # (!\exsomador|result[4]~4_combout\ & (!\SUBTRATOR_EX|result[3]~1\))
-- \SUBTRATOR_EX|result[4]~3\ = CARRY((!\exsomador|result[4]~4_combout\ & !\SUBTRATOR_EX|result[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exsomador|result[4]~4_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[3]~1\,
	combout => \SUBTRATOR_EX|result[4]~2_combout\,
	cout => \SUBTRATOR_EX|result[4]~3\);

-- Location: LCCOMB_X92_Y21_N8
\exsomador|result[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[5]~6_combout\ = (\idex_pipeline|PC4_out\(5) & ((\idex_pipeline|sign_ext_imm_out\(3) & (\exsomador|result[4]~5\ & VCC)) # (!\idex_pipeline|sign_ext_imm_out\(3) & (!\exsomador|result[4]~5\)))) # (!\idex_pipeline|PC4_out\(5) & 
-- ((\idex_pipeline|sign_ext_imm_out\(3) & (!\exsomador|result[4]~5\)) # (!\idex_pipeline|sign_ext_imm_out\(3) & ((\exsomador|result[4]~5\) # (GND)))))
-- \exsomador|result[5]~7\ = CARRY((\idex_pipeline|PC4_out\(5) & (!\idex_pipeline|sign_ext_imm_out\(3) & !\exsomador|result[4]~5\)) # (!\idex_pipeline|PC4_out\(5) & ((!\exsomador|result[4]~5\) # (!\idex_pipeline|sign_ext_imm_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(5),
	datab => \idex_pipeline|sign_ext_imm_out\(3),
	datad => VCC,
	cin => \exsomador|result[4]~5\,
	combout => \exsomador|result[5]~6_combout\,
	cout => \exsomador|result[5]~7\);

-- Location: LCCOMB_X91_Y21_N8
\SUBTRATOR_EX|result[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[5]~4_combout\ = (\exsomador|result[5]~6_combout\ & ((GND) # (!\SUBTRATOR_EX|result[4]~3\))) # (!\exsomador|result[5]~6_combout\ & (\SUBTRATOR_EX|result[4]~3\ $ (GND)))
-- \SUBTRATOR_EX|result[5]~5\ = CARRY((\exsomador|result[5]~6_combout\) # (!\SUBTRATOR_EX|result[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exsomador|result[5]~6_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[4]~3\,
	combout => \SUBTRATOR_EX|result[5]~4_combout\,
	cout => \SUBTRATOR_EX|result[5]~5\);

-- Location: LCCOMB_X92_Y21_N10
\exsomador|result[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[6]~8_combout\ = ((\idex_pipeline|sign_ext_imm_out\(4) $ (\idex_pipeline|PC4_out\(6) $ (!\exsomador|result[5]~7\)))) # (GND)
-- \exsomador|result[6]~9\ = CARRY((\idex_pipeline|sign_ext_imm_out\(4) & ((\idex_pipeline|PC4_out\(6)) # (!\exsomador|result[5]~7\))) # (!\idex_pipeline|sign_ext_imm_out\(4) & (\idex_pipeline|PC4_out\(6) & !\exsomador|result[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|sign_ext_imm_out\(4),
	datab => \idex_pipeline|PC4_out\(6),
	datad => VCC,
	cin => \exsomador|result[5]~7\,
	combout => \exsomador|result[6]~8_combout\,
	cout => \exsomador|result[6]~9\);

-- Location: LCCOMB_X92_Y21_N12
\exsomador|result[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[7]~10_combout\ = (\idex_pipeline|sign_ext_imm_out\(5) & ((\idex_pipeline|PC4_out\(7) & (\exsomador|result[6]~9\ & VCC)) # (!\idex_pipeline|PC4_out\(7) & (!\exsomador|result[6]~9\)))) # (!\idex_pipeline|sign_ext_imm_out\(5) & 
-- ((\idex_pipeline|PC4_out\(7) & (!\exsomador|result[6]~9\)) # (!\idex_pipeline|PC4_out\(7) & ((\exsomador|result[6]~9\) # (GND)))))
-- \exsomador|result[7]~11\ = CARRY((\idex_pipeline|sign_ext_imm_out\(5) & (!\idex_pipeline|PC4_out\(7) & !\exsomador|result[6]~9\)) # (!\idex_pipeline|sign_ext_imm_out\(5) & ((!\exsomador|result[6]~9\) # (!\idex_pipeline|PC4_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|sign_ext_imm_out\(5),
	datab => \idex_pipeline|PC4_out\(7),
	datad => VCC,
	cin => \exsomador|result[6]~9\,
	combout => \exsomador|result[7]~10_combout\,
	cout => \exsomador|result[7]~11\);

-- Location: LCCOMB_X91_Y21_N12
\SUBTRATOR_EX|result[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[7]~8_combout\ = (\exsomador|result[7]~10_combout\ & ((GND) # (!\SUBTRATOR_EX|result[6]~7\))) # (!\exsomador|result[7]~10_combout\ & (\SUBTRATOR_EX|result[6]~7\ $ (GND)))
-- \SUBTRATOR_EX|result[7]~9\ = CARRY((\exsomador|result[7]~10_combout\) # (!\SUBTRATOR_EX|result[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exsomador|result[7]~10_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[6]~7\,
	combout => \SUBTRATOR_EX|result[7]~8_combout\,
	cout => \SUBTRATOR_EX|result[7]~9\);

-- Location: LCCOMB_X91_Y21_N14
\SUBTRATOR_EX|result[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[8]~10_combout\ = (\exsomador|result[8]~12_combout\ & (\SUBTRATOR_EX|result[7]~9\ & VCC)) # (!\exsomador|result[8]~12_combout\ & (!\SUBTRATOR_EX|result[7]~9\))
-- \SUBTRATOR_EX|result[8]~11\ = CARRY((!\exsomador|result[8]~12_combout\ & !\SUBTRATOR_EX|result[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[8]~12_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[7]~9\,
	combout => \SUBTRATOR_EX|result[8]~10_combout\,
	cout => \SUBTRATOR_EX|result[8]~11\);

-- Location: LCCOMB_X92_Y21_N16
\exsomador|result[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[9]~14_combout\ = (\idex_pipeline|shamnt_out\(1) & ((\idex_pipeline|PC4_out\(9) & (\exsomador|result[8]~13\ & VCC)) # (!\idex_pipeline|PC4_out\(9) & (!\exsomador|result[8]~13\)))) # (!\idex_pipeline|shamnt_out\(1) & 
-- ((\idex_pipeline|PC4_out\(9) & (!\exsomador|result[8]~13\)) # (!\idex_pipeline|PC4_out\(9) & ((\exsomador|result[8]~13\) # (GND)))))
-- \exsomador|result[9]~15\ = CARRY((\idex_pipeline|shamnt_out\(1) & (!\idex_pipeline|PC4_out\(9) & !\exsomador|result[8]~13\)) # (!\idex_pipeline|shamnt_out\(1) & ((!\exsomador|result[8]~13\) # (!\idex_pipeline|PC4_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|shamnt_out\(1),
	datab => \idex_pipeline|PC4_out\(9),
	datad => VCC,
	cin => \exsomador|result[8]~13\,
	combout => \exsomador|result[9]~14_combout\,
	cout => \exsomador|result[9]~15\);

-- Location: LCCOMB_X92_Y21_N22
\exsomador|result[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[12]~20_combout\ = ((\idex_pipeline|shamnt_out\(4) $ (\idex_pipeline|PC4_out\(12) $ (!\exsomador|result[11]~19\)))) # (GND)
-- \exsomador|result[12]~21\ = CARRY((\idex_pipeline|shamnt_out\(4) & ((\idex_pipeline|PC4_out\(12)) # (!\exsomador|result[11]~19\))) # (!\idex_pipeline|shamnt_out\(4) & (\idex_pipeline|PC4_out\(12) & !\exsomador|result[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|shamnt_out\(4),
	datab => \idex_pipeline|PC4_out\(12),
	datad => VCC,
	cin => \exsomador|result[11]~19\,
	combout => \exsomador|result[12]~20_combout\,
	cout => \exsomador|result[12]~21\);

-- Location: LCCOMB_X92_Y21_N26
\exsomador|result[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[14]~24_combout\ = ((\idex_pipeline|PC4_out\(14) $ (\idex_pipeline|reg_rd_out\(1) $ (!\exsomador|result[13]~23\)))) # (GND)
-- \exsomador|result[14]~25\ = CARRY((\idex_pipeline|PC4_out\(14) & ((\idex_pipeline|reg_rd_out\(1)) # (!\exsomador|result[13]~23\))) # (!\idex_pipeline|PC4_out\(14) & (\idex_pipeline|reg_rd_out\(1) & !\exsomador|result[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(14),
	datab => \idex_pipeline|reg_rd_out\(1),
	datad => VCC,
	cin => \exsomador|result[13]~23\,
	combout => \exsomador|result[14]~24_combout\,
	cout => \exsomador|result[14]~25\);

-- Location: LCCOMB_X92_Y21_N28
\exsomador|result[15]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[15]~26_combout\ = (\idex_pipeline|reg_rd_out\(2) & ((\idex_pipeline|PC4_out\(15) & (\exsomador|result[14]~25\ & VCC)) # (!\idex_pipeline|PC4_out\(15) & (!\exsomador|result[14]~25\)))) # (!\idex_pipeline|reg_rd_out\(2) & 
-- ((\idex_pipeline|PC4_out\(15) & (!\exsomador|result[14]~25\)) # (!\idex_pipeline|PC4_out\(15) & ((\exsomador|result[14]~25\) # (GND)))))
-- \exsomador|result[15]~27\ = CARRY((\idex_pipeline|reg_rd_out\(2) & (!\idex_pipeline|PC4_out\(15) & !\exsomador|result[14]~25\)) # (!\idex_pipeline|reg_rd_out\(2) & ((!\exsomador|result[14]~25\) # (!\idex_pipeline|PC4_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(2),
	datab => \idex_pipeline|PC4_out\(15),
	datad => VCC,
	cin => \exsomador|result[14]~25\,
	combout => \exsomador|result[15]~26_combout\,
	cout => \exsomador|result[15]~27\);

-- Location: LCCOMB_X92_Y20_N2
\exsomador|result[18]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[18]~32_combout\ = ((\idex_pipeline|reg_rd_out\(4) $ (\idex_pipeline|PC4_out\(18) $ (!\exsomador|result[17]~31\)))) # (GND)
-- \exsomador|result[18]~33\ = CARRY((\idex_pipeline|reg_rd_out\(4) & ((\idex_pipeline|PC4_out\(18)) # (!\exsomador|result[17]~31\))) # (!\idex_pipeline|reg_rd_out\(4) & (\idex_pipeline|PC4_out\(18) & !\exsomador|result[17]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|PC4_out\(18),
	datad => VCC,
	cin => \exsomador|result[17]~31\,
	combout => \exsomador|result[18]~32_combout\,
	cout => \exsomador|result[18]~33\);

-- Location: LCCOMB_X92_Y20_N4
\exsomador|result[19]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[19]~34_combout\ = (\idex_pipeline|reg_rd_out\(4) & ((\idex_pipeline|PC4_out\(19) & (\exsomador|result[18]~33\ & VCC)) # (!\idex_pipeline|PC4_out\(19) & (!\exsomador|result[18]~33\)))) # (!\idex_pipeline|reg_rd_out\(4) & 
-- ((\idex_pipeline|PC4_out\(19) & (!\exsomador|result[18]~33\)) # (!\idex_pipeline|PC4_out\(19) & ((\exsomador|result[18]~33\) # (GND)))))
-- \exsomador|result[19]~35\ = CARRY((\idex_pipeline|reg_rd_out\(4) & (!\idex_pipeline|PC4_out\(19) & !\exsomador|result[18]~33\)) # (!\idex_pipeline|reg_rd_out\(4) & ((!\exsomador|result[18]~33\) # (!\idex_pipeline|PC4_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|PC4_out\(19),
	datad => VCC,
	cin => \exsomador|result[18]~33\,
	combout => \exsomador|result[19]~34_combout\,
	cout => \exsomador|result[19]~35\);

-- Location: LCCOMB_X91_Y20_N6
\SUBTRATOR_EX|result[20]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[20]~34_combout\ = (\exsomador|result[20]~36_combout\ & (\SUBTRATOR_EX|result[19]~33\ & VCC)) # (!\exsomador|result[20]~36_combout\ & (!\SUBTRATOR_EX|result[19]~33\))
-- \SUBTRATOR_EX|result[20]~35\ = CARRY((!\exsomador|result[20]~36_combout\ & !\SUBTRATOR_EX|result[19]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[20]~36_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[19]~33\,
	combout => \SUBTRATOR_EX|result[20]~34_combout\,
	cout => \SUBTRATOR_EX|result[20]~35\);

-- Location: LCCOMB_X92_Y20_N10
\exsomador|result[22]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[22]~40_combout\ = ((\idex_pipeline|reg_rd_out\(4) $ (\idex_pipeline|PC4_out\(22) $ (!\exsomador|result[21]~39\)))) # (GND)
-- \exsomador|result[22]~41\ = CARRY((\idex_pipeline|reg_rd_out\(4) & ((\idex_pipeline|PC4_out\(22)) # (!\exsomador|result[21]~39\))) # (!\idex_pipeline|reg_rd_out\(4) & (\idex_pipeline|PC4_out\(22) & !\exsomador|result[21]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|PC4_out\(22),
	datad => VCC,
	cin => \exsomador|result[21]~39\,
	combout => \exsomador|result[22]~40_combout\,
	cout => \exsomador|result[22]~41\);

-- Location: LCCOMB_X91_Y20_N10
\SUBTRATOR_EX|result[22]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[22]~38_combout\ = (\exsomador|result[22]~40_combout\ & (\SUBTRATOR_EX|result[21]~37\ & VCC)) # (!\exsomador|result[22]~40_combout\ & (!\SUBTRATOR_EX|result[21]~37\))
-- \SUBTRATOR_EX|result[22]~39\ = CARRY((!\exsomador|result[22]~40_combout\ & !\SUBTRATOR_EX|result[21]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exsomador|result[22]~40_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[21]~37\,
	combout => \SUBTRATOR_EX|result[22]~38_combout\,
	cout => \SUBTRATOR_EX|result[22]~39\);

-- Location: LCCOMB_X91_Y20_N12
\SUBTRATOR_EX|result[23]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[23]~40_combout\ = (\exsomador|result[23]~42_combout\ & ((GND) # (!\SUBTRATOR_EX|result[22]~39\))) # (!\exsomador|result[23]~42_combout\ & (\SUBTRATOR_EX|result[22]~39\ $ (GND)))
-- \SUBTRATOR_EX|result[23]~41\ = CARRY((\exsomador|result[23]~42_combout\) # (!\SUBTRATOR_EX|result[22]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[23]~42_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[22]~39\,
	combout => \SUBTRATOR_EX|result[23]~40_combout\,
	cout => \SUBTRATOR_EX|result[23]~41\);

-- Location: LCCOMB_X91_Y20_N14
\SUBTRATOR_EX|result[24]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[24]~42_combout\ = (\exsomador|result[24]~44_combout\ & (\SUBTRATOR_EX|result[23]~41\ & VCC)) # (!\exsomador|result[24]~44_combout\ & (!\SUBTRATOR_EX|result[23]~41\))
-- \SUBTRATOR_EX|result[24]~43\ = CARRY((!\exsomador|result[24]~44_combout\ & !\SUBTRATOR_EX|result[23]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[24]~44_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[23]~41\,
	combout => \SUBTRATOR_EX|result[24]~42_combout\,
	cout => \SUBTRATOR_EX|result[24]~43\);

-- Location: LCCOMB_X92_Y20_N16
\exsomador|result[25]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[25]~46_combout\ = (\idex_pipeline|PC4_out\(25) & ((\idex_pipeline|reg_rd_out\(4) & (\exsomador|result[24]~45\ & VCC)) # (!\idex_pipeline|reg_rd_out\(4) & (!\exsomador|result[24]~45\)))) # (!\idex_pipeline|PC4_out\(25) & 
-- ((\idex_pipeline|reg_rd_out\(4) & (!\exsomador|result[24]~45\)) # (!\idex_pipeline|reg_rd_out\(4) & ((\exsomador|result[24]~45\) # (GND)))))
-- \exsomador|result[25]~47\ = CARRY((\idex_pipeline|PC4_out\(25) & (!\idex_pipeline|reg_rd_out\(4) & !\exsomador|result[24]~45\)) # (!\idex_pipeline|PC4_out\(25) & ((!\exsomador|result[24]~45\) # (!\idex_pipeline|reg_rd_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(25),
	datab => \idex_pipeline|reg_rd_out\(4),
	datad => VCC,
	cin => \exsomador|result[24]~45\,
	combout => \exsomador|result[25]~46_combout\,
	cout => \exsomador|result[25]~47\);

-- Location: LCCOMB_X91_Y20_N18
\SUBTRATOR_EX|result[26]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[26]~46_combout\ = (\exsomador|result[26]~48_combout\ & (\SUBTRATOR_EX|result[25]~45\ & VCC)) # (!\exsomador|result[26]~48_combout\ & (!\SUBTRATOR_EX|result[25]~45\))
-- \SUBTRATOR_EX|result[26]~47\ = CARRY((!\exsomador|result[26]~48_combout\ & !\SUBTRATOR_EX|result[25]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[26]~48_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[25]~45\,
	combout => \SUBTRATOR_EX|result[26]~46_combout\,
	cout => \SUBTRATOR_EX|result[26]~47\);

-- Location: LCCOMB_X91_Y20_N22
\SUBTRATOR_EX|result[28]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[28]~50_combout\ = (\exsomador|result[28]~52_combout\ & (\SUBTRATOR_EX|result[27]~49\ & VCC)) # (!\exsomador|result[28]~52_combout\ & (!\SUBTRATOR_EX|result[27]~49\))
-- \SUBTRATOR_EX|result[28]~51\ = CARRY((!\exsomador|result[28]~52_combout\ & !\SUBTRATOR_EX|result[27]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[28]~52_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[27]~49\,
	combout => \SUBTRATOR_EX|result[28]~50_combout\,
	cout => \SUBTRATOR_EX|result[28]~51\);

-- Location: LCCOMB_X92_Y20_N26
\exsomador|result[30]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[30]~56_combout\ = ((\idex_pipeline|PC4_out\(30) $ (\idex_pipeline|reg_rd_out\(4) $ (!\exsomador|result[29]~55\)))) # (GND)
-- \exsomador|result[30]~57\ = CARRY((\idex_pipeline|PC4_out\(30) & ((\idex_pipeline|reg_rd_out\(4)) # (!\exsomador|result[29]~55\))) # (!\idex_pipeline|PC4_out\(30) & (\idex_pipeline|reg_rd_out\(4) & !\exsomador|result[29]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(30),
	datab => \idex_pipeline|reg_rd_out\(4),
	datad => VCC,
	cin => \exsomador|result[29]~55\,
	combout => \exsomador|result[30]~56_combout\,
	cout => \exsomador|result[30]~57\);

-- Location: LCCOMB_X91_Y20_N26
\SUBTRATOR_EX|result[30]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[30]~54_combout\ = (\exsomador|result[30]~56_combout\ & (\SUBTRATOR_EX|result[29]~53\ & VCC)) # (!\exsomador|result[30]~56_combout\ & (!\SUBTRATOR_EX|result[29]~53\))
-- \SUBTRATOR_EX|result[30]~55\ = CARRY((!\exsomador|result[30]~56_combout\ & !\SUBTRATOR_EX|result[29]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[30]~56_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[29]~53\,
	combout => \SUBTRATOR_EX|result[30]~54_combout\,
	cout => \SUBTRATOR_EX|result[30]~55\);

-- Location: LCCOMB_X92_Y20_N28
\exsomador|result[31]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[31]~58_combout\ = \idex_pipeline|PC4_out\(31) $ (\exsomador|result[30]~57\ $ (\idex_pipeline|reg_rd_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(31),
	datad => \idex_pipeline|reg_rd_out\(4),
	cin => \exsomador|result[30]~57\,
	combout => \exsomador|result[31]~58_combout\);

-- Location: LCCOMB_X91_Y20_N28
\SUBTRATOR_EX|result[31]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[31]~56_combout\ = \SUBTRATOR_EX|result[30]~55\ $ (\exsomador|result[31]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \exsomador|result[31]~58_combout\,
	cin => \SUBTRATOR_EX|result[30]~55\,
	combout => \SUBTRATOR_EX|result[31]~56_combout\);

-- Location: LCCOMB_X88_Y20_N20
\exula|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~6_combout\ = ((\exmux2_1|Z[1]~2_combout\ $ (\exula|Add0~5_combout\ $ (!\exula|Add0~4\)))) # (GND)
-- \exula|Add0~7\ = CARRY((\exmux2_1|Z[1]~2_combout\ & ((\exula|Add0~5_combout\) # (!\exula|Add0~4\))) # (!\exmux2_1|Z[1]~2_combout\ & (\exula|Add0~5_combout\ & !\exula|Add0~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exula|Add0~5_combout\,
	datad => VCC,
	cin => \exula|Add0~4\,
	combout => \exula|Add0~6_combout\,
	cout => \exula|Add0~7\);

-- Location: LCCOMB_X88_Y20_N26
\exula|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~15_combout\ = (\exula|Add0~14_combout\ & ((\exmux2_1|Z[4]~4_combout\ & (\exula|Add0~13\ & VCC)) # (!\exmux2_1|Z[4]~4_combout\ & (!\exula|Add0~13\)))) # (!\exula|Add0~14_combout\ & ((\exmux2_1|Z[4]~4_combout\ & (!\exula|Add0~13\)) # 
-- (!\exmux2_1|Z[4]~4_combout\ & ((\exula|Add0~13\) # (GND)))))
-- \exula|Add0~16\ = CARRY((\exula|Add0~14_combout\ & (!\exmux2_1|Z[4]~4_combout\ & !\exula|Add0~13\)) # (!\exula|Add0~14_combout\ & ((!\exula|Add0~13\) # (!\exmux2_1|Z[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~14_combout\,
	datab => \exmux2_1|Z[4]~4_combout\,
	datad => VCC,
	cin => \exula|Add0~13\,
	combout => \exula|Add0~15_combout\,
	cout => \exula|Add0~16\);

-- Location: LCCOMB_X88_Y19_N2
\exula|Add0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~27_combout\ = (\exmux2_1|Z[8]~28_combout\ & ((\exula|Add0~26_combout\ & (\exula|Add0~25\ & VCC)) # (!\exula|Add0~26_combout\ & (!\exula|Add0~25\)))) # (!\exmux2_1|Z[8]~28_combout\ & ((\exula|Add0~26_combout\ & (!\exula|Add0~25\)) # 
-- (!\exula|Add0~26_combout\ & ((\exula|Add0~25\) # (GND)))))
-- \exula|Add0~28\ = CARRY((\exmux2_1|Z[8]~28_combout\ & (!\exula|Add0~26_combout\ & !\exula|Add0~25\)) # (!\exmux2_1|Z[8]~28_combout\ & ((!\exula|Add0~25\) # (!\exula|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[8]~28_combout\,
	datab => \exula|Add0~26_combout\,
	datad => VCC,
	cin => \exula|Add0~25\,
	combout => \exula|Add0~27_combout\,
	cout => \exula|Add0~28\);

-- Location: LCCOMB_X88_Y19_N6
\exula|Add0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~33_combout\ = (\exula|Add0~32_combout\ & ((\exmux2_1|Z[10]~26_combout\ & (\exula|Add0~31\ & VCC)) # (!\exmux2_1|Z[10]~26_combout\ & (!\exula|Add0~31\)))) # (!\exula|Add0~32_combout\ & ((\exmux2_1|Z[10]~26_combout\ & (!\exula|Add0~31\)) # 
-- (!\exmux2_1|Z[10]~26_combout\ & ((\exula|Add0~31\) # (GND)))))
-- \exula|Add0~34\ = CARRY((\exula|Add0~32_combout\ & (!\exmux2_1|Z[10]~26_combout\ & !\exula|Add0~31\)) # (!\exula|Add0~32_combout\ & ((!\exula|Add0~31\) # (!\exmux2_1|Z[10]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~32_combout\,
	datab => \exmux2_1|Z[10]~26_combout\,
	datad => VCC,
	cin => \exula|Add0~31\,
	combout => \exula|Add0~33_combout\,
	cout => \exula|Add0~34\);

-- Location: LCCOMB_X88_Y19_N8
\exula|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~36_combout\ = ((\exula|Add0~35_combout\ $ (\exmux2_1|Z[11]~25_combout\ $ (!\exula|Add0~34\)))) # (GND)
-- \exula|Add0~37\ = CARRY((\exula|Add0~35_combout\ & ((\exmux2_1|Z[11]~25_combout\) # (!\exula|Add0~34\))) # (!\exula|Add0~35_combout\ & (\exmux2_1|Z[11]~25_combout\ & !\exula|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~35_combout\,
	datab => \exmux2_1|Z[11]~25_combout\,
	datad => VCC,
	cin => \exula|Add0~34\,
	combout => \exula|Add0~36_combout\,
	cout => \exula|Add0~37\);

-- Location: LCCOMB_X88_Y19_N12
\exula|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~42_combout\ = ((\exula|Add0~41_combout\ $ (\exmux2_1|Z[13]~23_combout\ $ (!\exula|Add0~40\)))) # (GND)
-- \exula|Add0~43\ = CARRY((\exula|Add0~41_combout\ & ((\exmux2_1|Z[13]~23_combout\) # (!\exula|Add0~40\))) # (!\exula|Add0~41_combout\ & (\exmux2_1|Z[13]~23_combout\ & !\exula|Add0~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~41_combout\,
	datab => \exmux2_1|Z[13]~23_combout\,
	datad => VCC,
	cin => \exula|Add0~40\,
	combout => \exula|Add0~42_combout\,
	cout => \exula|Add0~43\);

-- Location: LCCOMB_X88_Y19_N20
\exula|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~54_combout\ = ((\exmux2_1|Z[17]~19_combout\ $ (\exula|Add0~53_combout\ $ (!\exula|Add0~52\)))) # (GND)
-- \exula|Add0~55\ = CARRY((\exmux2_1|Z[17]~19_combout\ & ((\exula|Add0~53_combout\) # (!\exula|Add0~52\))) # (!\exmux2_1|Z[17]~19_combout\ & (\exula|Add0~53_combout\ & !\exula|Add0~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[17]~19_combout\,
	datab => \exula|Add0~53_combout\,
	datad => VCC,
	cin => \exula|Add0~52\,
	combout => \exula|Add0~54_combout\,
	cout => \exula|Add0~55\);

-- Location: LCCOMB_X88_Y19_N24
\exula|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~60_combout\ = ((\exmux2_1|Z[19]~17_combout\ $ (\exula|Add0~59_combout\ $ (!\exula|Add0~58\)))) # (GND)
-- \exula|Add0~61\ = CARRY((\exmux2_1|Z[19]~17_combout\ & ((\exula|Add0~59_combout\) # (!\exula|Add0~58\))) # (!\exmux2_1|Z[19]~17_combout\ & (\exula|Add0~59_combout\ & !\exula|Add0~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[19]~17_combout\,
	datab => \exula|Add0~59_combout\,
	datad => VCC,
	cin => \exula|Add0~58\,
	combout => \exula|Add0~60_combout\,
	cout => \exula|Add0~61\);

-- Location: LCCOMB_X88_Y19_N26
\exula|Add0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~63_combout\ = (\exmux2_1|Z[20]~5_combout\ & ((\exula|Add0~62_combout\ & (\exula|Add0~61\ & VCC)) # (!\exula|Add0~62_combout\ & (!\exula|Add0~61\)))) # (!\exmux2_1|Z[20]~5_combout\ & ((\exula|Add0~62_combout\ & (!\exula|Add0~61\)) # 
-- (!\exula|Add0~62_combout\ & ((\exula|Add0~61\) # (GND)))))
-- \exula|Add0~64\ = CARRY((\exmux2_1|Z[20]~5_combout\ & (!\exula|Add0~62_combout\ & !\exula|Add0~61\)) # (!\exmux2_1|Z[20]~5_combout\ & ((!\exula|Add0~61\) # (!\exula|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[20]~5_combout\,
	datab => \exula|Add0~62_combout\,
	datad => VCC,
	cin => \exula|Add0~61\,
	combout => \exula|Add0~63_combout\,
	cout => \exula|Add0~64\);

-- Location: LCCOMB_X88_Y19_N30
\exula|Add0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~69_combout\ = (\exula|Add0~68_combout\ & ((\exmux2_1|Z[22]~7_combout\ & (\exula|Add0~67\ & VCC)) # (!\exmux2_1|Z[22]~7_combout\ & (!\exula|Add0~67\)))) # (!\exula|Add0~68_combout\ & ((\exmux2_1|Z[22]~7_combout\ & (!\exula|Add0~67\)) # 
-- (!\exmux2_1|Z[22]~7_combout\ & ((\exula|Add0~67\) # (GND)))))
-- \exula|Add0~70\ = CARRY((\exula|Add0~68_combout\ & (!\exmux2_1|Z[22]~7_combout\ & !\exula|Add0~67\)) # (!\exula|Add0~68_combout\ & ((!\exula|Add0~67\) # (!\exmux2_1|Z[22]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~68_combout\,
	datab => \exmux2_1|Z[22]~7_combout\,
	datad => VCC,
	cin => \exula|Add0~67\,
	combout => \exula|Add0~69_combout\,
	cout => \exula|Add0~70\);

-- Location: LCCOMB_X88_Y18_N0
\exula|Add0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~72_combout\ = ((\exmux2_1|Z[23]~16_combout\ $ (\exula|Add0~71_combout\ $ (!\exula|Add0~70\)))) # (GND)
-- \exula|Add0~73\ = CARRY((\exmux2_1|Z[23]~16_combout\ & ((\exula|Add0~71_combout\) # (!\exula|Add0~70\))) # (!\exmux2_1|Z[23]~16_combout\ & (\exula|Add0~71_combout\ & !\exula|Add0~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[23]~16_combout\,
	datab => \exula|Add0~71_combout\,
	datad => VCC,
	cin => \exula|Add0~70\,
	combout => \exula|Add0~72_combout\,
	cout => \exula|Add0~73\);

-- Location: LCCOMB_X88_Y18_N6
\exula|Add0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~81_combout\ = (\exula|Add0~80_combout\ & ((\exmux2_1|Z[26]~8_combout\ & (\exula|Add0~79\ & VCC)) # (!\exmux2_1|Z[26]~8_combout\ & (!\exula|Add0~79\)))) # (!\exula|Add0~80_combout\ & ((\exmux2_1|Z[26]~8_combout\ & (!\exula|Add0~79\)) # 
-- (!\exmux2_1|Z[26]~8_combout\ & ((\exula|Add0~79\) # (GND)))))
-- \exula|Add0~82\ = CARRY((\exula|Add0~80_combout\ & (!\exmux2_1|Z[26]~8_combout\ & !\exula|Add0~79\)) # (!\exula|Add0~80_combout\ & ((!\exula|Add0~79\) # (!\exmux2_1|Z[26]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~80_combout\,
	datab => \exmux2_1|Z[26]~8_combout\,
	datad => VCC,
	cin => \exula|Add0~79\,
	combout => \exula|Add0~81_combout\,
	cout => \exula|Add0~82\);

-- Location: LCCOMB_X88_Y18_N8
\exula|Add0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~84_combout\ = ((\exmux2_1|Z[27]~9_combout\ $ (\exula|Add0~83_combout\ $ (!\exula|Add0~82\)))) # (GND)
-- \exula|Add0~85\ = CARRY((\exmux2_1|Z[27]~9_combout\ & ((\exula|Add0~83_combout\) # (!\exula|Add0~82\))) # (!\exmux2_1|Z[27]~9_combout\ & (\exula|Add0~83_combout\ & !\exula|Add0~82\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[27]~9_combout\,
	datab => \exula|Add0~83_combout\,
	datad => VCC,
	cin => \exula|Add0~82\,
	combout => \exula|Add0~84_combout\,
	cout => \exula|Add0~85\);

-- Location: LCCOMB_X88_Y18_N10
\exula|Add0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~87_combout\ = (\exmux2_1|Z[28]~10_combout\ & ((\exula|Add0~86_combout\ & (\exula|Add0~85\ & VCC)) # (!\exula|Add0~86_combout\ & (!\exula|Add0~85\)))) # (!\exmux2_1|Z[28]~10_combout\ & ((\exula|Add0~86_combout\ & (!\exula|Add0~85\)) # 
-- (!\exula|Add0~86_combout\ & ((\exula|Add0~85\) # (GND)))))
-- \exula|Add0~88\ = CARRY((\exmux2_1|Z[28]~10_combout\ & (!\exula|Add0~86_combout\ & !\exula|Add0~85\)) # (!\exmux2_1|Z[28]~10_combout\ & ((!\exula|Add0~85\) # (!\exula|Add0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[28]~10_combout\,
	datab => \exula|Add0~86_combout\,
	datad => VCC,
	cin => \exula|Add0~85\,
	combout => \exula|Add0~87_combout\,
	cout => \exula|Add0~88\);

-- Location: LCCOMB_X88_Y18_N12
\exula|Add0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~90_combout\ = ((\exula|Add0~89_combout\ $ (\exmux2_1|Z[29]~13_combout\ $ (!\exula|Add0~88\)))) # (GND)
-- \exula|Add0~91\ = CARRY((\exula|Add0~89_combout\ & ((\exmux2_1|Z[29]~13_combout\) # (!\exula|Add0~88\))) # (!\exula|Add0~89_combout\ & (\exmux2_1|Z[29]~13_combout\ & !\exula|Add0~88\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~89_combout\,
	datab => \exmux2_1|Z[29]~13_combout\,
	datad => VCC,
	cin => \exula|Add0~88\,
	combout => \exula|Add0~90_combout\,
	cout => \exula|Add0~91\);

-- Location: LCCOMB_X88_Y18_N14
\exula|Add0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~93_combout\ = (\exmux2_1|Z[30]~12_combout\ & ((\exula|Add0~92_combout\ & (\exula|Add0~91\ & VCC)) # (!\exula|Add0~92_combout\ & (!\exula|Add0~91\)))) # (!\exmux2_1|Z[30]~12_combout\ & ((\exula|Add0~92_combout\ & (!\exula|Add0~91\)) # 
-- (!\exula|Add0~92_combout\ & ((\exula|Add0~91\) # (GND)))))
-- \exula|Add0~94\ = CARRY((\exmux2_1|Z[30]~12_combout\ & (!\exula|Add0~92_combout\ & !\exula|Add0~91\)) # (!\exmux2_1|Z[30]~12_combout\ & ((!\exula|Add0~91\) # (!\exula|Add0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[30]~12_combout\,
	datab => \exula|Add0~92_combout\,
	datad => VCC,
	cin => \exula|Add0~91\,
	combout => \exula|Add0~93_combout\,
	cout => \exula|Add0~94\);

-- Location: LCCOMB_X88_Y18_N16
\exula|Add0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~96_combout\ = \exmux2_1|Z[31]~11_combout\ $ (\exula|Add0~94\ $ (\exula|Add0~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[31]~11_combout\,
	datad => \exula|Add0~95_combout\,
	cin => \exula|Add0~94\,
	combout => \exula|Add0~96_combout\);

-- Location: LCCOMB_X86_Y20_N10
\sel_mux_pc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sel_mux_pc~0_combout\ = (!\ifid_pipeline|instruction_out\(31) & (!\ifid_pipeline|instruction_out\(27) & (!\ifid_pipeline|instruction_out\(29) & \ifid_pipeline|instruction_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(31),
	datab => \ifid_pipeline|instruction_out\(27),
	datac => \ifid_pipeline|instruction_out\(29),
	datad => \ifid_pipeline|instruction_out\(28),
	combout => \sel_mux_pc~0_combout\);

-- Location: LCFF_X87_Y23_N9
\idbreg|reg[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][0]~regout\);

-- Location: LCCOMB_X87_Y23_N6
\idbreg|Mux31~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~22_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[14][0]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[12][0]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[14][0]~regout\,
	combout => \idbreg|Mux31~22_combout\);

-- Location: LCFF_X83_Y28_N13
\idbreg|reg[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][1]~regout\);

-- Location: LCFF_X79_Y28_N25
\idbreg|reg[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][1]~regout\);

-- Location: LCCOMB_X79_Y28_N24
\idbreg|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[24][1]~regout\) # (\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][1]~regout\ & ((!\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][1]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][1]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux30~4_combout\);

-- Location: LCCOMB_X83_Y28_N12
\idbreg|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~5_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux30~4_combout\ & (\idbreg|reg[28][1]~regout\)) # (!\idbreg|Mux30~4_combout\ & ((\idbreg|reg[20][1]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[28][1]~regout\,
	datac => \idbreg|reg[20][1]~regout\,
	datad => \idbreg|Mux30~4_combout\,
	combout => \idbreg|Mux30~5_combout\);

-- Location: LCCOMB_X90_Y29_N2
\idbreg|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24)) # ((\idbreg|reg[23][1]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[19][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[19][1]~regout\,
	datad => \idbreg|reg[23][1]~regout\,
	combout => \idbreg|Mux30~7_combout\);

-- Location: LCCOMB_X90_Y27_N28
\idbreg|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux30~7_combout\ & (\idbreg|reg[31][1]~regout\)) # (!\idbreg|Mux30~7_combout\ & ((\idbreg|reg[27][1]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[31][1]~regout\,
	datac => \idbreg|reg[27][1]~regout\,
	datad => \idbreg|Mux30~7_combout\,
	combout => \idbreg|Mux30~8_combout\);

-- Location: LCCOMB_X82_Y31_N28
\idbreg|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~10_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21)) # ((\idbreg|reg[10][1]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[8][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[8][1]~regout\,
	datad => \idbreg|reg[10][1]~regout\,
	combout => \idbreg|Mux30~10_combout\);

-- Location: LCCOMB_X79_Y27_N6
\idbreg|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~17_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22)) # (\idbreg|reg[13][1]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[12][1]~regout\ & (!\ifid_pipeline|instruction_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[12][1]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[13][1]~regout\,
	combout => \idbreg|Mux30~17_combout\);

-- Location: LCCOMB_X79_Y24_N16
\idbreg|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~18_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux30~17_combout\ & (\idbreg|reg[15][1]~regout\)) # (!\idbreg|Mux30~17_combout\ & ((\idbreg|reg[14][1]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[15][1]~regout\,
	datac => \idbreg|reg[14][1]~regout\,
	datad => \idbreg|Mux30~17_combout\,
	combout => \idbreg|Mux30~18_combout\);

-- Location: LCCOMB_X90_Y24_N24
\idcomparador|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~0_combout\ = (\idbreg|Mux31~24_combout\ & (\idbreg|Mux63~19_combout\ & (\idbreg|Mux30~19_combout\ $ (!\idbreg|Mux62~19_combout\)))) # (!\idbreg|Mux31~24_combout\ & (!\idbreg|Mux63~19_combout\ & (\idbreg|Mux30~19_combout\ $ 
-- (!\idbreg|Mux62~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~24_combout\,
	datab => \idbreg|Mux30~19_combout\,
	datac => \idbreg|Mux62~19_combout\,
	datad => \idbreg|Mux63~19_combout\,
	combout => \idcomparador|Equal0~0_combout\);

-- Location: LCCOMB_X94_Y25_N18
\idbreg|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~2_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23)) # ((\idbreg|reg[25][2]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[17][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[25][2]~regout\,
	datad => \idbreg|reg[17][2]~regout\,
	combout => \idbreg|Mux29~2_combout\);

-- Location: LCCOMB_X93_Y26_N6
\idbreg|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux29~2_combout\ & (\idbreg|reg[29][2]~regout\)) # (!\idbreg|Mux29~2_combout\ & ((\idbreg|reg[21][2]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[29][2]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|Mux29~2_combout\,
	datad => \idbreg|reg[21][2]~regout\,
	combout => \idbreg|Mux29~3_combout\);

-- Location: LCFF_X83_Y23_N31
\idbreg|reg[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][2]~regout\);

-- Location: LCFF_X93_Y26_N25
\idbreg|reg[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][3]~regout\);

-- Location: LCCOMB_X82_Y24_N12
\idbreg|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~12_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[5][3]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[4][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[4][3]~regout\,
	datad => \idbreg|reg[5][3]~regout\,
	combout => \idbreg|Mux28~12_combout\);

-- Location: LCFF_X79_Y27_N1
\idbreg|reg[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][3]~regout\);

-- Location: LCCOMB_X79_Y27_N0
\idbreg|Mux60~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~17_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[13][3]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][3]~regout\,
	datad => \idbreg|reg[13][3]~regout\,
	combout => \idbreg|Mux60~17_combout\);

-- Location: LCCOMB_X79_Y22_N26
\idbreg|Mux60~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~18_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux60~17_combout\ & ((\idbreg|reg[15][3]~regout\))) # (!\idbreg|Mux60~17_combout\ & (\idbreg|reg[14][3]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[14][3]~regout\,
	datac => \idbreg|reg[15][3]~regout\,
	datad => \idbreg|Mux60~17_combout\,
	combout => \idbreg|Mux60~18_combout\);

-- Location: LCCOMB_X83_Y23_N30
\idbreg|Mux61~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~17_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[14][2]~regout\) # ((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & (((\idbreg|reg[12][2]~regout\ & !\ifid_pipeline|instruction_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[14][2]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[12][2]~regout\,
	datad => \ifid_pipeline|instruction_out\(16),
	combout => \idbreg|Mux61~17_combout\);

-- Location: LCCOMB_X83_Y23_N12
\idbreg|Mux61~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux61~17_combout\ & (\idbreg|reg[15][2]~regout\)) # (!\idbreg|Mux61~17_combout\ & ((\idbreg|reg[13][2]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][2]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[13][2]~regout\,
	datad => \idbreg|Mux61~17_combout\,
	combout => \idbreg|Mux61~18_combout\);

-- Location: LCCOMB_X85_Y22_N22
\idcomparador|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~1_combout\ = (\idbreg|Mux29~19_combout\ & (\idbreg|Mux61~19_combout\ & (\idbreg|Mux28~19_combout\ $ (!\idbreg|Mux60~19_combout\)))) # (!\idbreg|Mux29~19_combout\ & (!\idbreg|Mux61~19_combout\ & (\idbreg|Mux28~19_combout\ $ 
-- (!\idbreg|Mux60~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux29~19_combout\,
	datab => \idbreg|Mux28~19_combout\,
	datac => \idbreg|Mux60~19_combout\,
	datad => \idbreg|Mux61~19_combout\,
	combout => \idcomparador|Equal0~1_combout\);

-- Location: LCCOMB_X82_Y29_N2
\idbreg|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~0_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[9][4]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[9][4]~regout\,
	datad => \idbreg|reg[8][4]~regout\,
	combout => \idbreg|Mux27~0_combout\);

-- Location: LCCOMB_X82_Y29_N4
\idbreg|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~1_combout\ = (\idbreg|Mux27~0_combout\ & (((\idbreg|reg[11][4]~regout\) # (!\ifid_pipeline|instruction_out\(22))))) # (!\idbreg|Mux27~0_combout\ & (\idbreg|reg[10][4]~regout\ & (\ifid_pipeline|instruction_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[10][4]~regout\,
	datab => \idbreg|Mux27~0_combout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[11][4]~regout\,
	combout => \idbreg|Mux27~1_combout\);

-- Location: LCFF_X77_Y28_N21
\idbreg|reg[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[24][4]~feeder_combout\,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][4]~regout\);

-- Location: LCCOMB_X89_Y29_N26
\idbreg|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~9_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][4]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][4]~regout\,
	datad => \idbreg|reg[19][4]~regout\,
	combout => \idbreg|Mux27~9_combout\);

-- Location: LCCOMB_X90_Y29_N26
\idbreg|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~10_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux27~9_combout\ & (\idbreg|reg[31][4]~regout\)) # (!\idbreg|Mux27~9_combout\ & ((\idbreg|reg[27][4]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (\idbreg|Mux27~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|Mux27~9_combout\,
	datac => \idbreg|reg[31][4]~regout\,
	datad => \idbreg|reg[27][4]~regout\,
	combout => \idbreg|Mux27~10_combout\);

-- Location: LCFF_X87_Y25_N29
\idbreg|reg[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[3][4]~feeder_combout\,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][4]~regout\);

-- Location: LCFF_X83_Y22_N7
\idbreg|reg[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][4]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][4]~regout\);

-- Location: LCCOMB_X93_Y28_N28
\idbreg|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][5]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][5]~regout\,
	datad => \idbreg|reg[17][5]~regout\,
	combout => \idbreg|Mux26~2_combout\);

-- Location: LCCOMB_X94_Y25_N30
\idbreg|Mux59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~2_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][4]~regout\) # ((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (((\idbreg|reg[17][4]~regout\ & !\ifid_pipeline|instruction_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[25][4]~regout\,
	datac => \idbreg|reg[17][4]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux59~2_combout\);

-- Location: LCCOMB_X90_Y25_N26
\idcomparador|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~2_combout\ = (\idbreg|Mux27~19_combout\ & (\idbreg|Mux59~19_combout\ & (\idbreg|Mux26~19_combout\ $ (!\idbreg|Mux58~19_combout\)))) # (!\idbreg|Mux27~19_combout\ & (!\idbreg|Mux59~19_combout\ & (\idbreg|Mux26~19_combout\ $ 
-- (!\idbreg|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux27~19_combout\,
	datab => \idbreg|Mux26~19_combout\,
	datac => \idbreg|Mux59~19_combout\,
	datad => \idbreg|Mux58~19_combout\,
	combout => \idcomparador|Equal0~2_combout\);

-- Location: LCFF_X81_Y27_N5
\idbreg|reg[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][6]~regout\);

-- Location: LCCOMB_X81_Y27_N14
\idbreg|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~0_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[9][6]~regout\) # ((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & (((!\ifid_pipeline|instruction_out\(22) & \idbreg|reg[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[9][6]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[8][6]~regout\,
	combout => \idbreg|Mux25~0_combout\);

-- Location: LCFF_X87_Y25_N21
\idbreg|reg[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][6]~regout\);

-- Location: LCFF_X83_Y23_N27
\idbreg|reg[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][6]~regout\);

-- Location: LCFF_X87_Y23_N17
\idbreg|reg[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][6]~regout\);

-- Location: LCFF_X83_Y23_N25
\idbreg|reg[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][6]~regout\);

-- Location: LCCOMB_X87_Y23_N30
\idbreg|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~17_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\idbreg|reg[14][6]~regout\) # (\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[12][6]~regout\ & ((!\ifid_pipeline|instruction_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[12][6]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[14][6]~regout\,
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux25~17_combout\);

-- Location: LCFF_X83_Y22_N27
\idbreg|reg[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][6]~regout\);

-- Location: LCCOMB_X83_Y23_N26
\idbreg|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~18_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux25~17_combout\ & (\idbreg|reg[15][6]~regout\)) # (!\idbreg|Mux25~17_combout\ & ((\idbreg|reg[13][6]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][6]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[13][6]~regout\,
	datad => \idbreg|Mux25~17_combout\,
	combout => \idbreg|Mux25~18_combout\);

-- Location: LCFF_X86_Y29_N23
\idbreg|reg[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][7]~regout\);

-- Location: LCCOMB_X85_Y29_N14
\idbreg|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~0_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[22][7]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[18][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[18][7]~regout\,
	datac => \idbreg|reg[22][7]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux24~0_combout\);

-- Location: LCCOMB_X86_Y29_N22
\idbreg|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~1_combout\ = (\idbreg|Mux24~0_combout\ & (((\idbreg|reg[30][7]~regout\)) # (!\ifid_pipeline|instruction_out\(24)))) # (!\idbreg|Mux24~0_combout\ & (\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[26][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux24~0_combout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[26][7]~regout\,
	datad => \idbreg|reg[30][7]~regout\,
	combout => \idbreg|Mux24~1_combout\);

-- Location: LCCOMB_X79_Y26_N10
\idbreg|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~4_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23)) # ((\idbreg|reg[24][7]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & (!\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[16][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[16][7]~regout\,
	datad => \idbreg|reg[24][7]~regout\,
	combout => \idbreg|Mux24~4_combout\);

-- Location: LCFF_X86_Y22_N25
\idbreg|reg[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[3][7]~feeder_combout\,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][7]~regout\);

-- Location: LCCOMB_X80_Y27_N28
\idbreg|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~17_combout\ = (\ifid_pipeline|instruction_out\(22) & (\ifid_pipeline|instruction_out\(21))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[13][7]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[12][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[12][7]~regout\,
	datad => \idbreg|reg[13][7]~regout\,
	combout => \idbreg|Mux24~17_combout\);

-- Location: LCFF_X79_Y23_N11
\idbreg|reg[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][7]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][7]~regout\);

-- Location: LCCOMB_X79_Y23_N16
\idbreg|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~18_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux24~17_combout\ & (\idbreg|reg[15][7]~regout\)) # (!\idbreg|Mux24~17_combout\ & ((\idbreg|reg[14][7]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][7]~regout\,
	datab => \idbreg|reg[14][7]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|Mux24~17_combout\,
	combout => \idbreg|Mux24~18_combout\);

-- Location: LCCOMB_X83_Y23_N24
\idbreg|Mux57~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~17_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[14][6]~regout\) # ((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & (((\idbreg|reg[12][6]~regout\ & !\ifid_pipeline|instruction_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[14][6]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[12][6]~regout\,
	datad => \ifid_pipeline|instruction_out\(16),
	combout => \idbreg|Mux57~17_combout\);

-- Location: LCCOMB_X83_Y22_N28
\idbreg|Mux57~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux57~17_combout\ & ((\idbreg|reg[15][6]~regout\))) # (!\idbreg|Mux57~17_combout\ & (\idbreg|reg[13][6]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[13][6]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux57~17_combout\,
	datad => \idbreg|reg[15][6]~regout\,
	combout => \idbreg|Mux57~18_combout\);

-- Location: LCCOMB_X86_Y22_N26
\idcomparador|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~3_combout\ = (\idbreg|Mux57~19_combout\ & (\idbreg|Mux25~19_combout\ & (\idbreg|Mux24~19_combout\ $ (!\idbreg|Mux56~19_combout\)))) # (!\idbreg|Mux57~19_combout\ & (!\idbreg|Mux25~19_combout\ & (\idbreg|Mux24~19_combout\ $ 
-- (!\idbreg|Mux56~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux57~19_combout\,
	datab => \idbreg|Mux24~19_combout\,
	datac => \idbreg|Mux56~19_combout\,
	datad => \idbreg|Mux25~19_combout\,
	combout => \idcomparador|Equal0~3_combout\);

-- Location: LCCOMB_X90_Y22_N20
\idcomparador|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~4_combout\ = (\idcomparador|Equal0~3_combout\ & (\idcomparador|Equal0~0_combout\ & (\idcomparador|Equal0~2_combout\ & \idcomparador|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idcomparador|Equal0~3_combout\,
	datab => \idcomparador|Equal0~0_combout\,
	datac => \idcomparador|Equal0~2_combout\,
	datad => \idcomparador|Equal0~1_combout\,
	combout => \idcomparador|Equal0~4_combout\);

-- Location: LCCOMB_X94_Y25_N4
\idbreg|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~2_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23)) # ((\idbreg|reg[25][8]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[17][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[25][8]~regout\,
	datad => \idbreg|reg[17][8]~regout\,
	combout => \idbreg|Mux23~2_combout\);

-- Location: LCFF_X83_Y23_N11
\idbreg|reg[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][8]~regout\);

-- Location: LCFF_X87_Y23_N5
\idbreg|reg[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][8]~regout\);

-- Location: LCCOMB_X85_Y32_N28
\idbreg|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~0_combout\ = (\ifid_pipeline|instruction_out\(23) & (((\ifid_pipeline|instruction_out\(24)) # (\idbreg|reg[22][9]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[18][9]~regout\ & (!\ifid_pipeline|instruction_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[18][9]~regout\,
	datac => \ifid_pipeline|instruction_out\(24),
	datad => \idbreg|reg[22][9]~regout\,
	combout => \idbreg|Mux22~0_combout\);

-- Location: LCFF_X86_Y28_N21
\idbreg|reg[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][9]~regout\);

-- Location: LCCOMB_X85_Y28_N20
\idbreg|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~1_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux22~0_combout\ & ((\idbreg|reg[30][9]~regout\))) # (!\idbreg|Mux22~0_combout\ & (\idbreg|reg[26][9]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[26][9]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|Mux22~0_combout\,
	datad => \idbreg|reg[30][9]~regout\,
	combout => \idbreg|Mux22~1_combout\);

-- Location: LCFF_X85_Y26_N1
\idbreg|reg[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][9]~regout\);

-- Location: LCFF_X78_Y27_N13
\idbreg|reg[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[14][9]~feeder_combout\,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][9]~regout\);

-- Location: LCFF_X80_Y27_N19
\idbreg|reg[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][9]~regout\);

-- Location: LCFF_X79_Y27_N13
\idbreg|reg[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][9]~regout\);

-- Location: LCCOMB_X79_Y27_N22
\idbreg|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~17_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22)) # (\idbreg|reg[13][9]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[12][9]~regout\ & (!\ifid_pipeline|instruction_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[12][9]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[13][9]~regout\,
	combout => \idbreg|Mux22~17_combout\);

-- Location: LCFF_X79_Y27_N9
\idbreg|reg[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][9]~regout\);

-- Location: LCCOMB_X79_Y27_N8
\idbreg|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~18_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux22~17_combout\ & (\idbreg|reg[15][9]~regout\)) # (!\idbreg|Mux22~17_combout\ & ((\idbreg|reg[14][9]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (\idbreg|Mux22~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux22~17_combout\,
	datac => \idbreg|reg[15][9]~regout\,
	datad => \idbreg|reg[14][9]~regout\,
	combout => \idbreg|Mux22~18_combout\);

-- Location: LCCOMB_X92_Y31_N24
\idbreg|Mux54~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~7_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][9]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[19][9]~regout\,
	datad => \idbreg|reg[23][9]~regout\,
	combout => \idbreg|Mux54~7_combout\);

-- Location: LCCOMB_X91_Y29_N20
\idbreg|Mux54~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux54~7_combout\ & (\idbreg|reg[31][9]~regout\)) # (!\idbreg|Mux54~7_combout\ & ((\idbreg|reg[27][9]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[31][9]~regout\,
	datac => \idbreg|reg[27][9]~regout\,
	datad => \idbreg|Mux54~7_combout\,
	combout => \idbreg|Mux54~8_combout\);

-- Location: LCCOMB_X81_Y30_N8
\idbreg|Mux54~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~10_combout\ = (\ifid_pipeline|instruction_out\(17) & (((\ifid_pipeline|instruction_out\(16)) # (\idbreg|reg[10][9]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[8][9]~regout\ & (!\ifid_pipeline|instruction_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[8][9]~regout\,
	datac => \ifid_pipeline|instruction_out\(16),
	datad => \idbreg|reg[10][9]~regout\,
	combout => \idbreg|Mux54~10_combout\);

-- Location: LCCOMB_X81_Y30_N18
\idbreg|Mux54~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux54~10_combout\ & (\idbreg|reg[11][9]~regout\)) # (!\idbreg|Mux54~10_combout\ & ((\idbreg|reg[9][9]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (\idbreg|Mux54~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux54~10_combout\,
	datac => \idbreg|reg[11][9]~regout\,
	datad => \idbreg|reg[9][9]~regout\,
	combout => \idbreg|Mux54~11_combout\);

-- Location: LCCOMB_X79_Y27_N12
\idbreg|Mux54~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~17_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[13][9]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][9]~regout\,
	datad => \idbreg|reg[13][9]~regout\,
	combout => \idbreg|Mux54~17_combout\);

-- Location: LCCOMB_X78_Y27_N6
\idbreg|Mux54~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~18_combout\ = (\idbreg|Mux54~17_combout\ & (((\idbreg|reg[15][9]~regout\) # (!\ifid_pipeline|instruction_out\(17))))) # (!\idbreg|Mux54~17_combout\ & (\idbreg|reg[14][9]~regout\ & ((\ifid_pipeline|instruction_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[14][9]~regout\,
	datab => \idbreg|reg[15][9]~regout\,
	datac => \idbreg|Mux54~17_combout\,
	datad => \ifid_pipeline|instruction_out\(17),
	combout => \idbreg|Mux54~18_combout\);

-- Location: LCCOMB_X83_Y23_N28
\idbreg|Mux55~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~17_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[14][8]~regout\) # ((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & (((\idbreg|reg[12][8]~regout\ & !\ifid_pipeline|instruction_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[14][8]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[12][8]~regout\,
	datad => \ifid_pipeline|instruction_out\(16),
	combout => \idbreg|Mux55~17_combout\);

-- Location: LCCOMB_X83_Y23_N10
\idbreg|Mux55~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux55~17_combout\ & (\idbreg|reg[15][8]~regout\)) # (!\idbreg|Mux55~17_combout\ & ((\idbreg|reg[13][8]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux55~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][8]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[13][8]~regout\,
	datad => \idbreg|Mux55~17_combout\,
	combout => \idbreg|Mux55~18_combout\);

-- Location: LCFF_X87_Y29_N13
\idbreg|reg[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][10]~regout\);

-- Location: LCFF_X92_Y25_N31
\idbreg|reg[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][11]~regout\);

-- Location: LCFF_X82_Y28_N29
\idbreg|reg[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][11]~regout\);

-- Location: LCFF_X85_Y26_N3
\idbreg|reg[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][11]~regout\);

-- Location: LCFF_X85_Y26_N9
\idbreg|reg[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][11]~regout\);

-- Location: LCFF_X86_Y26_N3
\idbreg|reg[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][11]~regout\);

-- Location: LCFF_X92_Y26_N13
\idbreg|reg[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][11]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][11]~regout\);

-- Location: LCCOMB_X85_Y29_N20
\idbreg|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~0_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][11]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[18][11]~regout\,
	datad => \idbreg|reg[22][11]~regout\,
	combout => \idbreg|Mux52~0_combout\);

-- Location: LCCOMB_X93_Y25_N16
\idbreg|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~2_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][11]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][11]~regout\,
	datad => \idbreg|reg[25][11]~regout\,
	combout => \idbreg|Mux52~2_combout\);

-- Location: LCCOMB_X93_Y25_N30
\idbreg|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~3_combout\ = (\idbreg|Mux52~2_combout\ & ((\idbreg|reg[29][11]~regout\) # ((!\ifid_pipeline|instruction_out\(18))))) # (!\idbreg|Mux52~2_combout\ & (((\idbreg|reg[21][11]~regout\ & \ifid_pipeline|instruction_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[29][11]~regout\,
	datab => \idbreg|Mux52~2_combout\,
	datac => \idbreg|reg[21][11]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux52~3_combout\);

-- Location: LCCOMB_X82_Y28_N28
\idbreg|Mux52~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~4_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][11]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[24][11]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[16][11]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux52~4_combout\);

-- Location: LCCOMB_X82_Y28_N14
\idbreg|Mux52~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux52~4_combout\ & ((\idbreg|reg[28][11]~regout\))) # (!\idbreg|Mux52~4_combout\ & (\idbreg|reg[20][11]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[20][11]~regout\,
	datac => \idbreg|reg[28][11]~regout\,
	datad => \idbreg|Mux52~4_combout\,
	combout => \idbreg|Mux52~5_combout\);

-- Location: LCCOMB_X89_Y26_N6
\idbreg|Mux52~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~6_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|Mux52~3_combout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux52~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|Mux52~3_combout\,
	datad => \idbreg|Mux52~5_combout\,
	combout => \idbreg|Mux52~6_combout\);

-- Location: LCCOMB_X81_Y30_N22
\idbreg|Mux52~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~10_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[10][11]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[8][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[8][11]~regout\,
	datad => \idbreg|reg[10][11]~regout\,
	combout => \idbreg|Mux52~10_combout\);

-- Location: LCCOMB_X82_Y30_N24
\idbreg|Mux52~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux52~10_combout\ & (\idbreg|reg[11][11]~regout\)) # (!\idbreg|Mux52~10_combout\ & ((\idbreg|reg[9][11]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[11][11]~regout\,
	datac => \idbreg|reg[9][11]~regout\,
	datad => \idbreg|Mux52~10_combout\,
	combout => \idbreg|Mux52~11_combout\);

-- Location: LCCOMB_X86_Y26_N0
\idbreg|Mux52~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~12_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[5][11]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[4][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[4][11]~regout\,
	datad => \idbreg|reg[5][11]~regout\,
	combout => \idbreg|Mux52~12_combout\);

-- Location: LCCOMB_X86_Y26_N2
\idbreg|Mux52~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux52~12_combout\ & ((\idbreg|reg[7][11]~regout\))) # (!\idbreg|Mux52~12_combout\ & (\idbreg|reg[6][11]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (\idbreg|Mux52~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux52~12_combout\,
	datac => \idbreg|reg[6][11]~regout\,
	datad => \idbreg|reg[7][11]~regout\,
	combout => \idbreg|Mux52~13_combout\);

-- Location: LCCOMB_X85_Y26_N26
\idbreg|Mux52~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux52~13_combout\) # (!\idbreg|Mux32~3_combout\)))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][11]~regout\ & (\idbreg|Mux32~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][11]~regout\,
	datab => \idbreg|Mux32~4_combout\,
	datac => \idbreg|Mux32~3_combout\,
	datad => \idbreg|Mux52~13_combout\,
	combout => \idbreg|Mux52~14_combout\);

-- Location: LCCOMB_X85_Y26_N2
\idbreg|Mux52~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux52~14_combout\ & (\idbreg|reg[3][11]~regout\)) # (!\idbreg|Mux52~14_combout\ & ((\idbreg|reg[2][11]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux52~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[3][11]~regout\,
	datac => \idbreg|reg[2][11]~regout\,
	datad => \idbreg|Mux52~14_combout\,
	combout => \idbreg|Mux52~15_combout\);

-- Location: LCCOMB_X85_Y26_N4
\idbreg|Mux52~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~16_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux52~11_combout\) # ((\idbreg|Mux32~0_combout\)))) # (!\idbreg|Mux32~1_combout\ & (((!\idbreg|Mux32~0_combout\ & \idbreg|Mux52~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux52~11_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux32~0_combout\,
	datad => \idbreg|Mux52~15_combout\,
	combout => \idbreg|Mux52~16_combout\);

-- Location: LCCOMB_X83_Y30_N2
\idbreg|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~0_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|reg[9][10]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[8][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[8][10]~regout\,
	datad => \idbreg|reg[9][10]~regout\,
	combout => \idbreg|Mux53~0_combout\);

-- Location: LCFF_X93_Y25_N21
\idbreg|reg[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][12]~regout\);

-- Location: LCFF_X94_Y29_N29
\idbreg|reg[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][12]~regout\);

-- Location: LCFF_X94_Y29_N27
\idbreg|reg[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][12]~regout\);

-- Location: LCCOMB_X94_Y29_N28
\idbreg|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][12]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][12]~regout\,
	datad => \idbreg|reg[17][12]~regout\,
	combout => \idbreg|Mux19~2_combout\);

-- Location: LCFF_X89_Y27_N17
\idbreg|reg[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][12]~regout\);

-- Location: LCCOMB_X93_Y25_N20
\idbreg|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~3_combout\ = (\idbreg|Mux19~2_combout\ & (((\idbreg|reg[29][12]~regout\)) # (!\ifid_pipeline|instruction_out\(23)))) # (!\idbreg|Mux19~2_combout\ & (\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[21][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux19~2_combout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[21][12]~regout\,
	datad => \idbreg|reg[29][12]~regout\,
	combout => \idbreg|Mux19~3_combout\);

-- Location: LCFF_X82_Y28_N25
\idbreg|reg[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][12]~regout\);

-- Location: LCCOMB_X89_Y29_N24
\idbreg|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~9_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][12]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][12]~regout\,
	datad => \idbreg|reg[19][12]~regout\,
	combout => \idbreg|Mux19~9_combout\);

-- Location: LCFF_X79_Y24_N13
\idbreg|reg[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][12]~regout\);

-- Location: LCFF_X90_Y27_N21
\idbreg|reg[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][13]~regout\);

-- Location: LCCOMB_X90_Y28_N16
\idbreg|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~7_combout\ = (\ifid_pipeline|instruction_out\(23) & (((\ifid_pipeline|instruction_out\(24)) # (\idbreg|reg[23][13]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[19][13]~regout\ & (!\ifid_pipeline|instruction_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[19][13]~regout\,
	datac => \ifid_pipeline|instruction_out\(24),
	datad => \idbreg|reg[23][13]~regout\,
	combout => \idbreg|Mux18~7_combout\);

-- Location: LCCOMB_X90_Y27_N2
\idbreg|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux18~7_combout\ & (\idbreg|reg[31][13]~regout\)) # (!\idbreg|Mux18~7_combout\ & ((\idbreg|reg[27][13]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[31][13]~regout\,
	datac => \idbreg|Mux18~7_combout\,
	datad => \idbreg|reg[27][13]~regout\,
	combout => \idbreg|Mux18~8_combout\);

-- Location: LCCOMB_X80_Y27_N0
\idbreg|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~17_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22)) # (\idbreg|reg[13][13]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[12][13]~regout\ & (!\ifid_pipeline|instruction_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[12][13]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[13][13]~regout\,
	combout => \idbreg|Mux18~17_combout\);

-- Location: LCCOMB_X86_Y27_N12
\idbreg|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~18_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux18~17_combout\ & ((\idbreg|reg[15][13]~regout\))) # (!\idbreg|Mux18~17_combout\ & (\idbreg|reg[14][13]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[14][13]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[15][13]~regout\,
	datad => \idbreg|Mux18~17_combout\,
	combout => \idbreg|Mux18~18_combout\);

-- Location: LCCOMB_X94_Y29_N26
\idbreg|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~2_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][12]~regout\) # ((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (((\idbreg|reg[17][12]~regout\ & 
-- !\ifid_pipeline|instruction_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[25][12]~regout\,
	datac => \idbreg|reg[17][12]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux51~2_combout\);

-- Location: LCCOMB_X89_Y27_N10
\idbreg|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux51~2_combout\ & (\idbreg|reg[29][12]~regout\)) # (!\idbreg|Mux51~2_combout\ & ((\idbreg|reg[21][12]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[29][12]~regout\,
	datab => \idbreg|reg[21][12]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|Mux51~2_combout\,
	combout => \idbreg|Mux51~3_combout\);

-- Location: LCCOMB_X82_Y28_N24
\idbreg|Mux51~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~6_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][12]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[24][12]~regout\,
	datac => \idbreg|reg[16][12]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux51~6_combout\);

-- Location: LCCOMB_X80_Y24_N30
\idbreg|Mux51~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~17_combout\ = (\ifid_pipeline|instruction_out\(16) & (((\ifid_pipeline|instruction_out\(17))))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[14][12]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[12][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[14][12]~regout\,
	datac => \idbreg|reg[12][12]~regout\,
	datad => \ifid_pipeline|instruction_out\(17),
	combout => \idbreg|Mux51~17_combout\);

-- Location: LCCOMB_X80_Y24_N16
\idbreg|Mux51~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux51~17_combout\ & (\idbreg|reg[15][12]~regout\)) # (!\idbreg|Mux51~17_combout\ & ((\idbreg|reg[13][12]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][12]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[13][12]~regout\,
	datad => \idbreg|Mux51~17_combout\,
	combout => \idbreg|Mux51~18_combout\);

-- Location: LCCOMB_X86_Y31_N20
\idbreg|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][14]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][14]~regout\,
	datad => \idbreg|reg[18][14]~regout\,
	combout => \idbreg|Mux17~4_combout\);

-- Location: LCFF_X80_Y24_N29
\idbreg|reg[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][14]~regout\);

-- Location: LCFF_X79_Y24_N9
\idbreg|reg[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][14]~regout\);

-- Location: LCFF_X88_Y25_N13
\idbreg|reg[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][15]~regout\);

-- Location: LCCOMB_X81_Y26_N8
\idbreg|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~12_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[5][15]~regout\) # ((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & (((!\ifid_pipeline|instruction_out\(22) & \idbreg|reg[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[5][15]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[4][15]~regout\,
	combout => \idbreg|Mux16~12_combout\);

-- Location: LCFF_X79_Y27_N29
\idbreg|reg[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[12][15]~feeder_combout\,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][15]~regout\);

-- Location: LCCOMB_X85_Y29_N12
\idbreg|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~0_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][15]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[18][15]~regout\,
	datad => \idbreg|reg[22][15]~regout\,
	combout => \idbreg|Mux48~0_combout\);

-- Location: LCCOMB_X86_Y28_N10
\idbreg|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~1_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux48~0_combout\ & ((\idbreg|reg[30][15]~regout\))) # (!\idbreg|Mux48~0_combout\ & (\idbreg|reg[26][15]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[26][15]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[30][15]~regout\,
	datad => \idbreg|Mux48~0_combout\,
	combout => \idbreg|Mux48~1_combout\);

-- Location: LCCOMB_X79_Y27_N30
\idbreg|Mux48~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~17_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[13][15]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[12][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[13][15]~regout\,
	datad => \idbreg|reg[12][15]~regout\,
	combout => \idbreg|Mux48~17_combout\);

-- Location: LCCOMB_X79_Y23_N24
\idbreg|Mux48~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~18_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux48~17_combout\ & ((\idbreg|reg[15][15]~regout\))) # (!\idbreg|Mux48~17_combout\ & (\idbreg|reg[14][15]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[14][15]~regout\,
	datac => \idbreg|Mux48~17_combout\,
	datad => \idbreg|reg[15][15]~regout\,
	combout => \idbreg|Mux48~18_combout\);

-- Location: LCCOMB_X80_Y24_N22
\idbreg|Mux49~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~17_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[14][14]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][14]~regout\,
	datad => \idbreg|reg[14][14]~regout\,
	combout => \idbreg|Mux49~17_combout\);

-- Location: LCCOMB_X80_Y24_N28
\idbreg|Mux49~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux49~17_combout\ & (\idbreg|reg[15][14]~regout\)) # (!\idbreg|Mux49~17_combout\ & ((\idbreg|reg[13][14]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux49~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][14]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[13][14]~regout\,
	datad => \idbreg|Mux49~17_combout\,
	combout => \idbreg|Mux49~18_combout\);

-- Location: LCCOMB_X89_Y22_N12
\idcomparador|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~8_combout\ = (\idbreg|Mux16~19_combout\ & (\idbreg|Mux48~19_combout\ & (\idbreg|Mux17~19_combout\ $ (!\idbreg|Mux49~19_combout\)))) # (!\idbreg|Mux16~19_combout\ & (!\idbreg|Mux48~19_combout\ & (\idbreg|Mux17~19_combout\ $ 
-- (!\idbreg|Mux49~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux16~19_combout\,
	datab => \idbreg|Mux17~19_combout\,
	datac => \idbreg|Mux48~19_combout\,
	datad => \idbreg|Mux49~19_combout\,
	combout => \idcomparador|Equal0~8_combout\);

-- Location: LCFF_X87_Y31_N17
\idbreg|reg[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][16]~regout\);

-- Location: LCFF_X81_Y23_N13
\idbreg|reg[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[12][16]~feeder_combout\,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][16]~regout\);

-- Location: LCCOMB_X86_Y31_N16
\idbreg|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~0_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][17]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][17]~regout\,
	datad => \idbreg|reg[18][17]~regout\,
	combout => \idbreg|Mux14~0_combout\);

-- Location: LCFF_X91_Y24_N15
\idbreg|reg[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][17]~regout\);

-- Location: LCCOMB_X80_Y27_N26
\idbreg|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~17_combout\ = (\ifid_pipeline|instruction_out\(22) & (\ifid_pipeline|instruction_out\(21))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[13][17]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[12][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[13][17]~regout\,
	datad => \idbreg|reg[12][17]~regout\,
	combout => \idbreg|Mux14~17_combout\);

-- Location: LCCOMB_X92_Y24_N26
\idbreg|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~18_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux14~17_combout\ & ((\idbreg|reg[15][17]~regout\))) # (!\idbreg|Mux14~17_combout\ & (\idbreg|reg[14][17]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[14][17]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[15][17]~regout\,
	datad => \idbreg|Mux14~17_combout\,
	combout => \idbreg|Mux14~18_combout\);

-- Location: LCCOMB_X87_Y31_N26
\idbreg|Mux47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~4_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19)) # ((\idbreg|reg[22][16]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & (!\ifid_pipeline|instruction_out\(19) & 
-- ((\idbreg|reg[18][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[22][16]~regout\,
	datad => \idbreg|reg[18][16]~regout\,
	combout => \idbreg|Mux47~4_combout\);

-- Location: LCCOMB_X87_Y31_N16
\idbreg|Mux47~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux47~4_combout\ & ((\idbreg|reg[30][16]~regout\))) # (!\idbreg|Mux47~4_combout\ & (\idbreg|reg[26][16]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux47~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[26][16]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[30][16]~regout\,
	datad => \idbreg|Mux47~4_combout\,
	combout => \idbreg|Mux47~5_combout\);

-- Location: LCCOMB_X89_Y28_N6
\idbreg|Mux47~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][16]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[19][16]~regout\,
	datad => \idbreg|reg[23][16]~regout\,
	combout => \idbreg|Mux47~9_combout\);

-- Location: LCCOMB_X81_Y24_N4
\idbreg|Mux47~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~17_combout\ = (\ifid_pipeline|instruction_out\(16) & (((\ifid_pipeline|instruction_out\(17))))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[14][16]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[12][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[12][16]~regout\,
	datac => \ifid_pipeline|instruction_out\(17),
	datad => \idbreg|reg[14][16]~regout\,
	combout => \idbreg|Mux47~17_combout\);

-- Location: LCFF_X89_Y30_N21
\idbreg|reg[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[10][18]~feeder_combout\,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][18]~regout\);

-- Location: LCFF_X94_Y30_N1
\idbreg|reg[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[9][18]~feeder_combout\,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][18]~regout\);

-- Location: LCFF_X94_Y30_N3
\idbreg|reg[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[8][18]~feeder_combout\,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][18]~regout\);

-- Location: LCCOMB_X94_Y30_N20
\idbreg|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~0_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[9][18]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[8][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[8][18]~regout\,
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|reg[9][18]~regout\,
	combout => \idbreg|Mux13~0_combout\);

-- Location: LCFF_X86_Y30_N3
\idbreg|reg[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[11][18]~feeder_combout\,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][18]~regout\);

-- Location: LCCOMB_X86_Y30_N0
\idbreg|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~1_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux13~0_combout\ & ((\idbreg|reg[11][18]~regout\))) # (!\idbreg|Mux13~0_combout\ & (\idbreg|reg[10][18]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[10][18]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux13~0_combout\,
	datad => \idbreg|reg[11][18]~regout\,
	combout => \idbreg|Mux13~1_combout\);

-- Location: LCCOMB_X94_Y27_N24
\idbreg|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (((\ifid_pipeline|instruction_out\(24))))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][18]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[25][18]~regout\,
	datac => \ifid_pipeline|instruction_out\(24),
	datad => \idbreg|reg[17][18]~regout\,
	combout => \idbreg|Mux13~2_combout\);

-- Location: LCFF_X85_Y29_N31
\idbreg|reg[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[22][18]~feeder_combout\,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][18]~regout\);

-- Location: LCCOMB_X87_Y31_N2
\idbreg|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~0_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[22][19]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[18][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[22][19]~regout\,
	datac => \idbreg|reg[18][19]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux44~0_combout\);

-- Location: LCCOMB_X80_Y24_N4
\idbreg|Mux44~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~17_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[13][19]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][19]~regout\,
	datad => \idbreg|reg[13][19]~regout\,
	combout => \idbreg|Mux44~17_combout\);

-- Location: LCCOMB_X79_Y24_N14
\idbreg|Mux44~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~18_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux44~17_combout\ & (\idbreg|reg[15][19]~regout\)) # (!\idbreg|Mux44~17_combout\ & ((\idbreg|reg[14][19]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux44~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[15][19]~regout\,
	datac => \idbreg|reg[14][19]~regout\,
	datad => \idbreg|Mux44~17_combout\,
	combout => \idbreg|Mux44~18_combout\);

-- Location: LCCOMB_X94_Y30_N26
\idbreg|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~0_combout\ = (\ifid_pipeline|instruction_out\(17) & (((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[9][18]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[8][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[8][18]~regout\,
	datac => \ifid_pipeline|instruction_out\(16),
	datad => \idbreg|reg[9][18]~regout\,
	combout => \idbreg|Mux45~0_combout\);

-- Location: LCCOMB_X89_Y30_N8
\idbreg|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~1_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux45~0_combout\ & (\idbreg|reg[11][18]~regout\)) # (!\idbreg|Mux45~0_combout\ & ((\idbreg|reg[10][18]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[11][18]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[10][18]~regout\,
	datad => \idbreg|Mux45~0_combout\,
	combout => \idbreg|Mux45~1_combout\);

-- Location: LCCOMB_X89_Y31_N16
\idbreg|Mux45~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~9_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19)) # ((\idbreg|reg[23][18]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[19][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[19][18]~regout\,
	datad => \idbreg|reg[23][18]~regout\,
	combout => \idbreg|Mux45~9_combout\);

-- Location: LCCOMB_X89_Y30_N6
\idbreg|Mux45~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux45~9_combout\ & ((\idbreg|reg[31][18]~regout\))) # (!\idbreg|Mux45~9_combout\ & (\idbreg|reg[27][18]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux45~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[27][18]~regout\,
	datac => \idbreg|Mux45~9_combout\,
	datad => \idbreg|reg[31][18]~regout\,
	combout => \idbreg|Mux45~10_combout\);

-- Location: LCCOMB_X81_Y22_N22
\idbreg|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~17_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\idbreg|reg[14][20]~regout\) # (\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[12][20]~regout\ & 
-- ((!\ifid_pipeline|instruction_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[12][20]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[14][20]~regout\,
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux11~17_combout\);

-- Location: LCCOMB_X81_Y25_N10
\idbreg|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~18_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux11~17_combout\ & ((\idbreg|reg[15][20]~regout\))) # (!\idbreg|Mux11~17_combout\ & (\idbreg|reg[13][20]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[13][20]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[15][20]~regout\,
	datad => \idbreg|Mux11~17_combout\,
	combout => \idbreg|Mux11~18_combout\);

-- Location: LCFF_X80_Y28_N21
\idbreg|reg[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][21]~regout\);

-- Location: LCFF_X91_Y27_N3
\idbreg|reg[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[31][21]~feeder_combout\,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][21]~regout\);

-- Location: LCFF_X93_Y24_N21
\idbreg|reg[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][21]~regout\);

-- Location: LCCOMB_X83_Y29_N16
\idbreg|Mux42~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~10_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[10][21]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[8][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[8][21]~regout\,
	datad => \idbreg|reg[10][21]~regout\,
	combout => \idbreg|Mux42~10_combout\);

-- Location: LCCOMB_X80_Y24_N6
\idbreg|Mux42~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~17_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[13][21]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][21]~regout\,
	datad => \idbreg|reg[13][21]~regout\,
	combout => \idbreg|Mux42~17_combout\);

-- Location: LCCOMB_X93_Y24_N20
\idbreg|Mux42~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~18_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux42~17_combout\ & (\idbreg|reg[15][21]~regout\)) # (!\idbreg|Mux42~17_combout\ & ((\idbreg|reg[14][21]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux42~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[15][21]~regout\,
	datac => \idbreg|reg[14][21]~regout\,
	datad => \idbreg|Mux42~17_combout\,
	combout => \idbreg|Mux42~18_combout\);

-- Location: LCCOMB_X89_Y25_N10
\idcomparador|Equal0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~12_combout\ = (\idbreg|Mux10~19_combout\ & (\idbreg|Mux42~19_combout\ & (\idbreg|Mux43~19_combout\ $ (!\idbreg|Mux11~19_combout\)))) # (!\idbreg|Mux10~19_combout\ & (!\idbreg|Mux42~19_combout\ & (\idbreg|Mux43~19_combout\ $ 
-- (!\idbreg|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux10~19_combout\,
	datab => \idbreg|Mux42~19_combout\,
	datac => \idbreg|Mux43~19_combout\,
	datad => \idbreg|Mux11~19_combout\,
	combout => \idcomparador|Equal0~12_combout\);

-- Location: LCFF_X94_Y27_N23
\idbreg|reg[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][22]~regout\);

-- Location: LCCOMB_X91_Y30_N16
\idbreg|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~9_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][22]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][22]~regout\,
	datad => \idbreg|reg[19][22]~regout\,
	combout => \idbreg|Mux9~9_combout\);

-- Location: LCCOMB_X80_Y23_N20
\idbreg|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~17_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21)) # ((\idbreg|reg[14][22]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[12][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[12][22]~regout\,
	datad => \idbreg|reg[14][22]~regout\,
	combout => \idbreg|Mux9~17_combout\);

-- Location: LCCOMB_X81_Y23_N22
\idbreg|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~18_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux9~17_combout\ & ((\idbreg|reg[15][22]~regout\))) # (!\idbreg|Mux9~17_combout\ & (\idbreg|reg[13][22]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[13][22]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|Mux9~17_combout\,
	datad => \idbreg|reg[15][22]~regout\,
	combout => \idbreg|Mux9~18_combout\);

-- Location: LCCOMB_X87_Y29_N8
\idbreg|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~0_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][23]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][23]~regout\,
	datad => \idbreg|reg[18][23]~regout\,
	combout => \idbreg|Mux8~0_combout\);

-- Location: LCFF_X87_Y29_N31
\idbreg|reg[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][23]~regout\);

-- Location: LCCOMB_X87_Y29_N30
\idbreg|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~1_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux8~0_combout\ & (\idbreg|reg[30][23]~regout\)) # (!\idbreg|Mux8~0_combout\ & ((\idbreg|reg[26][23]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (\idbreg|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|Mux8~0_combout\,
	datac => \idbreg|reg[30][23]~regout\,
	datad => \idbreg|reg[26][23]~regout\,
	combout => \idbreg|Mux8~1_combout\);

-- Location: LCCOMB_X93_Y25_N10
\idbreg|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (((\ifid_pipeline|instruction_out\(24))))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][23]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[25][23]~regout\,
	datac => \idbreg|reg[17][23]~regout\,
	datad => \ifid_pipeline|instruction_out\(24),
	combout => \idbreg|Mux8~2_combout\);

-- Location: LCCOMB_X93_Y25_N0
\idbreg|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~3_combout\ = (\idbreg|Mux8~2_combout\ & (((\idbreg|reg[29][23]~regout\)) # (!\ifid_pipeline|instruction_out\(23)))) # (!\idbreg|Mux8~2_combout\ & (\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[21][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux8~2_combout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[21][23]~regout\,
	datad => \idbreg|reg[29][23]~regout\,
	combout => \idbreg|Mux8~3_combout\);

-- Location: LCFF_X80_Y23_N15
\idbreg|reg[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[14][23]~feeder_combout\,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][23]~regout\);

-- Location: LCFF_X81_Y23_N25
\idbreg|reg[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][23]~regout\);

-- Location: LCFF_X81_Y23_N19
\idbreg|reg[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][23]~regout\);

-- Location: LCCOMB_X81_Y23_N24
\idbreg|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~17_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[13][23]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & 
-- ((\idbreg|reg[12][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[13][23]~regout\,
	datad => \idbreg|reg[12][23]~regout\,
	combout => \idbreg|Mux8~17_combout\);

-- Location: LCFF_X92_Y26_N17
\idbreg|reg[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][23]~regout\);

-- Location: LCCOMB_X92_Y26_N2
\idbreg|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~18_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux8~17_combout\ & (\idbreg|reg[15][23]~regout\)) # (!\idbreg|Mux8~17_combout\ & ((\idbreg|reg[14][23]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][23]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux8~17_combout\,
	datad => \idbreg|reg[14][23]~regout\,
	combout => \idbreg|Mux8~18_combout\);

-- Location: LCCOMB_X80_Y29_N24
\idbreg|Mux40~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~4_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][23]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[24][23]~regout\,
	datac => \idbreg|reg[16][23]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux40~4_combout\);

-- Location: LCCOMB_X81_Y23_N18
\idbreg|Mux40~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~17_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[13][23]~regout\) # ((\ifid_pipeline|instruction_out\(17))))) # (!\ifid_pipeline|instruction_out\(16) & (((\idbreg|reg[12][23]~regout\ & 
-- !\ifid_pipeline|instruction_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[13][23]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][23]~regout\,
	datad => \ifid_pipeline|instruction_out\(17),
	combout => \idbreg|Mux40~17_combout\);

-- Location: LCCOMB_X81_Y26_N26
\idbreg|Mux40~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~18_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux40~17_combout\ & ((\idbreg|reg[15][23]~regout\))) # (!\idbreg|Mux40~17_combout\ & (\idbreg|reg[14][23]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux40~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[14][23]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|Mux40~17_combout\,
	datad => \idbreg|reg[15][23]~regout\,
	combout => \idbreg|Mux40~18_combout\);

-- Location: LCCOMB_X94_Y27_N0
\idbreg|Mux41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~2_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][22]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][22]~regout\,
	datad => \idbreg|reg[25][22]~regout\,
	combout => \idbreg|Mux41~2_combout\);

-- Location: LCCOMB_X94_Y27_N22
\idbreg|Mux41~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux41~2_combout\ & ((\idbreg|reg[29][22]~regout\))) # (!\idbreg|Mux41~2_combout\ & (\idbreg|reg[21][22]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[21][22]~regout\,
	datac => \idbreg|reg[29][22]~regout\,
	datad => \idbreg|Mux41~2_combout\,
	combout => \idbreg|Mux41~3_combout\);

-- Location: LCFF_X81_Y30_N25
\idbreg|reg[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][24]~regout\);

-- Location: LCFF_X92_Y29_N21
\idbreg|reg[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][24]~regout\);

-- Location: LCFF_X88_Y27_N25
\idbreg|reg[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][24]~regout\);

-- Location: LCCOMB_X80_Y23_N18
\idbreg|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~17_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21)) # ((\idbreg|reg[14][24]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[12][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[12][24]~regout\,
	datad => \idbreg|reg[14][24]~regout\,
	combout => \idbreg|Mux7~17_combout\);

-- Location: LCCOMB_X85_Y23_N28
\idbreg|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~18_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux7~17_combout\ & (\idbreg|reg[15][24]~regout\)) # (!\idbreg|Mux7~17_combout\ & ((\idbreg|reg[13][24]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[15][24]~regout\,
	datac => \idbreg|reg[13][24]~regout\,
	datad => \idbreg|Mux7~17_combout\,
	combout => \idbreg|Mux7~18_combout\);

-- Location: LCFF_X87_Y23_N23
\idbreg|reg[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][25]~regout\);

-- Location: LCFF_X83_Y23_N21
\idbreg|reg[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][25]~regout\);

-- Location: LCFF_X83_Y23_N7
\idbreg|reg[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][25]~regout\);

-- Location: LCCOMB_X83_Y23_N20
\idbreg|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~17_combout\ = (\ifid_pipeline|instruction_out\(22) & (\ifid_pipeline|instruction_out\(21))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[13][25]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[12][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[13][25]~regout\,
	datad => \idbreg|reg[12][25]~regout\,
	combout => \idbreg|Mux6~17_combout\);

-- Location: LCFF_X92_Y23_N5
\idbreg|reg[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][25]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][25]~regout\);

-- Location: LCCOMB_X87_Y23_N28
\idbreg|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~18_combout\ = (\idbreg|Mux6~17_combout\ & ((\idbreg|reg[15][25]~regout\) # ((!\ifid_pipeline|instruction_out\(22))))) # (!\idbreg|Mux6~17_combout\ & (((\ifid_pipeline|instruction_out\(22) & \idbreg|reg[14][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][25]~regout\,
	datab => \idbreg|Mux6~17_combout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[14][25]~regout\,
	combout => \idbreg|Mux6~18_combout\);

-- Location: LCCOMB_X83_Y23_N6
\idbreg|Mux38~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~17_combout\ = (\ifid_pipeline|instruction_out\(17) & (((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[13][25]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[12][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[13][25]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[12][25]~regout\,
	datad => \ifid_pipeline|instruction_out\(16),
	combout => \idbreg|Mux38~17_combout\);

-- Location: LCCOMB_X87_Y23_N22
\idbreg|Mux38~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~18_combout\ = (\idbreg|Mux38~17_combout\ & ((\idbreg|reg[15][25]~regout\) # ((!\ifid_pipeline|instruction_out\(17))))) # (!\idbreg|Mux38~17_combout\ & (((\idbreg|reg[14][25]~regout\ & \ifid_pipeline|instruction_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][25]~regout\,
	datab => \idbreg|Mux38~17_combout\,
	datac => \idbreg|reg[14][25]~regout\,
	datad => \ifid_pipeline|instruction_out\(17),
	combout => \idbreg|Mux38~18_combout\);

-- Location: LCCOMB_X80_Y30_N18
\idbreg|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~0_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[9][24]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[8][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[9][24]~regout\,
	datad => \idbreg|reg[8][24]~regout\,
	combout => \idbreg|Mux39~0_combout\);

-- Location: LCCOMB_X94_Y27_N30
\idbreg|Mux39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~2_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][24]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][24]~regout\,
	datad => \idbreg|reg[25][24]~regout\,
	combout => \idbreg|Mux39~2_combout\);

-- Location: LCCOMB_X91_Y27_N20
\idbreg|Mux39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux39~2_combout\ & (\idbreg|reg[29][24]~regout\)) # (!\idbreg|Mux39~2_combout\ & ((\idbreg|reg[21][24]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[29][24]~regout\,
	datac => \idbreg|Mux39~2_combout\,
	datad => \idbreg|reg[21][24]~regout\,
	combout => \idbreg|Mux39~3_combout\);

-- Location: LCFF_X86_Y30_N25
\idbreg|reg[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[8][26]~feeder_combout\,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][26]~regout\);

-- Location: LCCOMB_X88_Y26_N24
\idbreg|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~0_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22)) # (\idbreg|reg[9][26]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[8][26]~regout\ & (!\ifid_pipeline|instruction_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[8][26]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[9][26]~regout\,
	combout => \idbreg|Mux5~0_combout\);

-- Location: LCFF_X94_Y28_N21
\idbreg|reg[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[21][26]~feeder_combout\,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][26]~regout\);

-- Location: LCFF_X93_Y28_N9
\idbreg|reg[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][26]~regout\);

-- Location: LCFF_X94_Y28_N31
\idbreg|reg[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[17][26]~feeder_combout\,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][26]~regout\);

-- Location: LCCOMB_X93_Y28_N8
\idbreg|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][26]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][26]~regout\,
	datad => \idbreg|reg[17][26]~regout\,
	combout => \idbreg|Mux5~2_combout\);

-- Location: LCFF_X93_Y28_N27
\idbreg|reg[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][26]~regout\);

-- Location: LCCOMB_X93_Y28_N26
\idbreg|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux5~2_combout\ & ((\idbreg|reg[29][26]~regout\))) # (!\idbreg|Mux5~2_combout\ & (\idbreg|reg[21][26]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[21][26]~regout\,
	datac => \idbreg|reg[29][26]~regout\,
	datad => \idbreg|Mux5~2_combout\,
	combout => \idbreg|Mux5~3_combout\);

-- Location: LCFF_X88_Y24_N29
\idbreg|reg[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][26]~regout\);

-- Location: LCFF_X87_Y28_N3
\idbreg|reg[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][26]~regout\);

-- Location: LCFF_X86_Y28_N13
\idbreg|reg[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][26]~regout\);

-- Location: LCFF_X87_Y28_N9
\idbreg|reg[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][26]~regout\);

-- Location: LCCOMB_X86_Y28_N22
\idbreg|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[6][26]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[4][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[4][26]~regout\,
	datad => \idbreg|reg[6][26]~regout\,
	combout => \idbreg|Mux5~12_combout\);

-- Location: LCFF_X87_Y30_N9
\idbreg|reg[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][26]~regout\);

-- Location: LCCOMB_X87_Y30_N18
\idbreg|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux5~12_combout\ & ((\idbreg|reg[7][26]~regout\))) # (!\idbreg|Mux5~12_combout\ & (\idbreg|reg[5][26]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[5][26]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[7][26]~regout\,
	datad => \idbreg|Mux5~12_combout\,
	combout => \idbreg|Mux5~13_combout\);

-- Location: LCCOMB_X88_Y26_N12
\idbreg|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux5~13_combout\)) # (!\idbreg|Mux31~17_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|Mux31~17_combout\ & (\idbreg|reg[1][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~18_combout\,
	datab => \idbreg|Mux31~17_combout\,
	datac => \idbreg|reg[1][26]~regout\,
	datad => \idbreg|Mux5~13_combout\,
	combout => \idbreg|Mux5~14_combout\);

-- Location: LCCOMB_X88_Y26_N18
\idbreg|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~15_combout\ = (\idbreg|Mux5~14_combout\ & ((\idbreg|reg[3][26]~regout\) # ((!\idbreg|Mux31~14_combout\)))) # (!\idbreg|Mux5~14_combout\ & (((\idbreg|Mux31~14_combout\ & \idbreg|reg[2][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux5~14_combout\,
	datab => \idbreg|reg[3][26]~regout\,
	datac => \idbreg|Mux31~14_combout\,
	datad => \idbreg|reg[2][26]~regout\,
	combout => \idbreg|Mux5~15_combout\);

-- Location: LCFF_X80_Y24_N9
\idbreg|reg[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][26]~regout\);

-- Location: LCFF_X83_Y24_N23
\idbreg|reg[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][26]~regout\);

-- Location: LCFF_X80_Y24_N3
\idbreg|reg[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][26]~regout\);

-- Location: LCCOMB_X83_Y24_N12
\idbreg|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~17_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21)) # ((\idbreg|reg[14][26]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[12][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[12][26]~regout\,
	datad => \idbreg|reg[14][26]~regout\,
	combout => \idbreg|Mux5~17_combout\);

-- Location: LCFF_X92_Y24_N7
\idbreg|reg[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][26]~regout\);

-- Location: LCCOMB_X83_Y24_N30
\idbreg|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~18_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux5~17_combout\ & ((\idbreg|reg[15][26]~regout\))) # (!\idbreg|Mux5~17_combout\ & (\idbreg|reg[13][26]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[13][26]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[15][26]~regout\,
	datad => \idbreg|Mux5~17_combout\,
	combout => \idbreg|Mux5~18_combout\);

-- Location: LCCOMB_X81_Y23_N0
\idbreg|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~17_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[13][27]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & 
-- ((\idbreg|reg[12][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[13][27]~regout\,
	datad => \idbreg|reg[12][27]~regout\,
	combout => \idbreg|Mux4~17_combout\);

-- Location: LCCOMB_X83_Y24_N10
\idbreg|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~18_combout\ = (\idbreg|Mux4~17_combout\ & (((\idbreg|reg[15][27]~regout\)) # (!\ifid_pipeline|instruction_out\(22)))) # (!\idbreg|Mux4~17_combout\ & (\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[14][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux4~17_combout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[14][27]~regout\,
	datad => \idbreg|reg[15][27]~regout\,
	combout => \idbreg|Mux4~18_combout\);

-- Location: LCCOMB_X93_Y28_N24
\idbreg|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~2_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][26]~regout\) # ((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (((!\ifid_pipeline|instruction_out\(18) & 
-- \idbreg|reg[17][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[25][26]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[17][26]~regout\,
	combout => \idbreg|Mux37~2_combout\);

-- Location: LCCOMB_X93_Y28_N22
\idbreg|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~3_combout\ = (\idbreg|Mux37~2_combout\ & ((\idbreg|reg[29][26]~regout\) # ((!\ifid_pipeline|instruction_out\(18))))) # (!\idbreg|Mux37~2_combout\ & (((\ifid_pipeline|instruction_out\(18) & \idbreg|reg[21][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux37~2_combout\,
	datab => \idbreg|reg[29][26]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[21][26]~regout\,
	combout => \idbreg|Mux37~3_combout\);

-- Location: LCCOMB_X90_Y30_N10
\idbreg|Mux37~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[23][26]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[19][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[23][26]~regout\,
	datad => \idbreg|reg[19][26]~regout\,
	combout => \idbreg|Mux37~9_combout\);

-- Location: LCCOMB_X87_Y28_N8
\idbreg|Mux37~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~12_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[6][26]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[4][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[4][26]~regout\,
	datad => \idbreg|reg[6][26]~regout\,
	combout => \idbreg|Mux37~12_combout\);

-- Location: LCCOMB_X87_Y28_N2
\idbreg|Mux37~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~13_combout\ = (\idbreg|Mux37~12_combout\ & ((\idbreg|reg[7][26]~regout\) # ((!\ifid_pipeline|instruction_out\(16))))) # (!\idbreg|Mux37~12_combout\ & (((\idbreg|reg[5][26]~regout\ & \ifid_pipeline|instruction_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[7][26]~regout\,
	datab => \idbreg|Mux37~12_combout\,
	datac => \idbreg|reg[5][26]~regout\,
	datad => \ifid_pipeline|instruction_out\(16),
	combout => \idbreg|Mux37~13_combout\);

-- Location: LCCOMB_X88_Y24_N24
\idbreg|Mux37~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~14_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & (\idbreg|Mux37~13_combout\)) # (!\idbreg|Mux32~4_combout\ & ((\idbreg|reg[1][26]~regout\))))) # (!\idbreg|Mux32~3_combout\ & (((\idbreg|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux37~13_combout\,
	datab => \idbreg|reg[1][26]~regout\,
	datac => \idbreg|Mux32~3_combout\,
	datad => \idbreg|Mux32~4_combout\,
	combout => \idbreg|Mux37~14_combout\);

-- Location: LCCOMB_X80_Y24_N2
\idbreg|Mux37~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~17_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[14][26]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][26]~regout\,
	datad => \idbreg|reg[14][26]~regout\,
	combout => \idbreg|Mux37~17_combout\);

-- Location: LCCOMB_X80_Y24_N8
\idbreg|Mux37~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux37~17_combout\ & ((\idbreg|reg[15][26]~regout\))) # (!\idbreg|Mux37~17_combout\ & (\idbreg|reg[13][26]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (\idbreg|Mux37~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux37~17_combout\,
	datac => \idbreg|reg[13][26]~regout\,
	datad => \idbreg|reg[15][26]~regout\,
	combout => \idbreg|Mux37~18_combout\);

-- Location: LCCOMB_X82_Y29_N26
\idbreg|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~0_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[9][28]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[8][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[9][28]~regout\,
	datad => \idbreg|reg[8][28]~regout\,
	combout => \idbreg|Mux3~0_combout\);

-- Location: LCFF_X93_Y27_N17
\idbreg|reg[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][28]~regout\);

-- Location: LCFF_X94_Y26_N11
\idbreg|reg[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][28]~regout\);

-- Location: LCCOMB_X93_Y27_N16
\idbreg|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][28]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][28]~regout\,
	datad => \idbreg|reg[17][28]~regout\,
	combout => \idbreg|Mux3~2_combout\);

-- Location: LCFF_X80_Y28_N13
\idbreg|reg[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[16][28]~feeder_combout\,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][28]~regout\);

-- Location: LCFF_X91_Y27_N17
\idbreg|reg[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[31][28]~feeder_combout\,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][28]~regout\);

-- Location: LCFF_X85_Y24_N23
\idbreg|reg[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[3][28]~feeder_combout\,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][28]~regout\);

-- Location: LCFF_X88_Y29_N27
\idbreg|reg[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][29]~regout\);

-- Location: LCCOMB_X93_Y27_N20
\idbreg|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][29]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][29]~regout\,
	datad => \idbreg|reg[17][29]~regout\,
	combout => \idbreg|Mux2~2_combout\);

-- Location: LCCOMB_X81_Y27_N22
\idbreg|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~10_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[10][29]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[10][29]~regout\,
	datad => \idbreg|reg[8][29]~regout\,
	combout => \idbreg|Mux2~10_combout\);

-- Location: LCCOMB_X82_Y23_N2
\idbreg|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux2~10_combout\ & ((\idbreg|reg[11][29]~regout\))) # (!\idbreg|Mux2~10_combout\ & (\idbreg|reg[9][29]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[9][29]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[11][29]~regout\,
	datad => \idbreg|Mux2~10_combout\,
	combout => \idbreg|Mux2~11_combout\);

-- Location: LCFF_X90_Y23_N21
\idbreg|reg[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][29]~regout\);

-- Location: LCFF_X87_Y23_N27
\idbreg|reg[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][29]~regout\);

-- Location: LCFF_X81_Y23_N31
\idbreg|reg[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][29]~regout\);

-- Location: LCFF_X81_Y23_N29
\idbreg|reg[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][29]~regout\);

-- Location: LCCOMB_X81_Y23_N30
\idbreg|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~17_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[13][29]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & 
-- ((\idbreg|reg[12][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[13][29]~regout\,
	datad => \idbreg|reg[12][29]~regout\,
	combout => \idbreg|Mux2~17_combout\);

-- Location: LCFF_X94_Y20_N25
\idbreg|reg[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \wbmux4|Mux2~1_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][29]~regout\);

-- Location: LCCOMB_X87_Y23_N24
\idbreg|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~18_combout\ = (\idbreg|Mux2~17_combout\ & (((\idbreg|reg[15][29]~regout\) # (!\ifid_pipeline|instruction_out\(22))))) # (!\idbreg|Mux2~17_combout\ & (\idbreg|reg[14][29]~regout\ & (\ifid_pipeline|instruction_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux2~17_combout\,
	datab => \idbreg|reg[14][29]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[15][29]~regout\,
	combout => \idbreg|Mux2~18_combout\);

-- Location: LCCOMB_X87_Y29_N6
\idbreg|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~0_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][29]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[18][29]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[22][29]~regout\,
	combout => \idbreg|Mux34~0_combout\);

-- Location: LCCOMB_X81_Y23_N28
\idbreg|Mux34~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~17_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[13][29]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][29]~regout\,
	datad => \idbreg|reg[13][29]~regout\,
	combout => \idbreg|Mux34~17_combout\);

-- Location: LCCOMB_X87_Y23_N26
\idbreg|Mux34~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~18_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux34~17_combout\ & ((\idbreg|reg[15][29]~regout\))) # (!\idbreg|Mux34~17_combout\ & (\idbreg|reg[14][29]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (\idbreg|Mux34~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux34~17_combout\,
	datac => \idbreg|reg[14][29]~regout\,
	datad => \idbreg|reg[15][29]~regout\,
	combout => \idbreg|Mux34~18_combout\);

-- Location: LCCOMB_X94_Y26_N28
\idbreg|Mux35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~2_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18)) # (\idbreg|reg[25][28]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][28]~regout\ & (!\ifid_pipeline|instruction_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[17][28]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[25][28]~regout\,
	combout => \idbreg|Mux35~2_combout\);

-- Location: LCCOMB_X94_Y26_N16
\idbreg|Mux35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux35~2_combout\ & (\idbreg|reg[29][28]~regout\)) # (!\idbreg|Mux35~2_combout\ & ((\idbreg|reg[21][28]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[29][28]~regout\,
	datac => \idbreg|reg[21][28]~regout\,
	datad => \idbreg|Mux35~2_combout\,
	combout => \idbreg|Mux35~3_combout\);

-- Location: LCFF_X80_Y26_N17
\idbreg|reg[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[20][30]~feeder_combout\,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][30]~regout\);

-- Location: LCFF_X90_Y30_N31
\idbreg|reg[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][30]~regout\);

-- Location: LCFF_X81_Y23_N15
\idbreg|reg[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][30]~regout\);

-- Location: LCFF_X81_Y22_N5
\idbreg|reg[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[14][30]~feeder_combout\,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][30]~regout\);

-- Location: LCFF_X80_Y22_N15
\idbreg|reg[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[12][30]~feeder_combout\,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][30]~regout\);

-- Location: LCCOMB_X81_Y22_N30
\idbreg|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~17_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\idbreg|reg[14][30]~regout\) # (\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[12][30]~regout\ & 
-- ((!\ifid_pipeline|instruction_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[12][30]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[14][30]~regout\,
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux1~17_combout\);

-- Location: LCFF_X94_Y21_N19
\idbreg|reg[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \wbmux4|Mux1~1_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][30]~regout\);

-- Location: LCCOMB_X82_Y22_N26
\idbreg|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~18_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux1~17_combout\ & (\idbreg|reg[15][30]~regout\)) # (!\idbreg|Mux1~17_combout\ & ((\idbreg|reg[13][30]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[15][30]~regout\,
	datac => \idbreg|Mux1~17_combout\,
	datad => \idbreg|reg[13][30]~regout\,
	combout => \idbreg|Mux1~18_combout\);

-- Location: LCCOMB_X82_Y22_N8
\idbreg|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~10_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[10][31]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[8][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[8][31]~regout\,
	datad => \idbreg|reg[10][31]~regout\,
	combout => \idbreg|Mux0~10_combout\);

-- Location: LCCOMB_X81_Y27_N10
\idbreg|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux0~10_combout\ & ((\idbreg|reg[11][31]~regout\))) # (!\idbreg|Mux0~10_combout\ & (\idbreg|reg[9][31]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (\idbreg|Mux0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux0~10_combout\,
	datac => \idbreg|reg[9][31]~regout\,
	datad => \idbreg|reg[11][31]~regout\,
	combout => \idbreg|Mux0~11_combout\);

-- Location: LCFF_X85_Y24_N5
\idbreg|reg[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[3][31]~feeder_combout\,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][31]~regout\);

-- Location: LCFF_X81_Y23_N17
\idbreg|reg[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][31]~regout\);

-- Location: LCCOMB_X81_Y23_N16
\idbreg|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~17_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[13][31]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & 
-- ((\idbreg|reg[12][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[13][31]~regout\,
	datad => \idbreg|reg[12][31]~regout\,
	combout => \idbreg|Mux0~17_combout\);

-- Location: LCCOMB_X82_Y26_N8
\idbreg|Mux32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~17_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|reg[5][31]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[4][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[4][31]~regout\,
	datad => \idbreg|reg[5][31]~regout\,
	combout => \idbreg|Mux32~17_combout\);

-- Location: LCCOMB_X82_Y26_N22
\idbreg|Mux32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~18_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux32~17_combout\ & (\idbreg|reg[7][31]~regout\)) # (!\idbreg|Mux32~17_combout\ & ((\idbreg|reg[6][31]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[7][31]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|Mux32~17_combout\,
	datad => \idbreg|reg[6][31]~regout\,
	combout => \idbreg|Mux32~18_combout\);

-- Location: LCCOMB_X85_Y26_N10
\idbreg|Mux32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~19_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & ((\idbreg|Mux32~18_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][31]~regout\)))) # (!\idbreg|Mux32~3_combout\ & (((\idbreg|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][31]~regout\,
	datab => \idbreg|Mux32~18_combout\,
	datac => \idbreg|Mux32~3_combout\,
	datad => \idbreg|Mux32~4_combout\,
	combout => \idbreg|Mux32~19_combout\);

-- Location: LCCOMB_X85_Y26_N12
\idbreg|Mux32~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~20_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux32~19_combout\ & ((\idbreg|reg[3][31]~regout\))) # (!\idbreg|Mux32~19_combout\ & (\idbreg|reg[2][31]~regout\)))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux32~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[2][31]~regout\,
	datac => \idbreg|reg[3][31]~regout\,
	datad => \idbreg|Mux32~19_combout\,
	combout => \idbreg|Mux32~20_combout\);

-- Location: LCCOMB_X92_Y30_N22
\idbreg|Mux33~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][30]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[19][30]~regout\,
	datad => \idbreg|reg[23][30]~regout\,
	combout => \idbreg|Mux33~9_combout\);

-- Location: LCCOMB_X90_Y30_N30
\idbreg|Mux33~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux33~9_combout\ & ((\idbreg|reg[31][30]~regout\))) # (!\idbreg|Mux33~9_combout\ & (\idbreg|reg[27][30]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux33~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[27][30]~regout\,
	datac => \idbreg|reg[31][30]~regout\,
	datad => \idbreg|Mux33~9_combout\,
	combout => \idbreg|Mux33~10_combout\);

-- Location: LCCOMB_X80_Y22_N8
\idbreg|Mux33~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~17_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[14][30]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][30]~regout\,
	datad => \idbreg|reg[14][30]~regout\,
	combout => \idbreg|Mux33~17_combout\);

-- Location: LCCOMB_X81_Y23_N14
\idbreg|Mux33~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux33~17_combout\ & (\idbreg|reg[15][30]~regout\)) # (!\idbreg|Mux33~17_combout\ & ((\idbreg|reg[13][30]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[15][30]~regout\,
	datac => \idbreg|reg[13][30]~regout\,
	datad => \idbreg|Mux33~17_combout\,
	combout => \idbreg|Mux33~18_combout\);

-- Location: LCCOMB_X90_Y26_N18
\idcomparador|Equal0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~18_combout\ = (\idbreg|Mux1~19_combout\ & (\idbreg|Mux33~19_combout\ & (\idbreg|Mux32~24_combout\ $ (!\idbreg|Mux0~19_combout\)))) # (!\idbreg|Mux1~19_combout\ & (!\idbreg|Mux33~19_combout\ & (\idbreg|Mux32~24_combout\ $ 
-- (!\idbreg|Mux0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux1~19_combout\,
	datab => \idbreg|Mux33~19_combout\,
	datac => \idbreg|Mux32~24_combout\,
	datad => \idbreg|Mux0~19_combout\,
	combout => \idcomparador|Equal0~18_combout\);

-- Location: LCFF_X91_Y22_N11
\ifpc|PC_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(11));

-- Location: LCFF_X91_Y22_N17
\ifpc|PC_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(13));

-- Location: LCFF_X90_Y21_N17
\ifpc|PC_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux17~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(14));

-- Location: LCFF_X92_Y22_N21
\ifpc|PC_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(19));

-- Location: LCCOMB_X86_Y20_N12
\idcontrole|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux7~2_combout\ = (!\ifid_pipeline|instruction_out\(31) & (\ifid_pipeline|instruction_out\(29) & (!\ifid_pipeline|instruction_out\(26) & !\ifid_pipeline|instruction_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(31),
	datab => \ifid_pipeline|instruction_out\(29),
	datac => \ifid_pipeline|instruction_out\(26),
	datad => \ifid_pipeline|instruction_out\(28),
	combout => \idcontrole|Mux7~2_combout\);

-- Location: LCCOMB_X85_Y21_N14
\idcontrole|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux5~0_combout\ = (!\ifid_pipeline|instruction_out\(3) & (\ifid_pipeline|instruction_out\(2) & (\ifid_pipeline|instruction_out\(1) $ (\ifid_pipeline|instruction_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(1),
	datab => \ifid_pipeline|instruction_out\(3),
	datac => \ifid_pipeline|instruction_out\(2),
	datad => \ifid_pipeline|instruction_out\(0),
	combout => \idcontrole|Mux5~0_combout\);

-- Location: LCCOMB_X88_Y22_N20
\idcontrole|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux12~0_combout\ = (!\ifid_pipeline|instruction_out\(27) & \ifid_pipeline|instruction_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(27),
	datad => \ifid_pipeline|instruction_out\(0),
	combout => \idcontrole|Mux12~0_combout\);

-- Location: LCCOMB_X90_Y18_N8
\exula|ShiftLeft0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~18_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|read_data1_out\(6)) # ((\idex_pipeline|read_data1_out\(7)) # (\idex_pipeline|read_data1_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data1_out\(6),
	datab => \idex_pipeline|read_data1_out\(7),
	datac => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(5),
	combout => \exula|ShiftLeft0~18_combout\);

-- Location: LCFF_X89_Y26_N3
\idex_pipeline|read_data1_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux21~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(10));

-- Location: LCCOMB_X90_Y19_N16
\exula|ShiftLeft0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~19_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|read_data1_out\(10)) # ((\idex_pipeline|read_data1_out\(8)) # (\idex_pipeline|read_data1_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data1_out\(10),
	datab => \idex_pipeline|read_data1_out\(8),
	datac => \idex_pipeline|read_data1_out\(9),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exula|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X89_Y19_N12
\exula|ShiftLeft0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~20_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|read_data1_out\(12)) # ((\idex_pipeline|read_data1_out\(13)) # (\idex_pipeline|read_data1_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data1_out\(12),
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|read_data1_out\(13),
	datad => \idex_pipeline|read_data1_out\(11),
	combout => \exula|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X90_Y18_N2
\exula|ShiftLeft0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~21_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|read_data1_out\(14)) # ((\idex_pipeline|read_data1_out\(15)) # (\idex_pipeline|read_data1_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC1_out~regout\,
	datab => \idex_pipeline|read_data1_out\(14),
	datac => \idex_pipeline|read_data1_out\(15),
	datad => \idex_pipeline|read_data1_out\(16),
	combout => \exula|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X90_Y18_N12
\exula|ShiftLeft0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~22_combout\ = (\exula|ShiftLeft0~19_combout\) # ((\exula|ShiftLeft0~20_combout\) # ((\exula|ShiftLeft0~18_combout\) # (\exula|ShiftLeft0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~19_combout\,
	datab => \exula|ShiftLeft0~20_combout\,
	datac => \exula|ShiftLeft0~18_combout\,
	datad => \exula|ShiftLeft0~21_combout\,
	combout => \exula|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X92_Y16_N20
\exula|ShiftRight0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~36_combout\ = (\exmux2_1|Z[3]~3_combout\ & ((\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight0~32_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight0~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exula|ShiftRight0~32_combout\,
	datac => \exula|ShiftRight0~35_combout\,
	datad => \exmux2_1|Z[3]~3_combout\,
	combout => \exula|ShiftRight0~36_combout\);

-- Location: LCCOMB_X91_Y15_N14
\exula|ShiftRight0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~41_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight0~40_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight1~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight1~29_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exula|ShiftRight0~40_combout\,
	combout => \exula|ShiftRight0~41_combout\);

-- Location: LCCOMB_X92_Y16_N2
\exula|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux23~2_combout\ = (\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight0~39_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftRight0~39_combout\,
	datad => \exula|ShiftRight0~41_combout\,
	combout => \exula|Mux23~2_combout\);

-- Location: LCCOMB_X92_Y16_N12
\exula|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~42_combout\ = (\exula|ShiftRight0~36_combout\) # ((!\exmux2_1|Z[3]~3_combout\ & \exula|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~36_combout\,
	datab => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|Mux23~2_combout\,
	combout => \exula|ShiftRight0~42_combout\);

-- Location: LCCOMB_X91_Y14_N20
\exula|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~43_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[15]~2_combout\)) # (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[15]~2_combout\,
	datab => \exmux2_2|Z[13]~3_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight0~43_combout\);

-- Location: LCCOMB_X91_Y14_N22
\exula|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~44_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[14]~4_combout\))) # (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[12]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[12]~5_combout\,
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_2|Z[14]~4_combout\,
	combout => \exula|ShiftRight0~44_combout\);

-- Location: LCCOMB_X92_Y14_N0
\exula|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~45_combout\ = (\exula|ShiftRight0~43_combout\) # ((!\exmux2_1|Z[0]~1_combout\ & \exula|ShiftRight0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftRight0~43_combout\,
	datad => \exula|ShiftRight0~44_combout\,
	combout => \exula|ShiftRight0~45_combout\);

-- Location: LCCOMB_X91_Y14_N0
\exula|ShiftRight0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~48_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight0~46_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight0~47_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exula|ShiftRight0~46_combout\,
	combout => \exula|ShiftRight0~48_combout\);

-- Location: LCCOMB_X92_Y15_N14
\exula|ShiftRight0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~49_combout\ = (\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight0~45_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight0~45_combout\,
	datac => \exula|ShiftRight0~48_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftRight0~49_combout\);

-- Location: LCCOMB_X91_Y14_N30
\exula|ShiftRight0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~51_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight0~50_combout\) # ((\exula|ShiftRight1~30_combout\ & !\exmux2_1|Z[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~50_combout\,
	datab => \exula|ShiftRight1~30_combout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight0~51_combout\);

-- Location: LCCOMB_X92_Y14_N20
\exula|ShiftRight0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~52_combout\ = (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_1|Z[0]~1_combout\ & ((\exmux2_2|Z[1]~14_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exmux2_2|Z[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[0]~0_combout\,
	datab => \exmux2_2|Z[1]~14_combout\,
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight0~52_combout\);

-- Location: LCCOMB_X92_Y14_N16
\exula|ShiftRight0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~53_combout\ = (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight0~52_combout\) # ((\exula|ShiftRight1~31_combout\ & \exmux2_1|Z[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~52_combout\,
	datab => \exula|ShiftRight1~31_combout\,
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftRight0~53_combout\);

-- Location: LCCOMB_X92_Y14_N10
\exula|ShiftRight0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~54_combout\ = (\exmux2_1|Z[3]~3_combout\ & (((\exula|ShiftRight0~49_combout\)))) # (!\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftRight0~51_combout\) # ((\exula|ShiftRight0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~51_combout\,
	datab => \exmux2_1|Z[3]~3_combout\,
	datac => \exula|ShiftRight0~53_combout\,
	datad => \exula|ShiftRight0~49_combout\,
	combout => \exula|ShiftRight0~54_combout\);

-- Location: LCCOMB_X93_Y18_N10
\exula|ShiftRight0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~55_combout\ = (!\exula|ShiftLeft0~28_combout\ & ((\exmux2_1|Z[4]~4_combout\ & ((\exula|ShiftRight0~119_combout\))) # (!\exmux2_1|Z[4]~4_combout\ & (\exula|ShiftRight0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~54_combout\,
	datab => \exmux2_1|Z[4]~4_combout\,
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exula|ShiftRight0~119_combout\,
	combout => \exula|ShiftRight0~55_combout\);

-- Location: LCFF_X88_Y22_N25
\idex_pipeline|read_data1_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux0~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(31));

-- Location: LCCOMB_X86_Y21_N4
\exula|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~0_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|sign_ext_imm_out\(0)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|read_data2_out\(0),
	datad => \idex_pipeline|sign_ext_imm_out\(0),
	combout => \exula|Add0~0_combout\);

-- Location: LCCOMB_X92_Y17_N6
\exula|ShiftLeft0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~32_combout\ = (!\exmux2_1|Z[4]~4_combout\ & (\exula|ShiftLeft0~30_combout\ & (!\exula|ShiftLeft0~28_combout\ & !\exula|ShiftLeft0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[4]~4_combout\,
	datab => \exula|ShiftLeft0~30_combout\,
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exula|ShiftLeft0~31_combout\,
	combout => \exula|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X90_Y14_N30
\exula|ShiftRight0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~58_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\exmux2_1|Z[0]~1_combout\ & ((\exmux2_2|Z[8]~9_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exmux2_2|Z[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_2|Z[7]~10_combout\,
	datac => \exmux2_2|Z[8]~9_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight0~58_combout\);

-- Location: LCCOMB_X92_Y14_N6
\exula|ShiftRight1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~33_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exmux2_2|Z[6]~11_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exmux2_2|Z[5]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[5]~12_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datad => \exmux2_2|Z[6]~11_combout\,
	combout => \exula|ShiftRight1~33_combout\);

-- Location: LCCOMB_X91_Y14_N16
\exula|ShiftRight0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~59_combout\ = (\exula|ShiftRight0~58_combout\) # ((!\exmux2_1|Z[1]~2_combout\ & \exula|ShiftRight1~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exula|ShiftRight0~58_combout\,
	datad => \exula|ShiftRight1~33_combout\,
	combout => \exula|ShiftRight0~59_combout\);

-- Location: LCCOMB_X93_Y18_N6
\exula|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux30~5_combout\ = (!\exula|ShiftLeft0~28_combout\ & ((\exula|ShiftRight0~66_combout\) # ((\exmux2_1|Z[4]~4_combout\ & \exula|ShiftRight1~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[4]~4_combout\,
	datab => \exula|ShiftRight0~66_combout\,
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exula|ShiftRight1~88_combout\,
	combout => \exula|Mux30~5_combout\);

-- Location: LCCOMB_X87_Y21_N20
\exula|ShiftRight1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~46_combout\ = (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_1|Z[0]~1_combout\ & ((\exmux2_2|Z[15]~2_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exmux2_2|Z[14]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_2|Z[14]~4_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exmux2_2|Z[15]~2_combout\,
	combout => \exula|ShiftRight1~46_combout\);

-- Location: LCCOMB_X87_Y21_N30
\exula|ShiftRight1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~47_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exmux2_1|Z[0]~1_combout\ & (\idex_pipeline|read_data2_out\(17))) # (!\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|read_data2_out\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(17),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \idex_pipeline|read_data2_out\(16),
	combout => \exula|ShiftRight1~47_combout\);

-- Location: LCCOMB_X87_Y21_N16
\exula|ShiftRight1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~48_combout\ = (\exula|ShiftRight1~46_combout\) # ((\exmux2_1|Z[1]~2_combout\ & ((\exula|ShiftRight1~47_combout\) # (\exmux2_2|Z[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exula|ShiftRight1~47_combout\,
	datac => \exula|ShiftRight1~46_combout\,
	datad => \exmux2_2|Z[15]~1_combout\,
	combout => \exula|ShiftRight1~48_combout\);

-- Location: LCCOMB_X91_Y17_N16
\exula|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux29~3_combout\ = (\idex_pipeline|aluOP_out\(0) & (!\idex_pipeline|aluOP_out\(1) & (\exmux2_2|Z[2]~16_combout\ $ (\exmux2_1|Z[2]~0_combout\)))) # (!\idex_pipeline|aluOP_out\(0) & ((\idex_pipeline|aluOP_out\(1)) # ((!\exmux2_2|Z[2]~16_combout\ & 
-- !\exmux2_1|Z[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[2]~16_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux29~3_combout\);

-- Location: LCCOMB_X91_Y15_N10
\exula|ShiftRight1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~63_combout\ = (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(17))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(17),
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \idex_pipeline|read_data2_out\(15),
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight1~63_combout\);

-- Location: LCCOMB_X91_Y14_N24
\exula|ShiftRight1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~65_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight0~44_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight1~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight1~49_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exula|ShiftRight0~44_combout\,
	combout => \exula|ShiftRight1~65_combout\);

-- Location: LCCOMB_X92_Y15_N18
\exula|ShiftRight1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~67_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight0~38_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~58_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datad => \exula|ShiftRight0~38_combout\,
	combout => \exula|ShiftRight1~67_combout\);

-- Location: LCCOMB_X87_Y17_N12
\exula|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~12_combout\ = (\exula|ShiftLeft0~139_combout\ & (\exula|ShiftLeft0~36_combout\ & (!\exula|ShiftLeft0~28_combout\ & !\exmux2_1|Z[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~139_combout\,
	datab => \exula|ShiftLeft0~36_combout\,
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exmux2_1|Z[4]~4_combout\,
	combout => \exula|Mux28~12_combout\);

-- Location: LCCOMB_X86_Y16_N18
\exula|ShiftLeft0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~38_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[1]~14_combout\)) # (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[3]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[1]~14_combout\,
	datab => \exmux2_2|Z[3]~15_combout\,
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X86_Y16_N14
\exula|ShiftLeft0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~40_combout\ = (\exula|ShiftLeft0~38_combout\) # ((\exula|ShiftLeft0~39_combout\ & !\exmux2_1|Z[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftLeft0~38_combout\,
	datac => \exula|ShiftLeft0~39_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X90_Y16_N20
\exula|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux27~5_combout\ = (\idex_pipeline|aluOP_out\(1) & (((!\idex_pipeline|aluOP_out\(0))))) # (!\idex_pipeline|aluOP_out\(1) & ((\exmux2_1|Z[4]~4_combout\ & (!\exmux2_2|Z[4]~13_combout\ & \idex_pipeline|aluOP_out\(0))) # (!\exmux2_1|Z[4]~4_combout\ & 
-- (\exmux2_2|Z[4]~13_combout\ $ (!\idex_pipeline|aluOP_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[4]~4_combout\,
	datab => \exmux2_2|Z[4]~13_combout\,
	datac => \idex_pipeline|aluOP_out\(1),
	datad => \idex_pipeline|aluOP_out\(0),
	combout => \exula|Mux27~5_combout\);

-- Location: LCCOMB_X88_Y20_N6
\exula|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~14_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|sign_ext_imm_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|aluOP_out\(2),
	datac => \idex_pipeline|sign_ext_imm_out\(4),
	datad => \idex_pipeline|read_data2_out\(4),
	combout => \exula|Add0~14_combout\);

-- Location: LCCOMB_X91_Y18_N30
\exula|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux27~9_combout\ = (\exula|Mux28~7_combout\ & ((\exula|Mux28~8_combout\ & (\exula|Add0~15_combout\)) # (!\exula|Mux28~8_combout\ & ((!\exula|a32~106_combout\))))) # (!\exula|Mux28~7_combout\ & (\exula|Mux28~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~7_combout\,
	datab => \exula|Mux28~8_combout\,
	datac => \exula|Add0~15_combout\,
	datad => \exula|a32~106_combout\,
	combout => \exula|Mux27~9_combout\);

-- Location: LCCOMB_X91_Y18_N28
\exula|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux27~10_combout\ = (\exula|Mux28~9_combout\ & (\exula|Mux27~9_combout\)) # (!\exula|Mux28~9_combout\ & ((\exula|Mux27~9_combout\ & ((\exmux2_1|Z[4]~4_combout\) # (\exmux2_2|Z[4]~13_combout\))) # (!\exula|Mux27~9_combout\ & 
-- (\exmux2_1|Z[4]~4_combout\ & \exmux2_2|Z[4]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~9_combout\,
	datab => \exula|Mux27~9_combout\,
	datac => \exmux2_1|Z[4]~4_combout\,
	datad => \exmux2_2|Z[4]~13_combout\,
	combout => \exula|Mux27~10_combout\);

-- Location: LCCOMB_X91_Y18_N26
\exula|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux27~11_combout\ = (\exula|Mux24~7_combout\ & ((\exula|ShiftRight1~91_combout\) # ((\exula|Mux24~6_combout\)))) # (!\exula|Mux24~7_combout\ & (((\exula|Mux27~10_combout\ & !\exula|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~91_combout\,
	datab => \exula|Mux27~10_combout\,
	datac => \exula|Mux24~7_combout\,
	datad => \exula|Mux24~6_combout\,
	combout => \exula|Mux27~11_combout\);

-- Location: LCCOMB_X89_Y17_N20
\exula|ShiftLeft0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~44_combout\ = (\exmux2_1|Z[2]~0_combout\ & (((!\exmux2_1|Z[1]~2_combout\ & \exula|ShiftLeft0~30_combout\)))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~43_combout\,
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exula|ShiftLeft0~30_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X90_Y20_N20
\exula|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~20_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|shamnt_out\(0)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|read_data2_out\(6),
	datad => \idex_pipeline|shamnt_out\(0),
	combout => \exula|Add0~20_combout\);

-- Location: LCCOMB_X87_Y17_N6
\exula|ShiftLeft0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~52_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~36_combout\))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftLeft0~51_combout\,
	datad => \exula|ShiftLeft0~36_combout\,
	combout => \exula|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X90_Y19_N8
\exula|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux23~3_combout\ = (\exula|Mux28~8_combout\ & (((\exula|Add0~27_combout\)) # (!\exula|Mux28~7_combout\))) # (!\exula|Mux28~8_combout\ & (\exula|Mux28~7_combout\ & ((!\exula|a32~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~8_combout\,
	datab => \exula|Mux28~7_combout\,
	datac => \exula|Add0~27_combout\,
	datad => \exula|a32~110_combout\,
	combout => \exula|Mux23~3_combout\);

-- Location: LCCOMB_X91_Y18_N14
\exula|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux23~4_combout\ = (\exula|Mux28~9_combout\ & (\exula|Mux23~3_combout\)) # (!\exula|Mux28~9_combout\ & ((\exula|Mux23~3_combout\ & ((\exmux2_1|Z[8]~28_combout\) # (\exmux2_2|Z[8]~9_combout\))) # (!\exula|Mux23~3_combout\ & 
-- (\exmux2_1|Z[8]~28_combout\ & \exmux2_2|Z[8]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~9_combout\,
	datab => \exula|Mux23~3_combout\,
	datac => \exmux2_1|Z[8]~28_combout\,
	datad => \exmux2_2|Z[8]~9_combout\,
	combout => \exula|Mux23~4_combout\);

-- Location: LCCOMB_X87_Y18_N0
\exula|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux22~4_combout\ = (\idex_pipeline|aluOP_out\(1) & (!\idex_pipeline|aluOP_out\(0))) # (!\idex_pipeline|aluOP_out\(1) & ((\idex_pipeline|aluOP_out\(0) & (\exmux2_2|Z[9]~7_combout\ $ (\exmux2_1|Z[9]~27_combout\))) # (!\idex_pipeline|aluOP_out\(0) & 
-- (!\exmux2_2|Z[9]~7_combout\ & !\exmux2_1|Z[9]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \exmux2_2|Z[9]~7_combout\,
	datad => \exmux2_1|Z[9]~27_combout\,
	combout => \exula|Mux22~4_combout\);

-- Location: LCCOMB_X91_Y19_N12
\exula|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~32_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|shamnt_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(10),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|shamnt_out\(4),
	datad => \idex_pipeline|aluOP_out\(2),
	combout => \exula|Add0~32_combout\);

-- Location: LCCOMB_X90_Y19_N18
\exula|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux21~0_combout\ = (\exula|Mux28~8_combout\ & (((\exula|Add0~33_combout\)) # (!\exula|Mux28~7_combout\))) # (!\exula|Mux28~8_combout\ & (\exula|Mux28~7_combout\ & (!\exula|a32~112_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~8_combout\,
	datab => \exula|Mux28~7_combout\,
	datac => \exula|a32~112_combout\,
	datad => \exula|Add0~33_combout\,
	combout => \exula|Mux21~0_combout\);

-- Location: LCCOMB_X90_Y19_N20
\exula|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux21~1_combout\ = (\exmux2_1|Z[10]~26_combout\ & ((\exula|Mux21~0_combout\) # ((!\exula|Mux28~9_combout\ & \exmux2_2|Z[10]~8_combout\)))) # (!\exmux2_1|Z[10]~26_combout\ & (\exula|Mux21~0_combout\ & ((\exula|Mux28~9_combout\) # 
-- (\exmux2_2|Z[10]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[10]~26_combout\,
	datab => \exula|Mux28~9_combout\,
	datac => \exmux2_2|Z[10]~8_combout\,
	datad => \exula|Mux21~0_combout\,
	combout => \exula|Mux21~1_combout\);

-- Location: LCCOMB_X92_Y19_N30
\exula|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux21~2_combout\ = (\exula|ShiftRight0~84_combout\ & ((\exula|Mux22~10_combout\) # ((!\idex_pipeline|aluOP_out\(3) & \exula|Mux21~1_combout\)))) # (!\exula|ShiftRight0~84_combout\ & (((!\idex_pipeline|aluOP_out\(3) & \exula|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~84_combout\,
	datab => \exula|Mux22~10_combout\,
	datac => \idex_pipeline|aluOP_out\(3),
	datad => \exula|Mux21~1_combout\,
	combout => \exula|Mux21~2_combout\);

-- Location: LCCOMB_X90_Y14_N2
\exula|ShiftLeft0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~61_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[7]~10_combout\))) # (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[9]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_2|Z[9]~7_combout\,
	datac => \exmux2_2|Z[7]~10_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X91_Y19_N6
\exula|Add0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~35_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(0)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|read_data2_out\(11),
	datad => \idex_pipeline|reg_rd_out\(0),
	combout => \exula|Add0~35_combout\);

-- Location: LCCOMB_X90_Y14_N6
\exula|ShiftLeft0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~65_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[8]~9_combout\)) # (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[10]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[8]~9_combout\,
	datab => \exmux2_2|Z[10]~8_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X90_Y16_N12
\exula|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux19~4_combout\ = (\idex_pipeline|aluOP_out\(0) & (!\idex_pipeline|aluOP_out\(1) & (\exmux2_2|Z[12]~5_combout\ $ (\exmux2_1|Z[12]~24_combout\)))) # (!\idex_pipeline|aluOP_out\(0) & ((\idex_pipeline|aluOP_out\(1)) # ((!\exmux2_2|Z[12]~5_combout\ & 
-- !\exmux2_1|Z[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[12]~5_combout\,
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \idex_pipeline|aluOP_out\(1),
	datad => \exmux2_1|Z[12]~24_combout\,
	combout => \exula|Mux19~4_combout\);

-- Location: LCCOMB_X87_Y23_N14
\exula|Add0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~41_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(2)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|read_data2_out\(13),
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \idex_pipeline|reg_rd_out\(2),
	combout => \exula|Add0~41_combout\);

-- Location: LCCOMB_X89_Y19_N2
\exula|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux18~0_combout\ = (\exula|Mux28~7_combout\ & ((\exula|Mux28~8_combout\ & ((\exula|Add0~42_combout\))) # (!\exula|Mux28~8_combout\ & (!\exula|a32~115_combout\)))) # (!\exula|Mux28~7_combout\ & (((\exula|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|a32~115_combout\,
	datab => \exula|Mux28~7_combout\,
	datac => \exula|Mux28~8_combout\,
	datad => \exula|Add0~42_combout\,
	combout => \exula|Mux18~0_combout\);

-- Location: LCCOMB_X89_Y19_N24
\exula|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux18~1_combout\ = (\exula|Mux28~9_combout\ & (\exula|Mux18~0_combout\)) # (!\exula|Mux28~9_combout\ & ((\exula|Mux18~0_combout\ & ((\exmux2_2|Z[13]~3_combout\) # (\exmux2_1|Z[13]~23_combout\))) # (!\exula|Mux18~0_combout\ & 
-- (\exmux2_2|Z[13]~3_combout\ & \exmux2_1|Z[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~9_combout\,
	datab => \exula|Mux18~0_combout\,
	datac => \exmux2_2|Z[13]~3_combout\,
	datad => \exmux2_1|Z[13]~23_combout\,
	combout => \exula|Mux18~1_combout\);

-- Location: LCCOMB_X89_Y17_N16
\exula|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux18~3_combout\ = (\exula|ShiftLeft0~140_combout\ & ((\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftLeft0~44_combout\)) # (!\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftLeft0~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~44_combout\,
	datab => \exmux2_1|Z[3]~3_combout\,
	datac => \exula|ShiftLeft0~140_combout\,
	datad => \exula|ShiftLeft0~76_combout\,
	combout => \exula|Mux18~3_combout\);

-- Location: LCCOMB_X89_Y19_N6
\exula|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux18~4_combout\ = (\idex_pipeline|aluOP_out\(1) & (((!\idex_pipeline|aluOP_out\(0))))) # (!\idex_pipeline|aluOP_out\(1) & ((\exmux2_2|Z[13]~3_combout\ & (\idex_pipeline|aluOP_out\(0) & !\exmux2_1|Z[13]~23_combout\)) # (!\exmux2_2|Z[13]~3_combout\ 
-- & (\idex_pipeline|aluOP_out\(0) $ (!\exmux2_1|Z[13]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[13]~3_combout\,
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \exmux2_1|Z[13]~23_combout\,
	combout => \exula|Mux18~4_combout\);

-- Location: LCCOMB_X90_Y17_N22
\exula|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux18~5_combout\ = (\exula|Mux28~6_combout\ & ((\exula|Mux18~4_combout\ & (\exula|Mux18~3_combout\)) # (!\exula|Mux18~4_combout\ & ((\exula|ShiftRight0~112_combout\))))) # (!\exula|Mux28~6_combout\ & (((\exula|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~6_combout\,
	datab => \exula|Mux18~3_combout\,
	datac => \exula|ShiftRight0~112_combout\,
	datad => \exula|Mux18~4_combout\,
	combout => \exula|Mux18~5_combout\);

-- Location: LCCOMB_X91_Y17_N14
\exula|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux18~6_combout\ = (\exula|Mux28~5_combout\ & ((\exula|ShiftRight1~100_combout\) # ((\exula|Mux28~4_combout\)))) # (!\exula|Mux28~5_combout\ & (((!\exula|Mux28~4_combout\ & \exula|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~5_combout\,
	datab => \exula|ShiftRight1~100_combout\,
	datac => \exula|Mux28~4_combout\,
	datad => \exula|Mux18~5_combout\,
	combout => \exula|Mux18~6_combout\);

-- Location: LCCOMB_X91_Y17_N24
\exula|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux18~7_combout\ = (\exula|Mux28~4_combout\ & ((\exula|Mux18~6_combout\ & ((\exmux2_2|Z[31]~17_combout\))) # (!\exula|Mux18~6_combout\ & (\exula|ShiftRight0~101_combout\)))) # (!\exula|Mux28~4_combout\ & (((\exula|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~4_combout\,
	datab => \exula|ShiftRight0~101_combout\,
	datac => \exula|Mux18~6_combout\,
	datad => \exmux2_2|Z[31]~17_combout\,
	combout => \exula|Mux18~7_combout\);

-- Location: LCCOMB_X93_Y17_N6
\exula|ShiftRight0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~113_combout\ = (!\exmux2_1|Z[1]~2_combout\ & (\exula|ShiftLeft0~139_combout\ & ((\exula|ShiftRight1~61_combout\) # (\exmux2_2|Z[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exula|ShiftRight1~61_combout\,
	datac => \exmux2_2|Z[15]~1_combout\,
	datad => \exula|ShiftLeft0~139_combout\,
	combout => \exula|ShiftRight0~113_combout\);

-- Location: LCCOMB_X87_Y17_N4
\exula|ShiftLeft0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~83_combout\ = (\exula|ShiftLeft0~140_combout\ & ((\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftLeft0~52_combout\)) # (!\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftLeft0~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~52_combout\,
	datab => \exula|ShiftLeft0~82_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftLeft0~140_combout\,
	combout => \exula|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X94_Y18_N18
\exula|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux16~8_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftLeft0~140_combout\ & ((\exula|ShiftRight0~115_combout\))) # (!\exula|ShiftLeft0~140_combout\ & (\idex_pipeline|read_data2_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(31),
	datab => \exula|ShiftLeft0~140_combout\,
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exula|ShiftRight0~115_combout\,
	combout => \exula|Mux16~8_combout\);

-- Location: LCCOMB_X87_Y16_N6
\exula|ShiftLeft0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~84_combout\ = (\exula|ShiftLeft0~141_combout\ & ((\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~40_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~40_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftLeft0~141_combout\,
	datad => \exula|ShiftLeft0~70_combout\,
	combout => \exula|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X87_Y16_N14
\exula|ShiftLeft0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~89_combout\ = (\exmux2_1|Z[4]~4_combout\ & (((\exmux2_2|Z[0]~0_combout\ & !\exula|ShiftLeft0~45_combout\)))) # (!\exmux2_1|Z[4]~4_combout\ & (\exula|ShiftLeft0~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~88_combout\,
	datab => \exmux2_2|Z[0]~0_combout\,
	datac => \exmux2_1|Z[4]~4_combout\,
	datad => \exula|ShiftLeft0~45_combout\,
	combout => \exula|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X87_Y16_N0
\exula|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux15~4_combout\ = (!\exula|ShiftLeft0~28_combout\ & ((\exula|ShiftLeft0~84_combout\) # ((!\exmux2_1|Z[3]~3_combout\ & \exula|ShiftLeft0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~84_combout\,
	datab => \exmux2_1|Z[3]~3_combout\,
	datac => \exula|ShiftLeft0~89_combout\,
	datad => \exula|ShiftLeft0~28_combout\,
	combout => \exula|Mux15~4_combout\);

-- Location: LCCOMB_X94_Y19_N20
\exula|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux15~5_combout\ = (\idex_pipeline|aluOP_out\(0) & ((\idex_pipeline|aluOP_out\(1)) # (\exmux2_1|Z[16]~20_combout\ $ (!\exmux2_2|Z[16]~32_combout\)))) # (!\idex_pipeline|aluOP_out\(0) & (!\idex_pipeline|aluOP_out\(1) & ((\exmux2_1|Z[16]~20_combout\) 
-- # (\exmux2_2|Z[16]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(0),
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \exmux2_1|Z[16]~20_combout\,
	datad => \exmux2_2|Z[16]~32_combout\,
	combout => \exula|Mux15~5_combout\);

-- Location: LCCOMB_X94_Y19_N10
\exula|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux15~6_combout\ = (\exula|Mux15~5_combout\ & (\idex_pipeline|aluOP_out\(1) & ((\exula|ShiftRight0~132_combout\)))) # (!\exula|Mux15~5_combout\ & (((\exula|Mux15~4_combout\)) # (!\idex_pipeline|aluOP_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux15~5_combout\,
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \exula|Mux15~4_combout\,
	datad => \exula|ShiftRight0~132_combout\,
	combout => \exula|Mux15~6_combout\);

-- Location: LCCOMB_X87_Y21_N8
\exula|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~50_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \idex_pipeline|read_data2_out\(16),
	combout => \exula|Add0~50_combout\);

-- Location: LCCOMB_X90_Y19_N14
\exula|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux14~2_combout\ = (\exula|Mux28~8_combout\ & (((\exula|Add0~54_combout\) # (!\exula|Mux28~7_combout\)))) # (!\exula|Mux28~8_combout\ & (!\exula|a32~117_combout\ & ((\exula|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|a32~117_combout\,
	datab => \exula|Add0~54_combout\,
	datac => \exula|Mux28~8_combout\,
	datad => \exula|Mux28~7_combout\,
	combout => \exula|Mux14~2_combout\);

-- Location: LCCOMB_X93_Y19_N24
\exula|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux14~3_combout\ = (\exmux2_2|Z[17]~31_combout\ & ((\exula|Mux14~2_combout\) # ((\exmux2_1|Z[17]~19_combout\ & !\exula|Mux28~9_combout\)))) # (!\exmux2_2|Z[17]~31_combout\ & (\exula|Mux14~2_combout\ & ((\exmux2_1|Z[17]~19_combout\) # 
-- (\exula|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[17]~31_combout\,
	datab => \exmux2_1|Z[17]~19_combout\,
	datac => \exula|Mux14~2_combout\,
	datad => \exula|Mux28~9_combout\,
	combout => \exula|Mux14~3_combout\);

-- Location: LCCOMB_X93_Y19_N10
\exula|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux14~4_combout\ = (\exula|Mux14~1_combout\) # ((\exula|Mux14~3_combout\ & !\idex_pipeline|aluOP_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux14~3_combout\,
	datab => \exula|Mux14~1_combout\,
	datac => \idex_pipeline|aluOP_out\(3),
	combout => \exula|Mux14~4_combout\);

-- Location: LCCOMB_X87_Y21_N24
\exula|ShiftLeft0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~91_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|read_data2_out\(16)))) # (!\exmux2_1|Z[0]~1_combout\ & (\idex_pipeline|read_data2_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(17),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \idex_pipeline|read_data2_out\(16),
	combout => \exula|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X87_Y15_N4
\exula|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~56_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|read_data2_out\(18),
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \idex_pipeline|aluOP_out\(2),
	combout => \exula|Add0~56_combout\);

-- Location: LCCOMB_X90_Y17_N10
\exula|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux13~3_combout\ = (!\exula|ShiftLeft0~28_combout\ & (\exula|ShiftLeft0~139_combout\ & \exula|ShiftLeft0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~28_combout\,
	datab => \exula|ShiftLeft0~139_combout\,
	datac => \exula|ShiftLeft0~34_combout\,
	combout => \exula|Mux13~3_combout\);

-- Location: LCCOMB_X88_Y21_N18
\exula|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux12~4_combout\ = (\exula|Mux28~8_combout\ & (((\exula|Add0~60_combout\) # (!\exula|Mux28~7_combout\)))) # (!\exula|Mux28~8_combout\ & (!\exula|a32~119_combout\ & (\exula|Mux28~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~8_combout\,
	datab => \exula|a32~119_combout\,
	datac => \exula|Mux28~7_combout\,
	datad => \exula|Add0~60_combout\,
	combout => \exula|Mux12~4_combout\);

-- Location: LCCOMB_X88_Y21_N8
\exula|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux12~5_combout\ = (\exmux2_1|Z[19]~17_combout\ & ((\exula|Mux12~4_combout\) # ((!\exula|Mux28~9_combout\ & \exmux2_2|Z[19]~29_combout\)))) # (!\exmux2_1|Z[19]~17_combout\ & (\exula|Mux12~4_combout\ & ((\exula|Mux28~9_combout\) # 
-- (\exmux2_2|Z[19]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[19]~17_combout\,
	datab => \exula|Mux28~9_combout\,
	datac => \exmux2_2|Z[19]~29_combout\,
	datad => \exula|Mux12~4_combout\,
	combout => \exula|Mux12~5_combout\);

-- Location: LCCOMB_X88_Y21_N6
\exula|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux12~6_combout\ = (\exula|Mux14~1_combout\) # ((\exula|Mux12~5_combout\ & !\idex_pipeline|aluOP_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|Mux12~5_combout\,
	datac => \idex_pipeline|aluOP_out\(3),
	datad => \exula|Mux14~1_combout\,
	combout => \exula|Mux12~6_combout\);

-- Location: LCCOMB_X87_Y17_N22
\exula|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux12~7_combout\ = (\exula|ShiftLeft0~139_combout\ & (\exula|ShiftLeft0~36_combout\ & !\exula|ShiftLeft0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~139_combout\,
	datab => \exula|ShiftLeft0~36_combout\,
	datac => \exula|ShiftLeft0~28_combout\,
	combout => \exula|Mux12~7_combout\);

-- Location: LCCOMB_X87_Y17_N8
\exula|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux12~8_combout\ = (\exula|Mux12~1_combout\ & (\exula|ShiftRight0~91_combout\ & ((\exula|Mux12~0_combout\)))) # (!\exula|Mux12~1_combout\ & (((\exula|Mux12~7_combout\) # (!\exula|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~91_combout\,
	datab => \exula|Mux12~7_combout\,
	datac => \exula|Mux12~1_combout\,
	datad => \exula|Mux12~0_combout\,
	combout => \exula|Mux12~8_combout\);

-- Location: LCCOMB_X87_Y17_N10
\exula|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux12~9_combout\ = (\exula|Mux28~20_combout\ & (((\exula|Mux12~8_combout\)))) # (!\exula|Mux28~20_combout\ & ((\exula|Mux12~8_combout\ & (\exula|ShiftLeft0~100_combout\)) # (!\exula|Mux12~8_combout\ & ((\exula|ShiftLeft0~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~20_combout\,
	datab => \exula|ShiftLeft0~100_combout\,
	datac => \exula|Mux12~8_combout\,
	datad => \exula|ShiftLeft0~68_combout\,
	combout => \exula|Mux12~9_combout\);

-- Location: LCCOMB_X91_Y18_N24
\exula|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux11~4_combout\ = (\exula|Mux28~7_combout\ & ((\exula|Mux28~8_combout\ & ((\exula|Add0~63_combout\))) # (!\exula|Mux28~8_combout\ & (!\exula|a32~120_combout\)))) # (!\exula|Mux28~7_combout\ & (((\exula|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|a32~120_combout\,
	datab => \exula|Mux28~7_combout\,
	datac => \exula|Add0~63_combout\,
	datad => \exula|Mux28~8_combout\,
	combout => \exula|Mux11~4_combout\);

-- Location: LCCOMB_X91_Y18_N2
\exula|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux11~5_combout\ = (\exula|Mux11~4_combout\ & ((\exmux2_1|Z[20]~5_combout\) # ((\exmux2_2|Z[20]~28_combout\) # (\exula|Mux28~9_combout\)))) # (!\exula|Mux11~4_combout\ & (\exmux2_1|Z[20]~5_combout\ & (\exmux2_2|Z[20]~28_combout\ & 
-- !\exula|Mux28~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux11~4_combout\,
	datab => \exmux2_1|Z[20]~5_combout\,
	datac => \exmux2_2|Z[20]~28_combout\,
	datad => \exula|Mux28~9_combout\,
	combout => \exula|Mux11~5_combout\);

-- Location: LCCOMB_X92_Y18_N6
\exula|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux11~6_combout\ = (\exula|Mux14~1_combout\) # ((\exula|Mux11~5_combout\ & !\idex_pipeline|aluOP_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux11~5_combout\,
	datab => \idex_pipeline|aluOP_out\(3),
	datad => \exula|Mux14~1_combout\,
	combout => \exula|Mux11~6_combout\);

-- Location: LCCOMB_X89_Y17_N24
\exula|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux10~3_combout\ = (\exula|ShiftLeft0~44_combout\ & \exula|Mux11~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \exula|ShiftLeft0~44_combout\,
	datad => \exula|Mux11~12_combout\,
	combout => \exula|Mux10~3_combout\);

-- Location: LCCOMB_X87_Y19_N14
\exula|Add0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~68_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|read_data2_out\(22),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|Add0~68_combout\);

-- Location: LCCOMB_X86_Y19_N22
\exula|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux9~2_combout\ = (\exula|Mux28~8_combout\ & (((\exula|Add0~69_combout\) # (!\exula|Mux28~7_combout\)))) # (!\exula|Mux28~8_combout\ & (!\exula|a32~122_combout\ & (\exula|Mux28~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|a32~122_combout\,
	datab => \exula|Mux28~8_combout\,
	datac => \exula|Mux28~7_combout\,
	datad => \exula|Add0~69_combout\,
	combout => \exula|Mux9~2_combout\);

-- Location: LCCOMB_X93_Y19_N16
\exula|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux9~3_combout\ = (\exmux2_2|Z[22]~26_combout\ & ((\exula|Mux9~2_combout\) # ((!\exula|Mux28~9_combout\ & \exmux2_1|Z[22]~7_combout\)))) # (!\exmux2_2|Z[22]~26_combout\ & (\exula|Mux9~2_combout\ & ((\exula|Mux28~9_combout\) # 
-- (\exmux2_1|Z[22]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[22]~26_combout\,
	datab => \exula|Mux28~9_combout\,
	datac => \exula|Mux9~2_combout\,
	datad => \exmux2_1|Z[22]~7_combout\,
	combout => \exula|Mux9~3_combout\);

-- Location: LCCOMB_X90_Y15_N26
\exula|ShiftLeft0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~107_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~94_combout\) # ((\exula|ShiftLeft0~95_combout\ & !\exmux2_1|Z[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~95_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftLeft0~94_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X91_Y15_N18
\exula|ShiftLeft0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~108_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(19)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \idex_pipeline|read_data2_out\(21),
	datac => \idex_pipeline|read_data2_out\(19),
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X91_Y15_N12
\exula|ShiftLeft0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~109_combout\ = (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(20)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(22),
	datab => \idex_pipeline|read_data2_out\(20),
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X90_Y15_N12
\exula|ShiftLeft0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~110_combout\ = (\exula|ShiftLeft0~107_combout\) # ((!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~108_combout\) # (\exula|ShiftLeft0~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exula|ShiftLeft0~108_combout\,
	datac => \exula|ShiftLeft0~109_combout\,
	datad => \exula|ShiftLeft0~107_combout\,
	combout => \exula|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X86_Y18_N26
\exula|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux8~0_combout\ = (\exula|Mux28~7_combout\ & ((\exula|Mux28~8_combout\ & (\exula|Add0~72_combout\)) # (!\exula|Mux28~8_combout\ & ((!\exula|a32~123_combout\))))) # (!\exula|Mux28~7_combout\ & (((\exula|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~72_combout\,
	datab => \exula|Mux28~7_combout\,
	datac => \exula|Mux28~8_combout\,
	datad => \exula|a32~123_combout\,
	combout => \exula|Mux8~0_combout\);

-- Location: LCCOMB_X86_Y18_N20
\exula|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux8~1_combout\ = (\exula|Mux8~0_combout\ & ((\exmux2_1|Z[23]~16_combout\) # ((\exula|Mux28~9_combout\) # (\exmux2_2|Z[23]~25_combout\)))) # (!\exula|Mux8~0_combout\ & (\exmux2_1|Z[23]~16_combout\ & (!\exula|Mux28~9_combout\ & 
-- \exmux2_2|Z[23]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux8~0_combout\,
	datab => \exmux2_1|Z[23]~16_combout\,
	datac => \exula|Mux28~9_combout\,
	datad => \exmux2_2|Z[23]~25_combout\,
	combout => \exula|Mux8~1_combout\);

-- Location: LCCOMB_X86_Y18_N10
\exula|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux8~2_combout\ = (\exula|Mux14~1_combout\) # ((!\idex_pipeline|aluOP_out\(3) & \exula|Mux8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(3),
	datac => \exula|Mux8~1_combout\,
	datad => \exula|Mux14~1_combout\,
	combout => \exula|Mux8~2_combout\);

-- Location: LCCOMB_X87_Y19_N8
\exula|Add0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~74_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|reg_rd_out\(4),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|read_data2_out\(24),
	combout => \exula|Add0~74_combout\);

-- Location: LCCOMB_X87_Y15_N10
\exula|ShiftLeft0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~119_combout\ = (\exula|ShiftRight1~87_combout\ & ((\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(22)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(24),
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exula|ShiftRight1~87_combout\,
	datad => \idex_pipeline|read_data2_out\(22),
	combout => \exula|ShiftLeft0~119_combout\);

-- Location: LCCOMB_X88_Y18_N26
\exula|Add0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~77_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|aluOP_out\(2),
	datac => \idex_pipeline|read_data2_out\(25),
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|Add0~77_combout\);

-- Location: LCCOMB_X88_Y15_N16
\exula|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux5~4_combout\ = (!\exula|ShiftLeft0~28_combout\ & ((\exula|ShiftLeft0~97_combout\) # ((\exula|Mux7~8_combout\) # (!\exula|Mux7~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~97_combout\,
	datab => \exula|Mux7~8_combout\,
	datac => \exula|Mux7~21_combout\,
	datad => \exula|ShiftLeft0~28_combout\,
	combout => \exula|Mux5~4_combout\);

-- Location: LCCOMB_X89_Y15_N24
\exula|ShiftLeft0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~120_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(23))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[0]~1_combout\,
	datab => \idex_pipeline|read_data2_out\(23),
	datac => \idex_pipeline|read_data2_out\(25),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~120_combout\);

-- Location: LCCOMB_X89_Y15_N14
\exula|ShiftLeft0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~121_combout\ = (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(24))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \idex_pipeline|read_data2_out\(24),
	datad => \idex_pipeline|read_data2_out\(26),
	combout => \exula|ShiftLeft0~121_combout\);

-- Location: LCCOMB_X88_Y15_N6
\exula|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux5~5_combout\ = (\exula|Mux7~8_combout\ & (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftLeft0~108_combout\) # (\exula|ShiftLeft0~109_combout\)))) # (!\exula|Mux7~8_combout\ & (((\idex_pipeline|aluSRC2_out~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~108_combout\,
	datab => \exula|Mux7~8_combout\,
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exula|ShiftLeft0~109_combout\,
	combout => \exula|Mux5~5_combout\);

-- Location: LCCOMB_X88_Y15_N12
\exula|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux5~6_combout\ = (\exula|Mux5~5_combout\ & (\exula|Mux7~8_combout\)) # (!\exula|Mux5~5_combout\ & (!\exula|Mux7~8_combout\ & ((\exula|ShiftLeft0~121_combout\) # (\exula|ShiftLeft0~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux5~5_combout\,
	datab => \exula|Mux7~8_combout\,
	datac => \exula|ShiftLeft0~121_combout\,
	datad => \exula|ShiftLeft0~120_combout\,
	combout => \exula|Mux5~6_combout\);

-- Location: LCCOMB_X88_Y15_N14
\exula|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux5~7_combout\ = (\exula|Mux7~21_combout\ & (((!\exula|Mux7~8_combout\)))) # (!\exula|Mux7~21_combout\ & ((\exula|Mux5~6_combout\) # ((\exmux2_2|Z[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux5~6_combout\,
	datab => \exula|Mux7~21_combout\,
	datac => \exmux2_2|Z[15]~1_combout\,
	datad => \exula|Mux7~8_combout\,
	combout => \exula|Mux5~7_combout\);

-- Location: LCCOMB_X88_Y15_N28
\exula|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux5~8_combout\ = (\exula|Mux5~4_combout\ & ((\exula|Mux5~7_combout\) # ((\exula|Mux7~21_combout\ & \exula|ShiftLeft0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux5~4_combout\,
	datab => \exula|Mux5~7_combout\,
	datac => \exula|Mux7~21_combout\,
	datad => \exula|ShiftLeft0~64_combout\,
	combout => \exula|Mux5~8_combout\);

-- Location: LCCOMB_X87_Y18_N30
\exula|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux5~9_combout\ = (\idex_pipeline|aluOP_out\(0) & (!\idex_pipeline|aluOP_out\(1) & (\exmux2_2|Z[26]~22_combout\ $ (\exmux2_1|Z[26]~8_combout\)))) # (!\idex_pipeline|aluOP_out\(0) & ((\idex_pipeline|aluOP_out\(1)) # ((!\exmux2_2|Z[26]~22_combout\ & 
-- !\exmux2_1|Z[26]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[26]~22_combout\,
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \exmux2_1|Z[26]~8_combout\,
	datad => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux5~9_combout\);

-- Location: LCCOMB_X87_Y18_N16
\exula|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux5~10_combout\ = (\exula|Mux5~9_combout\ & (((\exula|Mux5~8_combout\)) # (!\exula|Mux7~12_combout\))) # (!\exula|Mux5~9_combout\ & (\exula|Mux7~12_combout\ & ((\exula|ShiftRight0~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux5~9_combout\,
	datab => \exula|Mux7~12_combout\,
	datac => \exula|Mux5~8_combout\,
	datad => \exula|ShiftRight0~111_combout\,
	combout => \exula|Mux5~10_combout\);

-- Location: LCCOMB_X88_Y18_N24
\exula|Add0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~80_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|read_data2_out\(26),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|aluOP_out\(2),
	combout => \exula|Add0~80_combout\);

-- Location: LCCOMB_X87_Y18_N2
\exula|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux5~11_combout\ = (\exula|Mux28~8_combout\ & (((\exula|Add0~81_combout\) # (!\exula|Mux28~7_combout\)))) # (!\exula|Mux28~8_combout\ & (!\exula|a32~126_combout\ & (\exula|Mux28~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~8_combout\,
	datab => \exula|a32~126_combout\,
	datac => \exula|Mux28~7_combout\,
	datad => \exula|Add0~81_combout\,
	combout => \exula|Mux5~11_combout\);

-- Location: LCCOMB_X87_Y18_N28
\exula|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux5~12_combout\ = (\exmux2_2|Z[26]~22_combout\ & ((\exula|Mux5~11_combout\) # ((\exmux2_1|Z[26]~8_combout\ & !\exula|Mux28~9_combout\)))) # (!\exmux2_2|Z[26]~22_combout\ & (\exula|Mux5~11_combout\ & ((\exmux2_1|Z[26]~8_combout\) # 
-- (\exula|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[26]~22_combout\,
	datab => \exula|Mux5~11_combout\,
	datac => \exmux2_1|Z[26]~8_combout\,
	datad => \exula|Mux28~9_combout\,
	combout => \exula|Mux5~12_combout\);

-- Location: LCCOMB_X87_Y20_N12
\exula|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux5~13_combout\ = (\exula|Mux7~15_combout\ & ((\exula|Mux5~10_combout\) # ((\exula|Mux7~16_combout\)))) # (!\exula|Mux7~15_combout\ & (((!\exula|Mux7~16_combout\ & \exula|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux7~15_combout\,
	datab => \exula|Mux5~10_combout\,
	datac => \exula|Mux7~16_combout\,
	datad => \exula|Mux5~12_combout\,
	combout => \exula|Mux5~13_combout\);

-- Location: LCCOMB_X89_Y15_N28
\exula|ShiftLeft0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~122_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(24))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \idex_pipeline|read_data2_out\(24),
	datad => \idex_pipeline|read_data2_out\(26),
	combout => \exula|ShiftLeft0~122_combout\);

-- Location: LCCOMB_X89_Y15_N2
\exula|ShiftLeft0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~123_combout\ = (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(25))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(25),
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \idex_pipeline|read_data2_out\(27),
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftLeft0~123_combout\);

-- Location: LCCOMB_X88_Y15_N10
\exula|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux4~4_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (((\exula|Mux7~8_combout\)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (!\exula|Mux7~8_combout\ & ((\exula|ShiftLeft0~123_combout\) # (\exula|ShiftLeft0~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~123_combout\,
	datab => \exula|ShiftLeft0~122_combout\,
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exula|Mux7~8_combout\,
	combout => \exula|Mux4~4_combout\);

-- Location: LCCOMB_X88_Y15_N20
\exula|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux4~5_combout\ = (\exmux2_2|Z[15]~1_combout\) # ((\exula|Mux7~8_combout\ & (\exula|ShiftLeft0~114_combout\ & !\exula|Mux4~4_combout\)) # (!\exula|Mux7~8_combout\ & ((\exula|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~114_combout\,
	datab => \exula|Mux7~8_combout\,
	datac => \exmux2_2|Z[15]~1_combout\,
	datad => \exula|Mux4~4_combout\,
	combout => \exula|Mux4~5_combout\);

-- Location: LCCOMB_X89_Y18_N24
\exula|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux4~10_combout\ = (\exula|Mux28~7_combout\ & ((\exula|Mux28~8_combout\ & ((\exula|Add0~84_combout\))) # (!\exula|Mux28~8_combout\ & (!\exula|a32~127_combout\)))) # (!\exula|Mux28~7_combout\ & (((\exula|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~7_combout\,
	datab => \exula|a32~127_combout\,
	datac => \exula|Mux28~8_combout\,
	datad => \exula|Add0~84_combout\,
	combout => \exula|Mux4~10_combout\);

-- Location: LCCOMB_X89_Y18_N10
\exula|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux4~11_combout\ = (\exula|Mux4~10_combout\ & ((\exula|Mux28~9_combout\) # ((\exmux2_1|Z[27]~9_combout\) # (\exmux2_2|Z[27]~21_combout\)))) # (!\exula|Mux4~10_combout\ & (!\exula|Mux28~9_combout\ & (\exmux2_1|Z[27]~9_combout\ & 
-- \exmux2_2|Z[27]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux4~10_combout\,
	datab => \exula|Mux28~9_combout\,
	datac => \exmux2_1|Z[27]~9_combout\,
	datad => \exmux2_2|Z[27]~21_combout\,
	combout => \exula|Mux4~11_combout\);

-- Location: LCCOMB_X89_Y16_N10
\exula|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux3~2_combout\ = (\exmux2_1|Z[0]~1_combout\ & (\idex_pipeline|read_data2_out\(27))) # (!\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|read_data2_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(27),
	datab => \exmux2_1|Z[0]~1_combout\,
	datad => \idex_pipeline|read_data2_out\(28),
	combout => \exula|Mux3~2_combout\);

-- Location: LCCOMB_X90_Y16_N24
\exula|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~2_combout\ = ((!\exmux2_1|Z[4]~4_combout\ & (\idex_pipeline|aluOP_out\(0) & !\exula|ShiftLeft0~28_combout\))) # (!\idex_pipeline|aluOP_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[4]~4_combout\,
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \idex_pipeline|aluOP_out\(1),
	datad => \exula|ShiftLeft0~28_combout\,
	combout => \exula|Mux2~2_combout\);

-- Location: LCCOMB_X89_Y17_N26
\exula|ShiftLeft0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~126_combout\ = (\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftLeft0~44_combout\)) # (!\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftLeft0~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~44_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftLeft0~76_combout\,
	combout => \exula|ShiftLeft0~126_combout\);

-- Location: LCCOMB_X89_Y16_N12
\exula|ShiftLeft0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~127_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exmux2_1|Z[0]~1_combout\ & (\idex_pipeline|read_data2_out\(26))) # (!\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|read_data2_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(26),
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|read_data2_out\(27),
	combout => \exula|ShiftLeft0~127_combout\);

-- Location: LCCOMB_X89_Y16_N22
\exula|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~6_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|read_data2_out\(28)))) # (!\exmux2_1|Z[0]~1_combout\ & (\idex_pipeline|read_data2_out\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \idex_pipeline|read_data2_out\(29),
	datad => \idex_pipeline|read_data2_out\(28),
	combout => \exula|Mux2~6_combout\);

-- Location: LCCOMB_X89_Y16_N24
\exula|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~7_combout\ = (\exula|ShiftLeft0~139_combout\ & ((\exula|Mux2~16_combout\) # ((\exula|ShiftLeft0~127_combout\ & \exula|Mux28~2_combout\)))) # (!\exula|ShiftLeft0~139_combout\ & (((\exula|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~127_combout\,
	datab => \exula|Mux28~2_combout\,
	datac => \exula|ShiftLeft0~139_combout\,
	datad => \exula|Mux2~16_combout\,
	combout => \exula|Mux2~7_combout\);

-- Location: LCCOMB_X91_Y16_N6
\exula|Add0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~89_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \idex_pipeline|read_data2_out\(29),
	combout => \exula|Add0~89_combout\);

-- Location: LCCOMB_X93_Y17_N18
\exula|ShiftLeft0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~128_combout\ = (\exmux2_1|Z[4]~4_combout\ & ((\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftLeft0~48_combout\))) # (!\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftLeft0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~79_combout\,
	datab => \exmux2_1|Z[3]~3_combout\,
	datac => \exula|ShiftLeft0~48_combout\,
	datad => \exmux2_1|Z[4]~4_combout\,
	combout => \exula|ShiftLeft0~128_combout\);

-- Location: LCCOMB_X89_Y15_N0
\exula|ShiftLeft0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~129_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|read_data2_out\(27)) # ((!\exmux2_1|Z[1]~2_combout\)))) # (!\exmux2_1|Z[0]~1_combout\ & (((\idex_pipeline|read_data2_out\(28) & \exmux2_1|Z[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(27),
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \idex_pipeline|read_data2_out\(28),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~129_combout\);

-- Location: LCCOMB_X89_Y15_N22
\exula|ShiftLeft0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~130_combout\ = (\exula|ShiftLeft0~129_combout\ & ((\idex_pipeline|read_data2_out\(29)) # ((\exmux2_1|Z[1]~2_combout\)))) # (!\exula|ShiftLeft0~129_combout\ & (((\idex_pipeline|read_data2_out\(30) & !\exmux2_1|Z[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(29),
	datab => \exula|ShiftLeft0~129_combout\,
	datac => \idex_pipeline|read_data2_out\(30),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~130_combout\);

-- Location: LCCOMB_X89_Y15_N4
\exula|ShiftLeft0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~131_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~120_combout\) # ((\exula|ShiftLeft0~121_combout\)))) # (!\exmux2_1|Z[2]~0_combout\ & (((\exula|ShiftLeft0~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~120_combout\,
	datab => \exula|ShiftLeft0~121_combout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exula|ShiftLeft0~130_combout\,
	combout => \exula|ShiftLeft0~131_combout\);

-- Location: LCCOMB_X89_Y15_N26
\exula|ShiftLeft0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~132_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftLeft0~110_combout\))) # (!\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftLeft0~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exula|ShiftLeft0~131_combout\,
	datad => \exula|ShiftLeft0~110_combout\,
	combout => \exula|ShiftLeft0~132_combout\);

-- Location: LCCOMB_X93_Y17_N12
\exula|ShiftLeft0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~133_combout\ = (\exula|ShiftLeft0~128_combout\) # ((!\exmux2_1|Z[4]~4_combout\ & ((\exmux2_2|Z[15]~1_combout\) # (\exula|ShiftLeft0~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[4]~4_combout\,
	datab => \exula|ShiftLeft0~128_combout\,
	datac => \exmux2_2|Z[15]~1_combout\,
	datad => \exula|ShiftLeft0~132_combout\,
	combout => \exula|ShiftLeft0~133_combout\);

-- Location: LCCOMB_X93_Y17_N30
\exula|ShiftLeft0~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~134_combout\ = (!\exula|ShiftLeft0~28_combout\ & \exula|ShiftLeft0~133_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exula|ShiftLeft0~133_combout\,
	combout => \exula|ShiftLeft0~134_combout\);

-- Location: LCCOMB_X89_Y18_N14
\exula|Add0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~92_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|aluOP_out\(2),
	datac => \idex_pipeline|read_data2_out\(30),
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|Add0~92_combout\);

-- Location: LCCOMB_X94_Y19_N8
\exula|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux1~4_combout\ = (\exmux2_1|Z[30]~12_combout\ & ((\exmux2_2|Z[30]~18_combout\ & (!\idex_pipeline|aluOP_out\(2))) # (!\exmux2_2|Z[30]~18_combout\ & ((\idex_pipeline|aluOP_out\(0)))))) # (!\exmux2_1|Z[30]~12_combout\ & (\idex_pipeline|aluOP_out\(0) 
-- & ((\idex_pipeline|aluOP_out\(2)) # (\exmux2_2|Z[30]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[30]~12_combout\,
	datab => \idex_pipeline|aluOP_out\(2),
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \exmux2_2|Z[30]~18_combout\,
	combout => \exula|Mux1~4_combout\);

-- Location: LCCOMB_X93_Y21_N10
\exula|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux1~5_combout\ = (\idex_pipeline|aluOP_out\(3) & (((\exula|Mux30~3_combout\)))) # (!\idex_pipeline|aluOP_out\(3) & ((\exula|Mux30~3_combout\ & (\exula|Add0~93_combout\)) # (!\exula|Mux30~3_combout\ & ((\exula|Mux1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(3),
	datab => \exula|Add0~93_combout\,
	datac => \exula|Mux30~3_combout\,
	datad => \exula|Mux1~4_combout\,
	combout => \exula|Mux1~5_combout\);

-- Location: LCCOMB_X94_Y20_N4
\exula|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux0~0_combout\ = (\exmux2_1|Z[31]~11_combout\ & ((\exmux2_2|Z[31]~17_combout\ & ((!\idex_pipeline|aluOP_out\(2)))) # (!\exmux2_2|Z[31]~17_combout\ & (\idex_pipeline|aluOP_out\(0))))) # (!\exmux2_1|Z[31]~11_combout\ & (\idex_pipeline|aluOP_out\(0) 
-- & ((\idex_pipeline|aluOP_out\(2)) # (\exmux2_2|Z[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[31]~11_combout\,
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \exmux2_2|Z[31]~17_combout\,
	combout => \exula|Mux0~0_combout\);

-- Location: LCCOMB_X90_Y20_N8
\exula|Add0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~95_combout\ = (\idex_pipeline|aluOP_out\(3)) # ((\idex_pipeline|aluOP_out\(1) & ((\idex_pipeline|aluOP_out\(2)) # (!\exmux2_2|Z[31]~17_combout\))) # (!\idex_pipeline|aluOP_out\(1) & ((\exmux2_2|Z[31]~17_combout\) # 
-- (!\idex_pipeline|aluOP_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(3),
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \exmux2_2|Z[31]~17_combout\,
	combout => \exula|Add0~95_combout\);

-- Location: LCCOMB_X93_Y20_N6
\exula|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux0~1_combout\ = (\exula|Add0~96_combout\ & ((\exula|Mux0~0_combout\) # (\idex_pipeline|aluOP_out\(1) $ (\idex_pipeline|aluOP_out\(2))))) # (!\exula|Add0~96_combout\ & (\exula|Mux0~0_combout\ & (\idex_pipeline|aluOP_out\(1) $ 
-- (!\idex_pipeline|aluOP_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~96_combout\,
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \exula|Mux0~0_combout\,
	combout => \exula|Mux0~1_combout\);

-- Location: LCCOMB_X94_Y20_N26
\exula|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux0~2_combout\ = (\idex_pipeline|aluOP_out\(0) & (!\idex_pipeline|aluOP_out\(2) & (\exmux2_1|Z[31]~11_combout\ $ (\exmux2_2|Z[31]~17_combout\)))) # (!\idex_pipeline|aluOP_out\(0) & ((\idex_pipeline|aluOP_out\(2) & ((\exmux2_2|Z[31]~17_combout\))) 
-- # (!\idex_pipeline|aluOP_out\(2) & (!\exmux2_1|Z[31]~11_combout\ & !\exmux2_2|Z[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[31]~11_combout\,
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \exmux2_2|Z[31]~17_combout\,
	combout => \exula|Mux0~2_combout\);

-- Location: LCCOMB_X91_Y16_N20
\exula|ShiftLeft0~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~135_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\exmux2_1|Z[0]~1_combout\ & (\idex_pipeline|read_data2_out\(28))) # (!\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|read_data2_out\(29)))))) # (!\exmux2_1|Z[1]~2_combout\ & 
-- (((\exmux2_1|Z[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(28),
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \idex_pipeline|read_data2_out\(29),
	combout => \exula|ShiftLeft0~135_combout\);

-- Location: LCCOMB_X91_Y16_N10
\exula|ShiftLeft0~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~136_combout\ = (\exmux2_1|Z[1]~2_combout\ & (((\exula|ShiftLeft0~135_combout\)))) # (!\exmux2_1|Z[1]~2_combout\ & ((\exula|ShiftLeft0~135_combout\ & ((\idex_pipeline|read_data2_out\(30)))) # (!\exula|ShiftLeft0~135_combout\ & 
-- (\idex_pipeline|read_data2_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(31),
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exula|ShiftLeft0~135_combout\,
	datad => \idex_pipeline|read_data2_out\(30),
	combout => \exula|ShiftLeft0~136_combout\);

-- Location: LCCOMB_X89_Y15_N16
\exula|ShiftLeft0~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~137_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~122_combout\) # ((\exula|ShiftLeft0~123_combout\)))) # (!\exmux2_1|Z[2]~0_combout\ & (((\exula|ShiftLeft0~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exula|ShiftLeft0~122_combout\,
	datac => \exula|ShiftLeft0~136_combout\,
	datad => \exula|ShiftLeft0~123_combout\,
	combout => \exula|ShiftLeft0~137_combout\);

-- Location: LCFF_X91_Y26_N23
\idex_pipeline|reg_rt_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|reg_rt_out\(0));

-- Location: LCFF_X85_Y20_N13
\memwb_pipeline|write_data_breg_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(0));

-- Location: LCFF_X85_Y21_N21
\memwb_pipeline|write_data_breg_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|write_data_breg_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(1));

-- Location: LCFF_X85_Y21_N1
\memwb_pipeline|write_data_breg_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|write_data_breg_out[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(2));

-- Location: LCFF_X92_Y27_N11
\memwb_pipeline|data_ula_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(9));

-- Location: LCCOMB_X92_Y27_N10
\wbmux4|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux22~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(9))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|PC4_shift_out\(9),
	datac => \memwb_pipeline|data_ula_out\(9),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux22~0_combout\);

-- Location: LCFF_X92_Y23_N25
\memwb_pipeline|data_ula_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(12));

-- Location: LCCOMB_X92_Y23_N24
\wbmux4|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux19~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(12))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(12),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(12),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux19~0_combout\);

-- Location: LCFF_X91_Y24_N31
\memwb_pipeline|write_data_breg_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|write_data_breg_out[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(16));

-- Location: LCFF_X91_Y24_N21
\memwb_pipeline|write_data_breg_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|write_data_breg_out[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(17));

-- Location: LCFF_X94_Y24_N7
\memwb_pipeline|data_ula_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(22));

-- Location: LCCOMB_X94_Y24_N6
\wbmux4|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux9~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(22))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(22),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(22),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux9~0_combout\);

-- Location: LCFF_X93_Y23_N9
\memwb_pipeline|data_ula_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(24));

-- Location: LCCOMB_X93_Y23_N8
\wbmux4|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux7~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|PC4_shift_out\(24)))) # (!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|data_ula_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|data_ula_out\(24),
	datad => \memwb_pipeline|PC4_shift_out\(24),
	combout => \wbmux4|Mux7~0_combout\);

-- Location: LCFF_X93_Y24_N11
\memwb_pipeline|data_ula_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(25));

-- Location: LCCOMB_X93_Y24_N10
\wbmux4|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux6~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(25))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|PC4_shift_out\(25),
	datac => \memwb_pipeline|data_ula_out\(25),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux6~0_combout\);

-- Location: LCFF_X94_Y24_N17
\memwb_pipeline|data_ula_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(27));

-- Location: LCCOMB_X94_Y24_N16
\wbmux4|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux4~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|PC4_shift_out\(27)))) # (!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|data_ula_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(0),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(27),
	datad => \memwb_pipeline|PC4_shift_out\(27),
	combout => \wbmux4|Mux4~0_combout\);

-- Location: LCFF_X94_Y20_N3
\memwb_pipeline|data_ula_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(28));

-- Location: LCCOMB_X94_Y20_N2
\wbmux4|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux3~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(28))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(28),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|data_ula_out\(28),
	datad => \memwb_pipeline|mem_to_reg_out\(1),
	combout => \wbmux4|Mux3~0_combout\);

-- Location: LCFF_X92_Y20_N29
\memwb_pipeline|write_data_breg_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(29));

-- Location: LCFF_X94_Y21_N21
\memwb_pipeline|write_data_breg_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(30));

-- Location: LCCOMB_X85_Y20_N16
\mux4_saida_FPGA|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux29~0_combout\ = (\sel_saida_chaves~combout\(1) & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(2)) # ((\sel_saida_chaves~combout\(0))))) # (!\sel_saida_chaves~combout\(1) & (((!\sel_saida_chaves~combout\(0) & 
-- \ifpc|PC_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(1),
	datab => \mem_memdados|altsyncram_component|auto_generated|q_a\(2),
	datac => \sel_saida_chaves~combout\(0),
	datad => \ifpc|PC_out\(2),
	combout => \mux4_saida_FPGA|Mux29~0_combout\);

-- Location: LCCOMB_X91_Y22_N30
\mux4_saida_FPGA|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux20~0_combout\ = (\sel_saida_chaves~combout\(0) & (((\ifid_pipeline|instruction_out\(11)) # (\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & (\ifpc|PC_out\(11) & ((!\sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(11),
	datab => \ifid_pipeline|instruction_out\(11),
	datac => \sel_saida_chaves~combout\(0),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux20~0_combout\);

-- Location: LCCOMB_X91_Y22_N4
\mux4_saida_FPGA|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux8~0_combout\ = (\sel_saida_chaves~combout\(0) & ((\ifid_pipeline|instruction_out\(23)) # ((\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & (((\ifpc|PC_out\(23) & !\sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifpc|PC_out\(23),
	datac => \sel_saida_chaves~combout\(0),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux8~0_combout\);

-- Location: LCCOMB_X80_Y25_N24
\idbreg|Decoder0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~25_combout\ = (!\memwb_pipeline|reg_dst_out\(1) & (\memwb_pipeline|reg_dst_out\(4) & !\memwb_pipeline|reg_dst_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(1),
	datab => \memwb_pipeline|reg_dst_out\(4),
	datad => \memwb_pipeline|reg_dst_out\(0),
	combout => \idbreg|Decoder0~25_combout\);

-- Location: LCCOMB_X92_Y25_N26
\idbreg|Decoder0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~39_combout\ = (!\memwb_pipeline|reg_dst_out\(1) & (\memwb_pipeline|reg_write_out~regout\ & (!\memwb_pipeline|reg_dst_out\(0) & \memwb_pipeline|reg_dst_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(1),
	datab => \memwb_pipeline|reg_write_out~regout\,
	datac => \memwb_pipeline|reg_dst_out\(0),
	datad => \memwb_pipeline|reg_dst_out\(2),
	combout => \idbreg|Decoder0~39_combout\);

-- Location: LCFF_X92_Y19_N9
\exmem_pipeline|adress_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|adress_out[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(9));

-- Location: LCFF_X94_Y20_N7
\exmem_pipeline|adress_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exula|Mux19~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(12));

-- Location: LCFF_X94_Y21_N1
\exmem_pipeline|adress_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux9~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(22));

-- Location: LCFF_X89_Y23_N15
\exmem_pipeline|adress_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux7~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(24));

-- Location: LCFF_X87_Y20_N5
\exmem_pipeline|adress_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux6~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(25));

-- Location: LCFF_X87_Y20_N27
\exmem_pipeline|adress_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exula|Mux4~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(27));

-- Location: LCFF_X92_Y20_N1
\exmem_pipeline|adress_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux3~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(28));

-- Location: LCCOMB_X92_Y18_N14
\exula|ShiftRight0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~119_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\exula|ShiftRight0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~42_combout\,
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|ShiftRight0~119_combout\);

-- Location: LCCOMB_X91_Y17_N6
\exula|Mux28~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~21_combout\ = (\idex_pipeline|aluOP_out\(3) & (((!\idex_pipeline|aluOP_out\(0) & !\idex_pipeline|aluOP_out\(1))) # (!\exula|Mux28~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~5_combout\,
	datab => \idex_pipeline|aluOP_out\(3),
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux28~21_combout\);

-- Location: LCCOMB_X91_Y18_N6
\exula|a32~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~106_combout\ = (\exmux2_2|Z[4]~13_combout\ & ((\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|shamnt_out\(4)))) # (!\idex_pipeline|aluSRC1_out~regout\ & (\idex_pipeline|read_data1_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data1_out\(4),
	datab => \idex_pipeline|shamnt_out\(4),
	datac => \idex_pipeline|aluSRC1_out~regout\,
	datad => \exmux2_2|Z[4]~13_combout\,
	combout => \exula|a32~106_combout\);

-- Location: LCCOMB_X94_Y17_N24
\exula|ShiftRight0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~126_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftRight0~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exula|ShiftRight0~109_combout\,
	combout => \exula|ShiftRight0~126_combout\);

-- Location: LCCOMB_X90_Y19_N0
\exula|a32~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~110_combout\ = (\idex_pipeline|read_data1_out\(8) & (\exmux2_2|Z[8]~9_combout\ & !\idex_pipeline|aluSRC1_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data1_out\(8),
	datac => \exmux2_2|Z[8]~9_combout\,
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exula|a32~110_combout\);

-- Location: LCCOMB_X92_Y18_N20
\exula|ShiftRight0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~127_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (!\exmux2_1|Z[3]~3_combout\ & ((\idex_pipeline|reg_rd_out\(4))))) # (!\idex_pipeline|aluSRC2_out~regout\ & (((\exula|ShiftRight0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exula|ShiftRight0~110_combout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|ShiftRight0~127_combout\);

-- Location: LCCOMB_X90_Y19_N4
\exula|a32~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~112_combout\ = (\idex_pipeline|read_data1_out\(10) & (\exmux2_2|Z[10]~8_combout\ & !\idex_pipeline|aluSRC1_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data1_out\(10),
	datac => \exmux2_2|Z[10]~8_combout\,
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exula|a32~112_combout\);

-- Location: LCCOMB_X85_Y18_N16
\exula|ShiftRight0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~129_combout\ = (\exula|ShiftRight0~88_combout\ & ((\idex_pipeline|aluSRC1_out~regout\ & ((!\idex_pipeline|shamnt_out\(3)))) # (!\idex_pipeline|aluSRC1_out~regout\ & (!\idex_pipeline|read_data1_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC1_out~regout\,
	datab => \exula|ShiftRight0~88_combout\,
	datac => \idex_pipeline|read_data1_out\(3),
	datad => \idex_pipeline|shamnt_out\(3),
	combout => \exula|ShiftRight0~129_combout\);

-- Location: LCCOMB_X89_Y19_N20
\exula|a32~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~114_combout\ = (\exmux2_2|Z[12]~5_combout\ & (!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[12]~5_combout\,
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|read_data1_out\(12),
	combout => \exula|a32~114_combout\);

-- Location: LCCOMB_X89_Y19_N10
\exula|a32~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~115_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & (\idex_pipeline|read_data1_out\(13) & \exmux2_2|Z[13]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|read_data1_out\(13),
	datad => \exmux2_2|Z[13]~3_combout\,
	combout => \exula|a32~115_combout\);

-- Location: LCCOMB_X94_Y18_N24
\exula|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux16~10_combout\ = (!\exula|Mux31~8_combout\ & ((\exula|Mux16~8_combout\) # ((\idex_pipeline|reg_rd_out\(4) & \idex_pipeline|aluSRC2_out~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \exula|Mux16~8_combout\,
	datac => \exula|Mux31~8_combout\,
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exula|Mux16~10_combout\);

-- Location: LCCOMB_X94_Y19_N2
\exula|ShiftRight0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~132_combout\ = (\exula|ShiftLeft0~140_combout\ & ((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftRight0~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exula|ShiftLeft0~140_combout\,
	datad => \exula|ShiftRight0~42_combout\,
	combout => \exula|ShiftRight0~132_combout\);

-- Location: LCCOMB_X87_Y18_N24
\exula|ShiftLeft0~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~141_combout\ = (!\exmux2_1|Z[4]~4_combout\ & ((\idex_pipeline|aluSRC1_out~regout\ & (\idex_pipeline|shamnt_out\(3))) # (!\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|read_data1_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|shamnt_out\(3),
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|read_data1_out\(3),
	datad => \exmux2_1|Z[4]~4_combout\,
	combout => \exula|ShiftLeft0~141_combout\);

-- Location: LCCOMB_X90_Y20_N18
\exula|a32~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~117_combout\ = (\exmux2_2|Z[17]~31_combout\ & (\idex_pipeline|read_data1_out\(17) & !\idex_pipeline|aluSRC1_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[17]~31_combout\,
	datab => \idex_pipeline|read_data1_out\(17),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exula|a32~117_combout\);

-- Location: LCCOMB_X90_Y19_N2
\exula|a32~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~118_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & (\exmux2_2|Z[18]~30_combout\ & \idex_pipeline|read_data1_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \exmux2_2|Z[18]~30_combout\,
	datad => \idex_pipeline|read_data1_out\(18),
	combout => \exula|a32~118_combout\);

-- Location: LCCOMB_X88_Y21_N26
\exula|a32~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~119_combout\ = (\idex_pipeline|read_data1_out\(19) & (\exmux2_2|Z[19]~29_combout\ & !\idex_pipeline|aluSRC1_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data1_out\(19),
	datac => \exmux2_2|Z[19]~29_combout\,
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exula|a32~119_combout\);

-- Location: LCCOMB_X91_Y18_N12
\exula|a32~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~120_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & (\exmux2_2|Z[20]~28_combout\ & \idex_pipeline|read_data1_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC1_out~regout\,
	datac => \exmux2_2|Z[20]~28_combout\,
	datad => \idex_pipeline|read_data1_out\(20),
	combout => \exula|a32~120_combout\);

-- Location: LCCOMB_X87_Y19_N26
\exula|a32~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~122_combout\ = (\exmux2_1|Z[22]~7_combout\ & ((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|reg_rd_out\(4),
	datac => \idex_pipeline|read_data2_out\(22),
	datad => \exmux2_1|Z[22]~7_combout\,
	combout => \exula|a32~122_combout\);

-- Location: LCCOMB_X86_Y18_N18
\exula|a32~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~123_combout\ = (\exmux2_1|Z[23]~16_combout\ & ((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \exmux2_1|Z[23]~16_combout\,
	datac => \idex_pipeline|read_data2_out\(23),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exula|a32~123_combout\);

-- Location: LCCOMB_X86_Y17_N6
\exula|ShiftLeft0~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~144_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftLeft0~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datac => \exula|ShiftLeft0~115_combout\,
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exula|ShiftLeft0~144_combout\);

-- Location: LCCOMB_X88_Y18_N18
\exula|a32~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~126_combout\ = (\exmux2_1|Z[26]~8_combout\ & ((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|read_data2_out\(26),
	datac => \exmux2_1|Z[26]~8_combout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|a32~126_combout\);

-- Location: LCCOMB_X89_Y18_N2
\exula|a32~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~127_combout\ = (\exmux2_1|Z[27]~9_combout\ & ((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(27),
	datab => \exmux2_1|Z[27]~9_combout\,
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|a32~127_combout\);

-- Location: LCCOMB_X91_Y23_N20
\exula|a32~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~129_combout\ = \exmux2_2|Z[28]~20_combout\ $ (((!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC1_out~regout\,
	datab => \exmux2_2|Z[28]~20_combout\,
	datad => \idex_pipeline|read_data1_out\(28),
	combout => \exula|a32~129_combout\);

-- Location: LCCOMB_X91_Y23_N4
\exula|a32~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~130_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & (\exmux2_2|Z[28]~20_combout\ & \idex_pipeline|read_data1_out\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC1_out~regout\,
	datab => \exmux2_2|Z[28]~20_combout\,
	datad => \idex_pipeline|read_data1_out\(28),
	combout => \exula|a32~130_combout\);

-- Location: LCCOMB_X89_Y16_N26
\exula|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~16_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (((\idex_pipeline|reg_rd_out\(4))))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\exula|Mux2~6_combout\ & ((!\exula|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux2~6_combout\,
	datab => \idex_pipeline|reg_rd_out\(4),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exula|Mux28~2_combout\,
	combout => \exula|Mux2~16_combout\);

-- Location: LCCOMB_X90_Y18_N24
\exula|a32~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~132_combout\ = \exmux2_2|Z[29]~19_combout\ $ (((\idex_pipeline|read_data1_out\(29) & !\idex_pipeline|aluSRC1_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data1_out\(29),
	datac => \idex_pipeline|aluSRC1_out~regout\,
	datad => \exmux2_2|Z[29]~19_combout\,
	combout => \exula|a32~132_combout\);

-- Location: LCCOMB_X85_Y21_N20
\memwb_pipeline|write_data_breg_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|write_data_breg_out[1]~feeder_combout\ = \mem_memdados|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(1),
	combout => \memwb_pipeline|write_data_breg_out[1]~feeder_combout\);

-- Location: LCCOMB_X85_Y21_N0
\memwb_pipeline|write_data_breg_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|write_data_breg_out[2]~feeder_combout\ = \mem_memdados|altsyncram_component|auto_generated|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(2),
	combout => \memwb_pipeline|write_data_breg_out[2]~feeder_combout\);

-- Location: LCCOMB_X91_Y24_N30
\memwb_pipeline|write_data_breg_out[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|write_data_breg_out[16]~feeder_combout\ = \mem_memdados|altsyncram_component|auto_generated|q_a\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(16),
	combout => \memwb_pipeline|write_data_breg_out[16]~feeder_combout\);

-- Location: LCCOMB_X91_Y24_N20
\memwb_pipeline|write_data_breg_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|write_data_breg_out[17]~feeder_combout\ = \mem_memdados|altsyncram_component|auto_generated|q_a\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(17),
	combout => \memwb_pipeline|write_data_breg_out[17]~feeder_combout\);

-- Location: LCCOMB_X92_Y19_N8
\exmem_pipeline|adress_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|adress_out[9]~feeder_combout\ = \exula|Mux22~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exula|Mux22~9_combout\,
	combout => \exmem_pipeline|adress_out[9]~feeder_combout\);

-- Location: LCCOMB_X87_Y25_N28
\idbreg|reg[3][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[3][4]~feeder_combout\ = \wbmux4|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux27~1_combout\,
	combout => \idbreg|reg[3][4]~feeder_combout\);

-- Location: LCCOMB_X83_Y22_N6
\idbreg|reg[15][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][4]~feeder_combout\ = \wbmux4|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux27~1_combout\,
	combout => \idbreg|reg[15][4]~feeder_combout\);

-- Location: LCCOMB_X77_Y28_N20
\idbreg|reg[24][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[24][4]~feeder_combout\ = \wbmux4|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux27~1_combout\,
	combout => \idbreg|reg[24][4]~feeder_combout\);

-- Location: LCCOMB_X86_Y22_N24
\idbreg|reg[3][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[3][7]~feeder_combout\ = \wbmux4|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux24~1_combout\,
	combout => \idbreg|reg[3][7]~feeder_combout\);

-- Location: LCCOMB_X79_Y23_N10
\idbreg|reg[15][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][7]~feeder_combout\ = \wbmux4|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux24~1_combout\,
	combout => \idbreg|reg[15][7]~feeder_combout\);

-- Location: LCCOMB_X78_Y27_N12
\idbreg|reg[14][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[14][9]~feeder_combout\ = \wbmux4|Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux22~1_combout\,
	combout => \idbreg|reg[14][9]~feeder_combout\);

-- Location: LCCOMB_X92_Y26_N12
\idbreg|reg[15][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][11]~feeder_combout\ = \wbmux4|Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux20~1_combout\,
	combout => \idbreg|reg[15][11]~feeder_combout\);

-- Location: LCCOMB_X79_Y27_N28
\idbreg|reg[12][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[12][15]~feeder_combout\ = \wbmux4|Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux16~1_combout\,
	combout => \idbreg|reg[12][15]~feeder_combout\);

-- Location: LCCOMB_X81_Y23_N12
\idbreg|reg[12][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[12][16]~feeder_combout\ = \wbmux4|Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux15~1_combout\,
	combout => \idbreg|reg[12][16]~feeder_combout\);

-- Location: LCCOMB_X85_Y29_N30
\idbreg|reg[22][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[22][18]~feeder_combout\ = \wbmux4|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux13~1_combout\,
	combout => \idbreg|reg[22][18]~feeder_combout\);

-- Location: LCCOMB_X86_Y30_N2
\idbreg|reg[11][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[11][18]~feeder_combout\ = \wbmux4|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux13~1_combout\,
	combout => \idbreg|reg[11][18]~feeder_combout\);

-- Location: LCCOMB_X89_Y30_N20
\idbreg|reg[10][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[10][18]~feeder_combout\ = \wbmux4|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux13~1_combout\,
	combout => \idbreg|reg[10][18]~feeder_combout\);

-- Location: LCCOMB_X94_Y30_N0
\idbreg|reg[9][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[9][18]~feeder_combout\ = \wbmux4|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux13~1_combout\,
	combout => \idbreg|reg[9][18]~feeder_combout\);

-- Location: LCCOMB_X94_Y30_N2
\idbreg|reg[8][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[8][18]~feeder_combout\ = \wbmux4|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux13~1_combout\,
	combout => \idbreg|reg[8][18]~feeder_combout\);

-- Location: LCCOMB_X91_Y27_N2
\idbreg|reg[31][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[31][21]~feeder_combout\ = \wbmux4|Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux10~1_combout\,
	combout => \idbreg|reg[31][21]~feeder_combout\);

-- Location: LCCOMB_X80_Y23_N14
\idbreg|reg[14][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[14][23]~feeder_combout\ = \wbmux4|Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux8~1_combout\,
	combout => \idbreg|reg[14][23]~feeder_combout\);

-- Location: LCCOMB_X92_Y23_N4
\idbreg|reg[15][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][25]~feeder_combout\ = \wbmux4|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux6~1_combout\,
	combout => \idbreg|reg[15][25]~feeder_combout\);

-- Location: LCCOMB_X86_Y30_N24
\idbreg|reg[8][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[8][26]~feeder_combout\ = \wbmux4|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux5~1_combout\,
	combout => \idbreg|reg[8][26]~feeder_combout\);

-- Location: LCCOMB_X94_Y28_N30
\idbreg|reg[17][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[17][26]~feeder_combout\ = \wbmux4|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux5~1_combout\,
	combout => \idbreg|reg[17][26]~feeder_combout\);

-- Location: LCCOMB_X94_Y28_N20
\idbreg|reg[21][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[21][26]~feeder_combout\ = \wbmux4|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux5~1_combout\,
	combout => \idbreg|reg[21][26]~feeder_combout\);

-- Location: LCCOMB_X91_Y27_N16
\idbreg|reg[31][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[31][28]~feeder_combout\ = \wbmux4|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux3~1_combout\,
	combout => \idbreg|reg[31][28]~feeder_combout\);

-- Location: LCCOMB_X80_Y28_N12
\idbreg|reg[16][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[16][28]~feeder_combout\ = \wbmux4|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux3~1_combout\,
	combout => \idbreg|reg[16][28]~feeder_combout\);

-- Location: LCCOMB_X85_Y24_N22
\idbreg|reg[3][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[3][28]~feeder_combout\ = \wbmux4|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux3~1_combout\,
	combout => \idbreg|reg[3][28]~feeder_combout\);

-- Location: LCCOMB_X80_Y22_N14
\idbreg|reg[12][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[12][30]~feeder_combout\ = \wbmux4|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux1~1_combout\,
	combout => \idbreg|reg[12][30]~feeder_combout\);

-- Location: LCCOMB_X81_Y22_N4
\idbreg|reg[14][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[14][30]~feeder_combout\ = \wbmux4|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux1~1_combout\,
	combout => \idbreg|reg[14][30]~feeder_combout\);

-- Location: LCCOMB_X80_Y26_N16
\idbreg|reg[20][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[20][30]~feeder_combout\ = \wbmux4|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux1~1_combout\,
	combout => \idbreg|reg[20][30]~feeder_combout\);

-- Location: LCCOMB_X85_Y24_N4
\idbreg|reg[3][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[3][31]~feeder_combout\ = \wbmux4|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux0~1_combout\,
	combout => \idbreg|reg[3][31]~feeder_combout\);

-- Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: LCFF_X90_Y24_N29
\ifpc|PC_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(0));

-- Location: LCCOMB_X91_Y21_N4
\SUBTRATOR_EX|result[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[3]~0_combout\ = \exsomador|result[3]~2_combout\ $ (VCC)
-- \SUBTRATOR_EX|result[3]~1\ = CARRY(\exsomador|result[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exsomador|result[3]~2_combout\,
	datad => VCC,
	combout => \SUBTRATOR_EX|result[3]~0_combout\,
	cout => \SUBTRATOR_EX|result[3]~1\);

-- Location: M4K_X84_Y23
\ifmem|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088000000000000000000000000000000000000000000000000000000F8000000000000000000000000000000000000000000000000000002000000000000080400000000000000000000000000000000000000030000000000000A540000000000004A0000000000004A00000000002B020000000000005B0000000000005B0000000000005B000000000008420000000000080300000000002B020000000000080300000000000802000000000023020000000000234200000000000000000000000000000000000000000000000000000802",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test.hex",
	init_file_layout => "port_a",
	logical_ram_name => "meminst:ifmem|altsyncram:altsyncram_component|altsyncram_egb1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \ALT_INV_clk~combout\,
	portadatain => \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ifmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X91_Y23_N8
\ifid_pipeline|instruction_out[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|instruction_out[23]~feeder_combout\ = \ifmem|altsyncram_component|auto_generated|q_a\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifmem|altsyncram_component|auto_generated|q_a\(23),
	combout => \ifid_pipeline|instruction_out[23]~feeder_combout\);

-- Location: LCFF_X91_Y23_N9
\ifid_pipeline|instruction_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|instruction_out[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(23));

-- Location: LCCOMB_X90_Y23_N18
\idbreg|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~13_combout\ = (\ifid_pipeline|instruction_out\(25)) # ((\ifid_pipeline|instruction_out\(24) & \ifid_pipeline|instruction_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datac => \ifid_pipeline|instruction_out\(23),
	datad => \ifid_pipeline|instruction_out\(25),
	combout => \idbreg|Mux31~13_combout\);

-- Location: LCCOMB_X91_Y25_N0
\ifid_pipeline|instruction_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|instruction_out[22]~feeder_combout\ = \ifmem|altsyncram_component|auto_generated|q_a\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifmem|altsyncram_component|auto_generated|q_a\(22),
	combout => \ifid_pipeline|instruction_out[22]~feeder_combout\);

-- Location: LCFF_X91_Y25_N1
\ifid_pipeline|instruction_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|instruction_out[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(22));

-- Location: LCCOMB_X94_Y23_N2
\ifsomador|result[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[2]~0_combout\ = \ifpc|PC_out\(2) $ (VCC)
-- \ifsomador|result[2]~1\ = CARRY(\ifpc|PC_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(2),
	datad => VCC,
	combout => \ifsomador|result[2]~0_combout\,
	cout => \ifsomador|result[2]~1\);

-- Location: LCCOMB_X94_Y23_N4
\ifsomador|result[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[3]~2_combout\ = (\ifpc|PC_out\(3) & (!\ifsomador|result[2]~1\)) # (!\ifpc|PC_out\(3) & ((\ifsomador|result[2]~1\) # (GND)))
-- \ifsomador|result[3]~3\ = CARRY((!\ifsomador|result[2]~1\) # (!\ifpc|PC_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(3),
	datad => VCC,
	cin => \ifsomador|result[2]~1\,
	combout => \ifsomador|result[3]~2_combout\,
	cout => \ifsomador|result[3]~3\);

-- Location: LCCOMB_X94_Y23_N6
\ifsomador|result[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[4]~4_combout\ = (\ifpc|PC_out\(4) & (\ifsomador|result[3]~3\ $ (GND))) # (!\ifpc|PC_out\(4) & (!\ifsomador|result[3]~3\ & VCC))
-- \ifsomador|result[4]~5\ = CARRY((\ifpc|PC_out\(4) & !\ifsomador|result[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(4),
	datad => VCC,
	cin => \ifsomador|result[3]~3\,
	combout => \ifsomador|result[4]~4_combout\,
	cout => \ifsomador|result[4]~5\);

-- Location: LCCOMB_X94_Y23_N8
\ifsomador|result[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[5]~6_combout\ = (\ifpc|PC_out\(5) & (!\ifsomador|result[4]~5\)) # (!\ifpc|PC_out\(5) & ((\ifsomador|result[4]~5\) # (GND)))
-- \ifsomador|result[5]~7\ = CARRY((!\ifsomador|result[4]~5\) # (!\ifpc|PC_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(5),
	datad => VCC,
	cin => \ifsomador|result[4]~5\,
	combout => \ifsomador|result[5]~6_combout\,
	cout => \ifsomador|result[5]~7\);

-- Location: LCCOMB_X94_Y23_N10
\ifsomador|result[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[6]~8_combout\ = (\ifpc|PC_out\(6) & (\ifsomador|result[5]~7\ $ (GND))) # (!\ifpc|PC_out\(6) & (!\ifsomador|result[5]~7\ & VCC))
-- \ifsomador|result[6]~9\ = CARRY((\ifpc|PC_out\(6) & !\ifsomador|result[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(6),
	datad => VCC,
	cin => \ifsomador|result[5]~7\,
	combout => \ifsomador|result[6]~8_combout\,
	cout => \ifsomador|result[6]~9\);

-- Location: LCCOMB_X94_Y23_N12
\ifsomador|result[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[7]~10_combout\ = (\ifpc|PC_out\(7) & (!\ifsomador|result[6]~9\)) # (!\ifpc|PC_out\(7) & ((\ifsomador|result[6]~9\) # (GND)))
-- \ifsomador|result[7]~11\ = CARRY((!\ifsomador|result[6]~9\) # (!\ifpc|PC_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(7),
	datad => VCC,
	cin => \ifsomador|result[6]~9\,
	combout => \ifsomador|result[7]~10_combout\,
	cout => \ifsomador|result[7]~11\);

-- Location: LCFF_X94_Y23_N13
\ifid_pipeline|pc4_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(7));

-- Location: LCCOMB_X93_Y23_N20
\idex_pipeline|PC4_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|PC4_out[7]~feeder_combout\ = \ifid_pipeline|pc4_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|pc4_out\(7),
	combout => \idex_pipeline|PC4_out[7]~feeder_combout\);

-- Location: LCFF_X93_Y23_N21
\idex_pipeline|PC4_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|PC4_out[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(7));

-- Location: LCFF_X92_Y21_N17
\exmem_pipeline|PC4_shift_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(7));

-- Location: LCCOMB_X82_Y21_N28
\memwb_pipeline|PC4_shift_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[7]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(7),
	combout => \memwb_pipeline|PC4_shift_out[7]~feeder_combout\);

-- Location: LCFF_X82_Y21_N29
\memwb_pipeline|PC4_shift_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(7));

-- Location: LCCOMB_X86_Y21_N20
\ifid_pipeline|instruction_out[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|instruction_out[30]~feeder_combout\ = \ifmem|altsyncram_component|auto_generated|q_a\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifmem|altsyncram_component|auto_generated|q_a\(30),
	combout => \ifid_pipeline|instruction_out[30]~feeder_combout\);

-- Location: LCFF_X86_Y21_N21
\ifid_pipeline|instruction_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|instruction_out[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(30));

-- Location: LCFF_X86_Y20_N15
\ifid_pipeline|instruction_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(29));

-- Location: LCCOMB_X86_Y20_N14
\idcontrole|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux19~0_combout\ = (!\ifid_pipeline|instruction_out\(30) & (\ifid_pipeline|instruction_out\(29) & \ifid_pipeline|instruction_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ifid_pipeline|instruction_out\(30),
	datac => \ifid_pipeline|instruction_out\(29),
	datad => \ifid_pipeline|instruction_out\(27),
	combout => \idcontrole|Mux19~0_combout\);

-- Location: LCCOMB_X86_Y20_N2
\idcontrole|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux19~1_combout\ = (!\ifid_pipeline|instruction_out\(31) & (\idcontrole|Mux19~0_combout\ & (\ifid_pipeline|instruction_out\(26) & \ifid_pipeline|instruction_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(31),
	datab => \idcontrole|Mux19~0_combout\,
	datac => \ifid_pipeline|instruction_out\(26),
	datad => \ifid_pipeline|instruction_out\(28),
	combout => \idcontrole|Mux19~1_combout\);

-- Location: M4K_X84_Y20
\ifmem|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F8090000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000001E00000000000001006800000000000000000000000000000000000000000000000000001A00000000000000000A00000000000002482A00000000000002482A0000000000000120040000000000000078260000000000000070250000000000000068240000000000000000040000000000000300010000000000000120040000000000000000FF0000000000000370F0000000000000022000000000000000010000000000000000000000000000000000000000000000000000000000000000000000002000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test.hex",
	init_file_layout => "port_a",
	logical_ram_name => "meminst:ifmem|altsyncram:altsyncram_component|altsyncram_egb1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \ALT_INV_clk~combout\,
	portadatain => \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ifmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X83_Y21_N17
\ifid_pipeline|instruction_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(5));

-- Location: LCCOMB_X86_Y21_N12
\idcontrole|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux17~0_combout\ = (\idcontrole|Mux19~1_combout\) # ((\idcontrole|Mux5~0_combout\ & (\ifid_pipeline|instruction_out\(5) & \idcontrole|Mux21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idcontrole|Mux5~0_combout\,
	datab => \idcontrole|Mux19~1_combout\,
	datac => \ifid_pipeline|instruction_out\(5),
	datad => \idcontrole|Mux21~1_combout\,
	combout => \idcontrole|Mux17~0_combout\);

-- Location: LCCOMB_X86_Y21_N2
\idex_pipeline|aluOP_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|aluOP_out[0]~feeder_combout\ = \idcontrole|Mux17~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idcontrole|Mux17~0_combout\,
	combout => \idex_pipeline|aluOP_out[0]~feeder_combout\);

-- Location: LCFF_X86_Y21_N3
\idex_pipeline|aluOP_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|aluOP_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|aluOP_out\(0));

-- Location: LCCOMB_X86_Y20_N22
\idcontrole|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux16~3_combout\ = (\ifid_pipeline|instruction_out\(31) & (((\ifid_pipeline|instruction_out\(26) & \ifid_pipeline|instruction_out\(27))))) # (!\ifid_pipeline|instruction_out\(31) & (\ifid_pipeline|instruction_out\(29) & 
-- (!\ifid_pipeline|instruction_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(31),
	datab => \ifid_pipeline|instruction_out\(29),
	datac => \ifid_pipeline|instruction_out\(26),
	datad => \ifid_pipeline|instruction_out\(27),
	combout => \idcontrole|Mux16~3_combout\);

-- Location: LCFF_X85_Y20_N1
\ifid_pipeline|instruction_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(3));

-- Location: LCCOMB_X86_Y21_N22
\idcontrole|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux4~0_combout\ = (\ifid_pipeline|instruction_out\(2)) # ((\ifid_pipeline|instruction_out\(0)) # (\ifid_pipeline|instruction_out\(3) $ (\ifid_pipeline|instruction_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(2),
	datab => \ifid_pipeline|instruction_out\(3),
	datac => \ifid_pipeline|instruction_out\(0),
	datad => \ifid_pipeline|instruction_out\(1),
	combout => \idcontrole|Mux4~0_combout\);

-- Location: LCCOMB_X86_Y21_N28
\idcontrole|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux16~2_combout\ = (\ifid_pipeline|instruction_out\(5) & (!\idcontrole|Mux4~0_combout\ & \idcontrole|Mux21~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(5),
	datab => \idcontrole|Mux4~0_combout\,
	datad => \idcontrole|Mux21~1_combout\,
	combout => \idcontrole|Mux16~2_combout\);

-- Location: LCCOMB_X86_Y20_N30
\idcontrole|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux16~4_combout\ = (\idcontrole|Mux16~2_combout\) # ((!\ifid_pipeline|instruction_out\(30) & (\idcontrole|Mux16~3_combout\ & !\ifid_pipeline|instruction_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(30),
	datab => \idcontrole|Mux16~3_combout\,
	datac => \idcontrole|Mux16~2_combout\,
	datad => \ifid_pipeline|instruction_out\(28),
	combout => \idcontrole|Mux16~4_combout\);

-- Location: LCFF_X86_Y20_N31
\idex_pipeline|aluOP_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idcontrole|Mux16~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|aluOP_out\(1));

-- Location: LCCOMB_X91_Y17_N18
\exula|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~3_combout\ = (\idex_pipeline|aluOP_out\(2) & ((\idex_pipeline|aluOP_out\(0)) # (\idex_pipeline|aluOP_out\(1)))) # (!\idex_pipeline|aluOP_out\(2) & ((!\idex_pipeline|aluOP_out\(1)) # (!\idex_pipeline|aluOP_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux28~3_combout\);

-- Location: LCCOMB_X92_Y26_N24
\idbreg|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~14_combout\ = (!\ifid_pipeline|instruction_out\(23) & \ifid_pipeline|instruction_out\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datad => \ifid_pipeline|instruction_out\(22),
	combout => \idbreg|Mux31~14_combout\);

-- Location: LCCOMB_X86_Y20_N4
\idcontrole|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux18~2_combout\ = (!\ifid_pipeline|instruction_out\(30) & !\ifid_pipeline|instruction_out\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ifid_pipeline|instruction_out\(30),
	datad => \ifid_pipeline|instruction_out\(28),
	combout => \idcontrole|Mux18~2_combout\);

-- Location: LCCOMB_X88_Y22_N26
\idcontrole|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux8~2_combout\ = (\ifid_pipeline|instruction_out\(26) & \ifid_pipeline|instruction_out\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ifid_pipeline|instruction_out\(26),
	datad => \ifid_pipeline|instruction_out\(27),
	combout => \idcontrole|Mux8~2_combout\);

-- Location: LCCOMB_X86_Y20_N6
\idcontrole|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux9~0_combout\ = (\ifid_pipeline|instruction_out\(31) & (\idcontrole|Mux18~2_combout\ & (!\ifid_pipeline|instruction_out\(29) & \idcontrole|Mux8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(31),
	datab => \idcontrole|Mux18~2_combout\,
	datac => \ifid_pipeline|instruction_out\(29),
	datad => \idcontrole|Mux8~2_combout\,
	combout => \idcontrole|Mux9~0_combout\);

-- Location: LCFF_X86_Y20_N7
\idex_pipeline|control_wb_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idcontrole|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|control_wb_out\(0));

-- Location: LCFF_X93_Y23_N3
\exmem_pipeline|control_wb_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|control_wb_out\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|control_wb_out\(0));

-- Location: LCCOMB_X93_Y23_N24
\memwb_pipeline|mem_to_reg_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|mem_to_reg_out[0]~feeder_combout\ = \exmem_pipeline|control_wb_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|control_wb_out\(0),
	combout => \memwb_pipeline|mem_to_reg_out[0]~feeder_combout\);

-- Location: LCFF_X93_Y23_N25
\memwb_pipeline|mem_to_reg_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|mem_to_reg_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|mem_to_reg_out\(0));

-- Location: LCCOMB_X86_Y21_N18
\idcontrole|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux14~0_combout\ = (\idcontrole|Mux19~1_combout\) # ((\idcontrole|Mux15~1_combout\ & (\ifid_pipeline|instruction_out\(2) & !\ifid_pipeline|instruction_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idcontrole|Mux15~1_combout\,
	datab => \idcontrole|Mux19~1_combout\,
	datac => \ifid_pipeline|instruction_out\(2),
	datad => \ifid_pipeline|instruction_out\(3),
	combout => \idcontrole|Mux14~0_combout\);

-- Location: LCFF_X86_Y21_N19
\idex_pipeline|aluOP_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idcontrole|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|aluOP_out\(3));

-- Location: LCFF_X86_Y20_N3
\idex_pipeline|aluSRC1_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idcontrole|Mux19~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|aluSRC1_out~regout\);

-- Location: LCCOMB_X86_Y20_N8
\idcontrole|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux18~3_combout\ = (\ifid_pipeline|instruction_out\(31) & (((\ifid_pipeline|instruction_out\(26) & \ifid_pipeline|instruction_out\(27))))) # (!\ifid_pipeline|instruction_out\(31) & (\ifid_pipeline|instruction_out\(29) & 
-- (!\ifid_pipeline|instruction_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(31),
	datab => \ifid_pipeline|instruction_out\(29),
	datac => \ifid_pipeline|instruction_out\(26),
	datad => \ifid_pipeline|instruction_out\(27),
	combout => \idcontrole|Mux18~3_combout\);

-- Location: LCCOMB_X86_Y20_N24
\idcontrole|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux18~4_combout\ = (\idcontrole|Mux18~3_combout\ & (!\ifid_pipeline|instruction_out\(30) & !\ifid_pipeline|instruction_out\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idcontrole|Mux18~3_combout\,
	datac => \ifid_pipeline|instruction_out\(30),
	datad => \ifid_pipeline|instruction_out\(28),
	combout => \idcontrole|Mux18~4_combout\);

-- Location: LCFF_X86_Y20_N25
\idex_pipeline|aluSRC2_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idcontrole|Mux18~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|aluSRC2_out~regout\);

-- Location: LCFF_X91_Y20_N3
\ifid_pipeline|instruction_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(15));

-- Location: LCCOMB_X91_Y24_N10
\idex_pipeline|reg_rd_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|reg_rd_out[4]~feeder_combout\ = \ifid_pipeline|instruction_out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|instruction_out\(15),
	combout => \idex_pipeline|reg_rd_out[4]~feeder_combout\);

-- Location: LCFF_X91_Y24_N11
\idex_pipeline|reg_rd_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|reg_rd_out[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|reg_rd_out\(4));

-- Location: LCCOMB_X91_Y23_N10
\ifid_pipeline|instruction_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|instruction_out[20]~feeder_combout\ = \ifmem|altsyncram_component|auto_generated|q_a\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifmem|altsyncram_component|auto_generated|q_a\(20),
	combout => \ifid_pipeline|instruction_out[20]~feeder_combout\);

-- Location: LCFF_X91_Y23_N11
\ifid_pipeline|instruction_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|instruction_out[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(20));

-- Location: LCFF_X80_Y23_N1
\ifid_pipeline|instruction_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(18));

-- Location: LCCOMB_X92_Y25_N30
\idbreg|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~0_combout\ = (\ifid_pipeline|instruction_out\(20)) # ((\ifid_pipeline|instruction_out\(19) & \ifid_pipeline|instruction_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(20),
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux32~0_combout\);

-- Location: LCCOMB_X82_Y23_N24
\idbreg|reg[11][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[11][29]~feeder_combout\ = \wbmux4|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux2~1_combout\,
	combout => \idbreg|reg[11][29]~feeder_combout\);

-- Location: LCFF_X80_Y23_N3
\ifid_pipeline|instruction_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(16));

-- Location: LCCOMB_X93_Y23_N18
\ifid_pipeline|instruction_out[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|instruction_out[19]~feeder_combout\ = \ifmem|altsyncram_component|auto_generated|q_a\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifmem|altsyncram_component|auto_generated|q_a\(19),
	combout => \ifid_pipeline|instruction_out[19]~feeder_combout\);

-- Location: LCFF_X93_Y23_N19
\ifid_pipeline|instruction_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|instruction_out[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(19));

-- Location: LCCOMB_X83_Y22_N10
\ifid_pipeline|instruction_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|instruction_out[17]~feeder_combout\ = \ifmem|altsyncram_component|auto_generated|q_a\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifmem|altsyncram_component|auto_generated|q_a\(17),
	combout => \ifid_pipeline|instruction_out[17]~feeder_combout\);

-- Location: LCFF_X83_Y22_N11
\ifid_pipeline|instruction_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|instruction_out[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(17));

-- Location: LCCOMB_X92_Y25_N2
\exmux4_indice|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux4_indice|Mux30~0_combout\ = (!\ifid_pipeline|instruction_out\(18) & (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(19) & !\ifid_pipeline|instruction_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \ifid_pipeline|instruction_out\(19),
	datad => \ifid_pipeline|instruction_out\(17),
	combout => \exmux4_indice|Mux30~0_combout\);

-- Location: LCCOMB_X86_Y21_N30
\idcontrole|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux0~0_combout\ = (\ifid_pipeline|instruction_out\(2) & (\ifid_pipeline|instruction_out\(3))) # (!\ifid_pipeline|instruction_out\(2) & ((\ifid_pipeline|instruction_out\(0)) # ((\ifid_pipeline|instruction_out\(3) & 
-- !\ifid_pipeline|instruction_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(2),
	datab => \ifid_pipeline|instruction_out\(3),
	datac => \ifid_pipeline|instruction_out\(0),
	datad => \ifid_pipeline|instruction_out\(1),
	combout => \idcontrole|Mux0~0_combout\);

-- Location: LCCOMB_X86_Y21_N26
\idcontrole|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux21~2_combout\ = (!\ifid_pipeline|instruction_out\(5) & (\ifid_pipeline|instruction_out\(3) & (!\ifid_pipeline|instruction_out\(2) & !\ifid_pipeline|instruction_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(5),
	datab => \ifid_pipeline|instruction_out\(3),
	datac => \ifid_pipeline|instruction_out\(2),
	datad => \ifid_pipeline|instruction_out\(1),
	combout => \idcontrole|Mux21~2_combout\);

-- Location: LCCOMB_X86_Y21_N16
\idcontrole|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux7~0_combout\ = (\ifid_pipeline|instruction_out\(5) & (((\ifid_pipeline|instruction_out\(0) & \idcontrole|Mux21~2_combout\)) # (!\idcontrole|Mux0~0_combout\))) # (!\ifid_pipeline|instruction_out\(5) & (((\ifid_pipeline|instruction_out\(0) & 
-- \idcontrole|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(5),
	datab => \idcontrole|Mux0~0_combout\,
	datac => \ifid_pipeline|instruction_out\(0),
	datad => \idcontrole|Mux21~2_combout\,
	combout => \idcontrole|Mux7~0_combout\);

-- Location: LCCOMB_X86_Y21_N14
\idcontrole|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux7~1_combout\ = (\idcontrole|Mux7~0_combout\ & \idcontrole|Mux21~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idcontrole|Mux7~0_combout\,
	datad => \idcontrole|Mux21~1_combout\,
	combout => \idcontrole|Mux7~1_combout\);

-- Location: LCCOMB_X92_Y25_N20
\idex_pipeline|reg_dst_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|reg_dst_out[0]~feeder_combout\ = \idcontrole|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idcontrole|Mux7~1_combout\,
	combout => \idex_pipeline|reg_dst_out[0]~feeder_combout\);

-- Location: LCFF_X92_Y25_N21
\idex_pipeline|reg_dst_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|reg_dst_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|reg_dst_out\(0));

-- Location: LCCOMB_X92_Y25_N18
\exmux4_indice|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux4_indice|Mux30~1_combout\ = (\idex_pipeline|reg_dst_out\(0) & (((\exmux4_indice|Mux30~0_combout\ & !\ifid_pipeline|instruction_out\(20))) # (!\idex_pipeline|reg_dst_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_dst_out\(1),
	datab => \exmux4_indice|Mux30~0_combout\,
	datac => \ifid_pipeline|instruction_out\(20),
	datad => \idex_pipeline|reg_dst_out\(0),
	combout => \exmux4_indice|Mux30~1_combout\);

-- Location: LCFF_X92_Y25_N3
\idex_pipeline|reg_rt_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|reg_rt_out\(3));

-- Location: LCCOMB_X88_Y22_N10
\idcontrole|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux12~1_combout\ = (\idcontrole|Mux21~0_combout\ & ((\idcontrole|Mux8~2_combout\) # ((\idcontrole|Mux12~0_combout\ & \sel_mux_pc[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idcontrole|Mux12~0_combout\,
	datab => \idcontrole|Mux8~2_combout\,
	datac => \idcontrole|Mux21~0_combout\,
	datad => \sel_mux_pc[1]~3_combout\,
	combout => \idcontrole|Mux12~1_combout\);

-- Location: LCFF_X88_Y22_N11
\idex_pipeline|reg_dst_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idcontrole|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|reg_dst_out\(1));

-- Location: LCCOMB_X92_Y25_N4
\exmux4_indice|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux4_indice|Mux28~0_combout\ = (\exmux4_indice|Mux30~1_combout\ & (\idex_pipeline|reg_rd_out\(3))) # (!\exmux4_indice|Mux30~1_combout\ & (((\idex_pipeline|reg_rt_out\(3)) # (\idex_pipeline|reg_dst_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(3),
	datab => \exmux4_indice|Mux30~1_combout\,
	datac => \idex_pipeline|reg_rt_out\(3),
	datad => \idex_pipeline|reg_dst_out\(1),
	combout => \exmux4_indice|Mux28~0_combout\);

-- Location: LCFF_X92_Y25_N5
\exmem_pipeline|write_reg_dst_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmux4_indice|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_reg_dst_out\(3));

-- Location: LCFF_X92_Y25_N7
\memwb_pipeline|reg_dst_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|write_reg_dst_out\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|reg_dst_out\(3));

-- Location: LCFF_X92_Y25_N19
\idex_pipeline|reg_rt_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|reg_rt_out\(4));

-- Location: LCCOMB_X92_Y25_N24
\exmux4_indice|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux4_indice|Mux27~0_combout\ = (\exmux4_indice|Mux30~1_combout\ & (((\idex_pipeline|reg_rd_out\(4))))) # (!\exmux4_indice|Mux30~1_combout\ & ((\idex_pipeline|reg_dst_out\(1)) # ((\idex_pipeline|reg_rt_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_dst_out\(1),
	datab => \idex_pipeline|reg_rt_out\(4),
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \exmux4_indice|Mux30~1_combout\,
	combout => \exmux4_indice|Mux27~0_combout\);

-- Location: LCFF_X92_Y25_N25
\exmem_pipeline|write_reg_dst_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmux4_indice|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_reg_dst_out\(4));

-- Location: LCFF_X92_Y25_N11
\memwb_pipeline|reg_dst_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|write_reg_dst_out\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|reg_dst_out\(4));

-- Location: LCFF_X91_Y22_N15
\ifid_pipeline|instruction_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(13));

-- Location: LCFF_X92_Y21_N7
\idex_pipeline|reg_rd_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|reg_rd_out\(2));

-- Location: LCFF_X93_Y23_N7
\idex_pipeline|reg_rt_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|reg_rt_out\(2));

-- Location: LCCOMB_X92_Y25_N14
\exmux4_indice|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux4_indice|Mux29~0_combout\ = (\exmux4_indice|Mux30~1_combout\ & (((\idex_pipeline|reg_rd_out\(2))))) # (!\exmux4_indice|Mux30~1_combout\ & ((\idex_pipeline|reg_dst_out\(1)) # ((\idex_pipeline|reg_rt_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_dst_out\(1),
	datab => \exmux4_indice|Mux30~1_combout\,
	datac => \idex_pipeline|reg_rd_out\(2),
	datad => \idex_pipeline|reg_rt_out\(2),
	combout => \exmux4_indice|Mux29~0_combout\);

-- Location: LCFF_X92_Y25_N15
\exmem_pipeline|write_reg_dst_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmux4_indice|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_reg_dst_out\(2));

-- Location: LCFF_X92_Y25_N29
\memwb_pipeline|reg_dst_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|write_reg_dst_out\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|reg_dst_out\(2));

-- Location: LCCOMB_X83_Y25_N10
\idbreg|Decoder0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~48_combout\ = (\idbreg|Decoder0~16_combout\ & (\memwb_pipeline|reg_dst_out\(3) & (!\memwb_pipeline|reg_dst_out\(4) & !\memwb_pipeline|reg_dst_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Decoder0~16_combout\,
	datab => \memwb_pipeline|reg_dst_out\(3),
	datac => \memwb_pipeline|reg_dst_out\(4),
	datad => \memwb_pipeline|reg_dst_out\(2),
	combout => \idbreg|Decoder0~48_combout\);

-- Location: LCFF_X82_Y23_N25
\idbreg|reg[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[11][29]~feeder_combout\,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][29]~regout\);

-- Location: LCCOMB_X86_Y20_N18
\idcontrole|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux7~3_combout\ = (\idcontrole|Mux8~2_combout\ & ((\ifid_pipeline|instruction_out\(29) & (!\ifid_pipeline|instruction_out\(31) & \ifid_pipeline|instruction_out\(28))) # (!\ifid_pipeline|instruction_out\(29) & 
-- ((!\ifid_pipeline|instruction_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(31),
	datab => \idcontrole|Mux8~2_combout\,
	datac => \ifid_pipeline|instruction_out\(29),
	datad => \ifid_pipeline|instruction_out\(28),
	combout => \idcontrole|Mux7~3_combout\);

-- Location: LCCOMB_X86_Y20_N28
\idcontrole|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux7~4_combout\ = (\idcontrole|Mux7~1_combout\) # ((!\ifid_pipeline|instruction_out\(30) & ((\idcontrole|Mux7~2_combout\) # (\idcontrole|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idcontrole|Mux7~2_combout\,
	datab => \idcontrole|Mux7~3_combout\,
	datac => \ifid_pipeline|instruction_out\(30),
	datad => \idcontrole|Mux7~1_combout\,
	combout => \idcontrole|Mux7~4_combout\);

-- Location: LCFF_X86_Y20_N29
\idex_pipeline|control_wb_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idcontrole|Mux7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|control_wb_out\(2));

-- Location: LCFF_X90_Y24_N23
\exmem_pipeline|control_wb_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|control_wb_out\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|control_wb_out\(2));

-- Location: LCCOMB_X91_Y25_N28
\memwb_pipeline|reg_write_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|reg_write_out~feeder_combout\ = \exmem_pipeline|control_wb_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|control_wb_out\(2),
	combout => \memwb_pipeline|reg_write_out~feeder_combout\);

-- Location: LCFF_X91_Y25_N29
\memwb_pipeline|reg_write_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|reg_write_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|reg_write_out~regout\);

-- Location: LCCOMB_X92_Y27_N18
\idex_pipeline|reg_rt_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|reg_rt_out[1]~feeder_combout\ = \ifid_pipeline|instruction_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|instruction_out\(17),
	combout => \idex_pipeline|reg_rt_out[1]~feeder_combout\);

-- Location: LCFF_X92_Y27_N19
\idex_pipeline|reg_rt_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|reg_rt_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|reg_rt_out\(1));

-- Location: LCCOMB_X92_Y25_N12
\exmux4_indice|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux4_indice|Mux30~2_combout\ = (\exmux4_indice|Mux30~1_combout\ & (\idex_pipeline|reg_rd_out\(1))) # (!\exmux4_indice|Mux30~1_combout\ & (((\idex_pipeline|reg_rt_out\(1)) # (\idex_pipeline|reg_dst_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(1),
	datab => \exmux4_indice|Mux30~1_combout\,
	datac => \idex_pipeline|reg_rt_out\(1),
	datad => \idex_pipeline|reg_dst_out\(1),
	combout => \exmux4_indice|Mux30~2_combout\);

-- Location: LCFF_X92_Y25_N13
\exmem_pipeline|write_reg_dst_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmux4_indice|Mux30~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_reg_dst_out\(1));

-- Location: LCFF_X92_Y25_N1
\memwb_pipeline|reg_dst_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|write_reg_dst_out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|reg_dst_out\(1));

-- Location: LCCOMB_X91_Y22_N28
\ifid_pipeline|instruction_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|instruction_out[11]~feeder_combout\ = \ifmem|altsyncram_component|auto_generated|q_a\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifmem|altsyncram_component|auto_generated|q_a\(11),
	combout => \ifid_pipeline|instruction_out[11]~feeder_combout\);

-- Location: LCFF_X91_Y22_N29
\ifid_pipeline|instruction_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|instruction_out[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(11));

-- Location: LCCOMB_X91_Y22_N6
\idex_pipeline|reg_rd_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|reg_rd_out[0]~feeder_combout\ = \ifid_pipeline|instruction_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|instruction_out\(11),
	combout => \idex_pipeline|reg_rd_out[0]~feeder_combout\);

-- Location: LCFF_X91_Y22_N7
\idex_pipeline|reg_rd_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|reg_rd_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|reg_rd_out\(0));

-- Location: LCCOMB_X92_Y25_N8
\exmux4_indice|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux4_indice|Mux31~0_combout\ = (\exmux4_indice|Mux30~1_combout\ & (((\idex_pipeline|reg_rd_out\(0))))) # (!\exmux4_indice|Mux30~1_combout\ & ((\idex_pipeline|reg_rt_out\(0)) # ((\idex_pipeline|reg_dst_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rt_out\(0),
	datab => \exmux4_indice|Mux30~1_combout\,
	datac => \idex_pipeline|reg_rd_out\(0),
	datad => \idex_pipeline|reg_dst_out\(1),
	combout => \exmux4_indice|Mux31~0_combout\);

-- Location: LCFF_X92_Y25_N9
\exmem_pipeline|write_reg_dst_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmux4_indice|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_reg_dst_out\(0));

-- Location: LCFF_X92_Y25_N27
\memwb_pipeline|reg_dst_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|write_reg_dst_out\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|reg_dst_out\(0));

-- Location: LCCOMB_X92_Y25_N0
\idbreg|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~14_combout\ = (\memwb_pipeline|reg_write_out~regout\ & (!\memwb_pipeline|reg_dst_out\(1) & \memwb_pipeline|reg_dst_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memwb_pipeline|reg_write_out~regout\,
	datac => \memwb_pipeline|reg_dst_out\(1),
	datad => \memwb_pipeline|reg_dst_out\(0),
	combout => \idbreg|Decoder0~14_combout\);

-- Location: LCCOMB_X87_Y28_N6
\idbreg|Decoder0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~47_combout\ = (!\memwb_pipeline|reg_dst_out\(4) & (!\memwb_pipeline|reg_dst_out\(2) & (\memwb_pipeline|reg_dst_out\(3) & \idbreg|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(4),
	datab => \memwb_pipeline|reg_dst_out\(2),
	datac => \memwb_pipeline|reg_dst_out\(3),
	datad => \idbreg|Decoder0~14_combout\,
	combout => \idbreg|Decoder0~47_combout\);

-- Location: LCFF_X81_Y27_N31
\idbreg|reg[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][29]~regout\);

-- Location: LCCOMB_X80_Y25_N0
\idbreg|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~13_combout\ = (!\memwb_pipeline|reg_dst_out\(4) & (!\memwb_pipeline|reg_dst_out\(2) & \memwb_pipeline|reg_dst_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(4),
	datab => \memwb_pipeline|reg_dst_out\(2),
	datad => \memwb_pipeline|reg_dst_out\(3),
	combout => \idbreg|Decoder0~13_combout\);

-- Location: LCCOMB_X80_Y25_N26
\idbreg|Decoder0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~46_combout\ = (\memwb_pipeline|reg_dst_out\(1) & (!\memwb_pipeline|reg_dst_out\(0) & (\idbreg|Decoder0~13_combout\ & \memwb_pipeline|reg_write_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(1),
	datab => \memwb_pipeline|reg_dst_out\(0),
	datac => \idbreg|Decoder0~13_combout\,
	datad => \memwb_pipeline|reg_write_out~regout\,
	combout => \idbreg|Decoder0~46_combout\);

-- Location: LCFF_X81_Y27_N9
\idbreg|reg[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][29]~regout\);

-- Location: LCCOMB_X81_Y29_N10
\idbreg|reg[8][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[8][29]~feeder_combout\ = \wbmux4|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux2~1_combout\,
	combout => \idbreg|reg[8][29]~feeder_combout\);

-- Location: LCCOMB_X80_Y25_N16
\idbreg|Decoder0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~15_combout\ = (!\memwb_pipeline|reg_dst_out\(1) & (!\memwb_pipeline|reg_dst_out\(0) & (\idbreg|Decoder0~13_combout\ & \memwb_pipeline|reg_write_out~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(1),
	datab => \memwb_pipeline|reg_dst_out\(0),
	datac => \idbreg|Decoder0~13_combout\,
	datad => \memwb_pipeline|reg_write_out~regout\,
	combout => \idbreg|Decoder0~15_combout\);

-- Location: LCFF_X81_Y29_N11
\idbreg|reg[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[8][29]~feeder_combout\,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][29]~regout\);

-- Location: LCCOMB_X81_Y29_N8
\idbreg|Mux34~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~10_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[10][29]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[10][29]~regout\,
	datad => \idbreg|reg[8][29]~regout\,
	combout => \idbreg|Mux34~10_combout\);

-- Location: LCCOMB_X81_Y27_N30
\idbreg|Mux34~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux34~10_combout\ & (\idbreg|reg[11][29]~regout\)) # (!\idbreg|Mux34~10_combout\ & ((\idbreg|reg[9][29]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux34~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[11][29]~regout\,
	datac => \idbreg|reg[9][29]~regout\,
	datad => \idbreg|Mux34~10_combout\,
	combout => \idbreg|Mux34~11_combout\);

-- Location: LCCOMB_X90_Y25_N16
\idbreg|Mux32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~1_combout\ = (!\ifid_pipeline|instruction_out\(20) & \ifid_pipeline|instruction_out\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ifid_pipeline|instruction_out\(20),
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux32~1_combout\);

-- Location: LCCOMB_X87_Y27_N16
\idbreg|Mux32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~2_combout\ = (!\ifid_pipeline|instruction_out\(18) & \ifid_pipeline|instruction_out\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datad => \ifid_pipeline|instruction_out\(17),
	combout => \idbreg|Mux32~2_combout\);

-- Location: LCCOMB_X86_Y23_N24
\idbreg|Mux32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~4_combout\ = (\ifid_pipeline|instruction_out\(18)) # ((\ifid_pipeline|instruction_out\(17) & \ifid_pipeline|instruction_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(18),
	datad => \ifid_pipeline|instruction_out\(16),
	combout => \idbreg|Mux32~4_combout\);

-- Location: LCCOMB_X83_Y25_N30
\idbreg|Decoder0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~36_combout\ = (!\memwb_pipeline|reg_dst_out\(2) & (!\memwb_pipeline|reg_dst_out\(3) & (!\memwb_pipeline|reg_dst_out\(4) & \idbreg|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(2),
	datab => \memwb_pipeline|reg_dst_out\(3),
	datac => \memwb_pipeline|reg_dst_out\(4),
	datad => \idbreg|Decoder0~14_combout\,
	combout => \idbreg|Decoder0~36_combout\);

-- Location: LCFF_X88_Y24_N13
\idbreg|reg[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][29]~regout\);

-- Location: LCCOMB_X80_Y25_N12
\idbreg|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~12_combout\ = (\memwb_pipeline|reg_dst_out\(1) & (!\memwb_pipeline|reg_dst_out\(0) & \memwb_pipeline|reg_write_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(1),
	datab => \memwb_pipeline|reg_dst_out\(0),
	datad => \memwb_pipeline|reg_write_out~regout\,
	combout => \idbreg|Decoder0~12_combout\);

-- Location: LCCOMB_X80_Y25_N2
\idbreg|Decoder0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~38_combout\ = (!\memwb_pipeline|reg_dst_out\(3) & (\memwb_pipeline|reg_dst_out\(2) & (!\memwb_pipeline|reg_dst_out\(4) & \idbreg|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(3),
	datab => \memwb_pipeline|reg_dst_out\(2),
	datac => \memwb_pipeline|reg_dst_out\(4),
	datad => \idbreg|Decoder0~12_combout\,
	combout => \idbreg|Decoder0~38_combout\);

-- Location: LCFF_X82_Y24_N15
\idbreg|reg[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][29]~regout\);

-- Location: LCCOMB_X81_Y26_N18
\idbreg|Decoder0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~41_combout\ = (\idbreg|Decoder0~16_combout\ & (!\memwb_pipeline|reg_dst_out\(3) & (\memwb_pipeline|reg_dst_out\(2) & !\memwb_pipeline|reg_dst_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Decoder0~16_combout\,
	datab => \memwb_pipeline|reg_dst_out\(3),
	datac => \memwb_pipeline|reg_dst_out\(2),
	datad => \memwb_pipeline|reg_dst_out\(4),
	combout => \idbreg|Decoder0~41_combout\);

-- Location: LCFF_X81_Y24_N13
\idbreg|reg[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][29]~regout\);

-- Location: LCCOMB_X83_Y25_N4
\idbreg|Decoder0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~37_combout\ = (\memwb_pipeline|reg_dst_out\(2) & (!\memwb_pipeline|reg_dst_out\(3) & (!\memwb_pipeline|reg_dst_out\(4) & \idbreg|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(2),
	datab => \memwb_pipeline|reg_dst_out\(3),
	datac => \memwb_pipeline|reg_dst_out\(4),
	datad => \idbreg|Decoder0~14_combout\,
	combout => \idbreg|Decoder0~37_combout\);

-- Location: LCFF_X82_Y24_N9
\idbreg|reg[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][29]~regout\);

-- Location: LCCOMB_X83_Y25_N16
\idbreg|Decoder0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~40_combout\ = (\idbreg|Decoder0~39_combout\ & (!\memwb_pipeline|reg_dst_out\(4) & !\memwb_pipeline|reg_dst_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Decoder0~39_combout\,
	datab => \memwb_pipeline|reg_dst_out\(4),
	datad => \memwb_pipeline|reg_dst_out\(3),
	combout => \idbreg|Decoder0~40_combout\);

-- Location: LCFF_X81_Y24_N27
\idbreg|reg[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][29]~regout\);

-- Location: LCCOMB_X81_Y24_N2
\idbreg|Mux34~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~12_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|reg[5][29]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[4][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[5][29]~regout\,
	datad => \idbreg|reg[4][29]~regout\,
	combout => \idbreg|Mux34~12_combout\);

-- Location: LCCOMB_X81_Y24_N12
\idbreg|Mux34~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux34~12_combout\ & ((\idbreg|reg[7][29]~regout\))) # (!\idbreg|Mux34~12_combout\ & (\idbreg|reg[6][29]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux34~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[6][29]~regout\,
	datac => \idbreg|reg[7][29]~regout\,
	datad => \idbreg|Mux34~12_combout\,
	combout => \idbreg|Mux34~13_combout\);

-- Location: LCCOMB_X88_Y24_N12
\idbreg|Mux34~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~14_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & ((\idbreg|Mux34~13_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][29]~regout\)))) # (!\idbreg|Mux32~3_combout\ & (\idbreg|Mux32~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~3_combout\,
	datab => \idbreg|Mux32~4_combout\,
	datac => \idbreg|reg[1][29]~regout\,
	datad => \idbreg|Mux34~13_combout\,
	combout => \idbreg|Mux34~14_combout\);

-- Location: LCCOMB_X88_Y24_N18
\idbreg|Mux34~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux34~14_combout\ & (\idbreg|reg[3][29]~regout\)) # (!\idbreg|Mux34~14_combout\ & ((\idbreg|reg[2][29]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][29]~regout\,
	datab => \idbreg|Mux32~2_combout\,
	datac => \idbreg|reg[2][29]~regout\,
	datad => \idbreg|Mux34~14_combout\,
	combout => \idbreg|Mux34~15_combout\);

-- Location: LCCOMB_X88_Y24_N22
\idbreg|Mux34~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~16_combout\ = (\idbreg|Mux32~0_combout\ & (((\idbreg|Mux32~1_combout\)))) # (!\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\ & (\idbreg|Mux34~11_combout\)) # (!\idbreg|Mux32~1_combout\ & ((\idbreg|Mux34~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux34~11_combout\,
	datac => \idbreg|Mux32~1_combout\,
	datad => \idbreg|Mux34~15_combout\,
	combout => \idbreg|Mux34~16_combout\);

-- Location: LCCOMB_X80_Y25_N4
\idbreg|Decoder0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~16_combout\ = (\memwb_pipeline|reg_dst_out\(1) & (\memwb_pipeline|reg_write_out~regout\ & \memwb_pipeline|reg_dst_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(1),
	datab => \memwb_pipeline|reg_write_out~regout\,
	datad => \memwb_pipeline|reg_dst_out\(0),
	combout => \idbreg|Decoder0~16_combout\);

-- Location: LCCOMB_X87_Y28_N16
\idbreg|Decoder0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~30_combout\ = (\memwb_pipeline|reg_dst_out\(4) & (!\memwb_pipeline|reg_dst_out\(2) & (\memwb_pipeline|reg_dst_out\(3) & \idbreg|Decoder0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(4),
	datab => \memwb_pipeline|reg_dst_out\(2),
	datac => \memwb_pipeline|reg_dst_out\(3),
	datad => \idbreg|Decoder0~16_combout\,
	combout => \idbreg|Decoder0~30_combout\);

-- Location: LCFF_X91_Y31_N9
\idbreg|reg[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][29]~regout\);

-- Location: LCCOMB_X87_Y28_N0
\idbreg|Decoder0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~33_combout\ = (\memwb_pipeline|reg_dst_out\(4) & (\memwb_pipeline|reg_dst_out\(2) & (\memwb_pipeline|reg_dst_out\(3) & \idbreg|Decoder0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(4),
	datab => \memwb_pipeline|reg_dst_out\(2),
	datac => \memwb_pipeline|reg_dst_out\(3),
	datad => \idbreg|Decoder0~16_combout\,
	combout => \idbreg|Decoder0~33_combout\);

-- Location: LCFF_X92_Y31_N11
\idbreg|reg[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][29]~regout\);

-- Location: LCCOMB_X85_Y30_N10
\idbreg|Decoder0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~31_combout\ = (\memwb_pipeline|reg_dst_out\(2) & (\memwb_pipeline|reg_dst_out\(4) & (!\memwb_pipeline|reg_dst_out\(3) & \idbreg|Decoder0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(2),
	datab => \memwb_pipeline|reg_dst_out\(4),
	datac => \memwb_pipeline|reg_dst_out\(3),
	datad => \idbreg|Decoder0~16_combout\,
	combout => \idbreg|Decoder0~31_combout\);

-- Location: LCFF_X91_Y31_N31
\idbreg|reg[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][29]~regout\);

-- Location: LCCOMB_X87_Y28_N10
\idbreg|Decoder0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~32_combout\ = (\memwb_pipeline|reg_dst_out\(4) & (!\memwb_pipeline|reg_dst_out\(2) & (!\memwb_pipeline|reg_dst_out\(3) & \idbreg|Decoder0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(4),
	datab => \memwb_pipeline|reg_dst_out\(2),
	datac => \memwb_pipeline|reg_dst_out\(3),
	datad => \idbreg|Decoder0~16_combout\,
	combout => \idbreg|Decoder0~32_combout\);

-- Location: LCFF_X92_Y31_N27
\idbreg|reg[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][29]~regout\);

-- Location: LCCOMB_X92_Y31_N20
\idbreg|Mux34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~7_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[23][29]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[19][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[23][29]~regout\,
	datad => \idbreg|reg[19][29]~regout\,
	combout => \idbreg|Mux34~7_combout\);

-- Location: LCCOMB_X91_Y31_N12
\idbreg|Mux34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux34~7_combout\ & ((\idbreg|reg[31][29]~regout\))) # (!\idbreg|Mux34~7_combout\ & (\idbreg|reg[27][29]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux34~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[27][29]~regout\,
	datac => \idbreg|reg[31][29]~regout\,
	datad => \idbreg|Mux34~7_combout\,
	combout => \idbreg|Mux34~8_combout\);

-- Location: LCCOMB_X81_Y25_N14
\idbreg|Decoder0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~24_combout\ = (\memwb_pipeline|reg_dst_out\(2) & (\memwb_pipeline|reg_dst_out\(4) & (\idbreg|Decoder0~12_combout\ & \memwb_pipeline|reg_dst_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(2),
	datab => \memwb_pipeline|reg_dst_out\(4),
	datac => \idbreg|Decoder0~12_combout\,
	datad => \memwb_pipeline|reg_dst_out\(3),
	combout => \idbreg|Decoder0~24_combout\);

-- Location: LCFF_X87_Y29_N21
\idbreg|reg[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][29]~regout\);

-- Location: LCCOMB_X85_Y30_N16
\idbreg|Decoder0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~21_combout\ = (!\memwb_pipeline|reg_dst_out\(2) & (\memwb_pipeline|reg_dst_out\(4) & (\memwb_pipeline|reg_dst_out\(3) & \idbreg|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(2),
	datab => \memwb_pipeline|reg_dst_out\(4),
	datac => \memwb_pipeline|reg_dst_out\(3),
	datad => \idbreg|Decoder0~12_combout\,
	combout => \idbreg|Decoder0~21_combout\);

-- Location: LCFF_X88_Y29_N21
\idbreg|reg[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][29]~regout\);

-- Location: LCCOMB_X87_Y29_N20
\idbreg|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~1_combout\ = (\idbreg|Mux34~0_combout\ & (((\idbreg|reg[30][29]~regout\)) # (!\ifid_pipeline|instruction_out\(19)))) # (!\idbreg|Mux34~0_combout\ & (\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[26][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux34~0_combout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[30][29]~regout\,
	datad => \idbreg|reg[26][29]~regout\,
	combout => \idbreg|Mux34~1_combout\);

-- Location: LCCOMB_X77_Y28_N18
\idbreg|reg[28][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[28][29]~feeder_combout\ = \wbmux4|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux2~1_combout\,
	combout => \idbreg|reg[28][29]~feeder_combout\);

-- Location: LCCOMB_X80_Y25_N8
\idbreg|Decoder0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~29_combout\ = (\idbreg|Decoder0~25_combout\ & (\memwb_pipeline|reg_write_out~regout\ & (\memwb_pipeline|reg_dst_out\(2) & \memwb_pipeline|reg_dst_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Decoder0~25_combout\,
	datab => \memwb_pipeline|reg_write_out~regout\,
	datac => \memwb_pipeline|reg_dst_out\(2),
	datad => \memwb_pipeline|reg_dst_out\(3),
	combout => \idbreg|Decoder0~29_combout\);

-- Location: LCFF_X77_Y28_N19
\idbreg|reg[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[28][29]~feeder_combout\,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][29]~regout\);

-- Location: LCCOMB_X80_Y25_N14
\idbreg|Decoder0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~26_combout\ = (\idbreg|Decoder0~25_combout\ & (\memwb_pipeline|reg_write_out~regout\ & (\memwb_pipeline|reg_dst_out\(2) & !\memwb_pipeline|reg_dst_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Decoder0~25_combout\,
	datab => \memwb_pipeline|reg_write_out~regout\,
	datac => \memwb_pipeline|reg_dst_out\(2),
	datad => \memwb_pipeline|reg_dst_out\(3),
	combout => \idbreg|Decoder0~26_combout\);

-- Location: LCFF_X78_Y28_N21
\idbreg|reg[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][29]~regout\);

-- Location: LCCOMB_X80_Y25_N6
\idbreg|Decoder0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~28_combout\ = (\idbreg|Decoder0~25_combout\ & (\memwb_pipeline|reg_write_out~regout\ & (!\memwb_pipeline|reg_dst_out\(2) & !\memwb_pipeline|reg_dst_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Decoder0~25_combout\,
	datab => \memwb_pipeline|reg_write_out~regout\,
	datac => \memwb_pipeline|reg_dst_out\(2),
	datad => \memwb_pipeline|reg_dst_out\(3),
	combout => \idbreg|Decoder0~28_combout\);

-- Location: LCFF_X78_Y28_N3
\idbreg|reg[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][29]~regout\);

-- Location: LCCOMB_X77_Y28_N24
\idbreg|reg[24][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[24][29]~feeder_combout\ = \wbmux4|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux2~1_combout\,
	combout => \idbreg|reg[24][29]~feeder_combout\);

-- Location: LCCOMB_X80_Y25_N20
\idbreg|Decoder0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~27_combout\ = (\idbreg|Decoder0~25_combout\ & (\memwb_pipeline|reg_write_out~regout\ & (!\memwb_pipeline|reg_dst_out\(2) & \memwb_pipeline|reg_dst_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Decoder0~25_combout\,
	datab => \memwb_pipeline|reg_write_out~regout\,
	datac => \memwb_pipeline|reg_dst_out\(2),
	datad => \memwb_pipeline|reg_dst_out\(3),
	combout => \idbreg|Decoder0~27_combout\);

-- Location: LCFF_X77_Y28_N25
\idbreg|reg[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[24][29]~feeder_combout\,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][29]~regout\);

-- Location: LCCOMB_X78_Y28_N2
\idbreg|Mux34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~4_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[24][29]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[16][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[16][29]~regout\,
	datad => \idbreg|reg[24][29]~regout\,
	combout => \idbreg|Mux34~4_combout\);

-- Location: LCCOMB_X78_Y28_N26
\idbreg|Mux34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux34~4_combout\ & (\idbreg|reg[28][29]~regout\)) # (!\idbreg|Mux34~4_combout\ & ((\idbreg|reg[20][29]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[28][29]~regout\,
	datac => \idbreg|reg[20][29]~regout\,
	datad => \idbreg|Mux34~4_combout\,
	combout => \idbreg|Mux34~5_combout\);

-- Location: LCCOMB_X92_Y25_N10
\idbreg|Decoder0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~20_combout\ = (\memwb_pipeline|reg_dst_out\(3) & (\idbreg|Decoder0~14_combout\ & (\memwb_pipeline|reg_dst_out\(4) & \memwb_pipeline|reg_dst_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(3),
	datab => \idbreg|Decoder0~14_combout\,
	datac => \memwb_pipeline|reg_dst_out\(4),
	datad => \memwb_pipeline|reg_dst_out\(2),
	combout => \idbreg|Decoder0~20_combout\);

-- Location: LCFF_X93_Y27_N3
\idbreg|reg[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][29]~regout\);

-- Location: LCCOMB_X92_Y25_N28
\idbreg|Decoder0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~17_combout\ = (\memwb_pipeline|reg_dst_out\(4) & (\idbreg|Decoder0~14_combout\ & (\memwb_pipeline|reg_dst_out\(2) & !\memwb_pipeline|reg_dst_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(4),
	datab => \idbreg|Decoder0~14_combout\,
	datac => \memwb_pipeline|reg_dst_out\(2),
	datad => \memwb_pipeline|reg_dst_out\(3),
	combout => \idbreg|Decoder0~17_combout\);

-- Location: LCFF_X93_Y25_N13
\idbreg|reg[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][29]~regout\);

-- Location: LCCOMB_X92_Y25_N6
\idbreg|Decoder0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~19_combout\ = (\memwb_pipeline|reg_dst_out\(4) & (\idbreg|Decoder0~14_combout\ & (!\memwb_pipeline|reg_dst_out\(3) & !\memwb_pipeline|reg_dst_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(4),
	datab => \idbreg|Decoder0~14_combout\,
	datac => \memwb_pipeline|reg_dst_out\(3),
	datad => \memwb_pipeline|reg_dst_out\(2),
	combout => \idbreg|Decoder0~19_combout\);

-- Location: LCFF_X93_Y25_N23
\idbreg|reg[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][29]~regout\);

-- Location: LCCOMB_X87_Y28_N14
\idbreg|Decoder0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~18_combout\ = (\memwb_pipeline|reg_dst_out\(4) & (!\memwb_pipeline|reg_dst_out\(2) & (\memwb_pipeline|reg_dst_out\(3) & \idbreg|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(4),
	datab => \memwb_pipeline|reg_dst_out\(2),
	datac => \memwb_pipeline|reg_dst_out\(3),
	datad => \idbreg|Decoder0~14_combout\,
	combout => \idbreg|Decoder0~18_combout\);

-- Location: LCFF_X93_Y27_N21
\idbreg|reg[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][29]~regout\);

-- Location: LCCOMB_X93_Y25_N22
\idbreg|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~2_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][29]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][29]~regout\,
	datad => \idbreg|reg[25][29]~regout\,
	combout => \idbreg|Mux34~2_combout\);

-- Location: LCCOMB_X93_Y25_N12
\idbreg|Mux34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux34~2_combout\ & (\idbreg|reg[29][29]~regout\)) # (!\idbreg|Mux34~2_combout\ & ((\idbreg|reg[21][29]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[29][29]~regout\,
	datac => \idbreg|reg[21][29]~regout\,
	datad => \idbreg|Mux34~2_combout\,
	combout => \idbreg|Mux34~3_combout\);

-- Location: LCCOMB_X87_Y28_N18
\idbreg|Mux34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~6_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux34~3_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux34~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux34~5_combout\,
	datad => \idbreg|Mux34~3_combout\,
	combout => \idbreg|Mux34~6_combout\);

-- Location: LCCOMB_X87_Y28_N20
\idbreg|Mux34~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~9_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux34~6_combout\ & (\idbreg|Mux34~8_combout\)) # (!\idbreg|Mux34~6_combout\ & ((\idbreg|Mux34~1_combout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux34~8_combout\,
	datac => \idbreg|Mux34~1_combout\,
	datad => \idbreg|Mux34~6_combout\,
	combout => \idbreg|Mux34~9_combout\);

-- Location: LCCOMB_X88_Y22_N8
\idbreg|Mux34~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux34~19_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux34~16_combout\ & (\idbreg|Mux34~18_combout\)) # (!\idbreg|Mux34~16_combout\ & ((\idbreg|Mux34~9_combout\))))) # (!\idbreg|Mux32~0_combout\ & (((\idbreg|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux34~18_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux34~16_combout\,
	datad => \idbreg|Mux34~9_combout\,
	combout => \idbreg|Mux34~19_combout\);

-- Location: LCFF_X88_Y22_N9
\idex_pipeline|read_data2_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux34~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(29));

-- Location: LCCOMB_X91_Y16_N24
\exmux2_2|Z[29]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[29]~19_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \idex_pipeline|read_data2_out\(29),
	combout => \exmux2_2|Z[29]~19_combout\);

-- Location: LCCOMB_X90_Y18_N10
\exula|a32~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~133_combout\ = (\idex_pipeline|read_data1_out\(29) & (!\idex_pipeline|aluSRC1_out~regout\ & \exmux2_2|Z[29]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data1_out\(29),
	datac => \idex_pipeline|aluSRC1_out~regout\,
	datad => \exmux2_2|Z[29]~19_combout\,
	combout => \exula|a32~133_combout\);

-- Location: LCCOMB_X86_Y20_N0
\idcontrole|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux15~0_combout\ = (!\ifid_pipeline|instruction_out\(31) & (\idcontrole|Mux19~0_combout\ & (\ifid_pipeline|instruction_out\(26) $ (!\ifid_pipeline|instruction_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(31),
	datab => \idcontrole|Mux19~0_combout\,
	datac => \ifid_pipeline|instruction_out\(26),
	datad => \ifid_pipeline|instruction_out\(28),
	combout => \idcontrole|Mux15~0_combout\);

-- Location: LCCOMB_X86_Y21_N10
\idcontrole|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux15~1_combout\ = (\ifid_pipeline|instruction_out\(1) & (\ifid_pipeline|instruction_out\(5) & \idcontrole|Mux21~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(1),
	datac => \ifid_pipeline|instruction_out\(5),
	datad => \idcontrole|Mux21~1_combout\,
	combout => \idcontrole|Mux15~1_combout\);

-- Location: LCCOMB_X86_Y21_N24
\idcontrole|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux15~2_combout\ = (\idcontrole|Mux15~0_combout\) # ((!\ifid_pipeline|instruction_out\(2) & (!\ifid_pipeline|instruction_out\(0) & \idcontrole|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(2),
	datab => \idcontrole|Mux15~0_combout\,
	datac => \ifid_pipeline|instruction_out\(0),
	datad => \idcontrole|Mux15~1_combout\,
	combout => \idcontrole|Mux15~2_combout\);

-- Location: LCFF_X86_Y21_N25
\idex_pipeline|aluOP_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idcontrole|Mux15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|aluOP_out\(2));

-- Location: LCCOMB_X86_Y19_N14
\exula|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~8_combout\ = (\idex_pipeline|aluOP_out\(1) & (!\idex_pipeline|aluOP_out\(2))) # (!\idex_pipeline|aluOP_out\(1) & ((\idex_pipeline|aluOP_out\(2)) # (\idex_pipeline|aluOP_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \idex_pipeline|aluOP_out\(0),
	combout => \exula|Mux28~8_combout\);

-- Location: LCCOMB_X86_Y19_N24
\exula|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~7_combout\ = (\idex_pipeline|aluOP_out\(1) & ((\idex_pipeline|aluOP_out\(0)) # (!\idex_pipeline|aluOP_out\(2)))) # (!\idex_pipeline|aluOP_out\(1) & (\idex_pipeline|aluOP_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \idex_pipeline|aluOP_out\(0),
	combout => \exula|Mux28~7_combout\);

-- Location: LCCOMB_X89_Y18_N16
\exula|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~13_combout\ = (\exula|Mux28~8_combout\ & ((\exula|Add0~90_combout\) # ((!\exula|Mux28~7_combout\)))) # (!\exula|Mux28~8_combout\ & (((!\exula|a32~133_combout\ & \exula|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~90_combout\,
	datab => \exula|a32~133_combout\,
	datac => \exula|Mux28~8_combout\,
	datad => \exula|Mux28~7_combout\,
	combout => \exula|Mux2~13_combout\);

-- Location: LCCOMB_X86_Y19_N16
\exula|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~9_combout\ = (\idex_pipeline|aluOP_out\(2)) # (\idex_pipeline|aluOP_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datac => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux28~9_combout\);

-- Location: LCCOMB_X90_Y18_N4
\exula|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~14_combout\ = (\exmux2_1|Z[29]~13_combout\ & ((\exula|Mux2~13_combout\) # ((!\exula|Mux28~9_combout\ & \exmux2_2|Z[29]~19_combout\)))) # (!\exmux2_1|Z[29]~13_combout\ & (\exula|Mux2~13_combout\ & ((\exula|Mux28~9_combout\) # 
-- (\exmux2_2|Z[29]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[29]~13_combout\,
	datab => \exula|Mux2~13_combout\,
	datac => \exula|Mux28~9_combout\,
	datad => \exmux2_2|Z[29]~19_combout\,
	combout => \exula|Mux2~14_combout\);

-- Location: LCCOMB_X85_Y22_N0
\ifid_pipeline|instruction_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|instruction_out[21]~feeder_combout\ = \ifmem|altsyncram_component|auto_generated|q_a\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifmem|altsyncram_component|auto_generated|q_a\(21),
	combout => \ifid_pipeline|instruction_out[21]~feeder_combout\);

-- Location: LCFF_X85_Y22_N1
\ifid_pipeline|instruction_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|instruction_out[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(21));

-- Location: LCCOMB_X94_Y19_N12
\exmux2_2|Z[31]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[31]~17_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datac => \idex_pipeline|read_data2_out\(31),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exmux2_2|Z[31]~17_combout\);

-- Location: LCCOMB_X91_Y25_N20
\ifid_pipeline|instruction_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|instruction_out[8]~feeder_combout\ = \ifmem|altsyncram_component|auto_generated|q_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifmem|altsyncram_component|auto_generated|q_a\(8),
	combout => \ifid_pipeline|instruction_out[8]~feeder_combout\);

-- Location: LCFF_X91_Y25_N21
\ifid_pipeline|instruction_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|instruction_out[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(8));

-- Location: LCFF_X91_Y25_N27
\idex_pipeline|shamnt_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|shamnt_out\(2));

-- Location: LCCOMB_X91_Y17_N20
\exula|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~4_combout\ = (\exula|ShiftLeft0~28_combout\ & (\idex_pipeline|aluOP_out\(2))) # (!\exula|ShiftLeft0~28_combout\ & (((!\exula|Mux28~3_combout\ & !\exmux2_1|Z[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \exula|Mux28~3_combout\,
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exmux2_1|Z[4]~4_combout\,
	combout => \exula|Mux28~4_combout\);

-- Location: LCFF_X85_Y21_N5
\memwb_pipeline|data_ula_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(0));

-- Location: LCCOMB_X85_Y21_N4
\wbmux4|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux31~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(0))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(0),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(0),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux31~0_combout\);

-- Location: LCCOMB_X85_Y21_N18
\wbmux4|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux31~1_combout\ = (\wbmux4|Mux31~0_combout\) # ((\memwb_pipeline|write_data_breg_out\(0) & (!\memwb_pipeline|mem_to_reg_out\(1) & \memwb_pipeline|mem_to_reg_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|write_data_breg_out\(0),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \wbmux4|Mux31~0_combout\,
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux31~1_combout\);

-- Location: LCFF_X85_Y24_N25
\idbreg|reg[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][0]~regout\);

-- Location: LCFF_X83_Y30_N21
\idbreg|reg[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][0]~regout\);

-- Location: LCFF_X82_Y30_N17
\idbreg|reg[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][0]~regout\);

-- Location: LCCOMB_X83_Y30_N22
\idbreg|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~0_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|reg[9][0]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[8][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[8][0]~regout\,
	datad => \idbreg|reg[9][0]~regout\,
	combout => \idbreg|Mux63~0_combout\);

-- Location: LCCOMB_X90_Y27_N18
\idbreg|Mux63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~1_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux63~0_combout\ & (\idbreg|reg[11][0]~regout\)) # (!\idbreg|Mux63~0_combout\ & ((\idbreg|reg[10][0]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[11][0]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[10][0]~regout\,
	datad => \idbreg|Mux63~0_combout\,
	combout => \idbreg|Mux63~1_combout\);

-- Location: LCCOMB_X83_Y25_N20
\idbreg|Decoder0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~45_combout\ = (\idbreg|Decoder0~16_combout\ & (\memwb_pipeline|reg_dst_out\(3) & (!\memwb_pipeline|reg_dst_out\(4) & \memwb_pipeline|reg_dst_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Decoder0~16_combout\,
	datab => \memwb_pipeline|reg_dst_out\(3),
	datac => \memwb_pipeline|reg_dst_out\(4),
	datad => \memwb_pipeline|reg_dst_out\(2),
	combout => \idbreg|Decoder0~45_combout\);

-- Location: LCFF_X85_Y23_N21
\idbreg|reg[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][0]~regout\);

-- Location: LCCOMB_X83_Y25_N2
\idbreg|Decoder0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~44_combout\ = (\idbreg|Decoder0~39_combout\ & (!\memwb_pipeline|reg_dst_out\(4) & \memwb_pipeline|reg_dst_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Decoder0~39_combout\,
	datab => \memwb_pipeline|reg_dst_out\(4),
	datad => \memwb_pipeline|reg_dst_out\(3),
	combout => \idbreg|Decoder0~44_combout\);

-- Location: LCFF_X83_Y23_N3
\idbreg|reg[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][0]~regout\);

-- Location: LCCOMB_X83_Y23_N2
\idbreg|Mux63~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~17_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[14][0]~regout\) # ((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & (((\idbreg|reg[12][0]~regout\ & !\ifid_pipeline|instruction_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[14][0]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[12][0]~regout\,
	datad => \ifid_pipeline|instruction_out\(16),
	combout => \idbreg|Mux63~17_combout\);

-- Location: LCCOMB_X85_Y23_N6
\idbreg|Mux63~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux63~17_combout\ & ((\idbreg|reg[15][0]~regout\))) # (!\idbreg|Mux63~17_combout\ & (\idbreg|reg[13][0]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[13][0]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[15][0]~regout\,
	datad => \idbreg|Mux63~17_combout\,
	combout => \idbreg|Mux63~18_combout\);

-- Location: LCFF_X82_Y24_N25
\idbreg|reg[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][0]~regout\);

-- Location: LCFF_X86_Y24_N21
\idbreg|reg[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][0]~regout\);

-- Location: LCFF_X86_Y24_N31
\idbreg|reg[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][0]~regout\);

-- Location: LCCOMB_X86_Y24_N14
\idbreg|Mux63~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~12_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[6][0]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[6][0]~regout\,
	datad => \idbreg|reg[4][0]~regout\,
	combout => \idbreg|Mux63~12_combout\);

-- Location: LCCOMB_X82_Y24_N24
\idbreg|Mux63~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~13_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux63~12_combout\ & (\idbreg|reg[7][0]~regout\)) # (!\idbreg|Mux63~12_combout\ & ((\idbreg|reg[5][0]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[7][0]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[5][0]~regout\,
	datad => \idbreg|Mux63~12_combout\,
	combout => \idbreg|Mux63~13_combout\);

-- Location: LCCOMB_X86_Y24_N10
\idbreg|Mux32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~3_combout\ = (\ifid_pipeline|instruction_out\(18)) # ((!\ifid_pipeline|instruction_out\(17) & \ifid_pipeline|instruction_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux32~3_combout\);

-- Location: LCFF_X87_Y24_N7
\idbreg|reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][0]~regout\);

-- Location: LCCOMB_X87_Y24_N4
\idbreg|Mux63~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~14_combout\ = (\idbreg|Mux32~4_combout\ & ((\idbreg|Mux63~13_combout\) # ((!\idbreg|Mux32~3_combout\)))) # (!\idbreg|Mux32~4_combout\ & (((\idbreg|Mux32~3_combout\ & \idbreg|reg[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|Mux63~13_combout\,
	datac => \idbreg|Mux32~3_combout\,
	datad => \idbreg|reg[1][0]~regout\,
	combout => \idbreg|Mux63~14_combout\);

-- Location: LCCOMB_X83_Y25_N24
\idbreg|Decoder0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~35_combout\ = (\idbreg|Decoder0~16_combout\ & (!\memwb_pipeline|reg_dst_out\(3) & (!\memwb_pipeline|reg_dst_out\(4) & !\memwb_pipeline|reg_dst_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Decoder0~16_combout\,
	datab => \memwb_pipeline|reg_dst_out\(3),
	datac => \memwb_pipeline|reg_dst_out\(4),
	datad => \memwb_pipeline|reg_dst_out\(2),
	combout => \idbreg|Decoder0~35_combout\);

-- Location: LCFF_X85_Y24_N29
\idbreg|reg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][0]~regout\);

-- Location: LCCOMB_X87_Y24_N18
\idbreg|Mux63~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux63~14_combout\ & ((\idbreg|reg[3][0]~regout\))) # (!\idbreg|Mux63~14_combout\ & (\idbreg|reg[2][0]~regout\)))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[2][0]~regout\,
	datab => \idbreg|Mux32~2_combout\,
	datac => \idbreg|Mux63~14_combout\,
	datad => \idbreg|reg[3][0]~regout\,
	combout => \idbreg|Mux63~15_combout\);

-- Location: LCFF_X93_Y28_N19
\idbreg|reg[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][0]~regout\);

-- Location: LCFF_X94_Y26_N21
\idbreg|reg[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][0]~regout\);

-- Location: LCFF_X94_Y26_N15
\idbreg|reg[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][0]~regout\);

-- Location: LCFF_X93_Y28_N5
\idbreg|reg[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][0]~regout\);

-- Location: LCCOMB_X94_Y26_N2
\idbreg|Mux63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~2_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][0]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][0]~regout\,
	datad => \idbreg|reg[25][0]~regout\,
	combout => \idbreg|Mux63~2_combout\);

-- Location: LCCOMB_X94_Y26_N20
\idbreg|Mux63~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux63~2_combout\ & (\idbreg|reg[29][0]~regout\)) # (!\idbreg|Mux63~2_combout\ & ((\idbreg|reg[21][0]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[29][0]~regout\,
	datac => \idbreg|reg[21][0]~regout\,
	datad => \idbreg|Mux63~2_combout\,
	combout => \idbreg|Mux63~3_combout\);

-- Location: LCCOMB_X90_Y27_N6
\idbreg|reg[27][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[27][0]~feeder_combout\ = \wbmux4|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux31~1_combout\,
	combout => \idbreg|reg[27][0]~feeder_combout\);

-- Location: LCFF_X90_Y27_N7
\idbreg|reg[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[27][0]~feeder_combout\,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][0]~regout\);

-- Location: LCFF_X90_Y29_N25
\idbreg|reg[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][0]~regout\);

-- Location: LCFF_X89_Y29_N17
\idbreg|reg[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][0]~regout\);

-- Location: LCCOMB_X90_Y29_N24
\idbreg|Mux63~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][0]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[19][0]~regout\,
	datad => \idbreg|reg[23][0]~regout\,
	combout => \idbreg|Mux63~9_combout\);

-- Location: LCCOMB_X91_Y27_N6
\idbreg|Mux63~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux63~9_combout\ & (\idbreg|reg[31][0]~regout\)) # (!\idbreg|Mux63~9_combout\ & ((\idbreg|reg[27][0]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux63~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[31][0]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[27][0]~regout\,
	datad => \idbreg|Mux63~9_combout\,
	combout => \idbreg|Mux63~10_combout\);

-- Location: LCFF_X83_Y28_N9
\idbreg|reg[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][0]~regout\);

-- Location: LCFF_X83_Y28_N3
\idbreg|reg[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][0]~regout\);

-- Location: LCFF_X79_Y28_N27
\idbreg|reg[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][0]~regout\);

-- Location: LCFF_X79_Y28_N29
\idbreg|reg[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][0]~regout\);

-- Location: LCCOMB_X79_Y28_N26
\idbreg|Mux63~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~6_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18)) # ((\idbreg|reg[24][0]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[16][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[16][0]~regout\,
	datad => \idbreg|reg[24][0]~regout\,
	combout => \idbreg|Mux63~6_combout\);

-- Location: LCCOMB_X83_Y28_N2
\idbreg|Mux63~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux63~6_combout\ & ((\idbreg|reg[28][0]~regout\))) # (!\idbreg|Mux63~6_combout\ & (\idbreg|reg[20][0]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[20][0]~regout\,
	datac => \idbreg|reg[28][0]~regout\,
	datad => \idbreg|Mux63~6_combout\,
	combout => \idbreg|Mux63~7_combout\);

-- Location: LCCOMB_X86_Y29_N28
\idbreg|reg[26][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[26][0]~feeder_combout\ = \wbmux4|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux31~1_combout\,
	combout => \idbreg|reg[26][0]~feeder_combout\);

-- Location: LCFF_X86_Y29_N29
\idbreg|reg[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[26][0]~feeder_combout\,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][0]~regout\);

-- Location: LCFF_X85_Y31_N31
\idbreg|reg[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][0]~regout\);

-- Location: LCCOMB_X85_Y30_N0
\idbreg|Decoder0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~23_combout\ = (!\memwb_pipeline|reg_dst_out\(2) & (\memwb_pipeline|reg_dst_out\(4) & (!\memwb_pipeline|reg_dst_out\(3) & \idbreg|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(2),
	datab => \memwb_pipeline|reg_dst_out\(4),
	datac => \memwb_pipeline|reg_dst_out\(3),
	datad => \idbreg|Decoder0~12_combout\,
	combout => \idbreg|Decoder0~23_combout\);

-- Location: LCFF_X85_Y31_N29
\idbreg|reg[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][0]~regout\);

-- Location: LCCOMB_X85_Y30_N22
\idbreg|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~22_combout\ = (\memwb_pipeline|reg_dst_out\(2) & (\memwb_pipeline|reg_dst_out\(4) & (!\memwb_pipeline|reg_dst_out\(3) & \idbreg|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(2),
	datab => \memwb_pipeline|reg_dst_out\(4),
	datac => \memwb_pipeline|reg_dst_out\(3),
	datad => \idbreg|Decoder0~12_combout\,
	combout => \idbreg|Decoder0~22_combout\);

-- Location: LCFF_X85_Y29_N25
\idbreg|reg[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][0]~regout\);

-- Location: LCCOMB_X85_Y31_N12
\idbreg|Mux63~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~4_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][0]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[18][0]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[22][0]~regout\,
	combout => \idbreg|Mux63~4_combout\);

-- Location: LCCOMB_X85_Y31_N30
\idbreg|Mux63~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux63~4_combout\ & ((\idbreg|reg[30][0]~regout\))) # (!\idbreg|Mux63~4_combout\ & (\idbreg|reg[26][0]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[26][0]~regout\,
	datac => \idbreg|reg[30][0]~regout\,
	datad => \idbreg|Mux63~4_combout\,
	combout => \idbreg|Mux63~5_combout\);

-- Location: LCCOMB_X86_Y24_N24
\idbreg|Mux63~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~8_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|Mux63~5_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux63~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux63~7_combout\,
	datad => \idbreg|Mux63~5_combout\,
	combout => \idbreg|Mux63~8_combout\);

-- Location: LCCOMB_X87_Y24_N10
\idbreg|Mux63~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux63~8_combout\ & ((\idbreg|Mux63~10_combout\))) # (!\idbreg|Mux63~8_combout\ & (\idbreg|Mux63~3_combout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux63~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux63~3_combout\,
	datac => \idbreg|Mux63~10_combout\,
	datad => \idbreg|Mux63~8_combout\,
	combout => \idbreg|Mux63~11_combout\);

-- Location: LCCOMB_X90_Y24_N6
\idbreg|Mux63~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~16_combout\ = (\idbreg|Mux32~1_combout\ & (\idbreg|Mux32~0_combout\)) # (!\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~0_combout\ & ((\idbreg|Mux63~11_combout\))) # (!\idbreg|Mux32~0_combout\ & (\idbreg|Mux63~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux63~15_combout\,
	datad => \idbreg|Mux63~11_combout\,
	combout => \idbreg|Mux63~16_combout\);

-- Location: LCCOMB_X90_Y24_N10
\idbreg|Mux63~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux63~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux63~16_combout\ & ((\idbreg|Mux63~18_combout\))) # (!\idbreg|Mux63~16_combout\ & (\idbreg|Mux63~1_combout\)))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux63~1_combout\,
	datac => \idbreg|Mux63~18_combout\,
	datad => \idbreg|Mux63~16_combout\,
	combout => \idbreg|Mux63~19_combout\);

-- Location: LCFF_X90_Y24_N11
\idex_pipeline|read_data2_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux63~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(0));

-- Location: LCFF_X91_Y21_N31
\exmem_pipeline|write_data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(0));

-- Location: LCCOMB_X94_Y19_N18
\exula|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux31~8_combout\ = (\idex_pipeline|aluOP_out\(0)) # (\idex_pipeline|aluOP_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux31~8_combout\);

-- Location: LCCOMB_X93_Y18_N4
\exula|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux30~6_combout\ = (!\exula|Mux31~8_combout\ & ((\exula|Mux30~5_combout\) # ((\exula|ShiftLeft0~28_combout\ & \exmux2_2|Z[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux30~5_combout\,
	datab => \exula|Mux31~8_combout\,
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exmux2_2|Z[31]~17_combout\,
	combout => \exula|Mux30~6_combout\);

-- Location: LCFF_X88_Y20_N19
\idex_pipeline|sign_ext_imm_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|sign_ext_imm_out\(1));

-- Location: LCFF_X85_Y21_N23
\memwb_pipeline|data_ula_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(1));

-- Location: LCCOMB_X85_Y21_N22
\wbmux4|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux30~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(1))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(1),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(1),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux30~0_combout\);

-- Location: LCCOMB_X85_Y21_N2
\wbmux4|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux30~1_combout\ = (\wbmux4|Mux30~0_combout\) # ((\memwb_pipeline|write_data_breg_out\(1) & (!\memwb_pipeline|mem_to_reg_out\(1) & \memwb_pipeline|mem_to_reg_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|write_data_breg_out\(1),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|mem_to_reg_out\(0),
	datad => \wbmux4|Mux30~0_combout\,
	combout => \wbmux4|Mux30~1_combout\);

-- Location: LCFF_X79_Y24_N31
\idbreg|reg[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][1]~regout\);

-- Location: LCCOMB_X80_Y25_N28
\idbreg|Decoder0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~43_combout\ = (\memwb_pipeline|reg_dst_out\(3) & (\memwb_pipeline|reg_dst_out\(2) & (!\memwb_pipeline|reg_dst_out\(4) & \idbreg|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(3),
	datab => \memwb_pipeline|reg_dst_out\(2),
	datac => \memwb_pipeline|reg_dst_out\(4),
	datad => \idbreg|Decoder0~12_combout\,
	combout => \idbreg|Decoder0~43_combout\);

-- Location: LCFF_X79_Y24_N25
\idbreg|reg[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][1]~regout\);

-- Location: LCFF_X79_Y27_N17
\idbreg|reg[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][1]~regout\);

-- Location: LCCOMB_X83_Y25_N18
\idbreg|Decoder0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~42_combout\ = (\memwb_pipeline|reg_dst_out\(2) & (\idbreg|Decoder0~14_combout\ & (!\memwb_pipeline|reg_dst_out\(4) & \memwb_pipeline|reg_dst_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(2),
	datab => \idbreg|Decoder0~14_combout\,
	datac => \memwb_pipeline|reg_dst_out\(4),
	datad => \memwb_pipeline|reg_dst_out\(3),
	combout => \idbreg|Decoder0~42_combout\);

-- Location: LCFF_X80_Y27_N25
\idbreg|reg[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][1]~regout\);

-- Location: LCCOMB_X79_Y27_N16
\idbreg|Mux62~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~17_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[13][1]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][1]~regout\,
	datad => \idbreg|reg[13][1]~regout\,
	combout => \idbreg|Mux62~17_combout\);

-- Location: LCCOMB_X79_Y24_N22
\idbreg|Mux62~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~18_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux62~17_combout\ & (\idbreg|reg[15][1]~regout\)) # (!\idbreg|Mux62~17_combout\ & ((\idbreg|reg[14][1]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux62~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[15][1]~regout\,
	datac => \idbreg|reg[14][1]~regout\,
	datad => \idbreg|Mux62~17_combout\,
	combout => \idbreg|Mux62~18_combout\);

-- Location: LCFF_X85_Y24_N11
\idbreg|reg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][1]~regout\);

-- Location: LCCOMB_X83_Y25_N26
\idbreg|Decoder0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Decoder0~34_combout\ = (!\memwb_pipeline|reg_dst_out\(2) & (!\memwb_pipeline|reg_dst_out\(3) & (!\memwb_pipeline|reg_dst_out\(4) & \idbreg|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|reg_dst_out\(2),
	datab => \memwb_pipeline|reg_dst_out\(3),
	datac => \memwb_pipeline|reg_dst_out\(4),
	datad => \idbreg|Decoder0~12_combout\,
	combout => \idbreg|Decoder0~34_combout\);

-- Location: LCFF_X88_Y24_N9
\idbreg|reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][1]~regout\);

-- Location: LCFF_X88_Y24_N27
\idbreg|reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][1]~regout\);

-- Location: LCFF_X81_Y24_N15
\idbreg|reg[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][1]~regout\);

-- Location: LCFF_X81_Y24_N1
\idbreg|reg[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][1]~regout\);

-- Location: LCFF_X82_Y24_N21
\idbreg|reg[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][1]~regout\);

-- Location: LCCOMB_X81_Y24_N0
\idbreg|Mux62~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~12_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|reg[5][1]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[4][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[4][1]~regout\,
	datad => \idbreg|reg[5][1]~regout\,
	combout => \idbreg|Mux62~12_combout\);

-- Location: LCCOMB_X81_Y24_N14
\idbreg|Mux62~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux62~12_combout\ & ((\idbreg|reg[7][1]~regout\))) # (!\idbreg|Mux62~12_combout\ & (\idbreg|reg[6][1]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[6][1]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[7][1]~regout\,
	datad => \idbreg|Mux62~12_combout\,
	combout => \idbreg|Mux62~13_combout\);

-- Location: LCCOMB_X88_Y24_N26
\idbreg|Mux62~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~14_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & ((\idbreg|Mux62~13_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][1]~regout\)))) # (!\idbreg|Mux32~3_combout\ & (\idbreg|Mux32~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~3_combout\,
	datab => \idbreg|Mux32~4_combout\,
	datac => \idbreg|reg[1][1]~regout\,
	datad => \idbreg|Mux62~13_combout\,
	combout => \idbreg|Mux62~14_combout\);

-- Location: LCCOMB_X88_Y24_N8
\idbreg|Mux62~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux62~14_combout\ & (\idbreg|reg[3][1]~regout\)) # (!\idbreg|Mux62~14_combout\ & ((\idbreg|reg[2][1]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux62~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[3][1]~regout\,
	datac => \idbreg|reg[2][1]~regout\,
	datad => \idbreg|Mux62~14_combout\,
	combout => \idbreg|Mux62~15_combout\);

-- Location: LCCOMB_X88_Y26_N2
\idbreg|reg[9][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[9][1]~feeder_combout\ = \wbmux4|Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux30~1_combout\,
	combout => \idbreg|reg[9][1]~feeder_combout\);

-- Location: LCFF_X88_Y26_N3
\idbreg|reg[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[9][1]~feeder_combout\,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][1]~regout\);

-- Location: LCFF_X82_Y31_N15
\idbreg|reg[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][1]~regout\);

-- Location: LCFF_X82_Y31_N1
\idbreg|reg[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][1]~regout\);

-- Location: LCCOMB_X82_Y31_N18
\idbreg|Mux62~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~10_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[10][1]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[8][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[8][1]~regout\,
	datad => \idbreg|reg[10][1]~regout\,
	combout => \idbreg|Mux62~10_combout\);

-- Location: LCCOMB_X88_Y26_N16
\idbreg|Mux62~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux62~10_combout\ & (\idbreg|reg[11][1]~regout\)) # (!\idbreg|Mux62~10_combout\ & ((\idbreg|reg[9][1]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[11][1]~regout\,
	datab => \idbreg|reg[9][1]~regout\,
	datac => \ifid_pipeline|instruction_out\(16),
	datad => \idbreg|Mux62~10_combout\,
	combout => \idbreg|Mux62~11_combout\);

-- Location: LCCOMB_X88_Y24_N20
\idbreg|Mux62~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~16_combout\ = (\idbreg|Mux32~0_combout\ & (((\idbreg|Mux32~1_combout\)))) # (!\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\ & ((\idbreg|Mux62~11_combout\))) # (!\idbreg|Mux32~1_combout\ & (\idbreg|Mux62~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux62~15_combout\,
	datac => \idbreg|Mux32~1_combout\,
	datad => \idbreg|Mux62~11_combout\,
	combout => \idbreg|Mux62~16_combout\);

-- Location: LCCOMB_X85_Y30_N4
\idbreg|reg[26][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[26][1]~feeder_combout\ = \wbmux4|Mux30~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux30~1_combout\,
	combout => \idbreg|reg[26][1]~feeder_combout\);

-- Location: LCFF_X85_Y30_N5
\idbreg|reg[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[26][1]~feeder_combout\,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][1]~regout\);

-- Location: LCFF_X85_Y31_N7
\idbreg|reg[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][1]~regout\);

-- Location: LCFF_X85_Y31_N1
\idbreg|reg[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][1]~regout\);

-- Location: LCFF_X85_Y29_N7
\idbreg|reg[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][1]~regout\);

-- Location: LCCOMB_X85_Y31_N0
\idbreg|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~0_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][1]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[18][1]~regout\,
	datad => \idbreg|reg[22][1]~regout\,
	combout => \idbreg|Mux62~0_combout\);

-- Location: LCCOMB_X85_Y31_N6
\idbreg|Mux62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~1_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux62~0_combout\ & ((\idbreg|reg[30][1]~regout\))) # (!\idbreg|Mux62~0_combout\ & (\idbreg|reg[26][1]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[26][1]~regout\,
	datac => \idbreg|reg[30][1]~regout\,
	datad => \idbreg|Mux62~0_combout\,
	combout => \idbreg|Mux62~1_combout\);

-- Location: LCFF_X91_Y27_N23
\idbreg|reg[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][1]~regout\);

-- Location: LCFF_X90_Y27_N31
\idbreg|reg[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][1]~regout\);

-- Location: LCFF_X90_Y29_N3
\idbreg|reg[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][1]~regout\);

-- Location: LCFF_X89_Y29_N11
\idbreg|reg[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][1]~regout\);

-- Location: LCCOMB_X90_Y29_N12
\idbreg|Mux62~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~7_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][1]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[19][1]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[23][1]~regout\,
	combout => \idbreg|Mux62~7_combout\);

-- Location: LCCOMB_X91_Y27_N24
\idbreg|Mux62~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux62~7_combout\ & (\idbreg|reg[31][1]~regout\)) # (!\idbreg|Mux62~7_combout\ & ((\idbreg|reg[27][1]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[31][1]~regout\,
	datac => \idbreg|reg[27][1]~regout\,
	datad => \idbreg|Mux62~7_combout\,
	combout => \idbreg|Mux62~8_combout\);

-- Location: LCFF_X83_Y28_N23
\idbreg|reg[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][1]~regout\);

-- Location: LCFF_X79_Y28_N15
\idbreg|reg[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][1]~regout\);

-- Location: LCCOMB_X79_Y28_N14
\idbreg|Mux62~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~4_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][1]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[24][1]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[16][1]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux62~4_combout\);

-- Location: LCCOMB_X83_Y28_N22
\idbreg|Mux62~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux62~4_combout\ & ((\idbreg|reg[28][1]~regout\))) # (!\idbreg|Mux62~4_combout\ & (\idbreg|reg[20][1]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[20][1]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[28][1]~regout\,
	datad => \idbreg|Mux62~4_combout\,
	combout => \idbreg|Mux62~5_combout\);

-- Location: LCFF_X94_Y26_N5
\idbreg|reg[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][1]~regout\);

-- Location: LCFF_X94_Y26_N23
\idbreg|reg[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][1]~regout\);

-- Location: LCFF_X94_Y25_N9
\idbreg|reg[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][1]~regout\);

-- Location: LCCOMB_X94_Y26_N12
\idbreg|Mux62~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~2_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][1]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[17][1]~regout\,
	datac => \ifid_pipeline|instruction_out\(19),
	datad => \idbreg|reg[25][1]~regout\,
	combout => \idbreg|Mux62~2_combout\);

-- Location: LCCOMB_X94_Y26_N4
\idbreg|Mux62~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux62~2_combout\ & (\idbreg|reg[29][1]~regout\)) # (!\idbreg|Mux62~2_combout\ & ((\idbreg|reg[21][1]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[29][1]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[21][1]~regout\,
	datad => \idbreg|Mux62~2_combout\,
	combout => \idbreg|Mux62~3_combout\);

-- Location: LCCOMB_X86_Y24_N26
\idbreg|Mux62~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~6_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux62~3_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux62~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux62~5_combout\,
	datad => \idbreg|Mux62~3_combout\,
	combout => \idbreg|Mux62~6_combout\);

-- Location: LCCOMB_X86_Y24_N4
\idbreg|Mux62~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~9_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux62~6_combout\ & ((\idbreg|Mux62~8_combout\))) # (!\idbreg|Mux62~6_combout\ & (\idbreg|Mux62~1_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux62~1_combout\,
	datac => \idbreg|Mux62~8_combout\,
	datad => \idbreg|Mux62~6_combout\,
	combout => \idbreg|Mux62~9_combout\);

-- Location: LCCOMB_X89_Y24_N4
\idbreg|Mux62~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux62~19_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux62~16_combout\ & (\idbreg|Mux62~18_combout\)) # (!\idbreg|Mux62~16_combout\ & ((\idbreg|Mux62~9_combout\))))) # (!\idbreg|Mux32~0_combout\ & (((\idbreg|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux62~18_combout\,
	datac => \idbreg|Mux62~16_combout\,
	datad => \idbreg|Mux62~9_combout\,
	combout => \idbreg|Mux62~19_combout\);

-- Location: LCFF_X90_Y24_N25
\idex_pipeline|read_data2_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux62~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(1));

-- Location: LCCOMB_X88_Y20_N0
\exmux2_2|Z[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[1]~14_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|sign_ext_imm_out\(1))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|sign_ext_imm_out\(1),
	datad => \idex_pipeline|read_data2_out\(1),
	combout => \exmux2_2|Z[1]~14_combout\);

-- Location: LCFF_X91_Y22_N19
\ifid_pipeline|instruction_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(7));

-- Location: LCFF_X92_Y21_N29
\idex_pipeline|shamnt_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|shamnt_out\(1));

-- Location: LCCOMB_X88_Y26_N20
\idbreg|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~18_combout\ = (\ifid_pipeline|instruction_out\(23)) # ((\ifid_pipeline|instruction_out\(21) & \ifid_pipeline|instruction_out\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \ifid_pipeline|instruction_out\(22),
	combout => \idbreg|Mux31~18_combout\);

-- Location: LCCOMB_X90_Y23_N24
\idbreg|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~17_combout\ = (\ifid_pipeline|instruction_out\(23)) # ((!\ifid_pipeline|instruction_out\(22) & \ifid_pipeline|instruction_out\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datac => \ifid_pipeline|instruction_out\(23),
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux31~17_combout\);

-- Location: LCFF_X82_Y24_N7
\idbreg|reg[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][1]~regout\);

-- Location: LCCOMB_X82_Y24_N22
\idbreg|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~12_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[5][1]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[5][1]~regout\,
	datad => \idbreg|reg[4][1]~regout\,
	combout => \idbreg|Mux30~12_combout\);

-- Location: LCCOMB_X82_Y24_N6
\idbreg|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~13_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux30~12_combout\ & (\idbreg|reg[7][1]~regout\)) # (!\idbreg|Mux30~12_combout\ & ((\idbreg|reg[6][1]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[7][1]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[6][1]~regout\,
	datad => \idbreg|Mux30~12_combout\,
	combout => \idbreg|Mux30~13_combout\);

-- Location: LCCOMB_X85_Y24_N12
\idbreg|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux30~13_combout\) # (!\idbreg|Mux31~17_combout\)))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][1]~regout\ & (\idbreg|Mux31~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][1]~regout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|Mux31~17_combout\,
	datad => \idbreg|Mux30~13_combout\,
	combout => \idbreg|Mux30~14_combout\);

-- Location: LCCOMB_X85_Y24_N26
\idbreg|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux30~14_combout\ & (\idbreg|reg[3][1]~regout\)) # (!\idbreg|Mux30~14_combout\ & ((\idbreg|reg[2][1]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][1]~regout\,
	datab => \idbreg|Mux31~14_combout\,
	datac => \idbreg|reg[2][1]~regout\,
	datad => \idbreg|Mux30~14_combout\,
	combout => \idbreg|Mux30~15_combout\);

-- Location: LCFF_X90_Y27_N27
\idbreg|reg[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][1]~regout\);

-- Location: LCCOMB_X90_Y27_N16
\idbreg|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~11_combout\ = (\idbreg|Mux30~10_combout\ & (((\idbreg|reg[11][1]~regout\)) # (!\ifid_pipeline|instruction_out\(21)))) # (!\idbreg|Mux30~10_combout\ & (\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[9][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux30~10_combout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[9][1]~regout\,
	datad => \idbreg|reg[11][1]~regout\,
	combout => \idbreg|Mux30~11_combout\);

-- Location: LCCOMB_X90_Y24_N16
\idbreg|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~16_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux31~13_combout\) # ((\idbreg|Mux30~11_combout\)))) # (!\idbreg|Mux31~2_combout\ & (!\idbreg|Mux31~13_combout\ & (\idbreg|Mux30~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux30~15_combout\,
	datad => \idbreg|Mux30~11_combout\,
	combout => \idbreg|Mux30~16_combout\);

-- Location: LCCOMB_X85_Y29_N6
\idbreg|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~0_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[22][1]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[18][1]~regout\,
	datac => \idbreg|reg[22][1]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux30~0_combout\);

-- Location: LCCOMB_X85_Y29_N16
\idbreg|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~1_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux30~0_combout\ & ((\idbreg|reg[30][1]~regout\))) # (!\idbreg|Mux30~0_combout\ & (\idbreg|reg[26][1]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[26][1]~regout\,
	datac => \idbreg|reg[30][1]~regout\,
	datad => \idbreg|Mux30~0_combout\,
	combout => \idbreg|Mux30~1_combout\);

-- Location: LCFF_X93_Y26_N9
\idbreg|reg[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux30~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][1]~regout\);

-- Location: LCCOMB_X94_Y25_N8
\idbreg|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~2_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23)) # ((\idbreg|reg[25][1]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[25][1]~regout\,
	datad => \idbreg|reg[17][1]~regout\,
	combout => \idbreg|Mux30~2_combout\);

-- Location: LCCOMB_X93_Y26_N8
\idbreg|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux30~2_combout\ & ((\idbreg|reg[29][1]~regout\))) # (!\idbreg|Mux30~2_combout\ & (\idbreg|reg[21][1]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[21][1]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[29][1]~regout\,
	datad => \idbreg|Mux30~2_combout\,
	combout => \idbreg|Mux30~3_combout\);

-- Location: LCCOMB_X87_Y24_N24
\idbreg|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~6_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux30~3_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(21) & (\idbreg|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux30~5_combout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|Mux30~3_combout\,
	combout => \idbreg|Mux30~6_combout\);

-- Location: LCCOMB_X90_Y24_N12
\idbreg|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux30~6_combout\ & (\idbreg|Mux30~8_combout\)) # (!\idbreg|Mux30~6_combout\ & ((\idbreg|Mux30~1_combout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux30~8_combout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux30~1_combout\,
	datad => \idbreg|Mux30~6_combout\,
	combout => \idbreg|Mux30~9_combout\);

-- Location: LCCOMB_X90_Y24_N8
\idbreg|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux30~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux30~16_combout\ & (\idbreg|Mux30~18_combout\)) # (!\idbreg|Mux30~16_combout\ & ((\idbreg|Mux30~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux30~18_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux30~16_combout\,
	datad => \idbreg|Mux30~9_combout\,
	combout => \idbreg|Mux30~19_combout\);

-- Location: LCFF_X90_Y24_N9
\idex_pipeline|read_data1_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux30~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(1));

-- Location: LCCOMB_X91_Y20_N30
\exmux2_1|Z[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[1]~2_combout\ = (\idex_pipeline|aluSRC1_out~regout\ & (\idex_pipeline|shamnt_out\(1))) # (!\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|read_data1_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC1_out~regout\,
	datab => \idex_pipeline|shamnt_out\(1),
	datac => \idex_pipeline|read_data1_out\(1),
	combout => \exmux2_1|Z[1]~2_combout\);

-- Location: LCCOMB_X93_Y18_N14
\exula|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux30~2_combout\ = (\exmux2_2|Z[1]~14_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (!\idex_pipeline|aluOP_out\(2))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|aluOP_out\(0)))))) # (!\exmux2_2|Z[1]~14_combout\ & (\idex_pipeline|aluOP_out\(0) & 
-- ((\idex_pipeline|aluOP_out\(2)) # (\exmux2_1|Z[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \exmux2_2|Z[1]~14_combout\,
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|Mux30~2_combout\);

-- Location: LCCOMB_X94_Y21_N0
\exula|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux30~3_combout\ = \idex_pipeline|aluOP_out\(2) $ (((!\idex_pipeline|aluOP_out\(3) & \idex_pipeline|aluOP_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|aluOP_out\(3),
	datad => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux30~3_combout\);

-- Location: LCCOMB_X93_Y18_N20
\exula|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux30~4_combout\ = (\exula|Mux30~3_combout\ & ((\exula|Add0~6_combout\) # ((\idex_pipeline|aluOP_out\(3))))) # (!\exula|Mux30~3_combout\ & (((\exula|Mux30~2_combout\ & !\idex_pipeline|aluOP_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~6_combout\,
	datab => \exula|Mux30~2_combout\,
	datac => \exula|Mux30~3_combout\,
	datad => \idex_pipeline|aluOP_out\(3),
	combout => \exula|Mux30~4_combout\);

-- Location: LCFF_X87_Y24_N1
\idbreg|reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][3]~regout\);

-- Location: LCFF_X82_Y24_N1
\idbreg|reg[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][3]~regout\);

-- Location: LCFF_X81_Y24_N25
\idbreg|reg[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][3]~regout\);

-- Location: LCFF_X82_Y24_N27
\idbreg|reg[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][3]~regout\);

-- Location: LCFF_X81_Y24_N31
\idbreg|reg[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][3]~regout\);

-- Location: LCCOMB_X81_Y24_N18
\idbreg|Mux60~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~12_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|reg[5][3]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[5][3]~regout\,
	datad => \idbreg|reg[4][3]~regout\,
	combout => \idbreg|Mux60~12_combout\);

-- Location: LCCOMB_X81_Y24_N24
\idbreg|Mux60~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux60~12_combout\ & ((\idbreg|reg[7][3]~regout\))) # (!\idbreg|Mux60~12_combout\ & (\idbreg|reg[6][3]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[6][3]~regout\,
	datac => \idbreg|reg[7][3]~regout\,
	datad => \idbreg|Mux60~12_combout\,
	combout => \idbreg|Mux60~13_combout\);

-- Location: LCFF_X87_Y24_N23
\idbreg|reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][3]~regout\);

-- Location: LCCOMB_X87_Y24_N12
\idbreg|Mux60~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux60~13_combout\)) # (!\idbreg|Mux32~3_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|Mux32~3_combout\ & ((\idbreg|reg[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|Mux32~3_combout\,
	datac => \idbreg|Mux60~13_combout\,
	datad => \idbreg|reg[1][3]~regout\,
	combout => \idbreg|Mux60~14_combout\);

-- Location: LCCOMB_X87_Y24_N14
\idbreg|Mux60~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux60~14_combout\ & (\idbreg|reg[3][3]~regout\)) # (!\idbreg|Mux60~14_combout\ & ((\idbreg|reg[2][3]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux60~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][3]~regout\,
	datab => \idbreg|Mux32~2_combout\,
	datac => \idbreg|reg[2][3]~regout\,
	datad => \idbreg|Mux60~14_combout\,
	combout => \idbreg|Mux60~15_combout\);

-- Location: LCCOMB_X82_Y23_N20
\idbreg|reg[11][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[11][3]~feeder_combout\ = \wbmux4|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux28~1_combout\,
	combout => \idbreg|reg[11][3]~feeder_combout\);

-- Location: LCFF_X82_Y23_N21
\idbreg|reg[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[11][3]~feeder_combout\,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][3]~regout\);

-- Location: LCFF_X81_Y27_N13
\idbreg|reg[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][3]~regout\);

-- Location: LCCOMB_X81_Y31_N14
\idbreg|reg[8][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[8][3]~feeder_combout\ = \wbmux4|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux28~1_combout\,
	combout => \idbreg|reg[8][3]~feeder_combout\);

-- Location: LCFF_X81_Y31_N15
\idbreg|reg[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[8][3]~feeder_combout\,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][3]~regout\);

-- Location: LCCOMB_X81_Y31_N0
\idbreg|reg[10][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[10][3]~feeder_combout\ = \wbmux4|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux28~1_combout\,
	combout => \idbreg|reg[10][3]~feeder_combout\);

-- Location: LCFF_X81_Y31_N1
\idbreg|reg[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[10][3]~feeder_combout\,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][3]~regout\);

-- Location: LCCOMB_X81_Y31_N22
\idbreg|Mux60~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~10_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[10][3]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[8][3]~regout\,
	datad => \idbreg|reg[10][3]~regout\,
	combout => \idbreg|Mux60~10_combout\);

-- Location: LCCOMB_X81_Y27_N12
\idbreg|Mux60~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux60~10_combout\ & (\idbreg|reg[11][3]~regout\)) # (!\idbreg|Mux60~10_combout\ & ((\idbreg|reg[9][3]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux60~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[11][3]~regout\,
	datac => \idbreg|reg[9][3]~regout\,
	datad => \idbreg|Mux60~10_combout\,
	combout => \idbreg|Mux60~11_combout\);

-- Location: LCCOMB_X86_Y24_N16
\idbreg|Mux60~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~16_combout\ = (\idbreg|Mux32~0_combout\ & (\idbreg|Mux32~1_combout\)) # (!\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\ & ((\idbreg|Mux60~11_combout\))) # (!\idbreg|Mux32~1_combout\ & (\idbreg|Mux60~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux60~15_combout\,
	datad => \idbreg|Mux60~11_combout\,
	combout => \idbreg|Mux60~16_combout\);

-- Location: LCFF_X86_Y31_N31
\idbreg|reg[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][3]~regout\);

-- Location: LCFF_X85_Y31_N25
\idbreg|reg[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][3]~regout\);

-- Location: LCFF_X85_Y31_N11
\idbreg|reg[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][3]~regout\);

-- Location: LCFF_X86_Y31_N29
\idbreg|reg[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][3]~regout\);

-- Location: LCCOMB_X85_Y31_N10
\idbreg|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~0_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][3]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[18][3]~regout\,
	datad => \idbreg|reg[22][3]~regout\,
	combout => \idbreg|Mux60~0_combout\);

-- Location: LCCOMB_X85_Y31_N24
\idbreg|Mux60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~1_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux60~0_combout\ & ((\idbreg|reg[30][3]~regout\))) # (!\idbreg|Mux60~0_combout\ & (\idbreg|reg[26][3]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[26][3]~regout\,
	datac => \idbreg|reg[30][3]~regout\,
	datad => \idbreg|Mux60~0_combout\,
	combout => \idbreg|Mux60~1_combout\);

-- Location: LCCOMB_X90_Y27_N4
\idbreg|reg[27][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[27][3]~feeder_combout\ = \wbmux4|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux28~1_combout\,
	combout => \idbreg|reg[27][3]~feeder_combout\);

-- Location: LCFF_X90_Y27_N5
\idbreg|reg[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[27][3]~feeder_combout\,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][3]~regout\);

-- Location: LCCOMB_X91_Y27_N4
\idbreg|reg[31][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[31][3]~feeder_combout\ = \wbmux4|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux28~1_combout\,
	combout => \idbreg|reg[31][3]~feeder_combout\);

-- Location: LCFF_X91_Y27_N5
\idbreg|reg[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[31][3]~feeder_combout\,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][3]~regout\);

-- Location: LCCOMB_X91_Y31_N28
\idbreg|reg[23][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[23][3]~feeder_combout\ = \wbmux4|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux28~1_combout\,
	combout => \idbreg|reg[23][3]~feeder_combout\);

-- Location: LCFF_X91_Y31_N29
\idbreg|reg[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[23][3]~feeder_combout\,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][3]~regout\);

-- Location: LCCOMB_X92_Y31_N30
\idbreg|Mux60~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~7_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][3]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[19][3]~regout\,
	datab => \idbreg|reg[23][3]~regout\,
	datac => \ifid_pipeline|instruction_out\(19),
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux60~7_combout\);

-- Location: LCCOMB_X91_Y27_N26
\idbreg|Mux60~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux60~7_combout\ & ((\idbreg|reg[31][3]~regout\))) # (!\idbreg|Mux60~7_combout\ & (\idbreg|reg[27][3]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux60~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[27][3]~regout\,
	datac => \idbreg|reg[31][3]~regout\,
	datad => \idbreg|Mux60~7_combout\,
	combout => \idbreg|Mux60~8_combout\);

-- Location: LCCOMB_X78_Y25_N20
\idbreg|reg[20][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[20][3]~feeder_combout\ = \wbmux4|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux28~1_combout\,
	combout => \idbreg|reg[20][3]~feeder_combout\);

-- Location: LCFF_X78_Y25_N21
\idbreg|reg[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[20][3]~feeder_combout\,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][3]~regout\);

-- Location: LCCOMB_X78_Y25_N26
\idbreg|reg[24][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[24][3]~feeder_combout\ = \wbmux4|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux28~1_combout\,
	combout => \idbreg|reg[24][3]~feeder_combout\);

-- Location: LCFF_X78_Y25_N27
\idbreg|reg[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[24][3]~feeder_combout\,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][3]~regout\);

-- Location: LCCOMB_X77_Y25_N16
\idbreg|reg[16][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[16][3]~feeder_combout\ = \wbmux4|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux28~1_combout\,
	combout => \idbreg|reg[16][3]~feeder_combout\);

-- Location: LCFF_X77_Y25_N17
\idbreg|reg[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[16][3]~feeder_combout\,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][3]~regout\);

-- Location: LCCOMB_X78_Y25_N16
\idbreg|Mux60~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~4_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][3]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[24][3]~regout\,
	datac => \ifid_pipeline|instruction_out\(19),
	datad => \idbreg|reg[16][3]~regout\,
	combout => \idbreg|Mux60~4_combout\);

-- Location: LCCOMB_X79_Y25_N14
\idbreg|Mux60~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux60~4_combout\ & (\idbreg|reg[28][3]~regout\)) # (!\idbreg|Mux60~4_combout\ & ((\idbreg|reg[20][3]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[28][3]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[20][3]~regout\,
	datad => \idbreg|Mux60~4_combout\,
	combout => \idbreg|Mux60~5_combout\);

-- Location: LCFF_X93_Y26_N19
\idbreg|reg[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][3]~regout\);

-- Location: LCFF_X94_Y25_N3
\idbreg|reg[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][3]~regout\);

-- Location: LCCOMB_X94_Y25_N2
\idbreg|Mux60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~2_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][3]~regout\) # ((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (((\idbreg|reg[17][3]~regout\ & !\ifid_pipeline|instruction_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[25][3]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][3]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux60~2_combout\);

-- Location: LCCOMB_X93_Y26_N18
\idbreg|Mux60~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux60~2_combout\ & ((\idbreg|reg[29][3]~regout\))) # (!\idbreg|Mux60~2_combout\ & (\idbreg|reg[21][3]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[21][3]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[29][3]~regout\,
	datad => \idbreg|Mux60~2_combout\,
	combout => \idbreg|Mux60~3_combout\);

-- Location: LCCOMB_X83_Y25_N28
\idbreg|Mux60~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~6_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux60~3_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux60~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux60~5_combout\,
	datad => \idbreg|Mux60~3_combout\,
	combout => \idbreg|Mux60~6_combout\);

-- Location: LCCOMB_X85_Y25_N8
\idbreg|Mux60~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~9_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux60~6_combout\ & ((\idbreg|Mux60~8_combout\))) # (!\idbreg|Mux60~6_combout\ & (\idbreg|Mux60~1_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux60~1_combout\,
	datac => \idbreg|Mux60~8_combout\,
	datad => \idbreg|Mux60~6_combout\,
	combout => \idbreg|Mux60~9_combout\);

-- Location: LCCOMB_X85_Y22_N20
\idbreg|Mux60~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux60~19_combout\ = (\idbreg|Mux60~16_combout\ & ((\idbreg|Mux60~18_combout\) # ((!\idbreg|Mux32~0_combout\)))) # (!\idbreg|Mux60~16_combout\ & (((\idbreg|Mux32~0_combout\ & \idbreg|Mux60~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux60~18_combout\,
	datab => \idbreg|Mux60~16_combout\,
	datac => \idbreg|Mux32~0_combout\,
	datad => \idbreg|Mux60~9_combout\,
	combout => \idbreg|Mux60~19_combout\);

-- Location: LCFF_X85_Y22_N21
\idex_pipeline|read_data2_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux60~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(3));

-- Location: LCFF_X88_Y20_N1
\idex_pipeline|sign_ext_imm_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|sign_ext_imm_out\(3));

-- Location: LCCOMB_X88_Y20_N12
\exmux2_2|Z[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[3]~15_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|sign_ext_imm_out\(3)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|read_data2_out\(3),
	datad => \idex_pipeline|sign_ext_imm_out\(3),
	combout => \exmux2_2|Z[3]~15_combout\);

-- Location: LCFF_X83_Y20_N13
\ifid_pipeline|instruction_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(4));

-- Location: LCFF_X92_Y20_N27
\idex_pipeline|sign_ext_imm_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|sign_ext_imm_out\(4));

-- Location: LCFF_X83_Y23_N19
\idbreg|reg[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][4]~regout\);

-- Location: LCCOMB_X83_Y23_N18
\idbreg|Mux59~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~17_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[14][4]~regout\) # ((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & (((\idbreg|reg[12][4]~regout\ & !\ifid_pipeline|instruction_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[14][4]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[12][4]~regout\,
	datad => \ifid_pipeline|instruction_out\(16),
	combout => \idbreg|Mux59~17_combout\);

-- Location: LCFF_X83_Y23_N5
\idbreg|reg[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][4]~regout\);

-- Location: LCCOMB_X83_Y22_N4
\idbreg|Mux59~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux59~17_combout\ & (\idbreg|reg[15][4]~regout\)) # (!\idbreg|Mux59~17_combout\ & ((\idbreg|reg[13][4]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux59~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][4]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux59~17_combout\,
	datad => \idbreg|reg[13][4]~regout\,
	combout => \idbreg|Mux59~18_combout\);

-- Location: LCCOMB_X82_Y22_N12
\idbreg|reg[10][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[10][4]~feeder_combout\ = \wbmux4|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux27~1_combout\,
	combout => \idbreg|reg[10][4]~feeder_combout\);

-- Location: LCFF_X82_Y22_N13
\idbreg|reg[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[10][4]~feeder_combout\,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][4]~regout\);

-- Location: LCFF_X81_Y29_N17
\idbreg|reg[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][4]~regout\);

-- Location: LCFF_X82_Y29_N3
\idbreg|reg[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][4]~regout\);

-- Location: LCCOMB_X81_Y29_N30
\idbreg|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~0_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|reg[9][4]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[8][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[8][4]~regout\,
	datad => \idbreg|reg[9][4]~regout\,
	combout => \idbreg|Mux59~0_combout\);

-- Location: LCCOMB_X81_Y22_N28
\idbreg|reg[11][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[11][4]~feeder_combout\ = \wbmux4|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux27~1_combout\,
	combout => \idbreg|reg[11][4]~feeder_combout\);

-- Location: LCFF_X81_Y22_N29
\idbreg|reg[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[11][4]~feeder_combout\,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][4]~regout\);

-- Location: LCCOMB_X81_Y22_N2
\idbreg|Mux59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~1_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux59~0_combout\ & ((\idbreg|reg[11][4]~regout\))) # (!\idbreg|Mux59~0_combout\ & (\idbreg|reg[10][4]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[10][4]~regout\,
	datac => \idbreg|Mux59~0_combout\,
	datad => \idbreg|reg[11][4]~regout\,
	combout => \idbreg|Mux59~1_combout\);

-- Location: LCFF_X82_Y25_N9
\idbreg|reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][4]~regout\);

-- Location: LCFF_X82_Y25_N19
\idbreg|reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][4]~regout\);

-- Location: LCCOMB_X86_Y25_N26
\idbreg|reg[7][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[7][4]~feeder_combout\ = \wbmux4|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux27~1_combout\,
	combout => \idbreg|reg[7][4]~feeder_combout\);

-- Location: LCFF_X86_Y25_N27
\idbreg|reg[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[7][4]~feeder_combout\,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][4]~regout\);

-- Location: LCCOMB_X86_Y25_N24
\idbreg|reg[5][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[5][4]~feeder_combout\ = \wbmux4|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux27~1_combout\,
	combout => \idbreg|reg[5][4]~feeder_combout\);

-- Location: LCFF_X86_Y25_N25
\idbreg|reg[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[5][4]~feeder_combout\,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][4]~regout\);

-- Location: LCFF_X81_Y25_N9
\idbreg|reg[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][4]~regout\);

-- Location: LCFF_X80_Y25_N25
\idbreg|reg[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][4]~regout\);

-- Location: LCCOMB_X81_Y25_N4
\idbreg|Mux59~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~12_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[6][4]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[4][4]~regout\,
	datad => \idbreg|reg[6][4]~regout\,
	combout => \idbreg|Mux59~12_combout\);

-- Location: LCCOMB_X86_Y25_N10
\idbreg|Mux59~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~13_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux59~12_combout\ & (\idbreg|reg[7][4]~regout\)) # (!\idbreg|Mux59~12_combout\ & ((\idbreg|reg[5][4]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux59~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[7][4]~regout\,
	datac => \idbreg|reg[5][4]~regout\,
	datad => \idbreg|Mux59~12_combout\,
	combout => \idbreg|Mux59~13_combout\);

-- Location: LCCOMB_X82_Y25_N18
\idbreg|Mux59~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux59~13_combout\)) # (!\idbreg|Mux32~3_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|Mux32~3_combout\ & (\idbreg|reg[1][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|Mux32~3_combout\,
	datac => \idbreg|reg[1][4]~regout\,
	datad => \idbreg|Mux59~13_combout\,
	combout => \idbreg|Mux59~14_combout\);

-- Location: LCCOMB_X82_Y25_N8
\idbreg|Mux59~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux59~14_combout\ & (\idbreg|reg[3][4]~regout\)) # (!\idbreg|Mux59~14_combout\ & ((\idbreg|reg[2][4]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux59~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][4]~regout\,
	datab => \idbreg|Mux32~2_combout\,
	datac => \idbreg|reg[2][4]~regout\,
	datad => \idbreg|Mux59~14_combout\,
	combout => \idbreg|Mux59~15_combout\);

-- Location: LCFF_X93_Y26_N17
\idbreg|reg[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][4]~regout\);

-- Location: LCFF_X93_Y26_N31
\idbreg|reg[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][4]~regout\);

-- Location: LCCOMB_X93_Y26_N16
\idbreg|Mux59~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~3_combout\ = (\idbreg|Mux59~2_combout\ & (((\idbreg|reg[29][4]~regout\)) # (!\ifid_pipeline|instruction_out\(18)))) # (!\idbreg|Mux59~2_combout\ & (\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[21][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux59~2_combout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[29][4]~regout\,
	datad => \idbreg|reg[21][4]~regout\,
	combout => \idbreg|Mux59~3_combout\);

-- Location: LCFF_X91_Y29_N29
\idbreg|reg[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][4]~regout\);

-- Location: LCFF_X90_Y29_N27
\idbreg|reg[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][4]~regout\);

-- Location: LCFF_X90_Y29_N9
\idbreg|reg[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][4]~regout\);

-- Location: LCFF_X89_Y29_N27
\idbreg|reg[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][4]~regout\);

-- Location: LCCOMB_X90_Y29_N8
\idbreg|Mux59~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][4]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[19][4]~regout\,
	datad => \idbreg|reg[23][4]~regout\,
	combout => \idbreg|Mux59~9_combout\);

-- Location: LCCOMB_X91_Y29_N26
\idbreg|Mux59~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux59~9_combout\ & ((\idbreg|reg[31][4]~regout\))) # (!\idbreg|Mux59~9_combout\ & (\idbreg|reg[27][4]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux59~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[27][4]~regout\,
	datac => \idbreg|reg[31][4]~regout\,
	datad => \idbreg|Mux59~9_combout\,
	combout => \idbreg|Mux59~10_combout\);

-- Location: LCFF_X90_Y25_N23
\idbreg|reg[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][4]~regout\);

-- Location: LCCOMB_X85_Y23_N16
\idbreg|reg[30][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[30][4]~feeder_combout\ = \wbmux4|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux27~1_combout\,
	combout => \idbreg|reg[30][4]~feeder_combout\);

-- Location: LCFF_X85_Y23_N17
\idbreg|reg[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[30][4]~feeder_combout\,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][4]~regout\);

-- Location: LCFF_X85_Y29_N5
\idbreg|reg[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][4]~regout\);

-- Location: LCFF_X85_Y29_N3
\idbreg|reg[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][4]~regout\);

-- Location: LCCOMB_X85_Y29_N4
\idbreg|Mux59~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~4_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][4]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[18][4]~regout\,
	datad => \idbreg|reg[22][4]~regout\,
	combout => \idbreg|Mux59~4_combout\);

-- Location: LCCOMB_X85_Y23_N18
\idbreg|Mux59~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux59~4_combout\ & ((\idbreg|reg[30][4]~regout\))) # (!\idbreg|Mux59~4_combout\ & (\idbreg|reg[26][4]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[26][4]~regout\,
	datac => \idbreg|reg[30][4]~regout\,
	datad => \idbreg|Mux59~4_combout\,
	combout => \idbreg|Mux59~5_combout\);

-- Location: LCFF_X83_Y28_N29
\idbreg|reg[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][4]~regout\);

-- Location: LCCOMB_X78_Y28_N28
\idbreg|reg[16][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[16][4]~feeder_combout\ = \wbmux4|Mux27~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux27~1_combout\,
	combout => \idbreg|reg[16][4]~feeder_combout\);

-- Location: LCFF_X78_Y28_N29
\idbreg|reg[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[16][4]~feeder_combout\,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][4]~regout\);

-- Location: LCCOMB_X78_Y28_N10
\idbreg|Mux59~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~6_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][4]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[24][4]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \ifid_pipeline|instruction_out\(19),
	datad => \idbreg|reg[16][4]~regout\,
	combout => \idbreg|Mux59~6_combout\);

-- Location: LCCOMB_X83_Y28_N28
\idbreg|Mux59~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux59~6_combout\ & (\idbreg|reg[28][4]~regout\)) # (!\idbreg|Mux59~6_combout\ & ((\idbreg|reg[20][4]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[28][4]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[20][4]~regout\,
	datad => \idbreg|Mux59~6_combout\,
	combout => \idbreg|Mux59~7_combout\);

-- Location: LCCOMB_X85_Y25_N12
\idbreg|Mux59~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~8_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|Mux59~5_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux59~5_combout\,
	datad => \idbreg|Mux59~7_combout\,
	combout => \idbreg|Mux59~8_combout\);

-- Location: LCCOMB_X85_Y25_N6
\idbreg|Mux59~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux59~8_combout\ & ((\idbreg|Mux59~10_combout\))) # (!\idbreg|Mux59~8_combout\ & (\idbreg|Mux59~3_combout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux59~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux59~3_combout\,
	datac => \idbreg|Mux59~10_combout\,
	datad => \idbreg|Mux59~8_combout\,
	combout => \idbreg|Mux59~11_combout\);

-- Location: LCCOMB_X85_Y25_N0
\idbreg|Mux59~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~16_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\) # ((\idbreg|Mux59~11_combout\)))) # (!\idbreg|Mux32~0_combout\ & (!\idbreg|Mux32~1_combout\ & (\idbreg|Mux59~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux59~15_combout\,
	datad => \idbreg|Mux59~11_combout\,
	combout => \idbreg|Mux59~16_combout\);

-- Location: LCCOMB_X85_Y25_N26
\idbreg|Mux59~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux59~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux59~16_combout\ & (\idbreg|Mux59~18_combout\)) # (!\idbreg|Mux59~16_combout\ & ((\idbreg|Mux59~1_combout\))))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux59~18_combout\,
	datac => \idbreg|Mux59~1_combout\,
	datad => \idbreg|Mux59~16_combout\,
	combout => \idbreg|Mux59~19_combout\);

-- Location: LCCOMB_X85_Y25_N16
\idex_pipeline|read_data2_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data2_out[4]~feeder_combout\ = \idbreg|Mux59~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux59~19_combout\,
	combout => \idex_pipeline|read_data2_out[4]~feeder_combout\);

-- Location: LCFF_X85_Y25_N17
\idex_pipeline|read_data2_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data2_out[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(4));

-- Location: LCCOMB_X88_Y20_N10
\exmux2_2|Z[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[4]~13_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|sign_ext_imm_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|sign_ext_imm_out\(4),
	datad => \idex_pipeline|read_data2_out\(4),
	combout => \exmux2_2|Z[4]~13_combout\);

-- Location: LCFF_X91_Y20_N13
\ifid_pipeline|instruction_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(6));

-- Location: LCFF_X91_Y20_N5
\idex_pipeline|shamnt_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|shamnt_out\(0));

-- Location: LCFF_X83_Y23_N1
\idbreg|reg[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][0]~regout\);

-- Location: LCCOMB_X83_Y23_N0
\idbreg|Mux31~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~23_combout\ = (\idbreg|Mux31~22_combout\ & ((\idbreg|reg[15][0]~regout\) # ((!\ifid_pipeline|instruction_out\(21))))) # (!\idbreg|Mux31~22_combout\ & (((\idbreg|reg[13][0]~regout\ & \ifid_pipeline|instruction_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~22_combout\,
	datab => \idbreg|reg[15][0]~regout\,
	datac => \idbreg|reg[13][0]~regout\,
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux31~23_combout\);

-- Location: LCCOMB_X90_Y27_N12
\idbreg|reg[11][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[11][0]~feeder_combout\ = \wbmux4|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux31~1_combout\,
	combout => \idbreg|reg[11][0]~feeder_combout\);

-- Location: LCFF_X90_Y27_N13
\idbreg|reg[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[11][0]~feeder_combout\,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][0]~regout\);

-- Location: LCCOMB_X82_Y30_N16
\idbreg|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~0_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[9][0]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[8][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[8][0]~regout\,
	datac => \idbreg|reg[9][0]~regout\,
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux31~0_combout\);

-- Location: LCCOMB_X85_Y24_N18
\idbreg|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~1_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux31~0_combout\ & (\idbreg|reg[11][0]~regout\)) # (!\idbreg|Mux31~0_combout\ & ((\idbreg|reg[10][0]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[11][0]~regout\,
	datac => \idbreg|reg[10][0]~regout\,
	datad => \idbreg|Mux31~0_combout\,
	combout => \idbreg|Mux31~1_combout\);

-- Location: LCCOMB_X91_Y27_N12
\idbreg|reg[31][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[31][0]~feeder_combout\ = \wbmux4|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux31~1_combout\,
	combout => \idbreg|reg[31][0]~feeder_combout\);

-- Location: LCFF_X91_Y27_N13
\idbreg|reg[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[31][0]~feeder_combout\,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][0]~regout\);

-- Location: LCCOMB_X89_Y29_N16
\idbreg|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~10_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][0]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][0]~regout\,
	datad => \idbreg|reg[19][0]~regout\,
	combout => \idbreg|Mux31~10_combout\);

-- Location: LCCOMB_X90_Y27_N24
\idbreg|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~11_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux31~10_combout\ & (\idbreg|reg[31][0]~regout\)) # (!\idbreg|Mux31~10_combout\ & ((\idbreg|reg[27][0]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[31][0]~regout\,
	datac => \idbreg|Mux31~10_combout\,
	datad => \idbreg|reg[27][0]~regout\,
	combout => \idbreg|Mux31~11_combout\);

-- Location: LCCOMB_X93_Y23_N4
\ifid_pipeline|instruction_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|instruction_out[24]~feeder_combout\ = \ifmem|altsyncram_component|auto_generated|q_a\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifmem|altsyncram_component|auto_generated|q_a\(24),
	combout => \ifid_pipeline|instruction_out[24]~feeder_combout\);

-- Location: LCFF_X93_Y23_N5
\ifid_pipeline|instruction_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|instruction_out[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(24));

-- Location: LCCOMB_X93_Y28_N4
\idbreg|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~3_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][0]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][0]~regout\,
	datad => \idbreg|reg[17][0]~regout\,
	combout => \idbreg|Mux31~3_combout\);

-- Location: LCCOMB_X93_Y28_N18
\idbreg|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~4_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux31~3_combout\ & (\idbreg|reg[29][0]~regout\)) # (!\idbreg|Mux31~3_combout\ & ((\idbreg|reg[21][0]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (\idbreg|Mux31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|Mux31~3_combout\,
	datac => \idbreg|reg[29][0]~regout\,
	datad => \idbreg|reg[21][0]~regout\,
	combout => \idbreg|Mux31~4_combout\);

-- Location: LCCOMB_X79_Y28_N28
\idbreg|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[24][0]~regout\) # (\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][0]~regout\ & ((!\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][0]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][0]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux31~7_combout\);

-- Location: LCCOMB_X83_Y28_N8
\idbreg|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~8_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux31~7_combout\ & (\idbreg|reg[28][0]~regout\)) # (!\idbreg|Mux31~7_combout\ & ((\idbreg|reg[20][0]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[28][0]~regout\,
	datac => \idbreg|reg[20][0]~regout\,
	datad => \idbreg|Mux31~7_combout\,
	combout => \idbreg|Mux31~8_combout\);

-- Location: LCCOMB_X85_Y29_N24
\idbreg|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~5_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][0]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][0]~regout\,
	datad => \idbreg|reg[18][0]~regout\,
	combout => \idbreg|Mux31~5_combout\);

-- Location: LCCOMB_X86_Y29_N6
\idbreg|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~6_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux31~5_combout\ & ((\idbreg|reg[30][0]~regout\))) # (!\idbreg|Mux31~5_combout\ & (\idbreg|reg[26][0]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[26][0]~regout\,
	datac => \idbreg|reg[30][0]~regout\,
	datad => \idbreg|Mux31~5_combout\,
	combout => \idbreg|Mux31~6_combout\);

-- Location: LCCOMB_X90_Y24_N30
\idbreg|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~9_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux31~6_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux31~8_combout\,
	datad => \idbreg|Mux31~6_combout\,
	combout => \idbreg|Mux31~9_combout\);

-- Location: LCCOMB_X90_Y24_N4
\idbreg|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~12_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux31~9_combout\ & (\idbreg|Mux31~11_combout\)) # (!\idbreg|Mux31~9_combout\ & ((\idbreg|Mux31~4_combout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux31~11_combout\,
	datac => \idbreg|Mux31~4_combout\,
	datad => \idbreg|Mux31~9_combout\,
	combout => \idbreg|Mux31~12_combout\);

-- Location: LCFF_X87_Y24_N21
\idbreg|reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux31~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][0]~regout\);

-- Location: LCCOMB_X85_Y27_N8
\idbreg|reg[7][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[7][0]~feeder_combout\ = \wbmux4|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux31~1_combout\,
	combout => \idbreg|reg[7][0]~feeder_combout\);

-- Location: LCFF_X85_Y27_N9
\idbreg|reg[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[7][0]~feeder_combout\,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][0]~regout\);

-- Location: LCCOMB_X86_Y24_N12
\idbreg|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~15_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[6][0]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[6][0]~regout\,
	datad => \idbreg|reg[4][0]~regout\,
	combout => \idbreg|Mux31~15_combout\);

-- Location: LCCOMB_X85_Y27_N22
\idbreg|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~16_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux31~15_combout\ & (\idbreg|reg[7][0]~regout\)) # (!\idbreg|Mux31~15_combout\ & ((\idbreg|reg[5][0]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[7][0]~regout\,
	datac => \idbreg|Mux31~15_combout\,
	datad => \idbreg|reg[5][0]~regout\,
	combout => \idbreg|Mux31~16_combout\);

-- Location: LCCOMB_X85_Y24_N30
\idbreg|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~19_combout\ = (\idbreg|Mux31~17_combout\ & ((\idbreg|Mux31~18_combout\ & ((\idbreg|Mux31~16_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][0]~regout\)))) # (!\idbreg|Mux31~17_combout\ & (\idbreg|Mux31~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~17_combout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|reg[1][0]~regout\,
	datad => \idbreg|Mux31~16_combout\,
	combout => \idbreg|Mux31~19_combout\);

-- Location: LCCOMB_X85_Y24_N0
\idbreg|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~20_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux31~19_combout\ & ((\idbreg|reg[3][0]~regout\))) # (!\idbreg|Mux31~19_combout\ & (\idbreg|reg[2][0]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~14_combout\,
	datab => \idbreg|reg[2][0]~regout\,
	datac => \idbreg|reg[3][0]~regout\,
	datad => \idbreg|Mux31~19_combout\,
	combout => \idbreg|Mux31~20_combout\);

-- Location: LCCOMB_X90_Y24_N26
\idbreg|Mux31~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~21_combout\ = (\idbreg|Mux31~2_combout\ & (\idbreg|Mux31~13_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux31~13_combout\ & (\idbreg|Mux31~12_combout\)) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux31~12_combout\,
	datad => \idbreg|Mux31~20_combout\,
	combout => \idbreg|Mux31~21_combout\);

-- Location: LCCOMB_X90_Y24_N20
\idbreg|Mux31~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~24_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux31~21_combout\ & (\idbreg|Mux31~23_combout\)) # (!\idbreg|Mux31~21_combout\ & ((\idbreg|Mux31~1_combout\))))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux31~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux31~23_combout\,
	datac => \idbreg|Mux31~1_combout\,
	datad => \idbreg|Mux31~21_combout\,
	combout => \idbreg|Mux31~24_combout\);

-- Location: LCFF_X90_Y24_N21
\idex_pipeline|read_data1_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux31~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(0));

-- Location: LCCOMB_X89_Y16_N0
\exmux2_1|Z[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[0]~1_combout\ = (\idex_pipeline|aluSRC1_out~regout\ & (\idex_pipeline|shamnt_out\(0))) # (!\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|read_data1_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|shamnt_out\(0),
	datac => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(0),
	combout => \exmux2_1|Z[0]~1_combout\);

-- Location: LCCOMB_X92_Y14_N2
\exula|ShiftRight1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~32_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exmux2_2|Z[4]~13_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exmux2_2|Z[3]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_2|Z[3]~15_combout\,
	datac => \exmux2_2|Z[4]~13_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight1~32_combout\);

-- Location: LCCOMB_X92_Y14_N4
\exula|ShiftRight0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~56_combout\ = (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_1|Z[0]~1_combout\ & (\exmux2_2|Z[2]~16_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_2|Z[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[2]~16_combout\,
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_2|Z[1]~14_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight0~56_combout\);

-- Location: LCCOMB_X92_Y14_N24
\exula|ShiftRight0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~57_combout\ = (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight0~56_combout\) # ((\exmux2_1|Z[1]~2_combout\ & \exula|ShiftRight1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exula|ShiftRight1~32_combout\,
	datac => \exula|ShiftRight0~56_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftRight0~57_combout\);

-- Location: LCCOMB_X92_Y17_N0
\exula|ShiftRight0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~60_combout\ = (!\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftRight0~57_combout\) # ((\exula|ShiftRight0~59_combout\ & \exmux2_1|Z[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~59_combout\,
	datab => \exula|ShiftRight0~57_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftRight0~60_combout\);

-- Location: LCFF_X91_Y20_N25
\ifid_pipeline|instruction_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(10));

-- Location: LCFF_X91_Y20_N19
\idex_pipeline|shamnt_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|shamnt_out\(4));

-- Location: LCFF_X91_Y22_N13
\ifid_pipeline|instruction_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(9));

-- Location: LCFF_X91_Y22_N27
\idex_pipeline|shamnt_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|shamnt_out\(3));

-- Location: LCCOMB_X85_Y18_N22
\exula|a32~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~105_combout\ = (\exmux2_2|Z[3]~15_combout\ & ((\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|shamnt_out\(3)))) # (!\idex_pipeline|aluSRC1_out~regout\ & (\idex_pipeline|read_data1_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC1_out~regout\,
	datab => \exmux2_2|Z[3]~15_combout\,
	datac => \idex_pipeline|read_data1_out\(3),
	datad => \idex_pipeline|shamnt_out\(3),
	combout => \exula|a32~105_combout\);

-- Location: LCCOMB_X88_Y20_N4
\exula|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~11_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|sign_ext_imm_out\(3))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|sign_ext_imm_out\(3),
	datac => \idex_pipeline|read_data2_out\(3),
	datad => \idex_pipeline|aluOP_out\(2),
	combout => \exula|Add0~11_combout\);

-- Location: LCFF_X92_Y21_N15
\idex_pipeline|sign_ext_imm_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|sign_ext_imm_out\(2));

-- Location: LCCOMB_X89_Y23_N20
\exula|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~8_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|sign_ext_imm_out\(2)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(2),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|sign_ext_imm_out\(2),
	datad => \idex_pipeline|aluOP_out\(2),
	combout => \exula|Add0~8_combout\);

-- Location: LCCOMB_X88_Y20_N2
\exula|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~5_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|sign_ext_imm_out\(1))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|sign_ext_imm_out\(1),
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \idex_pipeline|read_data2_out\(1),
	combout => \exula|Add0~5_combout\);

-- Location: LCCOMB_X88_Y20_N16
\exula|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~2_cout\ = CARRY(!\idex_pipeline|aluOP_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datad => VCC,
	cout => \exula|Add0~2_cout\);

-- Location: LCCOMB_X88_Y20_N18
\exula|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~3_combout\ = (\exula|Add0~0_combout\ & ((\exmux2_1|Z[0]~1_combout\ & (\exula|Add0~2_cout\ & VCC)) # (!\exmux2_1|Z[0]~1_combout\ & (!\exula|Add0~2_cout\)))) # (!\exula|Add0~0_combout\ & ((\exmux2_1|Z[0]~1_combout\ & (!\exula|Add0~2_cout\)) # 
-- (!\exmux2_1|Z[0]~1_combout\ & ((\exula|Add0~2_cout\) # (GND)))))
-- \exula|Add0~4\ = CARRY((\exula|Add0~0_combout\ & (!\exmux2_1|Z[0]~1_combout\ & !\exula|Add0~2_cout\)) # (!\exula|Add0~0_combout\ & ((!\exula|Add0~2_cout\) # (!\exmux2_1|Z[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~0_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datad => VCC,
	cin => \exula|Add0~2_cout\,
	combout => \exula|Add0~3_combout\,
	cout => \exula|Add0~4\);

-- Location: LCCOMB_X88_Y20_N22
\exula|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~9_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exula|Add0~8_combout\ & (\exula|Add0~7\ & VCC)) # (!\exula|Add0~8_combout\ & (!\exula|Add0~7\)))) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|Add0~8_combout\ & (!\exula|Add0~7\)) # 
-- (!\exula|Add0~8_combout\ & ((\exula|Add0~7\) # (GND)))))
-- \exula|Add0~10\ = CARRY((\exmux2_1|Z[2]~0_combout\ & (!\exula|Add0~8_combout\ & !\exula|Add0~7\)) # (!\exmux2_1|Z[2]~0_combout\ & ((!\exula|Add0~7\) # (!\exula|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exula|Add0~8_combout\,
	datad => VCC,
	cin => \exula|Add0~7\,
	combout => \exula|Add0~9_combout\,
	cout => \exula|Add0~10\);

-- Location: LCCOMB_X88_Y20_N24
\exula|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~12_combout\ = ((\exmux2_1|Z[3]~3_combout\ $ (\exula|Add0~11_combout\ $ (!\exula|Add0~10\)))) # (GND)
-- \exula|Add0~13\ = CARRY((\exmux2_1|Z[3]~3_combout\ & ((\exula|Add0~11_combout\) # (!\exula|Add0~10\))) # (!\exmux2_1|Z[3]~3_combout\ & (\exula|Add0~11_combout\ & !\exula|Add0~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exula|Add0~11_combout\,
	datad => VCC,
	cin => \exula|Add0~10\,
	combout => \exula|Add0~12_combout\,
	cout => \exula|Add0~13\);

-- Location: LCCOMB_X88_Y20_N14
\exula|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~17_combout\ = (\exula|Mux28~7_combout\ & ((\exula|Mux28~8_combout\ & ((\exula|Add0~12_combout\))) # (!\exula|Mux28~8_combout\ & (!\exula|a32~105_combout\)))) # (!\exula|Mux28~7_combout\ & (((\exula|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~7_combout\,
	datab => \exula|a32~105_combout\,
	datac => \exula|Add0~12_combout\,
	datad => \exula|Mux28~8_combout\,
	combout => \exula|Mux28~17_combout\);

-- Location: LCCOMB_X88_Y20_N8
\exula|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~18_combout\ = (\exmux2_1|Z[3]~3_combout\ & ((\exula|Mux28~17_combout\) # ((!\exula|Mux28~9_combout\ & \exmux2_2|Z[3]~15_combout\)))) # (!\exmux2_1|Z[3]~3_combout\ & (\exula|Mux28~17_combout\ & ((\exula|Mux28~9_combout\) # 
-- (\exmux2_2|Z[3]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exula|Mux28~17_combout\,
	datac => \exula|Mux28~9_combout\,
	datad => \exmux2_2|Z[3]~15_combout\,
	combout => \exula|Mux28~18_combout\);

-- Location: LCCOMB_X87_Y15_N12
\exula|ShiftRight1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~29_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(18)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(16),
	datac => \idex_pipeline|read_data2_out\(18),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight1~29_combout\);

-- Location: LCCOMB_X91_Y15_N4
\exula|ShiftRight1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~64_combout\ = (\exula|ShiftRight1~63_combout\) # ((\exmux2_1|Z[0]~1_combout\ & \exula|ShiftRight1~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~63_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftRight1~29_combout\,
	combout => \exula|ShiftRight1~64_combout\);

-- Location: LCCOMB_X94_Y17_N22
\exula|ShiftRight0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~121_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftRight1~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exula|ShiftRight1~64_combout\,
	combout => \exula|ShiftRight0~121_combout\);

-- Location: LCCOMB_X94_Y17_N18
\exula|ShiftRight0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~86_combout\ = (\exula|ShiftRight0~121_combout\) # ((\exula|ShiftRight1~65_combout\ & !\exmux2_1|Z[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~65_combout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exula|ShiftRight0~121_combout\,
	combout => \exula|ShiftRight0~86_combout\);

-- Location: LCCOMB_X92_Y14_N8
\exula|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~2_combout\ = (\exmux2_1|Z[3]~3_combout\) # ((\exmux2_1|Z[1]~2_combout\ & !\exmux2_1|Z[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|Mux28~2_combout\);

-- Location: LCCOMB_X92_Y14_N12
\exula|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~10_combout\ = (\exula|Mux28~2_combout\ & (((!\exula|ShiftLeft0~139_combout\)))) # (!\exula|Mux28~2_combout\ & ((\exula|ShiftLeft0~139_combout\ & ((\exula|ShiftRight1~32_combout\))) # (!\exula|ShiftLeft0~139_combout\ & 
-- (\exula|ShiftRight1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~62_combout\,
	datab => \exula|ShiftRight1~32_combout\,
	datac => \exula|Mux28~2_combout\,
	datad => \exula|ShiftLeft0~139_combout\,
	combout => \exula|Mux28~10_combout\);

-- Location: LCCOMB_X92_Y14_N14
\exula|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~11_combout\ = (\exula|Mux28~2_combout\ & ((\exula|Mux28~10_combout\ & ((\exula|ShiftRight0~86_combout\))) # (!\exula|Mux28~10_combout\ & (\exula|ShiftRight1~33_combout\)))) # (!\exula|Mux28~2_combout\ & (((\exula|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~33_combout\,
	datab => \exula|ShiftRight0~86_combout\,
	datac => \exula|Mux28~2_combout\,
	datad => \exula|Mux28~10_combout\,
	combout => \exula|Mux28~11_combout\);

-- Location: LCCOMB_X87_Y17_N14
\exula|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~13_combout\ = (\idex_pipeline|aluOP_out\(1) & (!\idex_pipeline|aluOP_out\(0))) # (!\idex_pipeline|aluOP_out\(1) & ((\idex_pipeline|aluOP_out\(0) & (\exmux2_1|Z[3]~3_combout\ $ (\exmux2_2|Z[3]~15_combout\))) # (!\idex_pipeline|aluOP_out\(0) & 
-- (!\exmux2_1|Z[3]~3_combout\ & !\exmux2_2|Z[3]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exmux2_2|Z[3]~15_combout\,
	combout => \exula|Mux28~13_combout\);

-- Location: LCCOMB_X87_Y18_N6
\exula|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~6_combout\ = (\idex_pipeline|aluOP_out\(1) & ((!\exula|ShiftLeft0~28_combout\) # (!\idex_pipeline|aluOP_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datab => \idex_pipeline|aluOP_out\(0),
	datad => \exula|ShiftLeft0~28_combout\,
	combout => \exula|Mux28~6_combout\);

-- Location: LCCOMB_X90_Y15_N4
\exula|ShiftRight0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~87_combout\ = (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[31]~17_combout\ & (!\exmux2_1|Z[0]~1_combout\ & \exmux2_1|Z[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_2|Z[31]~17_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftRight0~87_combout\);

-- Location: LCCOMB_X92_Y16_N22
\exula|ShiftRight0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~67_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|aluSRC1_out~regout\ & (!\idex_pipeline|shamnt_out\(2))) # (!\idex_pipeline|aluSRC1_out~regout\ & ((!\idex_pipeline|read_data1_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|shamnt_out\(2),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(2),
	combout => \exula|ShiftRight0~67_combout\);

-- Location: LCCOMB_X91_Y24_N12
\idex_pipeline|read_data1_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data1_out[5]~feeder_combout\ = \idbreg|Mux26~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux26~19_combout\,
	combout => \idex_pipeline|read_data1_out[5]~feeder_combout\);

-- Location: LCFF_X91_Y24_N13
\idex_pipeline|read_data1_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data1_out[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(5));

-- Location: LCCOMB_X89_Y18_N0
\exmux2_1|Z[5]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[5]~31_combout\ = (\idex_pipeline|read_data1_out\(5) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idex_pipeline|read_data1_out\(5),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[5]~31_combout\);

-- Location: LCFF_X83_Y24_N15
\idbreg|reg[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][5]~regout\);

-- Location: LCFF_X79_Y27_N15
\idbreg|reg[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][5]~regout\);

-- Location: LCCOMB_X80_Y27_N22
\idbreg|reg[13][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[13][5]~feeder_combout\ = \wbmux4|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux26~1_combout\,
	combout => \idbreg|reg[13][5]~feeder_combout\);

-- Location: LCFF_X80_Y27_N23
\idbreg|reg[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[13][5]~feeder_combout\,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][5]~regout\);

-- Location: LCCOMB_X79_Y27_N10
\idbreg|Mux58~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~17_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[13][5]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][5]~regout\,
	datad => \idbreg|reg[13][5]~regout\,
	combout => \idbreg|Mux58~17_combout\);

-- Location: LCCOMB_X79_Y27_N24
\idbreg|Mux58~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~18_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux58~17_combout\ & ((\idbreg|reg[15][5]~regout\))) # (!\idbreg|Mux58~17_combout\ & (\idbreg|reg[14][5]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux58~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[14][5]~regout\,
	datac => \idbreg|reg[15][5]~regout\,
	datad => \idbreg|Mux58~17_combout\,
	combout => \idbreg|Mux58~18_combout\);

-- Location: LCFF_X85_Y31_N19
\idbreg|reg[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][5]~regout\);

-- Location: LCFF_X86_Y31_N5
\idbreg|reg[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][5]~regout\);

-- Location: LCCOMB_X85_Y31_N18
\idbreg|Mux58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~0_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][5]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[18][5]~regout\,
	datad => \idbreg|reg[22][5]~regout\,
	combout => \idbreg|Mux58~0_combout\);

-- Location: LCFF_X85_Y31_N17
\idbreg|reg[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][5]~regout\);

-- Location: LCFF_X86_Y31_N19
\idbreg|reg[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][5]~regout\);

-- Location: LCCOMB_X85_Y31_N16
\idbreg|Mux58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~1_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux58~0_combout\ & (\idbreg|reg[30][5]~regout\)) # (!\idbreg|Mux58~0_combout\ & ((\idbreg|reg[26][5]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (\idbreg|Mux58~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|Mux58~0_combout\,
	datac => \idbreg|reg[30][5]~regout\,
	datad => \idbreg|reg[26][5]~regout\,
	combout => \idbreg|Mux58~1_combout\);

-- Location: LCFF_X93_Y28_N15
\idbreg|reg[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][5]~regout\);

-- Location: LCFF_X93_Y28_N29
\idbreg|reg[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][5]~regout\);

-- Location: LCCOMB_X94_Y28_N18
\idbreg|reg[17][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[17][5]~feeder_combout\ = \wbmux4|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux26~1_combout\,
	combout => \idbreg|reg[17][5]~feeder_combout\);

-- Location: LCFF_X94_Y28_N19
\idbreg|reg[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[17][5]~feeder_combout\,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][5]~regout\);

-- Location: LCCOMB_X93_Y28_N20
\idbreg|Mux58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~2_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][5]~regout\) # ((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (((!\ifid_pipeline|instruction_out\(18) & \idbreg|reg[17][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[25][5]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[17][5]~regout\,
	combout => \idbreg|Mux58~2_combout\);

-- Location: LCCOMB_X94_Y28_N28
\idbreg|reg[21][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[21][5]~feeder_combout\ = \wbmux4|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux26~1_combout\,
	combout => \idbreg|reg[21][5]~feeder_combout\);

-- Location: LCFF_X94_Y28_N29
\idbreg|reg[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[21][5]~feeder_combout\,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][5]~regout\);

-- Location: LCCOMB_X93_Y28_N30
\idbreg|Mux58~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux58~2_combout\ & (\idbreg|reg[29][5]~regout\)) # (!\idbreg|Mux58~2_combout\ & ((\idbreg|reg[21][5]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[29][5]~regout\,
	datac => \idbreg|Mux58~2_combout\,
	datad => \idbreg|reg[21][5]~regout\,
	combout => \idbreg|Mux58~3_combout\);

-- Location: LCCOMB_X80_Y28_N24
\idbreg|reg[28][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[28][5]~feeder_combout\ = \wbmux4|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux26~1_combout\,
	combout => \idbreg|reg[28][5]~feeder_combout\);

-- Location: LCFF_X80_Y28_N25
\idbreg|reg[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[28][5]~feeder_combout\,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][5]~regout\);

-- Location: LCFF_X79_Y28_N23
\idbreg|reg[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][5]~regout\);

-- Location: LCCOMB_X79_Y28_N22
\idbreg|Mux58~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~4_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][5]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[24][5]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[16][5]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux58~4_combout\);

-- Location: LCCOMB_X80_Y28_N26
\idbreg|Mux58~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux58~4_combout\ & ((\idbreg|reg[28][5]~regout\))) # (!\idbreg|Mux58~4_combout\ & (\idbreg|reg[20][5]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux58~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[20][5]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[28][5]~regout\,
	datad => \idbreg|Mux58~4_combout\,
	combout => \idbreg|Mux58~5_combout\);

-- Location: LCCOMB_X86_Y25_N8
\idbreg|Mux58~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~6_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|Mux58~3_combout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux58~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|Mux58~3_combout\,
	datad => \idbreg|Mux58~5_combout\,
	combout => \idbreg|Mux58~6_combout\);

-- Location: LCCOMB_X91_Y31_N16
\idbreg|reg[27][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[27][5]~feeder_combout\ = \wbmux4|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux26~1_combout\,
	combout => \idbreg|reg[27][5]~feeder_combout\);

-- Location: LCFF_X91_Y31_N17
\idbreg|reg[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[27][5]~feeder_combout\,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][5]~regout\);

-- Location: LCCOMB_X92_Y31_N28
\idbreg|reg[19][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[19][5]~feeder_combout\ = \wbmux4|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux26~1_combout\,
	combout => \idbreg|reg[19][5]~feeder_combout\);

-- Location: LCFF_X92_Y31_N29
\idbreg|reg[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[19][5]~feeder_combout\,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][5]~regout\);

-- Location: LCCOMB_X91_Y31_N6
\idbreg|reg[23][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[23][5]~feeder_combout\ = \wbmux4|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux26~1_combout\,
	combout => \idbreg|reg[23][5]~feeder_combout\);

-- Location: LCFF_X91_Y31_N7
\idbreg|reg[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[23][5]~feeder_combout\,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][5]~regout\);

-- Location: LCCOMB_X92_Y31_N6
\idbreg|Mux58~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~7_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][5]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[19][5]~regout\,
	datac => \idbreg|reg[23][5]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux58~7_combout\);

-- Location: LCCOMB_X91_Y31_N22
\idbreg|Mux58~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux58~7_combout\ & (\idbreg|reg[31][5]~regout\)) # (!\idbreg|Mux58~7_combout\ & ((\idbreg|reg[27][5]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux58~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[31][5]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[27][5]~regout\,
	datad => \idbreg|Mux58~7_combout\,
	combout => \idbreg|Mux58~8_combout\);

-- Location: LCCOMB_X85_Y25_N20
\idbreg|Mux58~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~9_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux58~6_combout\ & ((\idbreg|Mux58~8_combout\))) # (!\idbreg|Mux58~6_combout\ & (\idbreg|Mux58~1_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux58~1_combout\,
	datac => \idbreg|Mux58~6_combout\,
	datad => \idbreg|Mux58~8_combout\,
	combout => \idbreg|Mux58~9_combout\);

-- Location: LCCOMB_X87_Y25_N8
\idbreg|reg[3][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[3][5]~feeder_combout\ = \wbmux4|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux26~1_combout\,
	combout => \idbreg|reg[3][5]~feeder_combout\);

-- Location: LCFF_X87_Y25_N9
\idbreg|reg[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[3][5]~feeder_combout\,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][5]~regout\);

-- Location: LCFF_X86_Y23_N25
\idbreg|reg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][5]~regout\);

-- Location: LCFF_X80_Y25_N19
\idbreg|reg[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][5]~regout\);

-- Location: LCFF_X81_Y25_N17
\idbreg|reg[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][5]~regout\);

-- Location: LCFF_X80_Y25_N5
\idbreg|reg[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][5]~regout\);

-- Location: LCFF_X81_Y25_N23
\idbreg|reg[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][5]~regout\);

-- Location: LCCOMB_X81_Y25_N30
\idbreg|Mux58~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~12_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|reg[5][5]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[5][5]~regout\,
	datad => \idbreg|reg[4][5]~regout\,
	combout => \idbreg|Mux58~12_combout\);

-- Location: LCCOMB_X81_Y25_N16
\idbreg|Mux58~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux58~12_combout\ & ((\idbreg|reg[7][5]~regout\))) # (!\idbreg|Mux58~12_combout\ & (\idbreg|reg[6][5]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux58~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[6][5]~regout\,
	datac => \idbreg|reg[7][5]~regout\,
	datad => \idbreg|Mux58~12_combout\,
	combout => \idbreg|Mux58~13_combout\);

-- Location: LCCOMB_X86_Y23_N4
\idbreg|Mux58~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~14_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & ((\idbreg|Mux58~13_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][5]~regout\)))) # (!\idbreg|Mux32~3_combout\ & (\idbreg|Mux32~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~3_combout\,
	datab => \idbreg|Mux32~4_combout\,
	datac => \idbreg|reg[1][5]~regout\,
	datad => \idbreg|Mux58~13_combout\,
	combout => \idbreg|Mux58~14_combout\);

-- Location: LCFF_X86_Y23_N23
\idbreg|reg[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][5]~regout\);

-- Location: LCCOMB_X86_Y23_N10
\idbreg|Mux58~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux58~14_combout\ & (\idbreg|reg[3][5]~regout\)) # (!\idbreg|Mux58~14_combout\ & ((\idbreg|reg[2][5]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux58~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[3][5]~regout\,
	datac => \idbreg|Mux58~14_combout\,
	datad => \idbreg|reg[2][5]~regout\,
	combout => \idbreg|Mux58~15_combout\);

-- Location: LCFF_X81_Y27_N19
\idbreg|reg[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][5]~regout\);

-- Location: LCCOMB_X85_Y25_N18
\idbreg|reg[8][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[8][5]~feeder_combout\ = \wbmux4|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux26~1_combout\,
	combout => \idbreg|reg[8][5]~feeder_combout\);

-- Location: LCFF_X85_Y25_N19
\idbreg|reg[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[8][5]~feeder_combout\,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][5]~regout\);

-- Location: LCFF_X82_Y23_N9
\idbreg|reg[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][5]~regout\);

-- Location: LCCOMB_X85_Y25_N2
\idbreg|Mux58~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~10_combout\ = (\ifid_pipeline|instruction_out\(17) & (((\ifid_pipeline|instruction_out\(16)) # (\idbreg|reg[10][5]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[8][5]~regout\ & (!\ifid_pipeline|instruction_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[8][5]~regout\,
	datac => \ifid_pipeline|instruction_out\(16),
	datad => \idbreg|reg[10][5]~regout\,
	combout => \idbreg|Mux58~10_combout\);

-- Location: LCCOMB_X81_Y27_N18
\idbreg|Mux58~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux58~10_combout\ & (\idbreg|reg[11][5]~regout\)) # (!\idbreg|Mux58~10_combout\ & ((\idbreg|reg[9][5]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux58~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[11][5]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[9][5]~regout\,
	datad => \idbreg|Mux58~10_combout\,
	combout => \idbreg|Mux58~11_combout\);

-- Location: LCCOMB_X85_Y25_N28
\idbreg|Mux58~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~16_combout\ = (\idbreg|Mux32~0_combout\ & (\idbreg|Mux32~1_combout\)) # (!\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\ & ((\idbreg|Mux58~11_combout\))) # (!\idbreg|Mux32~1_combout\ & (\idbreg|Mux58~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux58~15_combout\,
	datad => \idbreg|Mux58~11_combout\,
	combout => \idbreg|Mux58~16_combout\);

-- Location: LCCOMB_X85_Y25_N30
\idbreg|Mux58~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux58~19_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux58~16_combout\ & (\idbreg|Mux58~18_combout\)) # (!\idbreg|Mux58~16_combout\ & ((\idbreg|Mux58~9_combout\))))) # (!\idbreg|Mux32~0_combout\ & (((\idbreg|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux58~18_combout\,
	datac => \idbreg|Mux58~9_combout\,
	datad => \idbreg|Mux58~16_combout\,
	combout => \idbreg|Mux58~19_combout\);

-- Location: LCCOMB_X85_Y25_N22
\idex_pipeline|read_data2_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data2_out[5]~feeder_combout\ = \idbreg|Mux58~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux58~19_combout\,
	combout => \idex_pipeline|read_data2_out[5]~feeder_combout\);

-- Location: LCFF_X85_Y25_N23
\idex_pipeline|read_data2_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data2_out[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(5));

-- Location: LCCOMB_X89_Y23_N24
\idex_pipeline|sign_ext_imm_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|sign_ext_imm_out[5]~feeder_combout\ = \ifid_pipeline|instruction_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|instruction_out\(5),
	combout => \idex_pipeline|sign_ext_imm_out[5]~feeder_combout\);

-- Location: LCFF_X89_Y23_N25
\idex_pipeline|sign_ext_imm_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|sign_ext_imm_out[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|sign_ext_imm_out\(5));

-- Location: LCCOMB_X89_Y23_N6
\exula|Add0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~17_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|sign_ext_imm_out\(5)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|read_data2_out\(5),
	datac => \idex_pipeline|sign_ext_imm_out\(5),
	datad => \idex_pipeline|aluOP_out\(2),
	combout => \exula|Add0~17_combout\);

-- Location: LCCOMB_X88_Y20_N28
\exula|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~18_combout\ = ((\exmux2_1|Z[5]~31_combout\ $ (\exula|Add0~17_combout\ $ (!\exula|Add0~16\)))) # (GND)
-- \exula|Add0~19\ = CARRY((\exmux2_1|Z[5]~31_combout\ & ((\exula|Add0~17_combout\) # (!\exula|Add0~16\))) # (!\exmux2_1|Z[5]~31_combout\ & (\exula|Add0~17_combout\ & !\exula|Add0~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[5]~31_combout\,
	datab => \exula|Add0~17_combout\,
	datad => VCC,
	cin => \exula|Add0~16\,
	combout => \exula|Add0~18_combout\,
	cout => \exula|Add0~19\);

-- Location: LCCOMB_X89_Y18_N8
\exula|a32~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~107_combout\ = (\exmux2_2|Z[5]~12_combout\ & (!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[5]~12_combout\,
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|read_data1_out\(5),
	combout => \exula|a32~107_combout\);

-- Location: LCCOMB_X89_Y18_N12
\exula|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux26~9_combout\ = (\exula|Mux28~8_combout\ & ((\exula|Add0~18_combout\) # ((!\exula|Mux28~7_combout\)))) # (!\exula|Mux28~8_combout\ & (((!\exula|a32~107_combout\ & \exula|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~8_combout\,
	datab => \exula|Add0~18_combout\,
	datac => \exula|a32~107_combout\,
	datad => \exula|Mux28~7_combout\,
	combout => \exula|Mux26~9_combout\);

-- Location: LCCOMB_X89_Y18_N18
\exula|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux26~10_combout\ = (\exmux2_2|Z[5]~12_combout\ & ((\exula|Mux26~9_combout\) # ((\exmux2_1|Z[5]~31_combout\ & !\exula|Mux28~9_combout\)))) # (!\exmux2_2|Z[5]~12_combout\ & (\exula|Mux26~9_combout\ & ((\exmux2_1|Z[5]~31_combout\) # 
-- (\exula|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[5]~12_combout\,
	datab => \exmux2_1|Z[5]~31_combout\,
	datac => \exula|Mux28~9_combout\,
	datad => \exula|Mux26~9_combout\,
	combout => \exula|Mux26~10_combout\);

-- Location: LCCOMB_X92_Y17_N14
\exula|ShiftLeft0~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~140_combout\ = (!\exula|ShiftLeft0~28_combout\ & ((\idex_pipeline|aluSRC1_out~regout\ & ((!\idex_pipeline|shamnt_out\(4)))) # (!\idex_pipeline|aluSRC1_out~regout\ & (!\idex_pipeline|read_data1_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC1_out~regout\,
	datab => \idex_pipeline|read_data1_out\(4),
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \idex_pipeline|shamnt_out\(4),
	combout => \exula|ShiftLeft0~140_combout\);

-- Location: LCCOMB_X93_Y18_N12
\exula|ShiftRight1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~28_combout\ = (!\exmux2_1|Z[1]~2_combout\ & (!\exmux2_1|Z[2]~0_combout\ & (!\exmux2_1|Z[3]~3_combout\ & !\exmux2_1|Z[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight1~28_combout\);

-- Location: LCCOMB_X94_Y18_N26
\exula|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux1~6_combout\ = (\exula|ShiftLeft0~140_combout\ & ((\exula|ShiftRight1~28_combout\ & ((\idex_pipeline|read_data2_out\(30)))) # (!\exula|ShiftRight1~28_combout\ & (\idex_pipeline|read_data2_out\(31))))) # (!\exula|ShiftLeft0~140_combout\ & 
-- (\idex_pipeline|read_data2_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(31),
	datab => \exula|ShiftLeft0~140_combout\,
	datac => \idex_pipeline|read_data2_out\(30),
	datad => \exula|ShiftRight1~28_combout\,
	combout => \exula|Mux1~6_combout\);

-- Location: LCCOMB_X94_Y18_N14
\exula|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux1~8_combout\ = (!\exula|Mux31~8_combout\ & ((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|Mux1~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \exula|Mux1~6_combout\,
	datac => \exula|Mux31~8_combout\,
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exula|Mux1~8_combout\);

-- Location: LCCOMB_X94_Y17_N4
\exmux2_2|Z[15]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[15]~1_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & \idex_pipeline|reg_rd_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exmux2_2|Z[15]~1_combout\);

-- Location: LCCOMB_X93_Y17_N20
\exula|ShiftLeft0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~31_combout\ = (\exmux2_1|Z[1]~2_combout\) # ((\exmux2_1|Z[3]~3_combout\) # (\exmux2_1|Z[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X92_Y17_N28
\exula|ShiftRight0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~118_combout\ = (\exula|ShiftLeft0~140_combout\ & (!\exula|ShiftLeft0~31_combout\ & ((\exula|ShiftRight1~61_combout\) # (\exmux2_2|Z[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~61_combout\,
	datab => \exula|ShiftLeft0~140_combout\,
	datac => \exmux2_2|Z[15]~1_combout\,
	datad => \exula|ShiftLeft0~31_combout\,
	combout => \exula|ShiftRight0~118_combout\);

-- Location: LCCOMB_X94_Y18_N8
\exmux2_2|Z[30]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[30]~18_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(30),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	combout => \exmux2_2|Z[30]~18_combout\);

-- Location: LCCOMB_X94_Y19_N26
\exula|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux1~2_combout\ = (\exmux2_1|Z[30]~12_combout\ & (\idex_pipeline|aluOP_out\(0) & ((\idex_pipeline|aluOP_out\(1)) # (!\exmux2_2|Z[30]~18_combout\)))) # (!\exmux2_1|Z[30]~12_combout\ & (\idex_pipeline|aluOP_out\(0) $ (((!\idex_pipeline|aluOP_out\(1) 
-- & !\exmux2_2|Z[30]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[30]~12_combout\,
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \exmux2_2|Z[30]~18_combout\,
	combout => \exula|Mux1~2_combout\);

-- Location: LCCOMB_X94_Y17_N12
\exula|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux1~3_combout\ = (\idex_pipeline|aluOP_out\(1) & ((\exula|Mux1~2_combout\ & ((\exula|ShiftRight0~118_combout\))) # (!\exula|Mux1~2_combout\ & (\exula|ShiftLeft0~134_combout\)))) # (!\idex_pipeline|aluOP_out\(1) & (((\exula|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~134_combout\,
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \exula|ShiftRight0~118_combout\,
	datad => \exula|Mux1~2_combout\,
	combout => \exula|Mux1~3_combout\);

-- Location: LCCOMB_X94_Y21_N14
\exula|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux1~7_combout\ = (\exula|Mux1~5_combout\ & (((\exula|Mux1~8_combout\)) # (!\idex_pipeline|aluOP_out\(3)))) # (!\exula|Mux1~5_combout\ & (\idex_pipeline|aluOP_out\(3) & ((\exula|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux1~5_combout\,
	datab => \idex_pipeline|aluOP_out\(3),
	datac => \exula|Mux1~8_combout\,
	datad => \exula|Mux1~3_combout\,
	combout => \exula|Mux1~7_combout\);

-- Location: LCFF_X94_Y21_N15
\exmem_pipeline|adress_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exula|Mux1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(30));

-- Location: LCFF_X94_Y21_N27
\memwb_pipeline|data_ula_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(30));

-- Location: LCFF_X82_Y23_N5
\idbreg|reg[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][30]~regout\);

-- Location: LCCOMB_X82_Y29_N0
\idbreg|reg[9][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[9][30]~feeder_combout\ = \wbmux4|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux1~1_combout\,
	combout => \idbreg|reg[9][30]~feeder_combout\);

-- Location: LCFF_X82_Y29_N1
\idbreg|reg[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[9][30]~feeder_combout\,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][30]~regout\);

-- Location: LCFF_X81_Y29_N29
\idbreg|reg[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][30]~regout\);

-- Location: LCCOMB_X82_Y29_N18
\idbreg|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~0_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[9][30]~regout\) # ((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & (((!\ifid_pipeline|instruction_out\(22) & \idbreg|reg[8][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[9][30]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[8][30]~regout\,
	combout => \idbreg|Mux1~0_combout\);

-- Location: LCCOMB_X82_Y23_N4
\idbreg|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~1_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux1~0_combout\ & (\idbreg|reg[11][30]~regout\)) # (!\idbreg|Mux1~0_combout\ & ((\idbreg|reg[10][30]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[11][30]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[10][30]~regout\,
	datad => \idbreg|Mux1~0_combout\,
	combout => \idbreg|Mux1~1_combout\);

-- Location: LCFF_X83_Y26_N5
\idbreg|reg[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][30]~regout\);

-- Location: LCFF_X82_Y25_N27
\idbreg|reg[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][30]~regout\);

-- Location: LCFF_X81_Y25_N29
\idbreg|reg[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][30]~regout\);

-- Location: LCFF_X80_Y25_N23
\idbreg|reg[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][30]~regout\);

-- Location: LCFF_X81_Y25_N7
\idbreg|reg[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][30]~regout\);

-- Location: LCCOMB_X80_Y25_N30
\idbreg|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~12_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[6][30]~regout\) # ((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & (((!\ifid_pipeline|instruction_out\(21) & \idbreg|reg[4][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[6][30]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|reg[4][30]~regout\,
	combout => \idbreg|Mux1~12_combout\);

-- Location: LCCOMB_X80_Y25_N22
\idbreg|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux1~12_combout\ & (\idbreg|reg[7][30]~regout\)) # (!\idbreg|Mux1~12_combout\ & ((\idbreg|reg[5][30]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[7][30]~regout\,
	datac => \idbreg|reg[5][30]~regout\,
	datad => \idbreg|Mux1~12_combout\,
	combout => \idbreg|Mux1~13_combout\);

-- Location: LCCOMB_X82_Y25_N0
\idbreg|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux1~13_combout\) # (!\idbreg|Mux31~17_combout\)))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][30]~regout\ & (\idbreg|Mux31~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~18_combout\,
	datab => \idbreg|reg[1][30]~regout\,
	datac => \idbreg|Mux31~17_combout\,
	datad => \idbreg|Mux1~13_combout\,
	combout => \idbreg|Mux1~14_combout\);

-- Location: LCFF_X82_Y25_N17
\idbreg|reg[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][30]~regout\);

-- Location: LCCOMB_X83_Y26_N26
\idbreg|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux1~14_combout\ & (\idbreg|reg[3][30]~regout\)) # (!\idbreg|Mux1~14_combout\ & ((\idbreg|reg[2][30]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~14_combout\,
	datab => \idbreg|reg[3][30]~regout\,
	datac => \idbreg|Mux1~14_combout\,
	datad => \idbreg|reg[2][30]~regout\,
	combout => \idbreg|Mux1~15_combout\);

-- Location: LCFF_X91_Y30_N1
\idbreg|reg[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][30]~regout\);

-- Location: LCFF_X91_Y30_N3
\idbreg|reg[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][30]~regout\);

-- Location: LCCOMB_X92_Y30_N20
\idbreg|reg[19][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[19][30]~feeder_combout\ = \wbmux4|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux1~1_combout\,
	combout => \idbreg|reg[19][30]~feeder_combout\);

-- Location: LCFF_X92_Y30_N21
\idbreg|reg[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[19][30]~feeder_combout\,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][30]~regout\);

-- Location: LCCOMB_X91_Y30_N2
\idbreg|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~9_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][30]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][30]~regout\,
	datad => \idbreg|reg[19][30]~regout\,
	combout => \idbreg|Mux1~9_combout\);

-- Location: LCCOMB_X91_Y30_N0
\idbreg|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~10_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux1~9_combout\ & (\idbreg|reg[31][30]~regout\)) # (!\idbreg|Mux1~9_combout\ & ((\idbreg|reg[27][30]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[31][30]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[27][30]~regout\,
	datad => \idbreg|Mux1~9_combout\,
	combout => \idbreg|Mux1~10_combout\);

-- Location: LCFF_X94_Y27_N19
\idbreg|reg[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][30]~regout\);

-- Location: LCFF_X94_Y29_N23
\idbreg|reg[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][30]~regout\);

-- Location: LCFF_X94_Y27_N13
\idbreg|reg[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][30]~regout\);

-- Location: LCCOMB_X94_Y29_N22
\idbreg|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][30]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][30]~regout\,
	datad => \idbreg|reg[17][30]~regout\,
	combout => \idbreg|Mux1~2_combout\);

-- Location: LCCOMB_X94_Y26_N26
\idbreg|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux1~2_combout\ & (\idbreg|reg[29][30]~regout\)) # (!\idbreg|Mux1~2_combout\ & ((\idbreg|reg[21][30]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[29][30]~regout\,
	datac => \idbreg|reg[21][30]~regout\,
	datad => \idbreg|Mux1~2_combout\,
	combout => \idbreg|Mux1~3_combout\);

-- Location: LCCOMB_X92_Y29_N8
\idbreg|reg[30][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[30][30]~feeder_combout\ = \wbmux4|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux1~1_combout\,
	combout => \idbreg|reg[30][30]~feeder_combout\);

-- Location: LCFF_X92_Y29_N9
\idbreg|reg[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[30][30]~feeder_combout\,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][30]~regout\);

-- Location: LCCOMB_X92_Y29_N4
\idbreg|reg[22][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[22][30]~feeder_combout\ = \wbmux4|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux1~1_combout\,
	combout => \idbreg|reg[22][30]~feeder_combout\);

-- Location: LCFF_X92_Y29_N5
\idbreg|reg[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[22][30]~feeder_combout\,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][30]~regout\);

-- Location: LCFF_X86_Y29_N21
\idbreg|reg[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][30]~regout\);

-- Location: LCCOMB_X92_Y29_N26
\idbreg|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~4_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24)) # ((\idbreg|reg[22][30]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[18][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[22][30]~regout\,
	datad => \idbreg|reg[18][30]~regout\,
	combout => \idbreg|Mux1~4_combout\);

-- Location: LCCOMB_X92_Y29_N14
\idbreg|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux1~4_combout\ & ((\idbreg|reg[30][30]~regout\))) # (!\idbreg|Mux1~4_combout\ & (\idbreg|reg[26][30]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[26][30]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[30][30]~regout\,
	datad => \idbreg|Mux1~4_combout\,
	combout => \idbreg|Mux1~5_combout\);

-- Location: LCFF_X79_Y29_N15
\idbreg|reg[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][30]~regout\);

-- Location: LCCOMB_X80_Y26_N10
\idbreg|reg[16][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[16][30]~feeder_combout\ = \wbmux4|Mux1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux1~1_combout\,
	combout => \idbreg|reg[16][30]~feeder_combout\);

-- Location: LCFF_X80_Y26_N11
\idbreg|reg[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[16][30]~feeder_combout\,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][30]~regout\);

-- Location: LCFF_X79_Y29_N27
\idbreg|reg[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][30]~regout\);

-- Location: LCCOMB_X79_Y29_N0
\idbreg|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~6_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[24][30]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[16][30]~regout\,
	datad => \idbreg|reg[24][30]~regout\,
	combout => \idbreg|Mux1~6_combout\);

-- Location: LCCOMB_X79_Y29_N14
\idbreg|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux1~6_combout\ & ((\idbreg|reg[28][30]~regout\))) # (!\idbreg|Mux1~6_combout\ & (\idbreg|reg[20][30]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[20][30]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[28][30]~regout\,
	datad => \idbreg|Mux1~6_combout\,
	combout => \idbreg|Mux1~7_combout\);

-- Location: LCCOMB_X91_Y26_N18
\idbreg|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~8_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21)) # ((\idbreg|Mux1~5_combout\)))) # (!\ifid_pipeline|instruction_out\(22) & (!\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|Mux1~5_combout\,
	datad => \idbreg|Mux1~7_combout\,
	combout => \idbreg|Mux1~8_combout\);

-- Location: LCCOMB_X90_Y26_N22
\idbreg|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux1~8_combout\ & (\idbreg|Mux1~10_combout\)) # (!\idbreg|Mux1~8_combout\ & ((\idbreg|Mux1~3_combout\))))) # (!\ifid_pipeline|instruction_out\(21) & (((\idbreg|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux1~10_combout\,
	datac => \idbreg|Mux1~3_combout\,
	datad => \idbreg|Mux1~8_combout\,
	combout => \idbreg|Mux1~11_combout\);

-- Location: LCCOMB_X90_Y26_N12
\idbreg|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~16_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\) # ((\idbreg|Mux1~11_combout\)))) # (!\idbreg|Mux31~13_combout\ & (!\idbreg|Mux31~2_combout\ & (\idbreg|Mux1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux1~15_combout\,
	datad => \idbreg|Mux1~11_combout\,
	combout => \idbreg|Mux1~16_combout\);

-- Location: LCCOMB_X90_Y26_N6
\idbreg|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux1~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux1~16_combout\ & (\idbreg|Mux1~18_combout\)) # (!\idbreg|Mux1~16_combout\ & ((\idbreg|Mux1~1_combout\))))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux1~18_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux1~1_combout\,
	datad => \idbreg|Mux1~16_combout\,
	combout => \idbreg|Mux1~19_combout\);

-- Location: LCFF_X93_Y22_N3
\exmem_pipeline|PC4_shift_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(23));

-- Location: LCCOMB_X93_Y24_N6
\memwb_pipeline|PC4_shift_out[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[23]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(23),
	combout => \memwb_pipeline|PC4_shift_out[23]~feeder_combout\);

-- Location: LCFF_X93_Y24_N7
\memwb_pipeline|PC4_shift_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(23));

-- Location: LCCOMB_X94_Y19_N28
\exula|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux14~10_combout\ = (\idex_pipeline|aluOP_out\(3) & (((\exula|ShiftLeft0~140_combout\) # (\exula|Mux31~8_combout\)) # (!\idex_pipeline|aluOP_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|aluOP_out\(3),
	datac => \exula|ShiftLeft0~140_combout\,
	datad => \exula|Mux31~8_combout\,
	combout => \exula|Mux14~10_combout\);

-- Location: LCCOMB_X86_Y19_N2
\exula|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux12~2_combout\ = (\idex_pipeline|aluOP_out\(1) & (!\idex_pipeline|aluOP_out\(2))) # (!\idex_pipeline|aluOP_out\(1) & (\idex_pipeline|aluOP_out\(2) & !\idex_pipeline|aluOP_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \idex_pipeline|aluOP_out\(0),
	combout => \exula|Mux12~2_combout\);

-- Location: LCCOMB_X85_Y18_N0
\exula|ShiftRight1~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~79_combout\ = (\idex_pipeline|read_data2_out\(31) & ((\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|shamnt_out\(3)))) # (!\idex_pipeline|aluSRC1_out~regout\ & (\idex_pipeline|read_data1_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC1_out~regout\,
	datab => \idex_pipeline|read_data2_out\(31),
	datac => \idex_pipeline|read_data1_out\(3),
	datad => \idex_pipeline|shamnt_out\(3),
	combout => \exula|ShiftRight1~79_combout\);

-- Location: LCCOMB_X90_Y20_N30
\exula|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux24~7_combout\ = (\exula|Mux28~5_combout\ & \idex_pipeline|aluOP_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \exula|Mux28~5_combout\,
	datad => \idex_pipeline|aluOP_out\(3),
	combout => \exula|Mux24~7_combout\);

-- Location: LCFF_X88_Y29_N5
\idbreg|reg[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][23]~regout\);

-- Location: LCFF_X88_Y29_N31
\idbreg|reg[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][23]~regout\);

-- Location: LCFF_X87_Y29_N9
\idbreg|reg[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][23]~regout\);

-- Location: LCCOMB_X88_Y29_N30
\idbreg|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~0_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19)) # ((\idbreg|reg[22][23]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[18][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[18][23]~regout\,
	datad => \idbreg|reg[22][23]~regout\,
	combout => \idbreg|Mux40~0_combout\);

-- Location: LCCOMB_X88_Y29_N4
\idbreg|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~1_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux40~0_combout\ & (\idbreg|reg[30][23]~regout\)) # (!\idbreg|Mux40~0_combout\ & ((\idbreg|reg[26][23]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[30][23]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[26][23]~regout\,
	datad => \idbreg|Mux40~0_combout\,
	combout => \idbreg|Mux40~1_combout\);

-- Location: LCFF_X80_Y29_N19
\idbreg|reg[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][23]~regout\);

-- Location: LCFF_X79_Y29_N17
\idbreg|reg[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][23]~regout\);

-- Location: LCCOMB_X80_Y29_N18
\idbreg|Mux40~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~5_combout\ = (\idbreg|Mux40~4_combout\ & (((\idbreg|reg[28][23]~regout\)) # (!\ifid_pipeline|instruction_out\(18)))) # (!\idbreg|Mux40~4_combout\ & (\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[20][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux40~4_combout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[20][23]~regout\,
	datad => \idbreg|reg[28][23]~regout\,
	combout => \idbreg|Mux40~5_combout\);

-- Location: LCFF_X94_Y27_N29
\idbreg|reg[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][23]~regout\);

-- Location: LCFF_X93_Y25_N9
\idbreg|reg[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][23]~regout\);

-- Location: LCCOMB_X94_Y25_N10
\idbreg|reg[25][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[25][23]~feeder_combout\ = \wbmux4|Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux8~1_combout\,
	combout => \idbreg|reg[25][23]~feeder_combout\);

-- Location: LCFF_X94_Y25_N11
\idbreg|reg[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[25][23]~feeder_combout\,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][23]~regout\);

-- Location: LCFF_X93_Y25_N11
\idbreg|reg[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][23]~regout\);

-- Location: LCCOMB_X93_Y25_N6
\idbreg|Mux40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~2_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[25][23]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[17][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[25][23]~regout\,
	datad => \idbreg|reg[17][23]~regout\,
	combout => \idbreg|Mux40~2_combout\);

-- Location: LCCOMB_X93_Y25_N8
\idbreg|Mux40~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux40~2_combout\ & (\idbreg|reg[29][23]~regout\)) # (!\idbreg|Mux40~2_combout\ & ((\idbreg|reg[21][23]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[29][23]~regout\,
	datac => \idbreg|reg[21][23]~regout\,
	datad => \idbreg|Mux40~2_combout\,
	combout => \idbreg|Mux40~3_combout\);

-- Location: LCCOMB_X89_Y27_N8
\idbreg|Mux40~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~6_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux40~3_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux40~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux40~5_combout\,
	datad => \idbreg|Mux40~3_combout\,
	combout => \idbreg|Mux40~6_combout\);

-- Location: LCCOMB_X90_Y27_N0
\idbreg|reg[27][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[27][23]~feeder_combout\ = \wbmux4|Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux8~1_combout\,
	combout => \idbreg|reg[27][23]~feeder_combout\);

-- Location: LCFF_X90_Y27_N1
\idbreg|reg[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[27][23]~feeder_combout\,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][23]~regout\);

-- Location: LCFF_X90_Y28_N19
\idbreg|reg[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][23]~regout\);

-- Location: LCFF_X89_Y31_N29
\idbreg|reg[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][23]~regout\);

-- Location: LCFF_X89_Y31_N23
\idbreg|reg[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][23]~regout\);

-- Location: LCCOMB_X89_Y31_N14
\idbreg|Mux40~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~7_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19)) # (\idbreg|reg[23][23]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][23]~regout\ & (!\ifid_pipeline|instruction_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[19][23]~regout\,
	datac => \ifid_pipeline|instruction_out\(19),
	datad => \idbreg|reg[23][23]~regout\,
	combout => \idbreg|Mux40~7_combout\);

-- Location: LCCOMB_X90_Y28_N18
\idbreg|Mux40~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux40~7_combout\ & ((\idbreg|reg[31][23]~regout\))) # (!\idbreg|Mux40~7_combout\ & (\idbreg|reg[27][23]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux40~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[27][23]~regout\,
	datac => \idbreg|reg[31][23]~regout\,
	datad => \idbreg|Mux40~7_combout\,
	combout => \idbreg|Mux40~8_combout\);

-- Location: LCCOMB_X89_Y27_N22
\idbreg|Mux40~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~9_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux40~6_combout\ & ((\idbreg|Mux40~8_combout\))) # (!\idbreg|Mux40~6_combout\ & (\idbreg|Mux40~1_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux40~1_combout\,
	datac => \idbreg|Mux40~6_combout\,
	datad => \idbreg|Mux40~8_combout\,
	combout => \idbreg|Mux40~9_combout\);

-- Location: LCFF_X83_Y29_N29
\idbreg|reg[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][23]~regout\);

-- Location: LCFF_X83_Y29_N3
\idbreg|reg[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][23]~regout\);

-- Location: LCCOMB_X83_Y29_N26
\idbreg|Mux40~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~10_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[10][23]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[8][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[8][23]~regout\,
	datad => \idbreg|reg[10][23]~regout\,
	combout => \idbreg|Mux40~10_combout\);

-- Location: LCCOMB_X83_Y29_N28
\idbreg|Mux40~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux40~10_combout\ & ((\idbreg|reg[11][23]~regout\))) # (!\idbreg|Mux40~10_combout\ & (\idbreg|reg[9][23]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux40~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[9][23]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[11][23]~regout\,
	datad => \idbreg|Mux40~10_combout\,
	combout => \idbreg|Mux40~11_combout\);

-- Location: LCFF_X91_Y28_N15
\idbreg|reg[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][23]~regout\);

-- Location: LCFF_X92_Y26_N31
\idbreg|reg[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][23]~regout\);

-- Location: LCFF_X91_Y28_N21
\idbreg|reg[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][23]~regout\);

-- Location: LCFF_X82_Y26_N5
\idbreg|reg[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][23]~regout\);

-- Location: LCFF_X82_Y26_N27
\idbreg|reg[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][23]~regout\);

-- Location: LCFF_X81_Y26_N29
\idbreg|reg[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][23]~regout\);

-- Location: LCCOMB_X82_Y26_N28
\idbreg|Mux40~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~12_combout\ = (\ifid_pipeline|instruction_out\(16) & (((\ifid_pipeline|instruction_out\(17)) # (\idbreg|reg[5][23]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[4][23]~regout\ & (!\ifid_pipeline|instruction_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[4][23]~regout\,
	datac => \ifid_pipeline|instruction_out\(17),
	datad => \idbreg|reg[5][23]~regout\,
	combout => \idbreg|Mux40~12_combout\);

-- Location: LCCOMB_X82_Y26_N4
\idbreg|Mux40~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux40~12_combout\ & (\idbreg|reg[7][23]~regout\)) # (!\idbreg|Mux40~12_combout\ & ((\idbreg|reg[6][23]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[7][23]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[6][23]~regout\,
	datad => \idbreg|Mux40~12_combout\,
	combout => \idbreg|Mux40~13_combout\);

-- Location: LCCOMB_X91_Y28_N26
\idbreg|Mux40~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux40~13_combout\)) # (!\idbreg|Mux32~3_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|Mux32~3_combout\ & (\idbreg|reg[1][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|Mux32~3_combout\,
	datac => \idbreg|reg[1][23]~regout\,
	datad => \idbreg|Mux40~13_combout\,
	combout => \idbreg|Mux40~14_combout\);

-- Location: LCCOMB_X91_Y28_N28
\idbreg|Mux40~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux40~14_combout\ & ((\idbreg|reg[3][23]~regout\))) # (!\idbreg|Mux40~14_combout\ & (\idbreg|reg[2][23]~regout\)))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux40~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[2][23]~regout\,
	datac => \idbreg|reg[3][23]~regout\,
	datad => \idbreg|Mux40~14_combout\,
	combout => \idbreg|Mux40~15_combout\);

-- Location: LCCOMB_X91_Y28_N6
\idbreg|Mux40~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~16_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~0_combout\) # ((\idbreg|Mux40~11_combout\)))) # (!\idbreg|Mux32~1_combout\ & (!\idbreg|Mux32~0_combout\ & ((\idbreg|Mux40~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux40~11_combout\,
	datad => \idbreg|Mux40~15_combout\,
	combout => \idbreg|Mux40~16_combout\);

-- Location: LCCOMB_X91_Y26_N20
\idbreg|Mux40~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux40~19_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux40~16_combout\ & (\idbreg|Mux40~18_combout\)) # (!\idbreg|Mux40~16_combout\ & ((\idbreg|Mux40~9_combout\))))) # (!\idbreg|Mux32~0_combout\ & (((\idbreg|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux40~18_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux40~9_combout\,
	datad => \idbreg|Mux40~16_combout\,
	combout => \idbreg|Mux40~19_combout\);

-- Location: LCFF_X91_Y26_N21
\idex_pipeline|read_data2_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux40~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(23));

-- Location: LCCOMB_X89_Y15_N18
\exula|ShiftRight1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~56_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(25))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(25),
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \idex_pipeline|read_data2_out\(23),
	combout => \exula|ShiftRight1~56_combout\);

-- Location: LCCOMB_X87_Y15_N20
\exula|ShiftRight1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~37_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(24)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(22),
	datac => \idex_pipeline|read_data2_out\(24),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight1~37_combout\);

-- Location: LCCOMB_X93_Y15_N8
\exula|ShiftRight1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~57_combout\ = (\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight1~56_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight1~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight1~56_combout\,
	datac => \exula|ShiftRight1~37_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight1~57_combout\);

-- Location: LCCOMB_X89_Y15_N8
\exula|ShiftRight1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~52_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(29))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(29),
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \idex_pipeline|read_data2_out\(27),
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight1~52_combout\);

-- Location: LCCOMB_X87_Y20_N4
\exula|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~16_combout\ = (\idex_pipeline|aluOP_out\(3) & \idex_pipeline|aluOP_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(3),
	datab => \idex_pipeline|aluOP_out\(2),
	combout => \exula|Mux7~16_combout\);

-- Location: LCCOMB_X91_Y16_N18
\exula|ShiftRight1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~51_combout\ = (\exmux2_1|Z[1]~2_combout\ & (((\idex_pipeline|read_data2_out\(31))))) # (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|read_data2_out\(31)))) # (!\exmux2_1|Z[0]~1_combout\ & 
-- (\idex_pipeline|read_data2_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(30),
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \idex_pipeline|read_data2_out\(31),
	combout => \exula|ShiftRight1~51_combout\);

-- Location: LCCOMB_X92_Y15_N4
\exula|ShiftRight1~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~81_combout\ = (!\exmux2_1|Z[3]~3_combout\ & ((\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight1~51_combout\))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftRight1~54_combout\,
	datad => \exula|ShiftRight1~51_combout\,
	combout => \exula|ShiftRight1~81_combout\);

-- Location: LCCOMB_X92_Y18_N2
\exula|ShiftRight1~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~97_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (((\idex_pipeline|reg_rd_out\(4))))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftRight1~79_combout\) # ((\exula|ShiftRight1~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~79_combout\,
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exula|ShiftRight1~81_combout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|ShiftRight1~97_combout\);

-- Location: LCCOMB_X87_Y20_N22
\exula|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux5~14_combout\ = (\exula|Mux5~13_combout\ & (((\exmux2_2|Z[31]~17_combout\)) # (!\exula|Mux7~16_combout\))) # (!\exula|Mux5~13_combout\ & (\exula|Mux7~16_combout\ & ((\exula|ShiftRight1~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux5~13_combout\,
	datab => \exula|Mux7~16_combout\,
	datac => \exmux2_2|Z[31]~17_combout\,
	datad => \exula|ShiftRight1~97_combout\,
	combout => \exula|Mux5~14_combout\);

-- Location: LCCOMB_X87_Y20_N24
\exula|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux5~15_combout\ = (\exula|Mux5~14_combout\ & (((!\idex_pipeline|aluOP_out\(0) & !\idex_pipeline|aluOP_out\(1))) # (!\exula|Mux7~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(0),
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \exula|Mux7~16_combout\,
	datad => \exula|Mux5~14_combout\,
	combout => \exula|Mux5~15_combout\);

-- Location: LCFF_X87_Y20_N25
\exmem_pipeline|adress_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exula|Mux5~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(26));

-- Location: LCFF_X94_Y24_N15
\memwb_pipeline|data_ula_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(26));

-- Location: LCCOMB_X89_Y24_N18
\ifmux4|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux5~0_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\SUBTRATOR_EX|result[26]~46_combout\) # ((\sel_mux_pc[1]~4_combout\)))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifsomador|result[26]~48_combout\ & !\sel_mux_pc[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[26]~46_combout\,
	datab => \ifsomador|result[26]~48_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \sel_mux_pc[1]~4_combout\,
	combout => \ifmux4|Mux5~0_combout\);

-- Location: LCCOMB_X89_Y24_N16
\ifmux4|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux5~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux5~0_combout\ & (\idbreg|Mux5~19_combout\)) # (!\ifmux4|Mux5~0_combout\ & ((\ifid_pipeline|instruction_out\(24)))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux5~19_combout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \ifmux4|Mux5~0_combout\,
	combout => \ifmux4|Mux5~1_combout\);

-- Location: LCFF_X89_Y24_N17
\ifpc|PC_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(26));

-- Location: LCCOMB_X89_Y25_N0
\idex_pipeline|read_data1_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data1_out[20]~feeder_combout\ = \idbreg|Mux11~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux11~19_combout\,
	combout => \idex_pipeline|read_data1_out[20]~feeder_combout\);

-- Location: LCFF_X89_Y25_N1
\idex_pipeline|read_data1_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data1_out[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(20));

-- Location: LCCOMB_X91_Y18_N0
\exmux2_1|Z[20]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[20]~5_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(20),
	combout => \exmux2_1|Z[20]~5_combout\);

-- Location: LCCOMB_X80_Y22_N20
\idbreg|reg[12][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[12][20]~feeder_combout\ = \wbmux4|Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux11~1_combout\,
	combout => \idbreg|reg[12][20]~feeder_combout\);

-- Location: LCFF_X80_Y22_N21
\idbreg|reg[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[12][20]~feeder_combout\,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][20]~regout\);

-- Location: LCFF_X81_Y22_N25
\idbreg|reg[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][20]~regout\);

-- Location: LCCOMB_X80_Y22_N28
\idbreg|Mux43~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~17_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[14][20]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][20]~regout\,
	datad => \idbreg|reg[14][20]~regout\,
	combout => \idbreg|Mux43~17_combout\);

-- Location: LCCOMB_X80_Y22_N22
\idbreg|reg[15][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][20]~feeder_combout\ = \wbmux4|Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux11~1_combout\,
	combout => \idbreg|reg[15][20]~feeder_combout\);

-- Location: LCFF_X80_Y22_N23
\idbreg|reg[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][20]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][20]~regout\);

-- Location: LCFF_X80_Y24_N11
\idbreg|reg[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][20]~regout\);

-- Location: LCCOMB_X81_Y25_N24
\idbreg|Mux43~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux43~17_combout\ & (\idbreg|reg[15][20]~regout\)) # (!\idbreg|Mux43~17_combout\ & ((\idbreg|reg[13][20]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (\idbreg|Mux43~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux43~17_combout\,
	datac => \idbreg|reg[15][20]~regout\,
	datad => \idbreg|reg[13][20]~regout\,
	combout => \idbreg|Mux43~18_combout\);

-- Location: LCFF_X82_Y27_N5
\idbreg|reg[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][20]~regout\);

-- Location: LCFF_X82_Y24_N3
\idbreg|reg[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][20]~regout\);

-- Location: LCFF_X82_Y27_N27
\idbreg|reg[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][20]~regout\);

-- Location: LCCOMB_X82_Y27_N30
\idbreg|Mux43~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~12_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[6][20]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[4][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[6][20]~regout\,
	datad => \idbreg|reg[4][20]~regout\,
	combout => \idbreg|Mux43~12_combout\);

-- Location: LCCOMB_X82_Y27_N4
\idbreg|Mux43~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~13_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux43~12_combout\ & ((\idbreg|reg[7][20]~regout\))) # (!\idbreg|Mux43~12_combout\ & (\idbreg|reg[5][20]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux43~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[5][20]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[7][20]~regout\,
	datad => \idbreg|Mux43~12_combout\,
	combout => \idbreg|Mux43~13_combout\);

-- Location: LCCOMB_X88_Y25_N18
\idbreg|Mux43~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~14_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & ((\idbreg|Mux43~13_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][20]~regout\)))) # (!\idbreg|Mux32~3_combout\ & (((\idbreg|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][20]~regout\,
	datab => \idbreg|Mux32~3_combout\,
	datac => \idbreg|Mux43~13_combout\,
	datad => \idbreg|Mux32~4_combout\,
	combout => \idbreg|Mux43~14_combout\);

-- Location: LCFF_X88_Y25_N21
\idbreg|reg[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][20]~regout\);

-- Location: LCFF_X88_Y27_N5
\idbreg|reg[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][20]~regout\);

-- Location: LCCOMB_X88_Y25_N20
\idbreg|Mux43~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux43~14_combout\ & ((\idbreg|reg[3][20]~regout\))) # (!\idbreg|Mux43~14_combout\ & (\idbreg|reg[2][20]~regout\)))) # (!\idbreg|Mux32~2_combout\ & (\idbreg|Mux43~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|Mux43~14_combout\,
	datac => \idbreg|reg[2][20]~regout\,
	datad => \idbreg|reg[3][20]~regout\,
	combout => \idbreg|Mux43~15_combout\);

-- Location: LCFF_X94_Y27_N9
\idbreg|reg[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][20]~regout\);

-- Location: LCFF_X93_Y27_N19
\idbreg|reg[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][20]~regout\);

-- Location: LCCOMB_X94_Y27_N8
\idbreg|Mux43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~2_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][20]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][20]~regout\,
	datad => \idbreg|reg[25][20]~regout\,
	combout => \idbreg|Mux43~2_combout\);

-- Location: LCFF_X94_Y27_N11
\idbreg|reg[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][20]~regout\);

-- Location: LCFF_X94_Y28_N9
\idbreg|reg[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][20]~regout\);

-- Location: LCCOMB_X94_Y27_N10
\idbreg|Mux43~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux43~2_combout\ & (\idbreg|reg[29][20]~regout\)) # (!\idbreg|Mux43~2_combout\ & ((\idbreg|reg[21][20]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (\idbreg|Mux43~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|Mux43~2_combout\,
	datac => \idbreg|reg[29][20]~regout\,
	datad => \idbreg|reg[21][20]~regout\,
	combout => \idbreg|Mux43~3_combout\);

-- Location: LCFF_X89_Y28_N13
\idbreg|reg[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][20]~regout\);

-- Location: LCFF_X89_Y28_N3
\idbreg|reg[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][20]~regout\);

-- Location: LCFF_X89_Y29_N21
\idbreg|reg[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][20]~regout\);

-- Location: LCCOMB_X89_Y28_N2
\idbreg|Mux43~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][20]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[19][20]~regout\,
	datad => \idbreg|reg[23][20]~regout\,
	combout => \idbreg|Mux43~9_combout\);

-- Location: LCCOMB_X89_Y28_N12
\idbreg|Mux43~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux43~9_combout\ & (\idbreg|reg[31][20]~regout\)) # (!\idbreg|Mux43~9_combout\ & ((\idbreg|reg[27][20]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux43~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[31][20]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[27][20]~regout\,
	datad => \idbreg|Mux43~9_combout\,
	combout => \idbreg|Mux43~10_combout\);

-- Location: LCFF_X81_Y28_N19
\idbreg|reg[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][20]~regout\);

-- Location: LCFF_X82_Y28_N9
\idbreg|reg[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][20]~regout\);

-- Location: LCCOMB_X82_Y28_N8
\idbreg|Mux43~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~6_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][20]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[24][20]~regout\,
	datac => \idbreg|reg[16][20]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux43~6_combout\);

-- Location: LCFF_X82_Y28_N11
\idbreg|reg[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][20]~regout\);

-- Location: LCFF_X81_Y28_N9
\idbreg|reg[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][20]~regout\);

-- Location: LCCOMB_X82_Y28_N10
\idbreg|Mux43~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux43~6_combout\ & (\idbreg|reg[28][20]~regout\)) # (!\idbreg|Mux43~6_combout\ & ((\idbreg|reg[20][20]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (\idbreg|Mux43~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|Mux43~6_combout\,
	datac => \idbreg|reg[28][20]~regout\,
	datad => \idbreg|reg[20][20]~regout\,
	combout => \idbreg|Mux43~7_combout\);

-- Location: LCFF_X85_Y30_N25
\idbreg|reg[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][20]~regout\);

-- Location: LCFF_X85_Y30_N19
\idbreg|reg[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][20]~regout\);

-- Location: LCFF_X89_Y29_N13
\idbreg|reg[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][20]~regout\);

-- Location: LCCOMB_X85_Y30_N18
\idbreg|Mux43~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~4_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][20]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[18][20]~regout\,
	datad => \idbreg|reg[22][20]~regout\,
	combout => \idbreg|Mux43~4_combout\);

-- Location: LCCOMB_X85_Y30_N24
\idbreg|Mux43~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux43~4_combout\ & (\idbreg|reg[30][20]~regout\)) # (!\idbreg|Mux43~4_combout\ & ((\idbreg|reg[26][20]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[30][20]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[26][20]~regout\,
	datad => \idbreg|Mux43~4_combout\,
	combout => \idbreg|Mux43~5_combout\);

-- Location: LCCOMB_X89_Y25_N22
\idbreg|Mux43~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~8_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux43~5_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|Mux43~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|Mux43~7_combout\,
	datad => \idbreg|Mux43~5_combout\,
	combout => \idbreg|Mux43~8_combout\);

-- Location: LCCOMB_X89_Y25_N28
\idbreg|Mux43~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux43~8_combout\ & ((\idbreg|Mux43~10_combout\))) # (!\idbreg|Mux43~8_combout\ & (\idbreg|Mux43~3_combout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux43~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux43~3_combout\,
	datac => \idbreg|Mux43~10_combout\,
	datad => \idbreg|Mux43~8_combout\,
	combout => \idbreg|Mux43~11_combout\);

-- Location: LCCOMB_X89_Y25_N14
\idbreg|Mux43~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~16_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\) # ((\idbreg|Mux43~11_combout\)))) # (!\idbreg|Mux32~0_combout\ & (!\idbreg|Mux32~1_combout\ & (\idbreg|Mux43~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux43~15_combout\,
	datad => \idbreg|Mux43~11_combout\,
	combout => \idbreg|Mux43~16_combout\);

-- Location: LCFF_X83_Y29_N15
\idbreg|reg[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][20]~regout\);

-- Location: LCFF_X83_Y30_N31
\idbreg|reg[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][20]~regout\);

-- Location: LCFF_X82_Y30_N11
\idbreg|reg[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][20]~regout\);

-- Location: LCCOMB_X83_Y30_N30
\idbreg|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~0_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|reg[9][20]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[8][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[8][20]~regout\,
	datad => \idbreg|reg[9][20]~regout\,
	combout => \idbreg|Mux43~0_combout\);

-- Location: LCCOMB_X82_Y29_N24
\idbreg|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~1_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux43~0_combout\ & (\idbreg|reg[11][20]~regout\)) # (!\idbreg|Mux43~0_combout\ & ((\idbreg|reg[10][20]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[11][20]~regout\,
	datac => \idbreg|reg[10][20]~regout\,
	datad => \idbreg|Mux43~0_combout\,
	combout => \idbreg|Mux43~1_combout\);

-- Location: LCCOMB_X89_Y25_N8
\idbreg|Mux43~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux43~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux43~16_combout\ & (\idbreg|Mux43~18_combout\)) # (!\idbreg|Mux43~16_combout\ & ((\idbreg|Mux43~1_combout\))))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux43~18_combout\,
	datac => \idbreg|Mux43~16_combout\,
	datad => \idbreg|Mux43~1_combout\,
	combout => \idbreg|Mux43~19_combout\);

-- Location: LCFF_X89_Y25_N9
\idex_pipeline|read_data2_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux43~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(20));

-- Location: LCFF_X92_Y21_N9
\exmem_pipeline|write_data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(20));

-- Location: LCFF_X91_Y23_N5
\exmem_pipeline|write_data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(23));

-- Location: LCCOMB_X83_Y22_N16
\exmem_pipeline|write_data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|write_data_out[24]~feeder_combout\ = \idex_pipeline|read_data2_out\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|read_data2_out\(24),
	combout => \exmem_pipeline|write_data_out[24]~feeder_combout\);

-- Location: LCFF_X83_Y22_N17
\exmem_pipeline|write_data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|write_data_out[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(24));

-- Location: LCCOMB_X88_Y22_N16
\exmem_pipeline|write_data_out[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|write_data_out[25]~feeder_combout\ = \idex_pipeline|read_data2_out\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|read_data2_out\(25),
	combout => \exmem_pipeline|write_data_out[25]~feeder_combout\);

-- Location: LCFF_X88_Y22_N17
\exmem_pipeline|write_data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|write_data_out[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(25));

-- Location: LCCOMB_X87_Y23_N18
\exmem_pipeline|write_data_out[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|write_data_out[26]~feeder_combout\ = \idex_pipeline|read_data2_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|read_data2_out\(26),
	combout => \exmem_pipeline|write_data_out[26]~feeder_combout\);

-- Location: LCFF_X87_Y23_N19
\exmem_pipeline|write_data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|write_data_out[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(26));

-- Location: LCFF_X88_Y22_N7
\exmem_pipeline|write_data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(27));

-- Location: LCFF_X92_Y20_N9
\exmem_pipeline|write_data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(29));

-- Location: LCFF_X91_Y21_N15
\exmem_pipeline|write_data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(30));

-- Location: LCCOMB_X83_Y22_N14
\exmem_pipeline|write_data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|write_data_out[31]~feeder_combout\ = \idex_pipeline|read_data2_out\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|read_data2_out\(31),
	combout => \exmem_pipeline|write_data_out[31]~feeder_combout\);

-- Location: LCFF_X83_Y22_N15
\exmem_pipeline|write_data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|write_data_out[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(31));

-- Location: M4K_X84_Y22
\mem_memdados|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mif_dados.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memdados:mem_memdados|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \exmem_pipeline|mem_write_out~regout\,
	clk0 => \ALT_INV_clk~combout\,
	portadatain => \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem_memdados|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCFF_X94_Y23_N1
\memwb_pipeline|write_data_breg_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(28));

-- Location: LCCOMB_X94_Y23_N0
\wbmux4|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux3~1_combout\ = (\wbmux4|Mux3~0_combout\) # ((!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|write_data_breg_out\(28) & \memwb_pipeline|mem_to_reg_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wbmux4|Mux3~0_combout\,
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|write_data_breg_out\(28),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux3~1_combout\);

-- Location: LCFF_X92_Y23_N31
\idbreg|reg[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][28]~regout\);

-- Location: LCFF_X91_Y23_N21
\idbreg|reg[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][28]~regout\);

-- Location: LCFF_X81_Y23_N5
\idbreg|reg[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][28]~regout\);

-- Location: LCFF_X80_Y23_N9
\idbreg|reg[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][28]~regout\);

-- Location: LCCOMB_X81_Y23_N4
\idbreg|Mux35~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~17_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[14][28]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][28]~regout\,
	datad => \idbreg|reg[14][28]~regout\,
	combout => \idbreg|Mux35~17_combout\);

-- Location: LCCOMB_X91_Y23_N30
\idbreg|Mux35~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux35~17_combout\ & (\idbreg|reg[15][28]~regout\)) # (!\idbreg|Mux35~17_combout\ & ((\idbreg|reg[13][28]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[15][28]~regout\,
	datac => \idbreg|reg[13][28]~regout\,
	datad => \idbreg|Mux35~17_combout\,
	combout => \idbreg|Mux35~18_combout\);

-- Location: LCFF_X82_Y23_N19
\idbreg|reg[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][28]~regout\);

-- Location: LCFF_X82_Y23_N13
\idbreg|reg[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][28]~regout\);

-- Location: LCFF_X82_Y29_N27
\idbreg|reg[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][28]~regout\);

-- Location: LCFF_X81_Y29_N13
\idbreg|reg[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][28]~regout\);

-- Location: LCCOMB_X81_Y29_N6
\idbreg|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~0_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|reg[9][28]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[8][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[9][28]~regout\,
	datad => \idbreg|reg[8][28]~regout\,
	combout => \idbreg|Mux35~0_combout\);

-- Location: LCCOMB_X82_Y23_N12
\idbreg|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~1_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux35~0_combout\ & (\idbreg|reg[11][28]~regout\)) # (!\idbreg|Mux35~0_combout\ & ((\idbreg|reg[10][28]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[11][28]~regout\,
	datac => \idbreg|reg[10][28]~regout\,
	datad => \idbreg|Mux35~0_combout\,
	combout => \idbreg|Mux35~1_combout\);

-- Location: LCFF_X86_Y23_N21
\idbreg|reg[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][28]~regout\);

-- Location: LCFF_X86_Y23_N15
\idbreg|reg[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][28]~regout\);

-- Location: LCFF_X83_Y27_N15
\idbreg|reg[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][28]~regout\);

-- Location: LCCOMB_X82_Y27_N8
\idbreg|reg[4][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[4][28]~feeder_combout\ = \wbmux4|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux3~1_combout\,
	combout => \idbreg|reg[4][28]~feeder_combout\);

-- Location: LCFF_X82_Y27_N9
\idbreg|reg[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[4][28]~feeder_combout\,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][28]~regout\);

-- Location: LCCOMB_X86_Y27_N20
\idbreg|reg[6][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[6][28]~feeder_combout\ = \wbmux4|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux3~1_combout\,
	combout => \idbreg|reg[6][28]~feeder_combout\);

-- Location: LCFF_X86_Y27_N21
\idbreg|reg[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[6][28]~feeder_combout\,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][28]~regout\);

-- Location: LCCOMB_X82_Y27_N2
\idbreg|Mux35~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~12_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[6][28]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[4][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[4][28]~regout\,
	datad => \idbreg|reg[6][28]~regout\,
	combout => \idbreg|Mux35~12_combout\);

-- Location: LCCOMB_X83_Y27_N14
\idbreg|Mux35~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~13_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux35~12_combout\ & ((\idbreg|reg[7][28]~regout\))) # (!\idbreg|Mux35~12_combout\ & (\idbreg|reg[5][28]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux35~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[5][28]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[7][28]~regout\,
	datad => \idbreg|Mux35~12_combout\,
	combout => \idbreg|Mux35~13_combout\);

-- Location: LCCOMB_X86_Y23_N12
\idbreg|Mux35~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~14_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & ((\idbreg|Mux35~13_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][28]~regout\)))) # (!\idbreg|Mux32~3_combout\ & (\idbreg|Mux32~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~3_combout\,
	datab => \idbreg|Mux32~4_combout\,
	datac => \idbreg|reg[1][28]~regout\,
	datad => \idbreg|Mux35~13_combout\,
	combout => \idbreg|Mux35~14_combout\);

-- Location: LCCOMB_X86_Y23_N20
\idbreg|Mux35~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux35~14_combout\ & (\idbreg|reg[3][28]~regout\)) # (!\idbreg|Mux35~14_combout\ & ((\idbreg|reg[2][28]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux35~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][28]~regout\,
	datab => \idbreg|Mux32~2_combout\,
	datac => \idbreg|reg[2][28]~regout\,
	datad => \idbreg|Mux35~14_combout\,
	combout => \idbreg|Mux35~15_combout\);

-- Location: LCFF_X86_Y31_N9
\idbreg|reg[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][28]~regout\);

-- Location: LCFF_X85_Y31_N9
\idbreg|reg[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][28]~regout\);

-- Location: LCFF_X86_Y31_N27
\idbreg|reg[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][28]~regout\);

-- Location: LCFF_X85_Y31_N3
\idbreg|reg[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][28]~regout\);

-- Location: LCCOMB_X85_Y31_N26
\idbreg|Mux35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~4_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[22][28]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[18][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[22][28]~regout\,
	datad => \idbreg|reg[18][28]~regout\,
	combout => \idbreg|Mux35~4_combout\);

-- Location: LCCOMB_X85_Y31_N8
\idbreg|Mux35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux35~4_combout\ & ((\idbreg|reg[30][28]~regout\))) # (!\idbreg|Mux35~4_combout\ & (\idbreg|reg[26][28]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[26][28]~regout\,
	datac => \idbreg|reg[30][28]~regout\,
	datad => \idbreg|Mux35~4_combout\,
	combout => \idbreg|Mux35~5_combout\);

-- Location: LCCOMB_X80_Y28_N30
\idbreg|reg[28][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[28][28]~feeder_combout\ = \wbmux4|Mux3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux3~1_combout\,
	combout => \idbreg|reg[28][28]~feeder_combout\);

-- Location: LCFF_X80_Y28_N31
\idbreg|reg[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[28][28]~feeder_combout\,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][28]~regout\);

-- Location: LCFF_X81_Y28_N17
\idbreg|reg[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][28]~regout\);

-- Location: LCFF_X81_Y28_N3
\idbreg|reg[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][28]~regout\);

-- Location: LCCOMB_X80_Y28_N28
\idbreg|Mux35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~6_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[24][28]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[16][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][28]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \ifid_pipeline|instruction_out\(19),
	datad => \idbreg|reg[24][28]~regout\,
	combout => \idbreg|Mux35~6_combout\);

-- Location: LCCOMB_X80_Y28_N10
\idbreg|Mux35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux35~6_combout\ & (\idbreg|reg[28][28]~regout\)) # (!\idbreg|Mux35~6_combout\ & ((\idbreg|reg[20][28]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[28][28]~regout\,
	datac => \idbreg|reg[20][28]~regout\,
	datad => \idbreg|Mux35~6_combout\,
	combout => \idbreg|Mux35~7_combout\);

-- Location: LCCOMB_X86_Y23_N8
\idbreg|Mux35~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~8_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|Mux35~5_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux35~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux35~5_combout\,
	datad => \idbreg|Mux35~7_combout\,
	combout => \idbreg|Mux35~8_combout\);

-- Location: LCFF_X91_Y30_N13
\idbreg|reg[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][28]~regout\);

-- Location: LCFF_X92_Y30_N5
\idbreg|reg[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][28]~regout\);

-- Location: LCFF_X91_Y30_N11
\idbreg|reg[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][28]~regout\);

-- Location: LCCOMB_X92_Y30_N2
\idbreg|Mux35~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][28]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[19][28]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[23][28]~regout\,
	combout => \idbreg|Mux35~9_combout\);

-- Location: LCCOMB_X91_Y27_N30
\idbreg|Mux35~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux35~9_combout\ & (\idbreg|reg[31][28]~regout\)) # (!\idbreg|Mux35~9_combout\ & ((\idbreg|reg[27][28]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux35~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[31][28]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[27][28]~regout\,
	datad => \idbreg|Mux35~9_combout\,
	combout => \idbreg|Mux35~10_combout\);

-- Location: LCCOMB_X86_Y23_N2
\idbreg|Mux35~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux35~8_combout\ & ((\idbreg|Mux35~10_combout\))) # (!\idbreg|Mux35~8_combout\ & (\idbreg|Mux35~3_combout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux35~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux35~3_combout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux35~8_combout\,
	datad => \idbreg|Mux35~10_combout\,
	combout => \idbreg|Mux35~11_combout\);

-- Location: LCCOMB_X86_Y23_N26
\idbreg|Mux35~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~16_combout\ = (\idbreg|Mux32~1_combout\ & (\idbreg|Mux32~0_combout\)) # (!\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~0_combout\ & ((\idbreg|Mux35~11_combout\))) # (!\idbreg|Mux32~0_combout\ & (\idbreg|Mux35~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux35~15_combout\,
	datad => \idbreg|Mux35~11_combout\,
	combout => \idbreg|Mux35~16_combout\);

-- Location: LCCOMB_X91_Y23_N0
\idbreg|Mux35~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux35~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux35~16_combout\ & (\idbreg|Mux35~18_combout\)) # (!\idbreg|Mux35~16_combout\ & ((\idbreg|Mux35~1_combout\))))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux35~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux35~18_combout\,
	datac => \idbreg|Mux35~1_combout\,
	datad => \idbreg|Mux35~16_combout\,
	combout => \idbreg|Mux35~19_combout\);

-- Location: LCFF_X91_Y23_N1
\idex_pipeline|read_data2_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux35~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(28));

-- Location: LCCOMB_X91_Y23_N6
\exmem_pipeline|write_data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|write_data_out[28]~feeder_combout\ = \idex_pipeline|read_data2_out\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|read_data2_out\(28),
	combout => \exmem_pipeline|write_data_out[28]~feeder_combout\);

-- Location: LCFF_X91_Y23_N7
\exmem_pipeline|write_data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|write_data_out[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(28));

-- Location: LCFF_X91_Y20_N15
\memwb_pipeline|write_data_breg_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(22));

-- Location: LCCOMB_X86_Y24_N28
\wbmux4|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux9~1_combout\ = (\wbmux4|Mux9~0_combout\) # ((\memwb_pipeline|mem_to_reg_out\(0) & (\memwb_pipeline|write_data_breg_out\(22) & !\memwb_pipeline|mem_to_reg_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wbmux4|Mux9~0_combout\,
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|write_data_breg_out\(22),
	datad => \memwb_pipeline|mem_to_reg_out\(1),
	combout => \wbmux4|Mux9~1_combout\);

-- Location: LCFF_X83_Y29_N31
\idbreg|reg[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][22]~regout\);

-- Location: LCCOMB_X91_Y29_N12
\idbreg|reg[9][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[9][22]~feeder_combout\ = \wbmux4|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux9~1_combout\,
	combout => \idbreg|reg[9][22]~feeder_combout\);

-- Location: LCFF_X91_Y29_N13
\idbreg|reg[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[9][22]~feeder_combout\,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][22]~regout\);

-- Location: LCCOMB_X83_Y29_N30
\idbreg|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~0_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|reg[9][22]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[8][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[8][22]~regout\,
	datad => \idbreg|reg[9][22]~regout\,
	combout => \idbreg|Mux41~0_combout\);

-- Location: LCFF_X83_Y29_N9
\idbreg|reg[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][22]~regout\);

-- Location: LCCOMB_X87_Y30_N16
\idbreg|reg[10][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[10][22]~feeder_combout\ = \wbmux4|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux9~1_combout\,
	combout => \idbreg|reg[10][22]~feeder_combout\);

-- Location: LCFF_X87_Y30_N17
\idbreg|reg[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[10][22]~feeder_combout\,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][22]~regout\);

-- Location: LCCOMB_X83_Y29_N8
\idbreg|Mux41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~1_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux41~0_combout\ & (\idbreg|reg[11][22]~regout\)) # (!\idbreg|Mux41~0_combout\ & ((\idbreg|reg[10][22]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (\idbreg|Mux41~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux41~0_combout\,
	datac => \idbreg|reg[11][22]~regout\,
	datad => \idbreg|reg[10][22]~regout\,
	combout => \idbreg|Mux41~1_combout\);

-- Location: LCFF_X81_Y23_N9
\idbreg|reg[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][22]~regout\);

-- Location: LCCOMB_X80_Y23_N22
\idbreg|reg[14][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[14][22]~feeder_combout\ = \wbmux4|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux9~1_combout\,
	combout => \idbreg|reg[14][22]~feeder_combout\);

-- Location: LCFF_X80_Y23_N23
\idbreg|reg[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[14][22]~feeder_combout\,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][22]~regout\);

-- Location: LCCOMB_X81_Y23_N8
\idbreg|Mux41~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~17_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[14][22]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][22]~regout\,
	datad => \idbreg|reg[14][22]~regout\,
	combout => \idbreg|Mux41~17_combout\);

-- Location: LCFF_X81_Y23_N11
\idbreg|reg[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][22]~regout\);

-- Location: LCCOMB_X85_Y23_N8
\idbreg|reg[15][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][22]~feeder_combout\ = \wbmux4|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux9~1_combout\,
	combout => \idbreg|reg[15][22]~feeder_combout\);

-- Location: LCFF_X85_Y23_N9
\idbreg|reg[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][22]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][22]~regout\);

-- Location: LCCOMB_X81_Y23_N10
\idbreg|Mux41~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux41~17_combout\ & ((\idbreg|reg[15][22]~regout\))) # (!\idbreg|Mux41~17_combout\ & (\idbreg|reg[13][22]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (\idbreg|Mux41~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux41~17_combout\,
	datac => \idbreg|reg[13][22]~regout\,
	datad => \idbreg|reg[15][22]~regout\,
	combout => \idbreg|Mux41~18_combout\);

-- Location: LCFF_X88_Y27_N27
\idbreg|reg[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][22]~regout\);

-- Location: LCFF_X87_Y26_N25
\idbreg|reg[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][22]~regout\);

-- Location: LCCOMB_X87_Y30_N6
\idbreg|reg[7][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[7][22]~feeder_combout\ = \wbmux4|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux9~1_combout\,
	combout => \idbreg|reg[7][22]~feeder_combout\);

-- Location: LCFF_X87_Y30_N7
\idbreg|reg[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[7][22]~feeder_combout\,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][22]~regout\);

-- Location: LCFF_X88_Y30_N15
\idbreg|reg[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][22]~regout\);

-- Location: LCCOMB_X88_Y30_N16
\idbreg|reg[4][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[4][22]~feeder_combout\ = \wbmux4|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux9~1_combout\,
	combout => \idbreg|reg[4][22]~feeder_combout\);

-- Location: LCFF_X88_Y30_N17
\idbreg|reg[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[4][22]~feeder_combout\,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][22]~regout\);

-- Location: LCFF_X83_Y30_N5
\idbreg|reg[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][22]~regout\);

-- Location: LCCOMB_X88_Y30_N2
\idbreg|Mux41~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~12_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[6][22]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[4][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[4][22]~regout\,
	datad => \idbreg|reg[6][22]~regout\,
	combout => \idbreg|Mux41~12_combout\);

-- Location: LCCOMB_X88_Y30_N14
\idbreg|Mux41~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~13_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux41~12_combout\ & (\idbreg|reg[7][22]~regout\)) # (!\idbreg|Mux41~12_combout\ & ((\idbreg|reg[5][22]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[7][22]~regout\,
	datac => \idbreg|reg[5][22]~regout\,
	datad => \idbreg|Mux41~12_combout\,
	combout => \idbreg|Mux41~13_combout\);

-- Location: LCFF_X87_Y26_N7
\idbreg|reg[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][22]~regout\);

-- Location: LCCOMB_X87_Y26_N28
\idbreg|Mux41~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux41~13_combout\)) # (!\idbreg|Mux32~3_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|Mux32~3_combout\ & ((\idbreg|reg[1][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|Mux32~3_combout\,
	datac => \idbreg|Mux41~13_combout\,
	datad => \idbreg|reg[1][22]~regout\,
	combout => \idbreg|Mux41~14_combout\);

-- Location: LCCOMB_X87_Y26_N24
\idbreg|Mux41~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux41~14_combout\ & (\idbreg|reg[3][22]~regout\)) # (!\idbreg|Mux41~14_combout\ & ((\idbreg|reg[2][22]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux41~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[3][22]~regout\,
	datac => \idbreg|reg[2][22]~regout\,
	datad => \idbreg|Mux41~14_combout\,
	combout => \idbreg|Mux41~15_combout\);

-- Location: LCFF_X91_Y30_N23
\idbreg|reg[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][22]~regout\);

-- Location: LCFF_X90_Y30_N29
\idbreg|reg[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][22]~regout\);

-- Location: LCCOMB_X92_Y30_N24
\idbreg|reg[19][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[19][22]~feeder_combout\ = \wbmux4|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux9~1_combout\,
	combout => \idbreg|reg[19][22]~feeder_combout\);

-- Location: LCFF_X92_Y30_N25
\idbreg|reg[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[19][22]~feeder_combout\,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][22]~regout\);

-- Location: LCFF_X91_Y30_N17
\idbreg|reg[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][22]~regout\);

-- Location: LCCOMB_X92_Y30_N18
\idbreg|Mux41~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][22]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[19][22]~regout\,
	datad => \idbreg|reg[23][22]~regout\,
	combout => \idbreg|Mux41~9_combout\);

-- Location: LCCOMB_X90_Y30_N28
\idbreg|Mux41~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux41~9_combout\ & ((\idbreg|reg[31][22]~regout\))) # (!\idbreg|Mux41~9_combout\ & (\idbreg|reg[27][22]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux41~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[27][22]~regout\,
	datac => \idbreg|reg[31][22]~regout\,
	datad => \idbreg|Mux41~9_combout\,
	combout => \idbreg|Mux41~10_combout\);

-- Location: LCCOMB_X79_Y25_N24
\idbreg|reg[28][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[28][22]~feeder_combout\ = \wbmux4|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux9~1_combout\,
	combout => \idbreg|reg[28][22]~feeder_combout\);

-- Location: LCFF_X79_Y25_N25
\idbreg|reg[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[28][22]~feeder_combout\,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][22]~regout\);

-- Location: LCFF_X80_Y29_N11
\idbreg|reg[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][22]~regout\);

-- Location: LCFF_X80_Y29_N29
\idbreg|reg[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][22]~regout\);

-- Location: LCCOMB_X79_Y25_N16
\idbreg|reg[24][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[24][22]~feeder_combout\ = \wbmux4|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux9~1_combout\,
	combout => \idbreg|reg[24][22]~feeder_combout\);

-- Location: LCFF_X79_Y25_N17
\idbreg|reg[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[24][22]~feeder_combout\,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][22]~regout\);

-- Location: LCCOMB_X80_Y29_N22
\idbreg|Mux41~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~6_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[24][22]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[16][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[16][22]~regout\,
	datac => \idbreg|reg[24][22]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux41~6_combout\);

-- Location: LCCOMB_X80_Y29_N10
\idbreg|Mux41~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux41~6_combout\ & (\idbreg|reg[28][22]~regout\)) # (!\idbreg|Mux41~6_combout\ & ((\idbreg|reg[20][22]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux41~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[28][22]~regout\,
	datac => \idbreg|reg[20][22]~regout\,
	datad => \idbreg|Mux41~6_combout\,
	combout => \idbreg|Mux41~7_combout\);

-- Location: LCFF_X87_Y31_N23
\idbreg|reg[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][22]~regout\);

-- Location: LCFF_X87_Y31_N5
\idbreg|reg[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][22]~regout\);

-- Location: LCFF_X86_Y31_N3
\idbreg|reg[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][22]~regout\);

-- Location: LCCOMB_X87_Y31_N12
\idbreg|Mux41~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~4_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19)) # ((\idbreg|reg[22][22]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[18][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[18][22]~regout\,
	datad => \idbreg|reg[22][22]~regout\,
	combout => \idbreg|Mux41~4_combout\);

-- Location: LCCOMB_X87_Y31_N22
\idbreg|Mux41~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux41~4_combout\ & ((\idbreg|reg[30][22]~regout\))) # (!\idbreg|Mux41~4_combout\ & (\idbreg|reg[26][22]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[26][22]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[30][22]~regout\,
	datad => \idbreg|Mux41~4_combout\,
	combout => \idbreg|Mux41~5_combout\);

-- Location: LCCOMB_X90_Y26_N16
\idbreg|Mux41~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~8_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux41~5_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|Mux41~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|Mux41~7_combout\,
	datad => \idbreg|Mux41~5_combout\,
	combout => \idbreg|Mux41~8_combout\);

-- Location: LCCOMB_X91_Y26_N2
\idbreg|Mux41~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux41~8_combout\ & ((\idbreg|Mux41~10_combout\))) # (!\idbreg|Mux41~8_combout\ & (\idbreg|Mux41~3_combout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux41~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux41~3_combout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux41~10_combout\,
	datad => \idbreg|Mux41~8_combout\,
	combout => \idbreg|Mux41~11_combout\);

-- Location: LCCOMB_X91_Y26_N28
\idbreg|Mux41~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~16_combout\ = (\idbreg|Mux32~1_combout\ & (\idbreg|Mux32~0_combout\)) # (!\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~0_combout\ & ((\idbreg|Mux41~11_combout\))) # (!\idbreg|Mux32~0_combout\ & (\idbreg|Mux41~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux41~15_combout\,
	datad => \idbreg|Mux41~11_combout\,
	combout => \idbreg|Mux41~16_combout\);

-- Location: LCCOMB_X91_Y26_N6
\idbreg|Mux41~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux41~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux41~16_combout\ & ((\idbreg|Mux41~18_combout\))) # (!\idbreg|Mux41~16_combout\ & (\idbreg|Mux41~1_combout\)))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux41~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux41~1_combout\,
	datac => \idbreg|Mux41~18_combout\,
	datad => \idbreg|Mux41~16_combout\,
	combout => \idbreg|Mux41~19_combout\);

-- Location: LCFF_X91_Y26_N7
\idex_pipeline|read_data2_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux41~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(22));

-- Location: LCFF_X91_Y20_N7
\exmem_pipeline|write_data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(22));

-- Location: LCCOMB_X92_Y27_N8
\memwb_pipeline|write_data_breg_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|write_data_breg_out[21]~feeder_combout\ = \mem_memdados|altsyncram_component|auto_generated|q_a\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(21),
	combout => \memwb_pipeline|write_data_breg_out[21]~feeder_combout\);

-- Location: LCFF_X92_Y27_N9
\memwb_pipeline|write_data_breg_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|write_data_breg_out[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(21));

-- Location: LCCOMB_X94_Y22_N8
\ifsomador|result[21]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[21]~38_combout\ = (\ifpc|PC_out\(21) & (!\ifsomador|result[20]~37\)) # (!\ifpc|PC_out\(21) & ((\ifsomador|result[20]~37\) # (GND)))
-- \ifsomador|result[21]~39\ = CARRY((!\ifsomador|result[20]~37\) # (!\ifpc|PC_out\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(21),
	datad => VCC,
	cin => \ifsomador|result[20]~37\,
	combout => \ifsomador|result[21]~38_combout\,
	cout => \ifsomador|result[21]~39\);

-- Location: LCFF_X93_Y22_N9
\ifid_pipeline|pc4_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifsomador|result[21]~38_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(21));

-- Location: LCFF_X93_Y22_N5
\idex_pipeline|PC4_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(21));

-- Location: LCCOMB_X92_Y27_N2
\exmem_pipeline|PC4_shift_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|PC4_shift_out[21]~feeder_combout\ = \idex_pipeline|PC4_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|PC4_out\(21),
	combout => \exmem_pipeline|PC4_shift_out[21]~feeder_combout\);

-- Location: LCFF_X92_Y27_N3
\exmem_pipeline|PC4_shift_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|PC4_shift_out[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(21));

-- Location: LCCOMB_X92_Y27_N24
\memwb_pipeline|PC4_shift_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[21]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(21),
	combout => \memwb_pipeline|PC4_shift_out[21]~feeder_combout\);

-- Location: LCFF_X92_Y27_N25
\memwb_pipeline|PC4_shift_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(21));

-- Location: LCCOMB_X88_Y21_N22
\exmux2_2|Z[21]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[21]~27_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datac => \idex_pipeline|read_data2_out\(21),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exmux2_2|Z[21]~27_combout\);

-- Location: LCCOMB_X92_Y24_N28
\idbreg|reg[15][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][21]~feeder_combout\ = \wbmux4|Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux10~1_combout\,
	combout => \idbreg|reg[15][21]~feeder_combout\);

-- Location: LCFF_X92_Y24_N29
\idbreg|reg[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][21]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][21]~regout\);

-- Location: LCFF_X80_Y24_N1
\idbreg|reg[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][21]~regout\);

-- Location: LCFF_X80_Y24_N7
\idbreg|reg[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][21]~regout\);

-- Location: LCCOMB_X80_Y24_N0
\idbreg|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~17_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[13][21]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & 
-- ((\idbreg|reg[12][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[13][21]~regout\,
	datad => \idbreg|reg[12][21]~regout\,
	combout => \idbreg|Mux10~17_combout\);

-- Location: LCCOMB_X89_Y25_N30
\idbreg|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~18_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux10~17_combout\ & ((\idbreg|reg[15][21]~regout\))) # (!\idbreg|Mux10~17_combout\ & (\idbreg|reg[14][21]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[14][21]~regout\,
	datab => \idbreg|reg[15][21]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|Mux10~17_combout\,
	combout => \idbreg|Mux10~18_combout\);

-- Location: LCFF_X82_Y29_N11
\idbreg|reg[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][21]~regout\);

-- Location: LCFF_X83_Y29_N25
\idbreg|reg[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][21]~regout\);

-- Location: LCFF_X82_Y29_N13
\idbreg|reg[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][21]~regout\);

-- Location: LCCOMB_X82_Y29_N6
\idbreg|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~10_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[10][21]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[8][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[8][21]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[10][21]~regout\,
	combout => \idbreg|Mux10~10_combout\);

-- Location: LCCOMB_X82_Y29_N10
\idbreg|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux10~10_combout\ & (\idbreg|reg[11][21]~regout\)) # (!\idbreg|Mux10~10_combout\ & ((\idbreg|reg[9][21]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[11][21]~regout\,
	datac => \idbreg|reg[9][21]~regout\,
	datad => \idbreg|Mux10~10_combout\,
	combout => \idbreg|Mux10~11_combout\);

-- Location: LCCOMB_X87_Y27_N14
\idbreg|reg[2][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[2][21]~feeder_combout\ = \wbmux4|Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux10~1_combout\,
	combout => \idbreg|reg[2][21]~feeder_combout\);

-- Location: LCFF_X87_Y27_N15
\idbreg|reg[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[2][21]~feeder_combout\,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][21]~regout\);

-- Location: LCCOMB_X83_Y26_N22
\idbreg|reg[3][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[3][21]~feeder_combout\ = \wbmux4|Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux10~1_combout\,
	combout => \idbreg|reg[3][21]~feeder_combout\);

-- Location: LCFF_X83_Y26_N23
\idbreg|reg[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[3][21]~feeder_combout\,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][21]~regout\);

-- Location: LCFF_X86_Y24_N11
\idbreg|reg[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][21]~regout\);

-- Location: LCFF_X85_Y27_N13
\idbreg|reg[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][21]~regout\);

-- Location: LCCOMB_X85_Y27_N2
\idbreg|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~12_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[5][21]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[4][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[4][21]~regout\,
	datad => \idbreg|reg[5][21]~regout\,
	combout => \idbreg|Mux10~12_combout\);

-- Location: LCFF_X85_Y27_N5
\idbreg|reg[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][21]~regout\);

-- Location: LCFF_X86_Y24_N19
\idbreg|reg[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][21]~regout\);

-- Location: LCCOMB_X85_Y27_N4
\idbreg|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~13_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux10~12_combout\ & (\idbreg|reg[7][21]~regout\)) # (!\idbreg|Mux10~12_combout\ & ((\idbreg|reg[6][21]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (\idbreg|Mux10~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux10~12_combout\,
	datac => \idbreg|reg[7][21]~regout\,
	datad => \idbreg|reg[6][21]~regout\,
	combout => \idbreg|Mux10~13_combout\);

-- Location: LCCOMB_X85_Y27_N6
\idbreg|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~14_combout\ = (\idbreg|Mux31~17_combout\ & ((\idbreg|Mux31~18_combout\ & ((\idbreg|Mux10~13_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][21]~regout\)))) # (!\idbreg|Mux31~17_combout\ & (((\idbreg|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][21]~regout\,
	datab => \idbreg|Mux31~17_combout\,
	datac => \idbreg|Mux10~13_combout\,
	datad => \idbreg|Mux31~18_combout\,
	combout => \idbreg|Mux10~14_combout\);

-- Location: LCCOMB_X85_Y27_N28
\idbreg|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux10~14_combout\ & ((\idbreg|reg[3][21]~regout\))) # (!\idbreg|Mux10~14_combout\ & (\idbreg|reg[2][21]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~14_combout\,
	datab => \idbreg|reg[2][21]~regout\,
	datac => \idbreg|reg[3][21]~regout\,
	datad => \idbreg|Mux10~14_combout\,
	combout => \idbreg|Mux10~15_combout\);

-- Location: LCCOMB_X89_Y25_N24
\idbreg|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~16_combout\ = (\idbreg|Mux31~13_combout\ & (\idbreg|Mux31~2_combout\)) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\ & (\idbreg|Mux10~11_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux10~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux10~11_combout\,
	datad => \idbreg|Mux10~15_combout\,
	combout => \idbreg|Mux10~16_combout\);

-- Location: LCFF_X92_Y27_N23
\idbreg|reg[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \wbmux4|Mux10~1_combout\,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][21]~regout\);

-- Location: LCFF_X93_Y27_N9
\idbreg|reg[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][21]~regout\);

-- Location: LCFF_X94_Y27_N5
\idbreg|reg[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][21]~regout\);

-- Location: LCCOMB_X93_Y27_N8
\idbreg|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][21]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][21]~regout\,
	datad => \idbreg|reg[17][21]~regout\,
	combout => \idbreg|Mux10~2_combout\);

-- Location: LCFF_X94_Y27_N7
\idbreg|reg[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][21]~regout\);

-- Location: LCCOMB_X92_Y27_N0
\idbreg|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux10~2_combout\ & ((\idbreg|reg[29][21]~regout\))) # (!\idbreg|Mux10~2_combout\ & (\idbreg|reg[21][21]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[21][21]~regout\,
	datac => \idbreg|Mux10~2_combout\,
	datad => \idbreg|reg[29][21]~regout\,
	combout => \idbreg|Mux10~3_combout\);

-- Location: LCFF_X81_Y28_N25
\idbreg|reg[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][21]~regout\);

-- Location: LCFF_X81_Y28_N7
\idbreg|reg[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][21]~regout\);

-- Location: LCCOMB_X81_Y28_N6
\idbreg|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[24][21]~regout\) # (\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][21]~regout\ & 
-- ((!\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][21]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][21]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux10~4_combout\);

-- Location: LCCOMB_X81_Y28_N24
\idbreg|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~5_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux10~4_combout\ & (\idbreg|reg[28][21]~regout\)) # (!\idbreg|Mux10~4_combout\ & ((\idbreg|reg[20][21]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[28][21]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[20][21]~regout\,
	datad => \idbreg|Mux10~4_combout\,
	combout => \idbreg|Mux10~5_combout\);

-- Location: LCCOMB_X92_Y27_N30
\idbreg|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~6_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & (\idbreg|Mux10~3_combout\)) # 
-- (!\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux10~3_combout\,
	datac => \idbreg|Mux10~5_combout\,
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux10~6_combout\);

-- Location: LCFF_X91_Y30_N21
\idbreg|reg[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][21]~regout\);

-- Location: LCFF_X91_Y30_N31
\idbreg|reg[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][21]~regout\);

-- Location: LCFF_X92_Y30_N13
\idbreg|reg[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][21]~regout\);

-- Location: LCCOMB_X91_Y30_N30
\idbreg|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][21]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][21]~regout\,
	datad => \idbreg|reg[19][21]~regout\,
	combout => \idbreg|Mux10~7_combout\);

-- Location: LCCOMB_X91_Y30_N4
\idbreg|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux10~7_combout\ & (\idbreg|reg[31][21]~regout\)) # (!\idbreg|Mux10~7_combout\ & ((\idbreg|reg[27][21]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[31][21]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[27][21]~regout\,
	datad => \idbreg|Mux10~7_combout\,
	combout => \idbreg|Mux10~8_combout\);

-- Location: LCFF_X88_Y29_N29
\idbreg|reg[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][21]~regout\);

-- Location: LCFF_X87_Y29_N11
\idbreg|reg[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][21]~regout\);

-- Location: LCFF_X88_Y29_N7
\idbreg|reg[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][21]~regout\);

-- Location: LCCOMB_X87_Y29_N10
\idbreg|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~0_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][21]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][21]~regout\,
	datad => \idbreg|reg[18][21]~regout\,
	combout => \idbreg|Mux10~0_combout\);

-- Location: LCCOMB_X92_Y29_N2
\idbreg|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~1_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux10~0_combout\ & (\idbreg|reg[30][21]~regout\)) # (!\idbreg|Mux10~0_combout\ & ((\idbreg|reg[26][21]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[30][21]~regout\,
	datab => \idbreg|reg[26][21]~regout\,
	datac => \ifid_pipeline|instruction_out\(24),
	datad => \idbreg|Mux10~0_combout\,
	combout => \idbreg|Mux10~1_combout\);

-- Location: LCCOMB_X92_Y27_N28
\idbreg|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux10~6_combout\ & (\idbreg|Mux10~8_combout\)) # (!\idbreg|Mux10~6_combout\ & ((\idbreg|Mux10~1_combout\))))) # (!\ifid_pipeline|instruction_out\(22) & (\idbreg|Mux10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux10~6_combout\,
	datac => \idbreg|Mux10~8_combout\,
	datad => \idbreg|Mux10~1_combout\,
	combout => \idbreg|Mux10~9_combout\);

-- Location: LCCOMB_X89_Y25_N20
\idbreg|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux10~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux10~16_combout\ & (\idbreg|Mux10~18_combout\)) # (!\idbreg|Mux10~16_combout\ & ((\idbreg|Mux10~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux10~18_combout\,
	datac => \idbreg|Mux10~16_combout\,
	datad => \idbreg|Mux10~9_combout\,
	combout => \idbreg|Mux10~19_combout\);

-- Location: LCCOMB_X91_Y25_N16
\idex_pipeline|read_data1_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data1_out[21]~feeder_combout\ = \idbreg|Mux10~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux10~19_combout\,
	combout => \idex_pipeline|read_data1_out[21]~feeder_combout\);

-- Location: LCFF_X91_Y25_N17
\idex_pipeline|read_data1_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data1_out[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(21));

-- Location: LCCOMB_X88_Y21_N16
\exula|a32~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~121_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & (\exmux2_2|Z[21]~27_combout\ & \idex_pipeline|read_data1_out\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC1_out~regout\,
	datab => \exmux2_2|Z[21]~27_combout\,
	datad => \idex_pipeline|read_data1_out\(21),
	combout => \exula|a32~121_combout\);

-- Location: LCCOMB_X87_Y19_N4
\exula|Add0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~65_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|read_data2_out\(21),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|Add0~65_combout\);

-- Location: LCCOMB_X87_Y15_N24
\exula|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~62_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|reg_rd_out\(4),
	datac => \idex_pipeline|read_data2_out\(20),
	datad => \idex_pipeline|aluOP_out\(2),
	combout => \exula|Add0~62_combout\);

-- Location: LCCOMB_X91_Y19_N20
\exula|Add0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~59_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(19),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|Add0~59_combout\);

-- Location: LCCOMB_X79_Y23_N30
\idbreg|reg[15][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][18]~feeder_combout\ = \wbmux4|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux13~1_combout\,
	combout => \idbreg|reg[15][18]~feeder_combout\);

-- Location: LCFF_X79_Y23_N31
\idbreg|reg[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][18]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][18]~regout\);

-- Location: LCFF_X80_Y24_N15
\idbreg|reg[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][18]~regout\);

-- Location: LCCOMB_X80_Y24_N14
\idbreg|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~17_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[14][18]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[12][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[12][18]~regout\,
	datad => \idbreg|reg[14][18]~regout\,
	combout => \idbreg|Mux13~17_combout\);

-- Location: LCFF_X80_Y24_N13
\idbreg|reg[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][18]~regout\);

-- Location: LCCOMB_X80_Y24_N24
\idbreg|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~18_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux13~17_combout\ & (\idbreg|reg[15][18]~regout\)) # (!\idbreg|Mux13~17_combout\ & ((\idbreg|reg[13][18]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[15][18]~regout\,
	datac => \idbreg|Mux13~17_combout\,
	datad => \idbreg|reg[13][18]~regout\,
	combout => \idbreg|Mux13~18_combout\);

-- Location: LCFF_X86_Y25_N3
\idbreg|reg[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][18]~regout\);

-- Location: LCFF_X86_Y25_N13
\idbreg|reg[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][18]~regout\);

-- Location: LCCOMB_X85_Y28_N30
\idbreg|reg[6][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[6][18]~feeder_combout\ = \wbmux4|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux13~1_combout\,
	combout => \idbreg|reg[6][18]~feeder_combout\);

-- Location: LCFF_X85_Y28_N31
\idbreg|reg[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[6][18]~feeder_combout\,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][18]~regout\);

-- Location: LCCOMB_X85_Y28_N12
\idbreg|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~12_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\idbreg|reg[6][18]~regout\) # (\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[4][18]~regout\ & ((!\ifid_pipeline|instruction_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[4][18]~regout\,
	datab => \idbreg|reg[6][18]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux13~12_combout\);

-- Location: LCCOMB_X86_Y25_N12
\idbreg|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux13~12_combout\ & ((\idbreg|reg[7][18]~regout\))) # (!\idbreg|Mux13~12_combout\ & (\idbreg|reg[5][18]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[5][18]~regout\,
	datac => \idbreg|reg[7][18]~regout\,
	datad => \idbreg|Mux13~12_combout\,
	combout => \idbreg|Mux13~13_combout\);

-- Location: LCCOMB_X86_Y25_N6
\idbreg|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux13~13_combout\) # (!\idbreg|Mux31~17_combout\)))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][18]~regout\ & (\idbreg|Mux31~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][18]~regout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|Mux31~17_combout\,
	datad => \idbreg|Mux13~13_combout\,
	combout => \idbreg|Mux13~14_combout\);

-- Location: LCFF_X87_Y26_N17
\idbreg|reg[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][18]~regout\);

-- Location: LCCOMB_X87_Y25_N18
\idbreg|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux13~14_combout\ & (\idbreg|reg[3][18]~regout\)) # (!\idbreg|Mux13~14_combout\ & ((\idbreg|reg[2][18]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][18]~regout\,
	datab => \idbreg|Mux31~14_combout\,
	datac => \idbreg|Mux13~14_combout\,
	datad => \idbreg|reg[2][18]~regout\,
	combout => \idbreg|Mux13~15_combout\);

-- Location: LCFF_X94_Y27_N3
\idbreg|reg[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][18]~regout\);

-- Location: LCCOMB_X93_Y30_N12
\idbreg|reg[21][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[21][18]~feeder_combout\ = \wbmux4|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux13~1_combout\,
	combout => \idbreg|reg[21][18]~feeder_combout\);

-- Location: LCFF_X93_Y30_N13
\idbreg|reg[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[21][18]~feeder_combout\,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][18]~regout\);

-- Location: LCCOMB_X94_Y27_N2
\idbreg|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~3_combout\ = (\idbreg|Mux13~2_combout\ & (((\idbreg|reg[29][18]~regout\)) # (!\ifid_pipeline|instruction_out\(23)))) # (!\idbreg|Mux13~2_combout\ & (\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[21][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux13~2_combout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[29][18]~regout\,
	datad => \idbreg|reg[21][18]~regout\,
	combout => \idbreg|Mux13~3_combout\);

-- Location: LCFF_X87_Y29_N17
\idbreg|reg[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][18]~regout\);

-- Location: LCFF_X86_Y29_N1
\idbreg|reg[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][18]~regout\);

-- Location: LCCOMB_X86_Y29_N0
\idbreg|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~4_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[22][18]~regout\) # ((\ifid_pipeline|instruction_out\(24))))) # (!\ifid_pipeline|instruction_out\(23) & (((\idbreg|reg[18][18]~regout\ & 
-- !\ifid_pipeline|instruction_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[22][18]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[18][18]~regout\,
	datad => \ifid_pipeline|instruction_out\(24),
	combout => \idbreg|Mux13~4_combout\);

-- Location: LCFF_X86_Y29_N11
\idbreg|reg[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][18]~regout\);

-- Location: LCCOMB_X86_Y29_N30
\idbreg|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux13~4_combout\ & (\idbreg|reg[30][18]~regout\)) # (!\idbreg|Mux13~4_combout\ & ((\idbreg|reg[26][18]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[30][18]~regout\,
	datac => \idbreg|Mux13~4_combout\,
	datad => \idbreg|reg[26][18]~regout\,
	combout => \idbreg|Mux13~5_combout\);

-- Location: LCFF_X80_Y29_N1
\idbreg|reg[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][18]~regout\);

-- Location: LCFF_X79_Y29_N13
\idbreg|reg[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][18]~regout\);

-- Location: LCCOMB_X79_Y29_N4
\idbreg|reg[24][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[24][18]~feeder_combout\ = \wbmux4|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux13~1_combout\,
	combout => \idbreg|reg[24][18]~feeder_combout\);

-- Location: LCFF_X79_Y29_N5
\idbreg|reg[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[24][18]~feeder_combout\,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][18]~regout\);

-- Location: LCFF_X80_Y29_N3
\idbreg|reg[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][18]~regout\);

-- Location: LCCOMB_X79_Y29_N30
\idbreg|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~6_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[24][18]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[16][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][18]~regout\,
	datad => \idbreg|reg[16][18]~regout\,
	combout => \idbreg|Mux13~6_combout\);

-- Location: LCCOMB_X79_Y29_N12
\idbreg|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux13~6_combout\ & ((\idbreg|reg[28][18]~regout\))) # (!\idbreg|Mux13~6_combout\ & (\idbreg|reg[20][18]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[20][18]~regout\,
	datac => \idbreg|reg[28][18]~regout\,
	datad => \idbreg|Mux13~6_combout\,
	combout => \idbreg|Mux13~7_combout\);

-- Location: LCCOMB_X87_Y22_N24
\idbreg|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~8_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|Mux13~5_combout\)) # (!\ifid_pipeline|instruction_out\(22) 
-- & ((\idbreg|Mux13~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux13~5_combout\,
	datad => \idbreg|Mux13~7_combout\,
	combout => \idbreg|Mux13~8_combout\);

-- Location: LCCOMB_X89_Y31_N4
\idbreg|reg[19][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[19][18]~feeder_combout\ = \wbmux4|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux13~1_combout\,
	combout => \idbreg|reg[19][18]~feeder_combout\);

-- Location: LCFF_X89_Y31_N5
\idbreg|reg[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[19][18]~feeder_combout\,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][18]~regout\);

-- Location: LCCOMB_X89_Y31_N6
\idbreg|reg[23][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[23][18]~feeder_combout\ = \wbmux4|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux13~1_combout\,
	combout => \idbreg|reg[23][18]~feeder_combout\);

-- Location: LCFF_X89_Y31_N7
\idbreg|reg[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[23][18]~feeder_combout\,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][18]~regout\);

-- Location: LCCOMB_X89_Y31_N2
\idbreg|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~9_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[23][18]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[19][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[19][18]~regout\,
	datad => \idbreg|reg[23][18]~regout\,
	combout => \idbreg|Mux13~9_combout\);

-- Location: LCCOMB_X90_Y30_N24
\idbreg|reg[31][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[31][18]~feeder_combout\ = \wbmux4|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux13~1_combout\,
	combout => \idbreg|reg[31][18]~feeder_combout\);

-- Location: LCFF_X90_Y30_N25
\idbreg|reg[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[31][18]~feeder_combout\,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][18]~regout\);

-- Location: LCCOMB_X89_Y30_N14
\idbreg|reg[27][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[27][18]~feeder_combout\ = \wbmux4|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux13~1_combout\,
	combout => \idbreg|reg[27][18]~feeder_combout\);

-- Location: LCFF_X89_Y30_N15
\idbreg|reg[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[27][18]~feeder_combout\,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][18]~regout\);

-- Location: LCCOMB_X90_Y30_N2
\idbreg|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~10_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux13~9_combout\ & (\idbreg|reg[31][18]~regout\)) # (!\idbreg|Mux13~9_combout\ & ((\idbreg|reg[27][18]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (\idbreg|Mux13~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|Mux13~9_combout\,
	datac => \idbreg|reg[31][18]~regout\,
	datad => \idbreg|reg[27][18]~regout\,
	combout => \idbreg|Mux13~10_combout\);

-- Location: LCCOMB_X87_Y22_N22
\idbreg|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux13~8_combout\ & ((\idbreg|Mux13~10_combout\))) # (!\idbreg|Mux13~8_combout\ & (\idbreg|Mux13~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux13~3_combout\,
	datac => \idbreg|Mux13~8_combout\,
	datad => \idbreg|Mux13~10_combout\,
	combout => \idbreg|Mux13~11_combout\);

-- Location: LCCOMB_X87_Y22_N28
\idbreg|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~16_combout\ = (\idbreg|Mux31~13_combout\ & (((\idbreg|Mux31~2_combout\) # (\idbreg|Mux13~11_combout\)))) # (!\idbreg|Mux31~13_combout\ & (\idbreg|Mux13~15_combout\ & (!\idbreg|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux13~15_combout\,
	datac => \idbreg|Mux31~2_combout\,
	datad => \idbreg|Mux13~11_combout\,
	combout => \idbreg|Mux13~16_combout\);

-- Location: LCCOMB_X87_Y22_N18
\idbreg|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux13~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux13~16_combout\ & ((\idbreg|Mux13~18_combout\))) # (!\idbreg|Mux13~16_combout\ & (\idbreg|Mux13~1_combout\)))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux13~1_combout\,
	datab => \idbreg|Mux13~18_combout\,
	datac => \idbreg|Mux31~2_combout\,
	datad => \idbreg|Mux13~16_combout\,
	combout => \idbreg|Mux13~19_combout\);

-- Location: LCCOMB_X87_Y22_N30
\idex_pipeline|read_data1_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data1_out[18]~feeder_combout\ = \idbreg|Mux13~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux13~19_combout\,
	combout => \idex_pipeline|read_data1_out[18]~feeder_combout\);

-- Location: LCFF_X87_Y22_N31
\idex_pipeline|read_data1_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data1_out[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(18));

-- Location: LCCOMB_X90_Y19_N12
\exmux2_1|Z[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[18]~18_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(18),
	combout => \exmux2_1|Z[18]~18_combout\);

-- Location: LCCOMB_X89_Y22_N22
\ifid_pipeline|instruction_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|instruction_out[14]~feeder_combout\ = \ifmem|altsyncram_component|auto_generated|q_a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifmem|altsyncram_component|auto_generated|q_a\(14),
	combout => \ifid_pipeline|instruction_out[14]~feeder_combout\);

-- Location: LCFF_X89_Y22_N23
\ifid_pipeline|instruction_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|instruction_out[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(14));

-- Location: LCFF_X94_Y23_N11
\ifid_pipeline|pc4_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(6));

-- Location: LCFF_X92_Y21_N27
\idex_pipeline|PC4_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(6));

-- Location: LCFF_X86_Y21_N1
\idex_pipeline|sign_ext_imm_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|instruction_out\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|sign_ext_imm_out\(0));

-- Location: LCCOMB_X92_Y21_N2
\exsomador|result[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[2]~0_combout\ = (\idex_pipeline|PC4_out\(2) & (\idex_pipeline|sign_ext_imm_out\(0) $ (VCC))) # (!\idex_pipeline|PC4_out\(2) & (\idex_pipeline|sign_ext_imm_out\(0) & VCC))
-- \exsomador|result[2]~1\ = CARRY((\idex_pipeline|PC4_out\(2) & \idex_pipeline|sign_ext_imm_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(2),
	datab => \idex_pipeline|sign_ext_imm_out\(0),
	datad => VCC,
	combout => \exsomador|result[2]~0_combout\,
	cout => \exsomador|result[2]~1\);

-- Location: LCCOMB_X92_Y21_N14
\exsomador|result[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[8]~12_combout\ = ((\idex_pipeline|PC4_out\(8) $ (\idex_pipeline|shamnt_out\(0) $ (!\exsomador|result[7]~11\)))) # (GND)
-- \exsomador|result[8]~13\ = CARRY((\idex_pipeline|PC4_out\(8) & ((\idex_pipeline|shamnt_out\(0)) # (!\exsomador|result[7]~11\))) # (!\idex_pipeline|PC4_out\(8) & (\idex_pipeline|shamnt_out\(0) & !\exsomador|result[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(8),
	datab => \idex_pipeline|shamnt_out\(0),
	datad => VCC,
	cin => \exsomador|result[7]~11\,
	combout => \exsomador|result[8]~12_combout\,
	cout => \exsomador|result[8]~13\);

-- Location: LCCOMB_X91_Y21_N10
\SUBTRATOR_EX|result[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[6]~6_combout\ = (\exsomador|result[6]~8_combout\ & (\SUBTRATOR_EX|result[5]~5\ & VCC)) # (!\exsomador|result[6]~8_combout\ & (!\SUBTRATOR_EX|result[5]~5\))
-- \SUBTRATOR_EX|result[6]~7\ = CARRY((!\exsomador|result[6]~8_combout\ & !\SUBTRATOR_EX|result[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exsomador|result[6]~8_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[5]~5\,
	combout => \SUBTRATOR_EX|result[6]~6_combout\,
	cout => \SUBTRATOR_EX|result[6]~7\);

-- Location: LCCOMB_X91_Y21_N16
\SUBTRATOR_EX|result[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[9]~12_combout\ = (\exsomador|result[9]~14_combout\ & ((GND) # (!\SUBTRATOR_EX|result[8]~11\))) # (!\exsomador|result[9]~14_combout\ & (\SUBTRATOR_EX|result[8]~11\ $ (GND)))
-- \SUBTRATOR_EX|result[9]~13\ = CARRY((\exsomador|result[9]~14_combout\) # (!\SUBTRATOR_EX|result[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exsomador|result[9]~14_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[8]~11\,
	combout => \SUBTRATOR_EX|result[9]~12_combout\,
	cout => \SUBTRATOR_EX|result[9]~13\);

-- Location: LCCOMB_X91_Y22_N18
\ifmux4|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux22~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\ifid_pipeline|instruction_out\(7)) # (\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & (\ifsomador|result[9]~14_combout\ & ((!\sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifsomador|result[9]~14_combout\,
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \ifid_pipeline|instruction_out\(7),
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux22~0_combout\);

-- Location: LCCOMB_X91_Y22_N20
\ifmux4|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux22~1_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\ifmux4|Mux22~0_combout\ & (\idbreg|Mux22~19_combout\)) # (!\ifmux4|Mux22~0_combout\ & ((\SUBTRATOR_EX|result[9]~12_combout\))))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifmux4|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux22~19_combout\,
	datab => \SUBTRATOR_EX|result[9]~12_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \ifmux4|Mux22~0_combout\,
	combout => \ifmux4|Mux22~1_combout\);

-- Location: LCFF_X91_Y22_N21
\ifpc|PC_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(9));

-- Location: LCCOMB_X94_Y23_N14
\ifsomador|result[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[8]~12_combout\ = (\ifpc|PC_out\(8) & (\ifsomador|result[7]~11\ $ (GND))) # (!\ifpc|PC_out\(8) & (!\ifsomador|result[7]~11\ & VCC))
-- \ifsomador|result[8]~13\ = CARRY((\ifpc|PC_out\(8) & !\ifsomador|result[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(8),
	datad => VCC,
	cin => \ifsomador|result[7]~11\,
	combout => \ifsomador|result[8]~12_combout\,
	cout => \ifsomador|result[8]~13\);

-- Location: LCCOMB_X94_Y23_N16
\ifsomador|result[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[9]~14_combout\ = (\ifpc|PC_out\(9) & (!\ifsomador|result[8]~13\)) # (!\ifpc|PC_out\(9) & ((\ifsomador|result[8]~13\) # (GND)))
-- \ifsomador|result[9]~15\ = CARRY((!\ifsomador|result[8]~13\) # (!\ifpc|PC_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(9),
	datad => VCC,
	cin => \ifsomador|result[8]~13\,
	combout => \ifsomador|result[9]~14_combout\,
	cout => \ifsomador|result[9]~15\);

-- Location: LCCOMB_X94_Y23_N18
\ifsomador|result[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[10]~16_combout\ = (\ifpc|PC_out\(10) & (\ifsomador|result[9]~15\ $ (GND))) # (!\ifpc|PC_out\(10) & (!\ifsomador|result[9]~15\ & VCC))
-- \ifsomador|result[10]~17\ = CARRY((\ifpc|PC_out\(10) & !\ifsomador|result[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(10),
	datad => VCC,
	cin => \ifsomador|result[9]~15\,
	combout => \ifsomador|result[10]~16_combout\,
	cout => \ifsomador|result[10]~17\);

-- Location: LCCOMB_X94_Y23_N20
\ifsomador|result[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[11]~18_combout\ = (\ifpc|PC_out\(11) & (!\ifsomador|result[10]~17\)) # (!\ifpc|PC_out\(11) & ((\ifsomador|result[10]~17\) # (GND)))
-- \ifsomador|result[11]~19\ = CARRY((!\ifsomador|result[10]~17\) # (!\ifpc|PC_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(11),
	datad => VCC,
	cin => \ifsomador|result[10]~17\,
	combout => \ifsomador|result[11]~18_combout\,
	cout => \ifsomador|result[11]~19\);

-- Location: LCCOMB_X94_Y23_N22
\ifsomador|result[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[12]~20_combout\ = (\ifpc|PC_out\(12) & (\ifsomador|result[11]~19\ $ (GND))) # (!\ifpc|PC_out\(12) & (!\ifsomador|result[11]~19\ & VCC))
-- \ifsomador|result[12]~21\ = CARRY((\ifpc|PC_out\(12) & !\ifsomador|result[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(12),
	datad => VCC,
	cin => \ifsomador|result[11]~19\,
	combout => \ifsomador|result[12]~20_combout\,
	cout => \ifsomador|result[12]~21\);

-- Location: LCFF_X94_Y23_N23
\ifid_pipeline|pc4_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(12));

-- Location: LCFF_X92_Y23_N7
\idex_pipeline|PC4_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(12));

-- Location: LCFF_X94_Y23_N19
\ifid_pipeline|pc4_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(10));

-- Location: LCCOMB_X93_Y21_N8
\idex_pipeline|PC4_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|PC4_out[10]~feeder_combout\ = \ifid_pipeline|pc4_out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|pc4_out\(10),
	combout => \idex_pipeline|PC4_out[10]~feeder_combout\);

-- Location: LCFF_X93_Y21_N9
\idex_pipeline|PC4_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|PC4_out[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(10));

-- Location: LCFF_X94_Y23_N17
\ifid_pipeline|pc4_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(9));

-- Location: LCFF_X93_Y21_N5
\idex_pipeline|PC4_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(9));

-- Location: LCCOMB_X92_Y21_N18
\exsomador|result[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[10]~16_combout\ = ((\idex_pipeline|shamnt_out\(2) $ (\idex_pipeline|PC4_out\(10) $ (!\exsomador|result[9]~15\)))) # (GND)
-- \exsomador|result[10]~17\ = CARRY((\idex_pipeline|shamnt_out\(2) & ((\idex_pipeline|PC4_out\(10)) # (!\exsomador|result[9]~15\))) # (!\idex_pipeline|shamnt_out\(2) & (\idex_pipeline|PC4_out\(10) & !\exsomador|result[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|shamnt_out\(2),
	datab => \idex_pipeline|PC4_out\(10),
	datad => VCC,
	cin => \exsomador|result[9]~15\,
	combout => \exsomador|result[10]~16_combout\,
	cout => \exsomador|result[10]~17\);

-- Location: LCCOMB_X92_Y21_N20
\exsomador|result[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[11]~18_combout\ = (\idex_pipeline|PC4_out\(11) & ((\idex_pipeline|shamnt_out\(3) & (\exsomador|result[10]~17\ & VCC)) # (!\idex_pipeline|shamnt_out\(3) & (!\exsomador|result[10]~17\)))) # (!\idex_pipeline|PC4_out\(11) & 
-- ((\idex_pipeline|shamnt_out\(3) & (!\exsomador|result[10]~17\)) # (!\idex_pipeline|shamnt_out\(3) & ((\exsomador|result[10]~17\) # (GND)))))
-- \exsomador|result[11]~19\ = CARRY((\idex_pipeline|PC4_out\(11) & (!\idex_pipeline|shamnt_out\(3) & !\exsomador|result[10]~17\)) # (!\idex_pipeline|PC4_out\(11) & ((!\exsomador|result[10]~17\) # (!\idex_pipeline|shamnt_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(11),
	datab => \idex_pipeline|shamnt_out\(3),
	datad => VCC,
	cin => \exsomador|result[10]~17\,
	combout => \exsomador|result[11]~18_combout\,
	cout => \exsomador|result[11]~19\);

-- Location: LCCOMB_X92_Y21_N24
\exsomador|result[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[13]~22_combout\ = (\idex_pipeline|PC4_out\(13) & ((\idex_pipeline|reg_rd_out\(0) & (\exsomador|result[12]~21\ & VCC)) # (!\idex_pipeline|reg_rd_out\(0) & (!\exsomador|result[12]~21\)))) # (!\idex_pipeline|PC4_out\(13) & 
-- ((\idex_pipeline|reg_rd_out\(0) & (!\exsomador|result[12]~21\)) # (!\idex_pipeline|reg_rd_out\(0) & ((\exsomador|result[12]~21\) # (GND)))))
-- \exsomador|result[13]~23\ = CARRY((\idex_pipeline|PC4_out\(13) & (!\idex_pipeline|reg_rd_out\(0) & !\exsomador|result[12]~21\)) # (!\idex_pipeline|PC4_out\(13) & ((!\exsomador|result[12]~21\) # (!\idex_pipeline|reg_rd_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(13),
	datab => \idex_pipeline|reg_rd_out\(0),
	datad => VCC,
	cin => \exsomador|result[12]~21\,
	combout => \exsomador|result[13]~22_combout\,
	cout => \exsomador|result[13]~23\);

-- Location: LCCOMB_X91_Y21_N18
\SUBTRATOR_EX|result[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[10]~14_combout\ = (\exsomador|result[10]~16_combout\ & (\SUBTRATOR_EX|result[9]~13\ & VCC)) # (!\exsomador|result[10]~16_combout\ & (!\SUBTRATOR_EX|result[9]~13\))
-- \SUBTRATOR_EX|result[10]~15\ = CARRY((!\exsomador|result[10]~16_combout\ & !\SUBTRATOR_EX|result[9]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[10]~16_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[9]~13\,
	combout => \SUBTRATOR_EX|result[10]~14_combout\,
	cout => \SUBTRATOR_EX|result[10]~15\);

-- Location: LCCOMB_X91_Y21_N20
\SUBTRATOR_EX|result[11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[11]~16_combout\ = (\exsomador|result[11]~18_combout\ & ((GND) # (!\SUBTRATOR_EX|result[10]~15\))) # (!\exsomador|result[11]~18_combout\ & (\SUBTRATOR_EX|result[10]~15\ $ (GND)))
-- \SUBTRATOR_EX|result[11]~17\ = CARRY((\exsomador|result[11]~18_combout\) # (!\SUBTRATOR_EX|result[10]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[11]~18_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[10]~15\,
	combout => \SUBTRATOR_EX|result[11]~16_combout\,
	cout => \SUBTRATOR_EX|result[11]~17\);

-- Location: LCCOMB_X91_Y21_N22
\SUBTRATOR_EX|result[12]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[12]~18_combout\ = (\exsomador|result[12]~20_combout\ & (\SUBTRATOR_EX|result[11]~17\ & VCC)) # (!\exsomador|result[12]~20_combout\ & (!\SUBTRATOR_EX|result[11]~17\))
-- \SUBTRATOR_EX|result[12]~19\ = CARRY((!\exsomador|result[12]~20_combout\ & !\SUBTRATOR_EX|result[11]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exsomador|result[12]~20_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[11]~17\,
	combout => \SUBTRATOR_EX|result[12]~18_combout\,
	cout => \SUBTRATOR_EX|result[12]~19\);

-- Location: LCCOMB_X91_Y21_N24
\SUBTRATOR_EX|result[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[13]~20_combout\ = (\exsomador|result[13]~22_combout\ & ((GND) # (!\SUBTRATOR_EX|result[12]~19\))) # (!\exsomador|result[13]~22_combout\ & (\SUBTRATOR_EX|result[12]~19\ $ (GND)))
-- \SUBTRATOR_EX|result[13]~21\ = CARRY((\exsomador|result[13]~22_combout\) # (!\SUBTRATOR_EX|result[12]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[13]~22_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[12]~19\,
	combout => \SUBTRATOR_EX|result[13]~20_combout\,
	cout => \SUBTRATOR_EX|result[13]~21\);

-- Location: LCCOMB_X91_Y21_N26
\SUBTRATOR_EX|result[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[14]~22_combout\ = (\exsomador|result[14]~24_combout\ & (\SUBTRATOR_EX|result[13]~21\ & VCC)) # (!\exsomador|result[14]~24_combout\ & (!\SUBTRATOR_EX|result[13]~21\))
-- \SUBTRATOR_EX|result[14]~23\ = CARRY((!\exsomador|result[14]~24_combout\ & !\SUBTRATOR_EX|result[13]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exsomador|result[14]~24_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[13]~21\,
	combout => \SUBTRATOR_EX|result[14]~22_combout\,
	cout => \SUBTRATOR_EX|result[14]~23\);

-- Location: LCCOMB_X91_Y21_N28
\SUBTRATOR_EX|result[15]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[15]~24_combout\ = (\exsomador|result[15]~26_combout\ & ((GND) # (!\SUBTRATOR_EX|result[14]~23\))) # (!\exsomador|result[15]~26_combout\ & (\SUBTRATOR_EX|result[14]~23\ $ (GND)))
-- \SUBTRATOR_EX|result[15]~25\ = CARRY((\exsomador|result[15]~26_combout\) # (!\SUBTRATOR_EX|result[14]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exsomador|result[15]~26_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[14]~23\,
	combout => \SUBTRATOR_EX|result[15]~24_combout\,
	cout => \SUBTRATOR_EX|result[15]~25\);

-- Location: LCCOMB_X91_Y22_N14
\ifmux4|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux16~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\ifid_pipeline|instruction_out\(13)) # (\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & (\ifsomador|result[15]~26_combout\ & ((!\sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifsomador|result[15]~26_combout\,
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \ifid_pipeline|instruction_out\(13),
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux16~0_combout\);

-- Location: LCCOMB_X91_Y22_N24
\ifmux4|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux16~1_combout\ = (\ifmux4|Mux16~0_combout\ & ((\idbreg|Mux16~19_combout\) # ((!\sel_mux_pc[0]~2_combout\)))) # (!\ifmux4|Mux16~0_combout\ & (((\SUBTRATOR_EX|result[15]~24_combout\ & \sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux16~19_combout\,
	datab => \SUBTRATOR_EX|result[15]~24_combout\,
	datac => \ifmux4|Mux16~0_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux16~1_combout\);

-- Location: LCFF_X91_Y22_N25
\ifpc|PC_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(15));

-- Location: LCCOMB_X94_Y23_N24
\ifsomador|result[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[13]~22_combout\ = (\ifpc|PC_out\(13) & (!\ifsomador|result[12]~21\)) # (!\ifpc|PC_out\(13) & ((\ifsomador|result[12]~21\) # (GND)))
-- \ifsomador|result[13]~23\ = CARRY((!\ifsomador|result[12]~21\) # (!\ifpc|PC_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(13),
	datad => VCC,
	cin => \ifsomador|result[12]~21\,
	combout => \ifsomador|result[13]~22_combout\,
	cout => \ifsomador|result[13]~23\);

-- Location: LCCOMB_X94_Y23_N26
\ifsomador|result[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[14]~24_combout\ = (\ifpc|PC_out\(14) & (\ifsomador|result[13]~23\ $ (GND))) # (!\ifpc|PC_out\(14) & (!\ifsomador|result[13]~23\ & VCC))
-- \ifsomador|result[14]~25\ = CARRY((\ifpc|PC_out\(14) & !\ifsomador|result[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(14),
	datad => VCC,
	cin => \ifsomador|result[13]~23\,
	combout => \ifsomador|result[14]~24_combout\,
	cout => \ifsomador|result[14]~25\);

-- Location: LCCOMB_X94_Y23_N28
\ifsomador|result[15]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[15]~26_combout\ = (\ifpc|PC_out\(15) & (!\ifsomador|result[14]~25\)) # (!\ifpc|PC_out\(15) & ((\ifsomador|result[14]~25\) # (GND)))
-- \ifsomador|result[15]~27\ = CARRY((!\ifsomador|result[14]~25\) # (!\ifpc|PC_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(15),
	datad => VCC,
	cin => \ifsomador|result[14]~25\,
	combout => \ifsomador|result[15]~26_combout\,
	cout => \ifsomador|result[15]~27\);

-- Location: LCFF_X94_Y23_N29
\ifid_pipeline|pc4_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[15]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(15));

-- Location: LCCOMB_X94_Y24_N10
\idex_pipeline|PC4_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|PC4_out[15]~feeder_combout\ = \ifid_pipeline|pc4_out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|pc4_out\(15),
	combout => \idex_pipeline|PC4_out[15]~feeder_combout\);

-- Location: LCFF_X94_Y24_N11
\idex_pipeline|PC4_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|PC4_out[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(15));

-- Location: LCFF_X91_Y23_N19
\ifid_pipeline|instruction_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(12));

-- Location: LCCOMB_X93_Y24_N26
\idex_pipeline|reg_rd_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|reg_rd_out[1]~feeder_combout\ = \ifid_pipeline|instruction_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|instruction_out\(12),
	combout => \idex_pipeline|reg_rd_out[1]~feeder_combout\);

-- Location: LCFF_X93_Y24_N27
\idex_pipeline|reg_rd_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|reg_rd_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|reg_rd_out\(1));

-- Location: LCCOMB_X92_Y21_N30
\exsomador|result[16]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[16]~28_combout\ = ((\idex_pipeline|reg_rd_out\(3) $ (\idex_pipeline|PC4_out\(16) $ (!\exsomador|result[15]~27\)))) # (GND)
-- \exsomador|result[16]~29\ = CARRY((\idex_pipeline|reg_rd_out\(3) & ((\idex_pipeline|PC4_out\(16)) # (!\exsomador|result[15]~27\))) # (!\idex_pipeline|reg_rd_out\(3) & (\idex_pipeline|PC4_out\(16) & !\exsomador|result[15]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(3),
	datab => \idex_pipeline|PC4_out\(16),
	datad => VCC,
	cin => \exsomador|result[15]~27\,
	combout => \exsomador|result[16]~28_combout\,
	cout => \exsomador|result[16]~29\);

-- Location: LCCOMB_X91_Y21_N30
\SUBTRATOR_EX|result[16]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[16]~26_combout\ = (\exsomador|result[16]~28_combout\ & (\SUBTRATOR_EX|result[15]~25\ & VCC)) # (!\exsomador|result[16]~28_combout\ & (!\SUBTRATOR_EX|result[15]~25\))
-- \SUBTRATOR_EX|result[16]~27\ = CARRY((!\exsomador|result[16]~28_combout\ & !\SUBTRATOR_EX|result[15]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[16]~28_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[15]~25\,
	combout => \SUBTRATOR_EX|result[16]~26_combout\,
	cout => \SUBTRATOR_EX|result[16]~27\);

-- Location: LCCOMB_X89_Y22_N0
\ifmux4|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux15~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & ((\sel_mux_pc[0]~2_combout\ & ((\SUBTRATOR_EX|result[16]~26_combout\))) # (!\sel_mux_pc[0]~2_combout\ & 
-- (\ifsomador|result[16]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifsomador|result[16]~28_combout\,
	datab => \SUBTRATOR_EX|result[16]~26_combout\,
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux15~0_combout\);

-- Location: LCCOMB_X89_Y22_N10
\ifmux4|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux15~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux15~0_combout\ & (\idbreg|Mux15~19_combout\)) # (!\ifmux4|Mux15~0_combout\ & ((\ifid_pipeline|instruction_out\(14)))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux15~19_combout\,
	datab => \ifid_pipeline|instruction_out\(14),
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \ifmux4|Mux15~0_combout\,
	combout => \ifmux4|Mux15~1_combout\);

-- Location: LCFF_X89_Y22_N11
\ifpc|PC_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(16));

-- Location: LCCOMB_X94_Y23_N30
\ifsomador|result[16]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[16]~28_combout\ = (\ifpc|PC_out\(16) & (\ifsomador|result[15]~27\ $ (GND))) # (!\ifpc|PC_out\(16) & (!\ifsomador|result[15]~27\ & VCC))
-- \ifsomador|result[16]~29\ = CARRY((\ifpc|PC_out\(16) & !\ifsomador|result[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(16),
	datad => VCC,
	cin => \ifsomador|result[15]~27\,
	combout => \ifsomador|result[16]~28_combout\,
	cout => \ifsomador|result[16]~29\);

-- Location: LCFF_X94_Y23_N31
\ifid_pipeline|pc4_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(16));

-- Location: LCCOMB_X93_Y23_N28
\idex_pipeline|PC4_out[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|PC4_out[16]~feeder_combout\ = \ifid_pipeline|pc4_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|pc4_out\(16),
	combout => \idex_pipeline|PC4_out[16]~feeder_combout\);

-- Location: LCFF_X93_Y23_N29
\idex_pipeline|PC4_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|PC4_out[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(16));

-- Location: LCCOMB_X92_Y20_N0
\exsomador|result[17]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[17]~30_combout\ = (\idex_pipeline|reg_rd_out\(4) & ((\idex_pipeline|PC4_out\(17) & (\exsomador|result[16]~29\ & VCC)) # (!\idex_pipeline|PC4_out\(17) & (!\exsomador|result[16]~29\)))) # (!\idex_pipeline|reg_rd_out\(4) & 
-- ((\idex_pipeline|PC4_out\(17) & (!\exsomador|result[16]~29\)) # (!\idex_pipeline|PC4_out\(17) & ((\exsomador|result[16]~29\) # (GND)))))
-- \exsomador|result[17]~31\ = CARRY((\idex_pipeline|reg_rd_out\(4) & (!\idex_pipeline|PC4_out\(17) & !\exsomador|result[16]~29\)) # (!\idex_pipeline|reg_rd_out\(4) & ((!\exsomador|result[16]~29\) # (!\idex_pipeline|PC4_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|PC4_out\(17),
	datad => VCC,
	cin => \exsomador|result[16]~29\,
	combout => \exsomador|result[17]~30_combout\,
	cout => \exsomador|result[17]~31\);

-- Location: LCCOMB_X91_Y20_N0
\SUBTRATOR_EX|result[17]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[17]~28_combout\ = (\exsomador|result[17]~30_combout\ & ((GND) # (!\SUBTRATOR_EX|result[16]~27\))) # (!\exsomador|result[17]~30_combout\ & (\SUBTRATOR_EX|result[16]~27\ $ (GND)))
-- \SUBTRATOR_EX|result[17]~29\ = CARRY((\exsomador|result[17]~30_combout\) # (!\SUBTRATOR_EX|result[16]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[17]~30_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[16]~27\,
	combout => \SUBTRATOR_EX|result[17]~28_combout\,
	cout => \SUBTRATOR_EX|result[17]~29\);

-- Location: LCCOMB_X90_Y21_N10
\ifmux4|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux14~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\sel_mux_pc[0]~2_combout\) # (\ifid_pipeline|instruction_out\(15))))) # (!\sel_mux_pc[1]~4_combout\ & (\ifsomador|result[17]~30_combout\ & (!\sel_mux_pc[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifsomador|result[17]~30_combout\,
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \ifid_pipeline|instruction_out\(15),
	combout => \ifmux4|Mux14~0_combout\);

-- Location: LCCOMB_X90_Y21_N0
\ifmux4|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux14~1_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\ifmux4|Mux14~0_combout\ & (\idbreg|Mux14~19_combout\)) # (!\ifmux4|Mux14~0_combout\ & ((\SUBTRATOR_EX|result[17]~28_combout\))))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifmux4|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux14~19_combout\,
	datab => \SUBTRATOR_EX|result[17]~28_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \ifmux4|Mux14~0_combout\,
	combout => \ifmux4|Mux14~1_combout\);

-- Location: LCFF_X90_Y21_N1
\ifpc|PC_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(17));

-- Location: LCCOMB_X94_Y22_N0
\ifsomador|result[17]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[17]~30_combout\ = (\ifpc|PC_out\(17) & (!\ifsomador|result[16]~29\)) # (!\ifpc|PC_out\(17) & ((\ifsomador|result[16]~29\) # (GND)))
-- \ifsomador|result[17]~31\ = CARRY((!\ifsomador|result[16]~29\) # (!\ifpc|PC_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(17),
	datad => VCC,
	cin => \ifsomador|result[16]~29\,
	combout => \ifsomador|result[17]~30_combout\,
	cout => \ifsomador|result[17]~31\);

-- Location: LCFF_X94_Y22_N1
\ifid_pipeline|pc4_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(17));

-- Location: LCFF_X93_Y22_N17
\idex_pipeline|PC4_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(17));

-- Location: LCCOMB_X93_Y24_N0
\exmem_pipeline|PC4_shift_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|PC4_shift_out[17]~feeder_combout\ = \idex_pipeline|PC4_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|PC4_out\(17),
	combout => \exmem_pipeline|PC4_shift_out[17]~feeder_combout\);

-- Location: LCFF_X93_Y24_N1
\exmem_pipeline|PC4_shift_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|PC4_shift_out[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(17));

-- Location: LCCOMB_X93_Y24_N22
\memwb_pipeline|PC4_shift_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[17]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(17),
	combout => \memwb_pipeline|PC4_shift_out[17]~feeder_combout\);

-- Location: LCFF_X93_Y24_N23
\memwb_pipeline|PC4_shift_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(17));

-- Location: LCFF_X91_Y28_N9
\idbreg|reg[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][17]~regout\);

-- Location: LCFF_X83_Y27_N1
\idbreg|reg[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][17]~regout\);

-- Location: LCCOMB_X82_Y27_N10
\idbreg|reg[4][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[4][17]~feeder_combout\ = \wbmux4|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux14~1_combout\,
	combout => \idbreg|reg[4][17]~feeder_combout\);

-- Location: LCFF_X82_Y27_N11
\idbreg|reg[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[4][17]~feeder_combout\,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][17]~regout\);

-- Location: LCCOMB_X83_Y27_N10
\idbreg|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~12_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[5][17]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[4][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[5][17]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|reg[4][17]~regout\,
	combout => \idbreg|Mux14~12_combout\);

-- Location: LCCOMB_X83_Y27_N0
\idbreg|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~13_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux14~12_combout\ & ((\idbreg|reg[7][17]~regout\))) # (!\idbreg|Mux14~12_combout\ & (\idbreg|reg[6][17]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[6][17]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[7][17]~regout\,
	datad => \idbreg|Mux14~12_combout\,
	combout => \idbreg|Mux14~13_combout\);

-- Location: LCCOMB_X91_Y28_N0
\idbreg|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~14_combout\ = (\idbreg|Mux31~17_combout\ & ((\idbreg|Mux31~18_combout\ & ((\idbreg|Mux14~13_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][17]~regout\)))) # (!\idbreg|Mux31~17_combout\ & (((\idbreg|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][17]~regout\,
	datab => \idbreg|Mux31~17_combout\,
	datac => \idbreg|Mux31~18_combout\,
	datad => \idbreg|Mux14~13_combout\,
	combout => \idbreg|Mux14~14_combout\);

-- Location: LCCOMB_X92_Y24_N8
\idbreg|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux14~14_combout\ & (\idbreg|reg[3][17]~regout\)) # (!\idbreg|Mux14~14_combout\ & ((\idbreg|reg[2][17]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][17]~regout\,
	datab => \idbreg|reg[2][17]~regout\,
	datac => \idbreg|Mux31~14_combout\,
	datad => \idbreg|Mux14~14_combout\,
	combout => \idbreg|Mux14~15_combout\);

-- Location: LCFF_X81_Y30_N27
\idbreg|reg[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][17]~regout\);

-- Location: LCFF_X82_Y30_N23
\idbreg|reg[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][17]~regout\);

-- Location: LCCOMB_X82_Y30_N28
\idbreg|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~10_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[10][17]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[8][17]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[10][17]~regout\,
	combout => \idbreg|Mux14~10_combout\);

-- Location: LCFF_X82_Y30_N21
\idbreg|reg[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][17]~regout\);

-- Location: LCFF_X81_Y30_N17
\idbreg|reg[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][17]~regout\);

-- Location: LCCOMB_X82_Y30_N20
\idbreg|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux14~10_combout\ & ((\idbreg|reg[11][17]~regout\))) # (!\idbreg|Mux14~10_combout\ & (\idbreg|reg[9][17]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (\idbreg|Mux14~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux14~10_combout\,
	datac => \idbreg|reg[9][17]~regout\,
	datad => \idbreg|reg[11][17]~regout\,
	combout => \idbreg|Mux14~11_combout\);

-- Location: LCCOMB_X92_Y24_N14
\idbreg|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~16_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux31~13_combout\) # ((\idbreg|Mux14~11_combout\)))) # (!\idbreg|Mux31~2_combout\ & (!\idbreg|Mux31~13_combout\ & (\idbreg|Mux14~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux14~15_combout\,
	datad => \idbreg|Mux14~11_combout\,
	combout => \idbreg|Mux14~16_combout\);

-- Location: LCFF_X86_Y31_N11
\idbreg|reg[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][17]~regout\);

-- Location: LCFF_X87_Y31_N29
\idbreg|reg[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][17]~regout\);

-- Location: LCCOMB_X86_Y31_N10
\idbreg|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~1_combout\ = (\idbreg|Mux14~0_combout\ & (((\idbreg|reg[30][17]~regout\)) # (!\ifid_pipeline|instruction_out\(24)))) # (!\idbreg|Mux14~0_combout\ & (\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[26][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux14~0_combout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[26][17]~regout\,
	datad => \idbreg|reg[30][17]~regout\,
	combout => \idbreg|Mux14~1_combout\);

-- Location: LCCOMB_X88_Y28_N18
\idbreg|reg[31][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[31][17]~feeder_combout\ = \wbmux4|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux14~1_combout\,
	combout => \idbreg|reg[31][17]~feeder_combout\);

-- Location: LCFF_X88_Y28_N19
\idbreg|reg[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[31][17]~feeder_combout\,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][17]~regout\);

-- Location: LCFF_X89_Y28_N17
\idbreg|reg[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][17]~regout\);

-- Location: LCFF_X89_Y29_N23
\idbreg|reg[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][17]~regout\);

-- Location: LCFF_X89_Y28_N27
\idbreg|reg[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][17]~regout\);

-- Location: LCCOMB_X89_Y29_N22
\idbreg|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][17]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][17]~regout\,
	datad => \idbreg|reg[19][17]~regout\,
	combout => \idbreg|Mux14~7_combout\);

-- Location: LCCOMB_X88_Y28_N24
\idbreg|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux14~7_combout\ & (\idbreg|reg[31][17]~regout\)) # (!\idbreg|Mux14~7_combout\ & ((\idbreg|reg[27][17]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[31][17]~regout\,
	datac => \idbreg|reg[27][17]~regout\,
	datad => \idbreg|Mux14~7_combout\,
	combout => \idbreg|Mux14~8_combout\);

-- Location: LCFF_X93_Y30_N29
\idbreg|reg[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][17]~regout\);

-- Location: LCFF_X93_Y30_N15
\idbreg|reg[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][17]~regout\);

-- Location: LCFF_X94_Y29_N25
\idbreg|reg[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][17]~regout\);

-- Location: LCFF_X94_Y29_N3
\idbreg|reg[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][17]~regout\);

-- Location: LCCOMB_X94_Y29_N4
\idbreg|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][17]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][17]~regout\,
	datad => \idbreg|reg[17][17]~regout\,
	combout => \idbreg|Mux14~2_combout\);

-- Location: LCCOMB_X93_Y30_N16
\idbreg|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux14~2_combout\ & ((\idbreg|reg[29][17]~regout\))) # (!\idbreg|Mux14~2_combout\ & (\idbreg|reg[21][17]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[21][17]~regout\,
	datac => \idbreg|reg[29][17]~regout\,
	datad => \idbreg|Mux14~2_combout\,
	combout => \idbreg|Mux14~3_combout\);

-- Location: LCCOMB_X88_Y28_N16
\idbreg|reg[20][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[20][17]~feeder_combout\ = \wbmux4|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux14~1_combout\,
	combout => \idbreg|reg[20][17]~feeder_combout\);

-- Location: LCFF_X88_Y28_N17
\idbreg|reg[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[20][17]~feeder_combout\,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][17]~regout\);

-- Location: LCFF_X79_Y28_N17
\idbreg|reg[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][17]~regout\);

-- Location: LCCOMB_X79_Y28_N16
\idbreg|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[24][17]~regout\) # (\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][17]~regout\ & 
-- ((!\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][17]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][17]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux14~4_combout\);

-- Location: LCCOMB_X80_Y28_N22
\idbreg|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~5_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux14~4_combout\ & (\idbreg|reg[28][17]~regout\)) # (!\idbreg|Mux14~4_combout\ & ((\idbreg|reg[20][17]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[28][17]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[20][17]~regout\,
	datad => \idbreg|Mux14~4_combout\,
	combout => \idbreg|Mux14~5_combout\);

-- Location: LCCOMB_X85_Y28_N26
\idbreg|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~6_combout\ = (\ifid_pipeline|instruction_out\(22) & (\ifid_pipeline|instruction_out\(21))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & (\idbreg|Mux14~3_combout\)) # (!\ifid_pipeline|instruction_out\(21) 
-- & ((\idbreg|Mux14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|Mux14~3_combout\,
	datad => \idbreg|Mux14~5_combout\,
	combout => \idbreg|Mux14~6_combout\);

-- Location: LCCOMB_X85_Y28_N24
\idbreg|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux14~6_combout\ & ((\idbreg|Mux14~8_combout\))) # (!\idbreg|Mux14~6_combout\ & (\idbreg|Mux14~1_combout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux14~1_combout\,
	datac => \idbreg|Mux14~8_combout\,
	datad => \idbreg|Mux14~6_combout\,
	combout => \idbreg|Mux14~9_combout\);

-- Location: LCCOMB_X91_Y24_N0
\idbreg|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux14~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux14~16_combout\ & (\idbreg|Mux14~18_combout\)) # (!\idbreg|Mux14~16_combout\ & ((\idbreg|Mux14~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux14~18_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux14~16_combout\,
	datad => \idbreg|Mux14~9_combout\,
	combout => \idbreg|Mux14~19_combout\);

-- Location: LCCOMB_X91_Y24_N18
\idex_pipeline|read_data1_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data1_out[17]~feeder_combout\ = \idbreg|Mux14~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux14~19_combout\,
	combout => \idex_pipeline|read_data1_out[17]~feeder_combout\);

-- Location: LCFF_X91_Y24_N19
\idex_pipeline|read_data1_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data1_out[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(17));

-- Location: LCCOMB_X90_Y20_N14
\exmux2_1|Z[17]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[17]~19_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(17),
	combout => \exmux2_1|Z[17]~19_combout\);

-- Location: LCCOMB_X87_Y15_N18
\exula|ShiftRight1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~38_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(20)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data2_out\(18),
	datac => \idex_pipeline|read_data2_out\(20),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight1~38_combout\);

-- Location: LCCOMB_X91_Y15_N28
\exula|ShiftRight0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~40_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(19)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data2_out\(17),
	datac => \idex_pipeline|read_data2_out\(19),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight0~40_combout\);

-- Location: LCCOMB_X92_Y15_N22
\exula|ShiftRight0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~74_combout\ = (\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight1~38_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftRight1~38_combout\,
	datad => \exula|ShiftRight0~40_combout\,
	combout => \exula|ShiftRight0~74_combout\);

-- Location: LCCOMB_X94_Y15_N8
\exula|ShiftRight0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~78_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight1~37_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~37_combout\,
	datac => \exula|ShiftRight1~37_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight0~78_combout\);

-- Location: LCCOMB_X94_Y15_N22
\exula|ShiftRight1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~39_combout\ = (!\exmux2_1|Z[3]~3_combout\ & ((\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight0~78_combout\))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exula|ShiftRight0~74_combout\,
	datac => \exula|ShiftRight0~78_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftRight1~39_combout\);

-- Location: LCCOMB_X90_Y15_N8
\exula|ShiftRight1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~35_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(28)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data2_out\(26),
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \idex_pipeline|read_data2_out\(28),
	combout => \exula|ShiftRight1~35_combout\);

-- Location: LCCOMB_X94_Y15_N14
\exula|ShiftRight0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~79_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight1~35_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftRight0~33_combout\,
	datad => \exula|ShiftRight1~35_combout\,
	combout => \exula|ShiftRight0~79_combout\);

-- Location: LCCOMB_X94_Y15_N12
\exula|ShiftRight1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~40_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(31))) # (!\exmux2_1|Z[1]~2_combout\ & ((\exula|ShiftRight1~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(31),
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \exula|ShiftRight1~36_combout\,
	combout => \exula|ShiftRight1~40_combout\);

-- Location: LCCOMB_X94_Y15_N0
\exula|ShiftRight1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~41_combout\ = (\exula|ShiftRight1~40_combout\) # ((!\exmux2_1|Z[2]~0_combout\ & \exula|ShiftRight0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftRight0~79_combout\,
	datad => \exula|ShiftRight1~40_combout\,
	combout => \exula|ShiftRight1~41_combout\);

-- Location: LCCOMB_X94_Y15_N26
\exula|ShiftRight1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~42_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftRight1~39_combout\) # ((\exmux2_1|Z[3]~3_combout\ & \exula|ShiftRight1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exula|ShiftRight1~39_combout\,
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exula|ShiftRight1~41_combout\,
	combout => \exula|ShiftRight1~42_combout\);

-- Location: LCCOMB_X93_Y18_N0
\exula|ShiftRight1~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~88_combout\ = (\exula|ShiftRight1~42_combout\) # ((\idex_pipeline|aluSRC2_out~regout\ & \idex_pipeline|reg_rd_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \exula|ShiftRight1~42_combout\,
	combout => \exula|ShiftRight1~88_combout\);

-- Location: LCFF_X88_Y21_N17
\exmem_pipeline|write_data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(1));

-- Location: LCFF_X82_Y23_N17
\idbreg|reg[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][2]~regout\);

-- Location: LCFF_X82_Y23_N7
\idbreg|reg[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][2]~regout\);

-- Location: LCFF_X83_Y29_N5
\idbreg|reg[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][2]~regout\);

-- Location: LCFF_X82_Y29_N17
\idbreg|reg[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][2]~regout\);

-- Location: LCCOMB_X83_Y29_N4
\idbreg|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~0_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[9][2]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[8][2]~regout\,
	datad => \idbreg|reg[9][2]~regout\,
	combout => \idbreg|Mux61~0_combout\);

-- Location: LCCOMB_X82_Y23_N6
\idbreg|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~1_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux61~0_combout\ & ((\idbreg|reg[11][2]~regout\))) # (!\idbreg|Mux61~0_combout\ & (\idbreg|reg[10][2]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[10][2]~regout\,
	datac => \idbreg|reg[11][2]~regout\,
	datad => \idbreg|Mux61~0_combout\,
	combout => \idbreg|Mux61~1_combout\);

-- Location: LCCOMB_X85_Y24_N8
\idbreg|reg[3][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[3][2]~feeder_combout\ = \wbmux4|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux29~1_combout\,
	combout => \idbreg|reg[3][2]~feeder_combout\);

-- Location: LCFF_X85_Y24_N9
\idbreg|reg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[3][2]~feeder_combout\,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][2]~regout\);

-- Location: LCFF_X86_Y23_N1
\idbreg|reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][2]~regout\);

-- Location: LCFF_X82_Y24_N17
\idbreg|reg[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][2]~regout\);

-- Location: LCFF_X81_Y24_N17
\idbreg|reg[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][2]~regout\);

-- Location: LCFF_X82_Y24_N31
\idbreg|reg[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][2]~regout\);

-- Location: LCCOMB_X81_Y24_N16
\idbreg|Mux61~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~12_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[6][2]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[4][2]~regout\,
	datad => \idbreg|reg[6][2]~regout\,
	combout => \idbreg|Mux61~12_combout\);

-- Location: LCCOMB_X82_Y24_N16
\idbreg|Mux61~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~13_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux61~12_combout\ & (\idbreg|reg[7][2]~regout\)) # (!\idbreg|Mux61~12_combout\ & ((\idbreg|reg[5][2]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[7][2]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[5][2]~regout\,
	datad => \idbreg|Mux61~12_combout\,
	combout => \idbreg|Mux61~13_combout\);

-- Location: LCCOMB_X86_Y23_N30
\idbreg|Mux61~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~14_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & ((\idbreg|Mux61~13_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][2]~regout\)))) # (!\idbreg|Mux32~3_combout\ & (((\idbreg|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~3_combout\,
	datab => \idbreg|reg[1][2]~regout\,
	datac => \idbreg|Mux61~13_combout\,
	datad => \idbreg|Mux32~4_combout\,
	combout => \idbreg|Mux61~14_combout\);

-- Location: LCCOMB_X86_Y23_N16
\idbreg|Mux61~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux61~14_combout\ & ((\idbreg|reg[3][2]~regout\))) # (!\idbreg|Mux61~14_combout\ & (\idbreg|reg[2][2]~regout\)))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux61~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[2][2]~regout\,
	datab => \idbreg|Mux32~2_combout\,
	datac => \idbreg|reg[3][2]~regout\,
	datad => \idbreg|Mux61~14_combout\,
	combout => \idbreg|Mux61~15_combout\);

-- Location: LCCOMB_X91_Y29_N4
\idbreg|reg[27][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[27][2]~feeder_combout\ = \wbmux4|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux29~1_combout\,
	combout => \idbreg|reg[27][2]~feeder_combout\);

-- Location: LCFF_X91_Y29_N5
\idbreg|reg[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[27][2]~feeder_combout\,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][2]~regout\);

-- Location: LCCOMB_X90_Y29_N30
\idbreg|reg[19][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[19][2]~feeder_combout\ = \wbmux4|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux29~1_combout\,
	combout => \idbreg|reg[19][2]~feeder_combout\);

-- Location: LCFF_X90_Y29_N31
\idbreg|reg[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[19][2]~feeder_combout\,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][2]~regout\);

-- Location: LCFF_X89_Y29_N9
\idbreg|reg[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][2]~regout\);

-- Location: LCCOMB_X90_Y29_N18
\idbreg|Mux61~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][2]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[19][2]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[23][2]~regout\,
	combout => \idbreg|Mux61~9_combout\);

-- Location: LCCOMB_X91_Y29_N18
\idbreg|Mux61~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux61~9_combout\ & (\idbreg|reg[31][2]~regout\)) # (!\idbreg|Mux61~9_combout\ & ((\idbreg|reg[27][2]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux61~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[31][2]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[27][2]~regout\,
	datad => \idbreg|Mux61~9_combout\,
	combout => \idbreg|Mux61~10_combout\);

-- Location: LCFF_X80_Y26_N29
\idbreg|reg[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][2]~regout\);

-- Location: LCFF_X80_Y28_N9
\idbreg|reg[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][2]~regout\);

-- Location: LCFF_X79_Y28_N5
\idbreg|reg[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][2]~regout\);

-- Location: LCFF_X79_Y28_N7
\idbreg|reg[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][2]~regout\);

-- Location: LCCOMB_X79_Y28_N6
\idbreg|Mux61~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~6_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][2]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[24][2]~regout\,
	datac => \idbreg|reg[16][2]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux61~6_combout\);

-- Location: LCCOMB_X80_Y26_N2
\idbreg|Mux61~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux61~6_combout\ & ((\idbreg|reg[28][2]~regout\))) # (!\idbreg|Mux61~6_combout\ & (\idbreg|reg[20][2]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[20][2]~regout\,
	datac => \idbreg|reg[28][2]~regout\,
	datad => \idbreg|Mux61~6_combout\,
	combout => \idbreg|Mux61~7_combout\);

-- Location: LCCOMB_X85_Y31_N4
\idbreg|reg[30][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[30][2]~feeder_combout\ = \wbmux4|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux29~1_combout\,
	combout => \idbreg|reg[30][2]~feeder_combout\);

-- Location: LCFF_X85_Y31_N5
\idbreg|reg[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[30][2]~feeder_combout\,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][2]~regout\);

-- Location: LCFF_X85_Y28_N1
\idbreg|reg[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][2]~regout\);

-- Location: LCCOMB_X85_Y31_N14
\idbreg|reg[18][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[18][2]~feeder_combout\ = \wbmux4|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux29~1_combout\,
	combout => \idbreg|reg[18][2]~feeder_combout\);

-- Location: LCFF_X85_Y31_N15
\idbreg|reg[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[18][2]~feeder_combout\,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][2]~regout\);

-- Location: LCFF_X86_Y31_N25
\idbreg|reg[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][2]~regout\);

-- Location: LCCOMB_X85_Y31_N22
\idbreg|Mux61~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~4_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][2]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[18][2]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[22][2]~regout\,
	combout => \idbreg|Mux61~4_combout\);

-- Location: LCCOMB_X85_Y31_N20
\idbreg|Mux61~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux61~4_combout\ & (\idbreg|reg[30][2]~regout\)) # (!\idbreg|Mux61~4_combout\ & ((\idbreg|reg[26][2]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[30][2]~regout\,
	datac => \idbreg|reg[26][2]~regout\,
	datad => \idbreg|Mux61~4_combout\,
	combout => \idbreg|Mux61~5_combout\);

-- Location: LCCOMB_X81_Y24_N8
\idbreg|Mux61~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~8_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|Mux61~5_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux61~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux61~7_combout\,
	datad => \idbreg|Mux61~5_combout\,
	combout => \idbreg|Mux61~8_combout\);

-- Location: LCFF_X93_Y26_N27
\idbreg|reg[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][2]~regout\);

-- Location: LCFF_X93_Y26_N21
\idbreg|reg[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][2]~regout\);

-- Location: LCCOMB_X94_Y26_N8
\idbreg|reg[17][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[17][2]~feeder_combout\ = \wbmux4|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux29~1_combout\,
	combout => \idbreg|reg[17][2]~feeder_combout\);

-- Location: LCFF_X94_Y26_N9
\idbreg|reg[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[17][2]~feeder_combout\,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][2]~regout\);

-- Location: LCFF_X94_Y25_N19
\idbreg|reg[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][2]~regout\);

-- Location: LCCOMB_X94_Y26_N6
\idbreg|Mux61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~2_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\idbreg|reg[25][2]~regout\) # (\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][2]~regout\ & ((!\ifid_pipeline|instruction_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[17][2]~regout\,
	datac => \idbreg|reg[25][2]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux61~2_combout\);

-- Location: LCCOMB_X93_Y26_N20
\idbreg|Mux61~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux61~2_combout\ & ((\idbreg|reg[29][2]~regout\))) # (!\idbreg|Mux61~2_combout\ & (\idbreg|reg[21][2]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[21][2]~regout\,
	datac => \idbreg|reg[29][2]~regout\,
	datad => \idbreg|Mux61~2_combout\,
	combout => \idbreg|Mux61~3_combout\);

-- Location: LCCOMB_X81_Y24_N10
\idbreg|Mux61~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux61~8_combout\ & (\idbreg|Mux61~10_combout\)) # (!\idbreg|Mux61~8_combout\ & ((\idbreg|Mux61~3_combout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux61~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux61~10_combout\,
	datac => \idbreg|Mux61~8_combout\,
	datad => \idbreg|Mux61~3_combout\,
	combout => \idbreg|Mux61~11_combout\);

-- Location: LCCOMB_X85_Y22_N28
\idbreg|Mux61~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~16_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\) # ((\idbreg|Mux61~11_combout\)))) # (!\idbreg|Mux32~0_combout\ & (!\idbreg|Mux32~1_combout\ & (\idbreg|Mux61~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux61~15_combout\,
	datad => \idbreg|Mux61~11_combout\,
	combout => \idbreg|Mux61~16_combout\);

-- Location: LCCOMB_X85_Y22_N26
\idbreg|Mux61~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux61~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux61~16_combout\ & (\idbreg|Mux61~18_combout\)) # (!\idbreg|Mux61~16_combout\ & ((\idbreg|Mux61~1_combout\))))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux61~18_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux61~1_combout\,
	datad => \idbreg|Mux61~16_combout\,
	combout => \idbreg|Mux61~19_combout\);

-- Location: LCFF_X85_Y22_N27
\idex_pipeline|read_data2_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux61~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(2));

-- Location: LCFF_X85_Y21_N27
\exmem_pipeline|write_data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(2));

-- Location: LCCOMB_X85_Y21_N16
\exmem_pipeline|write_data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|write_data_out[3]~feeder_combout\ = \idex_pipeline|read_data2_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|read_data2_out\(3),
	combout => \exmem_pipeline|write_data_out[3]~feeder_combout\);

-- Location: LCFF_X85_Y21_N17
\exmem_pipeline|write_data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|write_data_out[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(3));

-- Location: LCFF_X85_Y21_N7
\exmem_pipeline|write_data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(4));

-- Location: LCFF_X85_Y21_N29
\exmem_pipeline|write_data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(5));

-- Location: LCCOMB_X79_Y23_N0
\idbreg|reg[14][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[14][7]~feeder_combout\ = \wbmux4|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux24~1_combout\,
	combout => \idbreg|reg[14][7]~feeder_combout\);

-- Location: LCFF_X79_Y23_N1
\idbreg|reg[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[14][7]~feeder_combout\,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][7]~regout\);

-- Location: LCCOMB_X79_Y27_N4
\idbreg|reg[12][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[12][7]~feeder_combout\ = \wbmux4|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux24~1_combout\,
	combout => \idbreg|reg[12][7]~feeder_combout\);

-- Location: LCFF_X79_Y27_N5
\idbreg|reg[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[12][7]~feeder_combout\,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][7]~regout\);

-- Location: LCCOMB_X80_Y27_N2
\idbreg|reg[13][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[13][7]~feeder_combout\ = \wbmux4|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux24~1_combout\,
	combout => \idbreg|reg[13][7]~feeder_combout\);

-- Location: LCFF_X80_Y27_N3
\idbreg|reg[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[13][7]~feeder_combout\,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][7]~regout\);

-- Location: LCCOMB_X79_Y27_N2
\idbreg|Mux56~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~17_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[13][7]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][7]~regout\,
	datad => \idbreg|reg[13][7]~regout\,
	combout => \idbreg|Mux56~17_combout\);

-- Location: LCCOMB_X79_Y23_N26
\idbreg|Mux56~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~18_combout\ = (\idbreg|Mux56~17_combout\ & ((\idbreg|reg[15][7]~regout\) # ((!\ifid_pipeline|instruction_out\(17))))) # (!\idbreg|Mux56~17_combout\ & (((\idbreg|reg[14][7]~regout\ & \ifid_pipeline|instruction_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][7]~regout\,
	datab => \idbreg|reg[14][7]~regout\,
	datac => \idbreg|Mux56~17_combout\,
	datad => \ifid_pipeline|instruction_out\(17),
	combout => \idbreg|Mux56~18_combout\);

-- Location: LCFF_X86_Y29_N9
\idbreg|reg[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][7]~regout\);

-- Location: LCFF_X85_Y29_N15
\idbreg|reg[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][7]~regout\);

-- Location: LCCOMB_X86_Y29_N8
\idbreg|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~0_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19)) # ((\idbreg|reg[22][7]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[18][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[18][7]~regout\,
	datad => \idbreg|reg[22][7]~regout\,
	combout => \idbreg|Mux56~0_combout\);

-- Location: LCCOMB_X86_Y28_N0
\idbreg|reg[30][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[30][7]~feeder_combout\ = \wbmux4|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux24~1_combout\,
	combout => \idbreg|reg[30][7]~feeder_combout\);

-- Location: LCFF_X86_Y28_N1
\idbreg|reg[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[30][7]~feeder_combout\,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][7]~regout\);

-- Location: LCCOMB_X86_Y28_N6
\idbreg|Mux56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~1_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux56~0_combout\ & ((\idbreg|reg[30][7]~regout\))) # (!\idbreg|Mux56~0_combout\ & (\idbreg|reg[26][7]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[26][7]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|Mux56~0_combout\,
	datad => \idbreg|reg[30][7]~regout\,
	combout => \idbreg|Mux56~1_combout\);

-- Location: LCCOMB_X79_Y26_N24
\idbreg|reg[28][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[28][7]~feeder_combout\ = \wbmux4|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux24~1_combout\,
	combout => \idbreg|reg[28][7]~feeder_combout\);

-- Location: LCFF_X79_Y26_N25
\idbreg|reg[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[28][7]~feeder_combout\,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][7]~regout\);

-- Location: LCFF_X80_Y26_N25
\idbreg|reg[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][7]~regout\);

-- Location: LCFF_X80_Y26_N27
\idbreg|reg[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][7]~regout\);

-- Location: LCCOMB_X79_Y26_N12
\idbreg|reg[24][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[24][7]~feeder_combout\ = \wbmux4|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux24~1_combout\,
	combout => \idbreg|reg[24][7]~feeder_combout\);

-- Location: LCFF_X79_Y26_N13
\idbreg|reg[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[24][7]~feeder_combout\,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][7]~regout\);

-- Location: LCCOMB_X80_Y26_N26
\idbreg|Mux56~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~4_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[24][7]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[16][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[16][7]~regout\,
	datad => \idbreg|reg[24][7]~regout\,
	combout => \idbreg|Mux56~4_combout\);

-- Location: LCCOMB_X80_Y26_N8
\idbreg|Mux56~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux56~4_combout\ & (\idbreg|reg[28][7]~regout\)) # (!\idbreg|Mux56~4_combout\ & ((\idbreg|reg[20][7]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[28][7]~regout\,
	datac => \idbreg|reg[20][7]~regout\,
	datad => \idbreg|Mux56~4_combout\,
	combout => \idbreg|Mux56~5_combout\);

-- Location: LCFF_X93_Y26_N11
\idbreg|reg[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][7]~regout\);

-- Location: LCFF_X94_Y25_N23
\idbreg|reg[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][7]~regout\);

-- Location: LCCOMB_X94_Y25_N22
\idbreg|Mux56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~2_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][7]~regout\) # ((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (((\idbreg|reg[17][7]~regout\ & !\ifid_pipeline|instruction_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[25][7]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][7]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux56~2_combout\);

-- Location: LCCOMB_X93_Y26_N10
\idbreg|Mux56~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux56~2_combout\ & (\idbreg|reg[29][7]~regout\)) # (!\idbreg|Mux56~2_combout\ & ((\idbreg|reg[21][7]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[29][7]~regout\,
	datac => \idbreg|reg[21][7]~regout\,
	datad => \idbreg|Mux56~2_combout\,
	combout => \idbreg|Mux56~3_combout\);

-- Location: LCCOMB_X85_Y26_N20
\idbreg|Mux56~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~6_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux56~3_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux56~5_combout\,
	datad => \idbreg|Mux56~3_combout\,
	combout => \idbreg|Mux56~6_combout\);

-- Location: LCCOMB_X89_Y30_N16
\idbreg|reg[27][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[27][7]~feeder_combout\ = \wbmux4|Mux24~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux24~1_combout\,
	combout => \idbreg|reg[27][7]~feeder_combout\);

-- Location: LCFF_X89_Y30_N17
\idbreg|reg[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[27][7]~feeder_combout\,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][7]~regout\);

-- Location: LCFF_X90_Y28_N5
\idbreg|reg[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][7]~regout\);

-- Location: LCFF_X89_Y29_N1
\idbreg|reg[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][7]~regout\);

-- Location: LCCOMB_X90_Y28_N24
\idbreg|Mux56~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~7_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][7]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[19][7]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[23][7]~regout\,
	combout => \idbreg|Mux56~7_combout\);

-- Location: LCFF_X90_Y28_N11
\idbreg|reg[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][7]~regout\);

-- Location: LCCOMB_X90_Y28_N26
\idbreg|Mux56~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux56~7_combout\ & ((\idbreg|reg[31][7]~regout\))) # (!\idbreg|Mux56~7_combout\ & (\idbreg|reg[27][7]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux56~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[27][7]~regout\,
	datac => \idbreg|Mux56~7_combout\,
	datad => \idbreg|reg[31][7]~regout\,
	combout => \idbreg|Mux56~8_combout\);

-- Location: LCCOMB_X86_Y26_N12
\idbreg|Mux56~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~9_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux56~6_combout\ & ((\idbreg|Mux56~8_combout\))) # (!\idbreg|Mux56~6_combout\ & (\idbreg|Mux56~1_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux56~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux56~1_combout\,
	datac => \idbreg|Mux56~6_combout\,
	datad => \idbreg|Mux56~8_combout\,
	combout => \idbreg|Mux56~9_combout\);

-- Location: LCFF_X82_Y25_N5
\idbreg|reg[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][7]~regout\);

-- Location: LCFF_X82_Y25_N15
\idbreg|reg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][7]~regout\);

-- Location: LCFF_X82_Y26_N25
\idbreg|reg[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][7]~regout\);

-- Location: LCFF_X81_Y26_N23
\idbreg|reg[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][7]~regout\);

-- Location: LCCOMB_X82_Y26_N30
\idbreg|Mux56~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~12_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|reg[5][7]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[4][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[4][7]~regout\,
	datad => \idbreg|reg[5][7]~regout\,
	combout => \idbreg|Mux56~12_combout\);

-- Location: LCFF_X82_Y26_N15
\idbreg|reg[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][7]~regout\);

-- Location: LCFF_X81_Y26_N17
\idbreg|reg[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][7]~regout\);

-- Location: LCCOMB_X82_Y26_N14
\idbreg|Mux56~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux56~12_combout\ & ((\idbreg|reg[7][7]~regout\))) # (!\idbreg|Mux56~12_combout\ & (\idbreg|reg[6][7]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (\idbreg|Mux56~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux56~12_combout\,
	datac => \idbreg|reg[6][7]~regout\,
	datad => \idbreg|reg[7][7]~regout\,
	combout => \idbreg|Mux56~13_combout\);

-- Location: LCCOMB_X82_Y25_N14
\idbreg|Mux56~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux56~13_combout\)) # (!\idbreg|Mux32~3_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|Mux32~3_combout\ & (\idbreg|reg[1][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|Mux32~3_combout\,
	datac => \idbreg|reg[1][7]~regout\,
	datad => \idbreg|Mux56~13_combout\,
	combout => \idbreg|Mux56~14_combout\);

-- Location: LCCOMB_X82_Y25_N4
\idbreg|Mux56~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux56~14_combout\ & (\idbreg|reg[3][7]~regout\)) # (!\idbreg|Mux56~14_combout\ & ((\idbreg|reg[2][7]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux56~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][7]~regout\,
	datab => \idbreg|Mux32~2_combout\,
	datac => \idbreg|reg[2][7]~regout\,
	datad => \idbreg|Mux56~14_combout\,
	combout => \idbreg|Mux56~15_combout\);

-- Location: LCFF_X83_Y26_N25
\idbreg|reg[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][7]~regout\);

-- Location: LCFF_X82_Y23_N11
\idbreg|reg[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][7]~regout\);

-- Location: LCFF_X83_Y30_N29
\idbreg|reg[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][7]~regout\);

-- Location: LCCOMB_X83_Y30_N26
\idbreg|Mux56~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~10_combout\ = (\ifid_pipeline|instruction_out\(16) & (((\ifid_pipeline|instruction_out\(17))))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[10][7]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[8][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[10][7]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \ifid_pipeline|instruction_out\(17),
	datad => \idbreg|reg[8][7]~regout\,
	combout => \idbreg|Mux56~10_combout\);

-- Location: LCCOMB_X82_Y23_N10
\idbreg|Mux56~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux56~10_combout\ & ((\idbreg|reg[11][7]~regout\))) # (!\idbreg|Mux56~10_combout\ & (\idbreg|reg[9][7]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux56~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[9][7]~regout\,
	datac => \idbreg|reg[11][7]~regout\,
	datad => \idbreg|Mux56~10_combout\,
	combout => \idbreg|Mux56~11_combout\);

-- Location: LCCOMB_X82_Y25_N10
\idbreg|Mux56~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~16_combout\ = (\idbreg|Mux32~0_combout\ & (\idbreg|Mux32~1_combout\)) # (!\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\ & ((\idbreg|Mux56~11_combout\))) # (!\idbreg|Mux32~1_combout\ & (\idbreg|Mux56~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux56~15_combout\,
	datad => \idbreg|Mux56~11_combout\,
	combout => \idbreg|Mux56~16_combout\);

-- Location: LCCOMB_X86_Y22_N4
\idbreg|Mux56~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux56~19_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux56~16_combout\ & (\idbreg|Mux56~18_combout\)) # (!\idbreg|Mux56~16_combout\ & ((\idbreg|Mux56~9_combout\))))) # (!\idbreg|Mux32~0_combout\ & (((\idbreg|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux56~18_combout\,
	datac => \idbreg|Mux56~9_combout\,
	datad => \idbreg|Mux56~16_combout\,
	combout => \idbreg|Mux56~19_combout\);

-- Location: LCFF_X86_Y22_N31
\idex_pipeline|read_data2_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux56~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(7));

-- Location: LCCOMB_X91_Y24_N6
\exmem_pipeline|write_data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|write_data_out[7]~feeder_combout\ = \idex_pipeline|read_data2_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|read_data2_out\(7),
	combout => \exmem_pipeline|write_data_out[7]~feeder_combout\);

-- Location: LCFF_X91_Y24_N7
\exmem_pipeline|write_data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|write_data_out[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(7));

-- Location: LCFF_X91_Y20_N9
\exmem_pipeline|write_data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(10));

-- Location: LCCOMB_X89_Y24_N10
\exmem_pipeline|write_data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|write_data_out[12]~feeder_combout\ = \idex_pipeline|read_data2_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|read_data2_out\(12),
	combout => \exmem_pipeline|write_data_out[12]~feeder_combout\);

-- Location: LCFF_X89_Y24_N11
\exmem_pipeline|write_data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|write_data_out[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(12));

-- Location: LCCOMB_X92_Y16_N28
\exula|ShiftRight0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~72_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|aluSRC1_out~regout\ & (\idex_pipeline|shamnt_out\(2))) # (!\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|read_data1_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|shamnt_out\(2),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(2),
	combout => \exula|ShiftRight0~72_combout\);

-- Location: LCCOMB_X93_Y15_N20
\exula|ShiftRight0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~103_combout\ = (\exmux2_2|Z[15]~1_combout\) # ((\exula|ShiftRight0~72_combout\ & ((\exula|ShiftRight1~53_combout\) # (\exula|ShiftRight1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~53_combout\,
	datab => \exula|ShiftRight0~72_combout\,
	datac => \exmux2_2|Z[15]~1_combout\,
	datad => \exula|ShiftRight1~52_combout\,
	combout => \exula|ShiftRight0~103_combout\);

-- Location: LCCOMB_X93_Y15_N22
\exula|ShiftRight0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~102_combout\ = (\exula|ShiftRight0~67_combout\ & ((\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight1~56_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~67_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftRight1~37_combout\,
	datad => \exula|ShiftRight1~56_combout\,
	combout => \exula|ShiftRight0~102_combout\);

-- Location: LCCOMB_X93_Y17_N10
\exula|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux23~5_combout\ = (!\exmux2_1|Z[4]~4_combout\ & (!\exula|Mux28~3_combout\ & (!\exula|ShiftLeft0~28_combout\ & \exmux2_1|Z[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[4]~4_combout\,
	datab => \exula|Mux28~3_combout\,
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exmux2_1|Z[3]~3_combout\,
	combout => \exula|Mux23~5_combout\);

-- Location: LCCOMB_X92_Y19_N18
\exula|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux22~8_combout\ = (\idex_pipeline|aluOP_out\(3) & (!\exula|Mux23~5_combout\ & ((!\exula|Mux28~5_combout\) # (!\exula|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux31~8_combout\,
	datab => \exula|Mux28~5_combout\,
	datac => \idex_pipeline|aluOP_out\(3),
	datad => \exula|Mux23~5_combout\,
	combout => \exula|Mux22~8_combout\);

-- Location: LCFF_X79_Y24_N1
\idbreg|reg[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][14]~regout\);

-- Location: LCFF_X80_Y24_N23
\idbreg|reg[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][14]~regout\);

-- Location: LCCOMB_X79_Y24_N6
\idbreg|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~17_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[14][14]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[12][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[14][14]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[12][14]~regout\,
	combout => \idbreg|Mux17~17_combout\);

-- Location: LCCOMB_X79_Y24_N18
\idbreg|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~18_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux17~17_combout\ & ((\idbreg|reg[15][14]~regout\))) # (!\idbreg|Mux17~17_combout\ & (\idbreg|reg[13][14]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[13][14]~regout\,
	datab => \idbreg|reg[15][14]~regout\,
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|Mux17~17_combout\,
	combout => \idbreg|Mux17~18_combout\);

-- Location: LCFF_X82_Y30_N5
\idbreg|reg[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][14]~regout\);

-- Location: LCFF_X81_Y30_N15
\idbreg|reg[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][14]~regout\);

-- Location: LCCOMB_X82_Y30_N18
\idbreg|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~0_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[9][14]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[8][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[9][14]~regout\,
	datad => \idbreg|reg[8][14]~regout\,
	combout => \idbreg|Mux17~0_combout\);

-- Location: LCCOMB_X82_Y30_N4
\idbreg|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~1_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux17~0_combout\ & (\idbreg|reg[11][14]~regout\)) # (!\idbreg|Mux17~0_combout\ & ((\idbreg|reg[10][14]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[11][14]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[10][14]~regout\,
	datad => \idbreg|Mux17~0_combout\,
	combout => \idbreg|Mux17~1_combout\);

-- Location: LCFF_X88_Y25_N15
\idbreg|reg[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][14]~regout\);

-- Location: LCFF_X87_Y25_N3
\idbreg|reg[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][14]~regout\);

-- Location: LCFF_X86_Y25_N1
\idbreg|reg[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][14]~regout\);

-- Location: LCFF_X86_Y25_N31
\idbreg|reg[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][14]~regout\);

-- Location: LCFF_X86_Y26_N23
\idbreg|reg[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][14]~regout\);

-- Location: LCFF_X86_Y26_N29
\idbreg|reg[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][14]~regout\);

-- Location: LCCOMB_X86_Y26_N22
\idbreg|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[6][14]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[4][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[6][14]~regout\,
	datad => \idbreg|reg[4][14]~regout\,
	combout => \idbreg|Mux17~12_combout\);

-- Location: LCCOMB_X86_Y25_N30
\idbreg|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux17~12_combout\ & ((\idbreg|reg[7][14]~regout\))) # (!\idbreg|Mux17~12_combout\ & (\idbreg|reg[5][14]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[5][14]~regout\,
	datac => \idbreg|reg[7][14]~regout\,
	datad => \idbreg|Mux17~12_combout\,
	combout => \idbreg|Mux17~13_combout\);

-- Location: LCCOMB_X86_Y25_N16
\idbreg|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux17~13_combout\) # (!\idbreg|Mux31~17_combout\)))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][14]~regout\ & (\idbreg|Mux31~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][14]~regout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|Mux31~17_combout\,
	datad => \idbreg|Mux17~13_combout\,
	combout => \idbreg|Mux17~14_combout\);

-- Location: LCCOMB_X87_Y25_N2
\idbreg|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux17~14_combout\ & ((\idbreg|reg[3][14]~regout\))) # (!\idbreg|Mux17~14_combout\ & (\idbreg|reg[2][14]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~14_combout\,
	datab => \idbreg|reg[2][14]~regout\,
	datac => \idbreg|reg[3][14]~regout\,
	datad => \idbreg|Mux17~14_combout\,
	combout => \idbreg|Mux17~15_combout\);

-- Location: LCFF_X90_Y28_N29
\idbreg|reg[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][14]~regout\);

-- Location: LCFF_X91_Y30_N19
\idbreg|reg[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][14]~regout\);

-- Location: LCFF_X90_Y28_N3
\idbreg|reg[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][14]~regout\);

-- Location: LCCOMB_X91_Y30_N18
\idbreg|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~9_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][14]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][14]~regout\,
	datad => \idbreg|reg[19][14]~regout\,
	combout => \idbreg|Mux17~9_combout\);

-- Location: LCCOMB_X92_Y28_N22
\idbreg|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~10_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux17~9_combout\ & ((\idbreg|reg[31][14]~regout\))) # (!\idbreg|Mux17~9_combout\ & (\idbreg|reg[27][14]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux17~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[27][14]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[31][14]~regout\,
	datad => \idbreg|Mux17~9_combout\,
	combout => \idbreg|Mux17~10_combout\);

-- Location: LCFF_X92_Y30_N29
\idbreg|reg[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][14]~regout\);

-- Location: LCCOMB_X93_Y30_N20
\idbreg|reg[21][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[21][14]~feeder_combout\ = \wbmux4|Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux17~1_combout\,
	combout => \idbreg|reg[21][14]~feeder_combout\);

-- Location: LCFF_X93_Y30_N21
\idbreg|reg[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[21][14]~feeder_combout\,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][14]~regout\);

-- Location: LCFF_X94_Y29_N1
\idbreg|reg[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][14]~regout\);

-- Location: LCCOMB_X93_Y29_N28
\idbreg|reg[17][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[17][14]~feeder_combout\ = \wbmux4|Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux17~1_combout\,
	combout => \idbreg|reg[17][14]~feeder_combout\);

-- Location: LCFF_X93_Y29_N29
\idbreg|reg[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[17][14]~feeder_combout\,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][14]~regout\);

-- Location: LCCOMB_X94_Y29_N0
\idbreg|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][14]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][14]~regout\,
	datad => \idbreg|reg[17][14]~regout\,
	combout => \idbreg|Mux17~2_combout\);

-- Location: LCCOMB_X93_Y30_N22
\idbreg|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux17~2_combout\ & (\idbreg|reg[29][14]~regout\)) # (!\idbreg|Mux17~2_combout\ & ((\idbreg|reg[21][14]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[29][14]~regout\,
	datac => \idbreg|reg[21][14]~regout\,
	datad => \idbreg|Mux17~2_combout\,
	combout => \idbreg|Mux17~3_combout\);

-- Location: LCFF_X87_Y31_N11
\idbreg|reg[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][14]~regout\);

-- Location: LCFF_X86_Y31_N7
\idbreg|reg[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][14]~regout\);

-- Location: LCCOMB_X86_Y31_N6
\idbreg|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~5_combout\ = (\idbreg|Mux17~4_combout\ & ((\idbreg|reg[30][14]~regout\) # ((!\ifid_pipeline|instruction_out\(24))))) # (!\idbreg|Mux17~4_combout\ & (((\idbreg|reg[26][14]~regout\ & \ifid_pipeline|instruction_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux17~4_combout\,
	datab => \idbreg|reg[30][14]~regout\,
	datac => \idbreg|reg[26][14]~regout\,
	datad => \ifid_pipeline|instruction_out\(24),
	combout => \idbreg|Mux17~5_combout\);

-- Location: LCCOMB_X83_Y28_N26
\idbreg|reg[28][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[28][14]~feeder_combout\ = \wbmux4|Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux17~1_combout\,
	combout => \idbreg|reg[28][14]~feeder_combout\);

-- Location: LCFF_X83_Y28_N27
\idbreg|reg[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[28][14]~feeder_combout\,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][14]~regout\);

-- Location: LCFF_X83_Y28_N17
\idbreg|reg[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][14]~regout\);

-- Location: LCFF_X79_Y28_N9
\idbreg|reg[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][14]~regout\);

-- Location: LCCOMB_X82_Y28_N20
\idbreg|reg[16][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[16][14]~feeder_combout\ = \wbmux4|Mux17~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux17~1_combout\,
	combout => \idbreg|reg[16][14]~feeder_combout\);

-- Location: LCFF_X82_Y28_N21
\idbreg|reg[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[16][14]~feeder_combout\,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][14]~regout\);

-- Location: LCCOMB_X79_Y28_N8
\idbreg|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~6_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[24][14]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[16][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][14]~regout\,
	datad => \idbreg|reg[16][14]~regout\,
	combout => \idbreg|Mux17~6_combout\);

-- Location: LCCOMB_X83_Y28_N20
\idbreg|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux17~6_combout\ & (\idbreg|reg[28][14]~regout\)) # (!\idbreg|Mux17~6_combout\ & ((\idbreg|reg[20][14]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[28][14]~regout\,
	datac => \idbreg|reg[20][14]~regout\,
	datad => \idbreg|Mux17~6_combout\,
	combout => \idbreg|Mux17~7_combout\);

-- Location: LCCOMB_X92_Y28_N0
\idbreg|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~8_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|Mux17~5_combout\)) # (!\ifid_pipeline|instruction_out\(22) 
-- & ((\idbreg|Mux17~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux17~5_combout\,
	datad => \idbreg|Mux17~7_combout\,
	combout => \idbreg|Mux17~8_combout\);

-- Location: LCCOMB_X92_Y28_N16
\idbreg|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux17~8_combout\ & (\idbreg|Mux17~10_combout\)) # (!\idbreg|Mux17~8_combout\ & ((\idbreg|Mux17~3_combout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux17~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux17~10_combout\,
	datac => \idbreg|Mux17~3_combout\,
	datad => \idbreg|Mux17~8_combout\,
	combout => \idbreg|Mux17~11_combout\);

-- Location: LCCOMB_X89_Y22_N28
\idbreg|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~16_combout\ = (\idbreg|Mux31~13_combout\ & (((\idbreg|Mux31~2_combout\) # (\idbreg|Mux17~11_combout\)))) # (!\idbreg|Mux31~13_combout\ & (\idbreg|Mux17~15_combout\ & (!\idbreg|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux17~15_combout\,
	datac => \idbreg|Mux31~2_combout\,
	datad => \idbreg|Mux17~11_combout\,
	combout => \idbreg|Mux17~16_combout\);

-- Location: LCCOMB_X89_Y22_N14
\idbreg|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux17~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux17~16_combout\ & (\idbreg|Mux17~18_combout\)) # (!\idbreg|Mux17~16_combout\ & ((\idbreg|Mux17~1_combout\))))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux17~18_combout\,
	datac => \idbreg|Mux17~1_combout\,
	datad => \idbreg|Mux17~16_combout\,
	combout => \idbreg|Mux17~19_combout\);

-- Location: LCFF_X89_Y22_N15
\idex_pipeline|read_data1_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux17~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(14));

-- Location: LCCOMB_X86_Y19_N18
\exula|a32~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~116_combout\ = (\exmux2_2|Z[14]~4_combout\ & (!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[14]~4_combout\,
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|read_data1_out\(14),
	combout => \exula|a32~116_combout\);

-- Location: LCCOMB_X89_Y22_N16
\idex_pipeline|reg_rd_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|reg_rd_out[3]~feeder_combout\ = \ifid_pipeline|instruction_out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|instruction_out\(14),
	combout => \idex_pipeline|reg_rd_out[3]~feeder_combout\);

-- Location: LCFF_X89_Y22_N17
\idex_pipeline|reg_rd_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|reg_rd_out[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|reg_rd_out\(3));

-- Location: LCCOMB_X89_Y22_N26
\exula|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~44_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(3)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|read_data2_out\(14),
	datac => \idex_pipeline|reg_rd_out\(3),
	datad => \idex_pipeline|aluOP_out\(2),
	combout => \exula|Add0~44_combout\);

-- Location: LCFF_X81_Y28_N15
\idbreg|reg[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][13]~regout\);

-- Location: LCCOMB_X81_Y28_N14
\idbreg|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[24][13]~regout\) # (\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][13]~regout\ & 
-- ((!\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][13]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][13]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux18~4_combout\);

-- Location: LCFF_X81_Y28_N13
\idbreg|reg[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][13]~regout\);

-- Location: LCFF_X82_Y28_N19
\idbreg|reg[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][13]~regout\);

-- Location: LCCOMB_X81_Y28_N12
\idbreg|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~5_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux18~4_combout\ & ((\idbreg|reg[28][13]~regout\))) # (!\idbreg|Mux18~4_combout\ & (\idbreg|reg[20][13]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (\idbreg|Mux18~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|Mux18~4_combout\,
	datac => \idbreg|reg[20][13]~regout\,
	datad => \idbreg|reg[28][13]~regout\,
	combout => \idbreg|Mux18~5_combout\);

-- Location: LCCOMB_X89_Y27_N2
\idbreg|reg[29][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[29][13]~feeder_combout\ = \wbmux4|Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux18~1_combout\,
	combout => \idbreg|reg[29][13]~feeder_combout\);

-- Location: LCFF_X89_Y27_N3
\idbreg|reg[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[29][13]~feeder_combout\,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][13]~regout\);

-- Location: LCFF_X93_Y25_N3
\idbreg|reg[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][13]~regout\);

-- Location: LCFF_X93_Y25_N5
\idbreg|reg[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][13]~regout\);

-- Location: LCCOMB_X94_Y25_N28
\idbreg|reg[25][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[25][13]~feeder_combout\ = \wbmux4|Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux18~1_combout\,
	combout => \idbreg|reg[25][13]~feeder_combout\);

-- Location: LCFF_X94_Y25_N29
\idbreg|reg[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[25][13]~feeder_combout\,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][13]~regout\);

-- Location: LCCOMB_X93_Y25_N18
\idbreg|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[25][13]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[17][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[17][13]~regout\,
	datad => \idbreg|reg[25][13]~regout\,
	combout => \idbreg|Mux18~2_combout\);

-- Location: LCCOMB_X93_Y25_N2
\idbreg|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux18~2_combout\ & (\idbreg|reg[29][13]~regout\)) # (!\idbreg|Mux18~2_combout\ & ((\idbreg|reg[21][13]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[29][13]~regout\,
	datac => \idbreg|reg[21][13]~regout\,
	datad => \idbreg|Mux18~2_combout\,
	combout => \idbreg|Mux18~3_combout\);

-- Location: LCCOMB_X85_Y27_N30
\idbreg|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~6_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|Mux18~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & (\idbreg|Mux18~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux18~5_combout\,
	datad => \idbreg|Mux18~3_combout\,
	combout => \idbreg|Mux18~6_combout\);

-- Location: LCCOMB_X86_Y28_N8
\idbreg|reg[30][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[30][13]~feeder_combout\ = \wbmux4|Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux18~1_combout\,
	combout => \idbreg|reg[30][13]~feeder_combout\);

-- Location: LCFF_X86_Y28_N9
\idbreg|reg[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[30][13]~feeder_combout\,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][13]~regout\);

-- Location: LCFF_X85_Y30_N13
\idbreg|reg[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][13]~regout\);

-- Location: LCFF_X85_Y29_N9
\idbreg|reg[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][13]~regout\);

-- Location: LCCOMB_X85_Y29_N8
\idbreg|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~0_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[22][13]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[18][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[18][13]~regout\,
	datac => \idbreg|reg[22][13]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux18~0_combout\);

-- Location: LCFF_X85_Y30_N31
\idbreg|reg[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][13]~regout\);

-- Location: LCCOMB_X86_Y28_N14
\idbreg|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~1_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux18~0_combout\ & (\idbreg|reg[30][13]~regout\)) # (!\idbreg|Mux18~0_combout\ & ((\idbreg|reg[26][13]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[30][13]~regout\,
	datac => \idbreg|Mux18~0_combout\,
	datad => \idbreg|reg[26][13]~regout\,
	combout => \idbreg|Mux18~1_combout\);

-- Location: LCCOMB_X86_Y27_N4
\idbreg|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux18~6_combout\ & (\idbreg|Mux18~8_combout\)) # (!\idbreg|Mux18~6_combout\ & ((\idbreg|Mux18~1_combout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux18~8_combout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux18~6_combout\,
	datad => \idbreg|Mux18~1_combout\,
	combout => \idbreg|Mux18~9_combout\);

-- Location: LCFF_X88_Y23_N11
\idbreg|reg[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][13]~regout\);

-- Location: LCFF_X82_Y30_N9
\idbreg|reg[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][13]~regout\);

-- Location: LCCOMB_X81_Y30_N10
\idbreg|reg[8][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[8][13]~feeder_combout\ = \wbmux4|Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux18~1_combout\,
	combout => \idbreg|reg[8][13]~feeder_combout\);

-- Location: LCFF_X81_Y30_N11
\idbreg|reg[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[8][13]~feeder_combout\,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][13]~regout\);

-- Location: LCCOMB_X82_Y30_N14
\idbreg|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~10_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[10][13]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[8][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[10][13]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[8][13]~regout\,
	combout => \idbreg|Mux18~10_combout\);

-- Location: LCCOMB_X88_Y23_N24
\idbreg|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux18~10_combout\ & ((\idbreg|reg[11][13]~regout\))) # (!\idbreg|Mux18~10_combout\ & (\idbreg|reg[9][13]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[9][13]~regout\,
	datab => \idbreg|reg[11][13]~regout\,
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|Mux18~10_combout\,
	combout => \idbreg|Mux18~11_combout\);

-- Location: LCFF_X87_Y27_N21
\idbreg|reg[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][13]~regout\);

-- Location: LCFF_X87_Y27_N3
\idbreg|reg[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][13]~regout\);

-- Location: LCFF_X82_Y27_N15
\idbreg|reg[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][13]~regout\);

-- Location: LCCOMB_X85_Y27_N20
\idbreg|reg[5][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[5][13]~feeder_combout\ = \wbmux4|Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux18~1_combout\,
	combout => \idbreg|reg[5][13]~feeder_combout\);

-- Location: LCFF_X85_Y27_N21
\idbreg|reg[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[5][13]~feeder_combout\,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][13]~regout\);

-- Location: LCCOMB_X82_Y27_N24
\idbreg|reg[4][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[4][13]~feeder_combout\ = \wbmux4|Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux18~1_combout\,
	combout => \idbreg|reg[4][13]~feeder_combout\);

-- Location: LCFF_X82_Y27_N25
\idbreg|reg[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[4][13]~feeder_combout\,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][13]~regout\);

-- Location: LCCOMB_X85_Y27_N14
\idbreg|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~12_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[5][13]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[4][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[5][13]~regout\,
	datad => \idbreg|reg[4][13]~regout\,
	combout => \idbreg|Mux18~12_combout\);

-- Location: LCCOMB_X86_Y27_N28
\idbreg|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~13_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux18~12_combout\ & ((\idbreg|reg[7][13]~regout\))) # (!\idbreg|Mux18~12_combout\ & (\idbreg|reg[6][13]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[6][13]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[7][13]~regout\,
	datad => \idbreg|Mux18~12_combout\,
	combout => \idbreg|Mux18~13_combout\);

-- Location: LCCOMB_X87_Y27_N24
\idbreg|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~14_combout\ = (\idbreg|Mux31~17_combout\ & ((\idbreg|Mux31~18_combout\ & ((\idbreg|Mux18~13_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][13]~regout\)))) # (!\idbreg|Mux31~17_combout\ & (\idbreg|Mux31~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~17_combout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|reg[1][13]~regout\,
	datad => \idbreg|Mux18~13_combout\,
	combout => \idbreg|Mux18~14_combout\);

-- Location: LCCOMB_X88_Y27_N10
\idbreg|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux18~14_combout\ & (\idbreg|reg[3][13]~regout\)) # (!\idbreg|Mux18~14_combout\ & ((\idbreg|reg[2][13]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][13]~regout\,
	datab => \idbreg|Mux31~14_combout\,
	datac => \idbreg|reg[2][13]~regout\,
	datad => \idbreg|Mux18~14_combout\,
	combout => \idbreg|Mux18~15_combout\);

-- Location: LCCOMB_X88_Y23_N2
\idbreg|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~16_combout\ = (\idbreg|Mux31~13_combout\ & (\idbreg|Mux31~2_combout\)) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\ & (\idbreg|Mux18~11_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux18~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux18~11_combout\,
	datad => \idbreg|Mux18~15_combout\,
	combout => \idbreg|Mux18~16_combout\);

-- Location: LCCOMB_X89_Y23_N22
\idbreg|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux18~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux18~16_combout\ & (\idbreg|Mux18~18_combout\)) # (!\idbreg|Mux18~16_combout\ & ((\idbreg|Mux18~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux18~18_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux18~9_combout\,
	datad => \idbreg|Mux18~16_combout\,
	combout => \idbreg|Mux18~19_combout\);

-- Location: LCCOMB_X89_Y23_N2
\idex_pipeline|read_data1_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data1_out[13]~feeder_combout\ = \idbreg|Mux18~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux18~19_combout\,
	combout => \idex_pipeline|read_data1_out[13]~feeder_combout\);

-- Location: LCFF_X89_Y23_N3
\idex_pipeline|read_data1_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data1_out[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(13));

-- Location: LCCOMB_X89_Y19_N26
\exmux2_1|Z[13]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[13]~23_combout\ = (\idex_pipeline|read_data1_out\(13) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idex_pipeline|read_data1_out\(13),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[13]~23_combout\);

-- Location: LCCOMB_X88_Y23_N4
\exula|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~38_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(1)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|read_data2_out\(12),
	datad => \idex_pipeline|reg_rd_out\(1),
	combout => \exula|Add0~38_combout\);

-- Location: LCFF_X89_Y26_N5
\idbreg|reg[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][11]~regout\);

-- Location: LCFF_X80_Y27_N17
\idbreg|reg[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][11]~regout\);

-- Location: LCFF_X79_Y27_N19
\idbreg|reg[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][11]~regout\);

-- Location: LCCOMB_X80_Y27_N16
\idbreg|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~17_combout\ = (\ifid_pipeline|instruction_out\(22) & (\ifid_pipeline|instruction_out\(21))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[13][11]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[12][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[13][11]~regout\,
	datad => \idbreg|reg[12][11]~regout\,
	combout => \idbreg|Mux20~17_combout\);

-- Location: LCCOMB_X89_Y26_N30
\idbreg|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~18_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux20~17_combout\ & (\idbreg|reg[15][11]~regout\)) # (!\idbreg|Mux20~17_combout\ & ((\idbreg|reg[14][11]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][11]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[14][11]~regout\,
	datad => \idbreg|Mux20~17_combout\,
	combout => \idbreg|Mux20~18_combout\);

-- Location: LCFF_X82_Y30_N25
\idbreg|reg[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][11]~regout\);

-- Location: LCFF_X81_Y30_N5
\idbreg|reg[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][11]~regout\);

-- Location: LCFF_X82_Y30_N7
\idbreg|reg[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][11]~regout\);

-- Location: LCFF_X81_Y30_N23
\idbreg|reg[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][11]~regout\);

-- Location: LCCOMB_X82_Y30_N6
\idbreg|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~10_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[10][11]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[8][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[10][11]~regout\,
	datad => \idbreg|reg[8][11]~regout\,
	combout => \idbreg|Mux20~10_combout\);

-- Location: LCCOMB_X81_Y30_N4
\idbreg|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux20~10_combout\ & ((\idbreg|reg[11][11]~regout\))) # (!\idbreg|Mux20~10_combout\ & (\idbreg|reg[9][11]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[9][11]~regout\,
	datac => \idbreg|reg[11][11]~regout\,
	datad => \idbreg|Mux20~10_combout\,
	combout => \idbreg|Mux20~11_combout\);

-- Location: LCCOMB_X83_Y26_N14
\idbreg|reg[3][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[3][11]~feeder_combout\ = \wbmux4|Mux20~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux20~1_combout\,
	combout => \idbreg|reg[3][11]~feeder_combout\);

-- Location: LCFF_X83_Y26_N15
\idbreg|reg[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[3][11]~feeder_combout\,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][11]~regout\);

-- Location: LCFF_X85_Y27_N19
\idbreg|reg[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][11]~regout\);

-- Location: LCFF_X86_Y26_N1
\idbreg|reg[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][11]~regout\);

-- Location: LCFF_X85_Y27_N11
\idbreg|reg[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][11]~regout\);

-- Location: LCCOMB_X85_Y27_N0
\idbreg|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~12_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[5][11]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[4][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[4][11]~regout\,
	datad => \idbreg|reg[5][11]~regout\,
	combout => \idbreg|Mux20~12_combout\);

-- Location: LCCOMB_X85_Y27_N18
\idbreg|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~13_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux20~12_combout\ & ((\idbreg|reg[7][11]~regout\))) # (!\idbreg|Mux20~12_combout\ & (\idbreg|reg[6][11]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[6][11]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[7][11]~regout\,
	datad => \idbreg|Mux20~12_combout\,
	combout => \idbreg|Mux20~13_combout\);

-- Location: LCCOMB_X83_Y26_N12
\idbreg|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux20~13_combout\) # (!\idbreg|Mux31~17_combout\)))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][11]~regout\ & (\idbreg|Mux31~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][11]~regout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|Mux31~17_combout\,
	datad => \idbreg|Mux20~13_combout\,
	combout => \idbreg|Mux20~14_combout\);

-- Location: LCCOMB_X83_Y26_N2
\idbreg|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux20~14_combout\ & ((\idbreg|reg[3][11]~regout\))) # (!\idbreg|Mux20~14_combout\ & (\idbreg|reg[2][11]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[2][11]~regout\,
	datab => \idbreg|reg[3][11]~regout\,
	datac => \idbreg|Mux31~14_combout\,
	datad => \idbreg|Mux20~14_combout\,
	combout => \idbreg|Mux20~15_combout\);

-- Location: LCCOMB_X83_Y26_N0
\idbreg|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~16_combout\ = (\idbreg|Mux31~13_combout\ & (\idbreg|Mux31~2_combout\)) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\ & (\idbreg|Mux20~11_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux20~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux20~11_combout\,
	datad => \idbreg|Mux20~15_combout\,
	combout => \idbreg|Mux20~16_combout\);

-- Location: LCFF_X86_Y28_N5
\idbreg|reg[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][11]~regout\);

-- Location: LCFF_X85_Y29_N11
\idbreg|reg[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][11]~regout\);

-- Location: LCFF_X85_Y29_N21
\idbreg|reg[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][11]~regout\);

-- Location: LCCOMB_X85_Y29_N10
\idbreg|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~0_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][11]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][11]~regout\,
	datad => \idbreg|reg[18][11]~regout\,
	combout => \idbreg|Mux20~0_combout\);

-- Location: LCCOMB_X86_Y28_N30
\idbreg|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~1_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux20~0_combout\ & (\idbreg|reg[30][11]~regout\)) # (!\idbreg|Mux20~0_combout\ & ((\idbreg|reg[26][11]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[30][11]~regout\,
	datac => \idbreg|reg[26][11]~regout\,
	datad => \idbreg|Mux20~0_combout\,
	combout => \idbreg|Mux20~1_combout\);

-- Location: LCFF_X82_Y28_N15
\idbreg|reg[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][11]~regout\);

-- Location: LCFF_X81_Y28_N21
\idbreg|reg[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][11]~regout\);

-- Location: LCFF_X81_Y28_N31
\idbreg|reg[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][11]~regout\);

-- Location: LCCOMB_X81_Y28_N30
\idbreg|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[24][11]~regout\) # (\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][11]~regout\ & 
-- ((!\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][11]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][11]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux20~4_combout\);

-- Location: LCCOMB_X81_Y28_N20
\idbreg|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~5_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux20~4_combout\ & (\idbreg|reg[28][11]~regout\)) # (!\idbreg|Mux20~4_combout\ & ((\idbreg|reg[20][11]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[28][11]~regout\,
	datac => \idbreg|reg[20][11]~regout\,
	datad => \idbreg|Mux20~4_combout\,
	combout => \idbreg|Mux20~5_combout\);

-- Location: LCFF_X94_Y25_N15
\idbreg|reg[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][11]~regout\);

-- Location: LCFF_X93_Y25_N17
\idbreg|reg[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][11]~regout\);

-- Location: LCCOMB_X94_Y25_N14
\idbreg|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~2_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23)) # ((\idbreg|reg[25][11]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & (!\ifid_pipeline|instruction_out\(23) & 
-- ((\idbreg|reg[17][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[25][11]~regout\,
	datad => \idbreg|reg[17][11]~regout\,
	combout => \idbreg|Mux20~2_combout\);

-- Location: LCFF_X93_Y25_N31
\idbreg|reg[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][11]~regout\);

-- Location: LCCOMB_X93_Y25_N26
\idbreg|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux20~2_combout\ & (\idbreg|reg[29][11]~regout\)) # (!\idbreg|Mux20~2_combout\ & ((\idbreg|reg[21][11]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[29][11]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|Mux20~2_combout\,
	datad => \idbreg|reg[21][11]~regout\,
	combout => \idbreg|Mux20~3_combout\);

-- Location: LCCOMB_X85_Y28_N14
\idbreg|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~6_combout\ = (\ifid_pipeline|instruction_out\(22) & (\ifid_pipeline|instruction_out\(21))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux20~3_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(21) & (\idbreg|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|Mux20~5_combout\,
	datad => \idbreg|Mux20~3_combout\,
	combout => \idbreg|Mux20~6_combout\);

-- Location: LCFF_X89_Y28_N21
\idbreg|reg[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][11]~regout\);

-- Location: LCFF_X89_Y31_N13
\idbreg|reg[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][11]~regout\);

-- Location: LCFF_X89_Y31_N11
\idbreg|reg[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][11]~regout\);

-- Location: LCCOMB_X89_Y31_N12
\idbreg|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][11]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][11]~regout\,
	datad => \idbreg|reg[19][11]~regout\,
	combout => \idbreg|Mux20~7_combout\);

-- Location: LCCOMB_X89_Y28_N20
\idbreg|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux20~7_combout\ & (\idbreg|reg[31][11]~regout\)) # (!\idbreg|Mux20~7_combout\ & ((\idbreg|reg[27][11]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[31][11]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[27][11]~regout\,
	datad => \idbreg|Mux20~7_combout\,
	combout => \idbreg|Mux20~8_combout\);

-- Location: LCCOMB_X85_Y28_N8
\idbreg|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux20~6_combout\ & ((\idbreg|Mux20~8_combout\))) # (!\idbreg|Mux20~6_combout\ & (\idbreg|Mux20~1_combout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux20~1_combout\,
	datac => \idbreg|Mux20~6_combout\,
	datad => \idbreg|Mux20~8_combout\,
	combout => \idbreg|Mux20~9_combout\);

-- Location: LCCOMB_X89_Y26_N24
\idbreg|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux20~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux20~16_combout\ & (\idbreg|Mux20~18_combout\)) # (!\idbreg|Mux20~16_combout\ & ((\idbreg|Mux20~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux20~18_combout\,
	datac => \idbreg|Mux20~16_combout\,
	datad => \idbreg|Mux20~9_combout\,
	combout => \idbreg|Mux20~19_combout\);

-- Location: LCFF_X89_Y26_N25
\idex_pipeline|read_data1_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux20~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(11));

-- Location: LCCOMB_X89_Y19_N30
\exmux2_1|Z[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[11]~25_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(11),
	combout => \exmux2_1|Z[11]~25_combout\);

-- Location: LCCOMB_X90_Y19_N6
\exmux2_1|Z[10]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[10]~26_combout\ = (\idex_pipeline|read_data1_out\(10) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data1_out\(10),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[10]~26_combout\);

-- Location: LCCOMB_X91_Y19_N22
\exula|Add0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~29_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|shamnt_out\(3))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|shamnt_out\(3),
	datac => \idex_pipeline|read_data2_out\(9),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exula|Add0~29_combout\);

-- Location: LCCOMB_X87_Y21_N6
\exula|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~26_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|shamnt_out\(2))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|shamnt_out\(2),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|read_data2_out\(8),
	datad => \idex_pipeline|aluOP_out\(2),
	combout => \exula|Add0~26_combout\);

-- Location: LCCOMB_X91_Y19_N8
\exula|Add0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~23_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|shamnt_out\(1))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|shamnt_out\(1),
	datac => \idex_pipeline|read_data2_out\(7),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exula|Add0~23_combout\);

-- Location: LCFF_X86_Y22_N3
\idex_pipeline|read_data1_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux25~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(6));

-- Location: LCCOMB_X86_Y19_N6
\exmux2_1|Z[6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[6]~30_combout\ = (\idex_pipeline|read_data1_out\(6) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idex_pipeline|read_data1_out\(6),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[6]~30_combout\);

-- Location: LCCOMB_X88_Y20_N30
\exula|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~21_combout\ = (\exula|Add0~20_combout\ & ((\exmux2_1|Z[6]~30_combout\ & (\exula|Add0~19\ & VCC)) # (!\exmux2_1|Z[6]~30_combout\ & (!\exula|Add0~19\)))) # (!\exula|Add0~20_combout\ & ((\exmux2_1|Z[6]~30_combout\ & (!\exula|Add0~19\)) # 
-- (!\exmux2_1|Z[6]~30_combout\ & ((\exula|Add0~19\) # (GND)))))
-- \exula|Add0~22\ = CARRY((\exula|Add0~20_combout\ & (!\exmux2_1|Z[6]~30_combout\ & !\exula|Add0~19\)) # (!\exula|Add0~20_combout\ & ((!\exula|Add0~19\) # (!\exmux2_1|Z[6]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~20_combout\,
	datab => \exmux2_1|Z[6]~30_combout\,
	datad => VCC,
	cin => \exula|Add0~19\,
	combout => \exula|Add0~21_combout\,
	cout => \exula|Add0~22\);

-- Location: LCCOMB_X88_Y19_N0
\exula|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~24_combout\ = ((\exmux2_1|Z[7]~29_combout\ $ (\exula|Add0~23_combout\ $ (!\exula|Add0~22\)))) # (GND)
-- \exula|Add0~25\ = CARRY((\exmux2_1|Z[7]~29_combout\ & ((\exula|Add0~23_combout\) # (!\exula|Add0~22\))) # (!\exmux2_1|Z[7]~29_combout\ & (\exula|Add0~23_combout\ & !\exula|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[7]~29_combout\,
	datab => \exula|Add0~23_combout\,
	datad => VCC,
	cin => \exula|Add0~22\,
	combout => \exula|Add0~24_combout\,
	cout => \exula|Add0~25\);

-- Location: LCCOMB_X88_Y19_N4
\exula|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~30_combout\ = ((\exmux2_1|Z[9]~27_combout\ $ (\exula|Add0~29_combout\ $ (!\exula|Add0~28\)))) # (GND)
-- \exula|Add0~31\ = CARRY((\exmux2_1|Z[9]~27_combout\ & ((\exula|Add0~29_combout\) # (!\exula|Add0~28\))) # (!\exmux2_1|Z[9]~27_combout\ & (\exula|Add0~29_combout\ & !\exula|Add0~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[9]~27_combout\,
	datab => \exula|Add0~29_combout\,
	datad => VCC,
	cin => \exula|Add0~28\,
	combout => \exula|Add0~30_combout\,
	cout => \exula|Add0~31\);

-- Location: LCCOMB_X88_Y19_N10
\exula|Add0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~39_combout\ = (\exmux2_1|Z[12]~24_combout\ & ((\exula|Add0~38_combout\ & (\exula|Add0~37\ & VCC)) # (!\exula|Add0~38_combout\ & (!\exula|Add0~37\)))) # (!\exmux2_1|Z[12]~24_combout\ & ((\exula|Add0~38_combout\ & (!\exula|Add0~37\)) # 
-- (!\exula|Add0~38_combout\ & ((\exula|Add0~37\) # (GND)))))
-- \exula|Add0~40\ = CARRY((\exmux2_1|Z[12]~24_combout\ & (!\exula|Add0~38_combout\ & !\exula|Add0~37\)) # (!\exmux2_1|Z[12]~24_combout\ & ((!\exula|Add0~37\) # (!\exula|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[12]~24_combout\,
	datab => \exula|Add0~38_combout\,
	datad => VCC,
	cin => \exula|Add0~37\,
	combout => \exula|Add0~39_combout\,
	cout => \exula|Add0~40\);

-- Location: LCCOMB_X88_Y19_N14
\exula|Add0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~45_combout\ = (\exmux2_1|Z[14]~22_combout\ & ((\exula|Add0~44_combout\ & (\exula|Add0~43\ & VCC)) # (!\exula|Add0~44_combout\ & (!\exula|Add0~43\)))) # (!\exmux2_1|Z[14]~22_combout\ & ((\exula|Add0~44_combout\ & (!\exula|Add0~43\)) # 
-- (!\exula|Add0~44_combout\ & ((\exula|Add0~43\) # (GND)))))
-- \exula|Add0~46\ = CARRY((\exmux2_1|Z[14]~22_combout\ & (!\exula|Add0~44_combout\ & !\exula|Add0~43\)) # (!\exmux2_1|Z[14]~22_combout\ & ((!\exula|Add0~43\) # (!\exula|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[14]~22_combout\,
	datab => \exula|Add0~44_combout\,
	datad => VCC,
	cin => \exula|Add0~43\,
	combout => \exula|Add0~45_combout\,
	cout => \exula|Add0~46\);

-- Location: LCCOMB_X86_Y19_N0
\exula|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux17~0_combout\ = (\exula|Mux28~7_combout\ & ((\exula|Mux28~8_combout\ & ((\exula|Add0~45_combout\))) # (!\exula|Mux28~8_combout\ & (!\exula|a32~116_combout\)))) # (!\exula|Mux28~7_combout\ & (((\exula|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~7_combout\,
	datab => \exula|a32~116_combout\,
	datac => \exula|Mux28~8_combout\,
	datad => \exula|Add0~45_combout\,
	combout => \exula|Mux17~0_combout\);

-- Location: LCCOMB_X86_Y19_N20
\exmux2_1|Z[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[14]~22_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|read_data1_out\(14),
	combout => \exmux2_1|Z[14]~22_combout\);

-- Location: LCCOMB_X89_Y22_N8
\exmux2_2|Z[14]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[14]~4_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(3)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|read_data2_out\(14),
	datac => \idex_pipeline|reg_rd_out\(3),
	combout => \exmux2_2|Z[14]~4_combout\);

-- Location: LCCOMB_X86_Y19_N10
\exula|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux17~1_combout\ = (\exula|Mux28~9_combout\ & (\exula|Mux17~0_combout\)) # (!\exula|Mux28~9_combout\ & ((\exula|Mux17~0_combout\ & ((\exmux2_1|Z[14]~22_combout\) # (\exmux2_2|Z[14]~4_combout\))) # (!\exula|Mux17~0_combout\ & 
-- (\exmux2_1|Z[14]~22_combout\ & \exmux2_2|Z[14]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~9_combout\,
	datab => \exula|Mux17~0_combout\,
	datac => \exmux2_1|Z[14]~22_combout\,
	datad => \exmux2_2|Z[14]~4_combout\,
	combout => \exula|Mux17~1_combout\);

-- Location: LCCOMB_X91_Y15_N8
\exula|ShiftRight1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~58_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(21))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data2_out\(21),
	datac => \idex_pipeline|read_data2_out\(19),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight1~58_combout\);

-- Location: LCCOMB_X92_Y15_N8
\exula|ShiftRight1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~59_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight1~58_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftRight1~38_combout\,
	datad => \exula|ShiftRight1~58_combout\,
	combout => \exula|ShiftRight1~59_combout\);

-- Location: LCCOMB_X92_Y15_N30
\exula|ShiftRight0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~125_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftRight1~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|reg_rd_out\(4),
	datac => \exula|ShiftRight1~59_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftRight0~125_combout\);

-- Location: LCCOMB_X92_Y15_N2
\exula|ShiftRight0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~105_combout\ = (\exula|ShiftRight0~125_combout\) # ((\exula|ShiftRight1~48_combout\ & !\exmux2_1|Z[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~48_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datad => \exula|ShiftRight0~125_combout\,
	combout => \exula|ShiftRight0~105_combout\);

-- Location: LCCOMB_X86_Y19_N8
\exula|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux17~3_combout\ = (\idex_pipeline|aluOP_out\(1) & (!\idex_pipeline|aluOP_out\(0))) # (!\idex_pipeline|aluOP_out\(1) & ((\idex_pipeline|aluOP_out\(0) & (\exmux2_1|Z[14]~22_combout\ $ (\exmux2_2|Z[14]~4_combout\))) # (!\idex_pipeline|aluOP_out\(0) & 
-- (!\exmux2_1|Z[14]~22_combout\ & !\exmux2_2|Z[14]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \exmux2_1|Z[14]~22_combout\,
	datad => \exmux2_2|Z[14]~4_combout\,
	combout => \exula|Mux17~3_combout\);

-- Location: LCCOMB_X90_Y14_N12
\exula|ShiftLeft0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~62_combout\ = (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[8]~9_combout\)) # (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[10]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[8]~9_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exmux2_2|Z[10]~8_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X91_Y14_N14
\exula|ShiftLeft0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~77_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[12]~5_combout\))) # (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[14]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_2|Z[14]~4_combout\,
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \exmux2_2|Z[12]~5_combout\,
	combout => \exula|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X91_Y19_N4
\exmux2_2|Z[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[11]~6_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(0))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(0),
	datac => \idex_pipeline|read_data2_out\(11),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exmux2_2|Z[11]~6_combout\);

-- Location: LCCOMB_X87_Y23_N8
\exmux2_2|Z[13]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[13]~3_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(2)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|read_data2_out\(13),
	datad => \idex_pipeline|reg_rd_out\(2),
	combout => \exmux2_2|Z[13]~3_combout\);

-- Location: LCCOMB_X91_Y14_N28
\exula|ShiftLeft0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~74_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[11]~6_combout\)) # (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[13]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_2|Z[11]~6_combout\,
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \exmux2_2|Z[13]~3_combout\,
	combout => \exula|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X90_Y14_N10
\exula|ShiftLeft0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~78_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftLeft0~74_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftLeft0~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftLeft0~77_combout\,
	datad => \exula|ShiftLeft0~74_combout\,
	combout => \exula|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X90_Y15_N0
\exula|ShiftLeft0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~79_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~61_combout\) # ((\exula|ShiftLeft0~62_combout\)))) # (!\exmux2_1|Z[2]~0_combout\ & (((\exula|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~61_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftLeft0~62_combout\,
	datad => \exula|ShiftLeft0~78_combout\,
	combout => \exula|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X93_Y17_N8
\exula|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux17~2_combout\ = (\exula|ShiftLeft0~140_combout\ & ((\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftLeft0~48_combout\)) # (!\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftLeft0~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~48_combout\,
	datab => \exmux2_1|Z[3]~3_combout\,
	datac => \exula|ShiftLeft0~79_combout\,
	datad => \exula|ShiftLeft0~140_combout\,
	combout => \exula|Mux17~2_combout\);

-- Location: LCCOMB_X93_Y17_N2
\exula|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux17~4_combout\ = (\exula|Mux17~3_combout\ & (((\exula|Mux17~2_combout\) # (!\exula|Mux28~6_combout\)))) # (!\exula|Mux17~3_combout\ & (\exula|ShiftRight0~113_combout\ & ((\exula|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~113_combout\,
	datab => \exula|Mux17~3_combout\,
	datac => \exula|Mux17~2_combout\,
	datad => \exula|Mux28~6_combout\,
	combout => \exula|Mux17~4_combout\);

-- Location: LCCOMB_X94_Y17_N10
\exula|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux17~5_combout\ = (\exula|Mux28~4_combout\ & ((\exula|ShiftRight0~105_combout\) # ((\exula|Mux28~5_combout\)))) # (!\exula|Mux28~4_combout\ & (((!\exula|Mux28~5_combout\ & \exula|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~4_combout\,
	datab => \exula|ShiftRight0~105_combout\,
	datac => \exula|Mux28~5_combout\,
	datad => \exula|Mux17~4_combout\,
	combout => \exula|Mux17~5_combout\);

-- Location: LCCOMB_X94_Y18_N20
\exula|ShiftRight1~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~85_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftRight1~28_combout\ & ((\idex_pipeline|read_data2_out\(30)))) # (!\exula|ShiftRight1~28_combout\ & (\idex_pipeline|read_data2_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(31),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|read_data2_out\(30),
	datad => \exula|ShiftRight1~28_combout\,
	combout => \exula|ShiftRight1~85_combout\);

-- Location: LCCOMB_X94_Y18_N10
\exula|ShiftRight1~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~101_combout\ = (\exula|ShiftRight1~85_combout\) # ((\idex_pipeline|reg_rd_out\(4) & \idex_pipeline|aluSRC2_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exula|ShiftRight1~85_combout\,
	combout => \exula|ShiftRight1~101_combout\);

-- Location: LCCOMB_X94_Y18_N2
\exula|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux17~6_combout\ = (\exula|Mux28~5_combout\ & ((\exula|Mux17~5_combout\ & (\exmux2_2|Z[31]~17_combout\)) # (!\exula|Mux17~5_combout\ & ((\exula|ShiftRight1~101_combout\))))) # (!\exula|Mux28~5_combout\ & (((\exula|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[31]~17_combout\,
	datab => \exula|Mux28~5_combout\,
	datac => \exula|Mux17~5_combout\,
	datad => \exula|ShiftRight1~101_combout\,
	combout => \exula|Mux17~6_combout\);

-- Location: LCCOMB_X93_Y21_N18
\exula|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux17~7_combout\ = (\idex_pipeline|aluOP_out\(3) & (\exula|Mux22~8_combout\ & ((\exula|Mux17~6_combout\)))) # (!\idex_pipeline|aluOP_out\(3) & ((\exula|Mux17~1_combout\) # ((\exula|Mux22~8_combout\ & \exula|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(3),
	datab => \exula|Mux22~8_combout\,
	datac => \exula|Mux17~1_combout\,
	datad => \exula|Mux17~6_combout\,
	combout => \exula|Mux17~7_combout\);

-- Location: LCCOMB_X93_Y21_N6
\exula|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux17~8_combout\ = (\exula|Mux17~7_combout\) # ((\exula|Mux22~10_combout\ & ((\exula|ShiftRight0~103_combout\) # (\exula|ShiftRight0~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux22~10_combout\,
	datab => \exula|ShiftRight0~103_combout\,
	datac => \exula|ShiftRight0~102_combout\,
	datad => \exula|Mux17~7_combout\,
	combout => \exula|Mux17~8_combout\);

-- Location: LCFF_X93_Y21_N7
\exmem_pipeline|adress_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exula|Mux17~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(14));

-- Location: LCFF_X92_Y23_N11
\memwb_pipeline|data_ula_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(14));

-- Location: LCCOMB_X92_Y23_N10
\wbmux4|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux17~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(14))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(14),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(14),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux17~0_combout\);

-- Location: LCFF_X86_Y30_N11
\idbreg|reg[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][16]~regout\);

-- Location: LCFF_X86_Y30_N5
\idbreg|reg[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][16]~regout\);

-- Location: LCCOMB_X88_Y26_N10
\idbreg|reg[9][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[9][16]~feeder_combout\ = \wbmux4|Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux15~1_combout\,
	combout => \idbreg|reg[9][16]~feeder_combout\);

-- Location: LCFF_X88_Y26_N11
\idbreg|reg[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[9][16]~feeder_combout\,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][16]~regout\);

-- Location: LCCOMB_X88_Y26_N4
\idbreg|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~0_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22)) # (\idbreg|reg[9][16]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[8][16]~regout\ & (!\ifid_pipeline|instruction_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[8][16]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[9][16]~regout\,
	combout => \idbreg|Mux15~0_combout\);

-- Location: LCCOMB_X88_Y30_N12
\idbreg|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~1_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux15~0_combout\ & ((\idbreg|reg[11][16]~regout\))) # (!\idbreg|Mux15~0_combout\ & (\idbreg|reg[10][16]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[10][16]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[11][16]~regout\,
	datad => \idbreg|Mux15~0_combout\,
	combout => \idbreg|Mux15~1_combout\);

-- Location: LCCOMB_X92_Y24_N2
\idbreg|reg[15][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][16]~feeder_combout\ = \wbmux4|Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux15~1_combout\,
	combout => \idbreg|reg[15][16]~feeder_combout\);

-- Location: LCFF_X92_Y24_N3
\idbreg|reg[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][16]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][16]~regout\);

-- Location: LCFF_X83_Y24_N19
\idbreg|reg[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][16]~regout\);

-- Location: LCCOMB_X82_Y24_N4
\idbreg|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~17_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21)) # (\idbreg|reg[14][16]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[12][16]~regout\ & (!\ifid_pipeline|instruction_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[12][16]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|reg[14][16]~regout\,
	combout => \idbreg|Mux15~17_combout\);

-- Location: LCFF_X80_Y24_N21
\idbreg|reg[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][16]~regout\);

-- Location: LCCOMB_X92_Y24_N16
\idbreg|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~18_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux15~17_combout\ & (\idbreg|reg[15][16]~regout\)) # (!\idbreg|Mux15~17_combout\ & ((\idbreg|reg[13][16]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[15][16]~regout\,
	datac => \idbreg|Mux15~17_combout\,
	datad => \idbreg|reg[13][16]~regout\,
	combout => \idbreg|Mux15~18_combout\);

-- Location: LCFF_X92_Y28_N31
\idbreg|reg[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][16]~regout\);

-- Location: LCFF_X94_Y29_N15
\idbreg|reg[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][16]~regout\);

-- Location: LCFF_X94_Y29_N17
\idbreg|reg[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][16]~regout\);

-- Location: LCCOMB_X94_Y29_N16
\idbreg|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (((\ifid_pipeline|instruction_out\(24))))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[25][16]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[17][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[17][16]~regout\,
	datac => \idbreg|reg[25][16]~regout\,
	datad => \ifid_pipeline|instruction_out\(24),
	combout => \idbreg|Mux15~2_combout\);

-- Location: LCFF_X92_Y30_N17
\idbreg|reg[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][16]~regout\);

-- Location: LCCOMB_X92_Y28_N8
\idbreg|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux15~2_combout\ & ((\idbreg|reg[29][16]~regout\))) # (!\idbreg|Mux15~2_combout\ & (\idbreg|reg[21][16]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[21][16]~regout\,
	datac => \idbreg|Mux15~2_combout\,
	datad => \idbreg|reg[29][16]~regout\,
	combout => \idbreg|Mux15~3_combout\);

-- Location: LCCOMB_X89_Y31_N20
\idbreg|reg[23][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[23][16]~feeder_combout\ = \wbmux4|Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux15~1_combout\,
	combout => \idbreg|reg[23][16]~feeder_combout\);

-- Location: LCFF_X89_Y31_N21
\idbreg|reg[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[23][16]~feeder_combout\,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][16]~regout\);

-- Location: LCFF_X89_Y28_N7
\idbreg|reg[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][16]~regout\);

-- Location: LCCOMB_X89_Y31_N18
\idbreg|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~9_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][16]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][16]~regout\,
	datad => \idbreg|reg[19][16]~regout\,
	combout => \idbreg|Mux15~9_combout\);

-- Location: LCFF_X90_Y31_N21
\idbreg|reg[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][16]~regout\);

-- Location: LCFF_X89_Y28_N29
\idbreg|reg[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][16]~regout\);

-- Location: LCCOMB_X90_Y31_N6
\idbreg|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~10_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux15~9_combout\ & (\idbreg|reg[31][16]~regout\)) # (!\idbreg|Mux15~9_combout\ & ((\idbreg|reg[27][16]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (\idbreg|Mux15~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|Mux15~9_combout\,
	datac => \idbreg|reg[31][16]~regout\,
	datad => \idbreg|reg[27][16]~regout\,
	combout => \idbreg|Mux15~10_combout\);

-- Location: LCFF_X86_Y31_N15
\idbreg|reg[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][16]~regout\);

-- Location: LCFF_X86_Y31_N1
\idbreg|reg[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][16]~regout\);

-- Location: LCFF_X87_Y31_N7
\idbreg|reg[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][16]~regout\);

-- Location: LCCOMB_X86_Y31_N0
\idbreg|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][16]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][16]~regout\,
	datad => \idbreg|reg[18][16]~regout\,
	combout => \idbreg|Mux15~4_combout\);

-- Location: LCCOMB_X86_Y31_N14
\idbreg|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux15~4_combout\ & (\idbreg|reg[30][16]~regout\)) # (!\idbreg|Mux15~4_combout\ & ((\idbreg|reg[26][16]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[30][16]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[26][16]~regout\,
	datad => \idbreg|Mux15~4_combout\,
	combout => \idbreg|Mux15~5_combout\);

-- Location: LCFF_X80_Y29_N17
\idbreg|reg[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][16]~regout\);

-- Location: LCFF_X80_Y29_N15
\idbreg|reg[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][16]~regout\);

-- Location: LCCOMB_X79_Y29_N28
\idbreg|reg[24][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[24][16]~feeder_combout\ = \wbmux4|Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux15~1_combout\,
	combout => \idbreg|reg[24][16]~feeder_combout\);

-- Location: LCFF_X79_Y29_N29
\idbreg|reg[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[24][16]~feeder_combout\,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][16]~regout\);

-- Location: LCCOMB_X79_Y29_N10
\idbreg|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~6_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[24][16]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[16][16]~regout\,
	datad => \idbreg|reg[24][16]~regout\,
	combout => \idbreg|Mux15~6_combout\);

-- Location: LCCOMB_X79_Y29_N22
\idbreg|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux15~6_combout\ & (\idbreg|reg[28][16]~regout\)) # (!\idbreg|Mux15~6_combout\ & ((\idbreg|reg[20][16]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[28][16]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[20][16]~regout\,
	datad => \idbreg|Mux15~6_combout\,
	combout => \idbreg|Mux15~7_combout\);

-- Location: LCCOMB_X92_Y28_N26
\idbreg|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~8_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|Mux15~5_combout\)) # (!\ifid_pipeline|instruction_out\(22) 
-- & ((\idbreg|Mux15~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux15~5_combout\,
	datad => \idbreg|Mux15~7_combout\,
	combout => \idbreg|Mux15~8_combout\);

-- Location: LCCOMB_X92_Y28_N4
\idbreg|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux15~8_combout\ & ((\idbreg|Mux15~10_combout\))) # (!\idbreg|Mux15~8_combout\ & (\idbreg|Mux15~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux15~3_combout\,
	datac => \idbreg|Mux15~10_combout\,
	datad => \idbreg|Mux15~8_combout\,
	combout => \idbreg|Mux15~11_combout\);

-- Location: LCCOMB_X92_Y24_N0
\idbreg|reg[3][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[3][16]~feeder_combout\ = \wbmux4|Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux15~1_combout\,
	combout => \idbreg|reg[3][16]~feeder_combout\);

-- Location: LCFF_X92_Y24_N1
\idbreg|reg[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[3][16]~feeder_combout\,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][16]~regout\);

-- Location: LCFF_X91_Y28_N3
\idbreg|reg[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][16]~regout\);

-- Location: LCFF_X87_Y30_N25
\idbreg|reg[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][16]~regout\);

-- Location: LCFF_X88_Y30_N19
\idbreg|reg[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][16]~regout\);

-- Location: LCCOMB_X83_Y30_N14
\idbreg|reg[6][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[6][16]~feeder_combout\ = \wbmux4|Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux15~1_combout\,
	combout => \idbreg|reg[6][16]~feeder_combout\);

-- Location: LCFF_X83_Y30_N15
\idbreg|reg[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[6][16]~feeder_combout\,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][16]~regout\);

-- Location: LCFF_X88_Y30_N5
\idbreg|reg[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][16]~regout\);

-- Location: LCCOMB_X83_Y30_N12
\idbreg|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[6][16]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[6][16]~regout\,
	datad => \idbreg|reg[4][16]~regout\,
	combout => \idbreg|Mux15~12_combout\);

-- Location: LCCOMB_X88_Y30_N18
\idbreg|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux15~12_combout\ & (\idbreg|reg[7][16]~regout\)) # (!\idbreg|Mux15~12_combout\ & ((\idbreg|reg[5][16]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[7][16]~regout\,
	datac => \idbreg|reg[5][16]~regout\,
	datad => \idbreg|Mux15~12_combout\,
	combout => \idbreg|Mux15~13_combout\);

-- Location: LCCOMB_X88_Y30_N22
\idbreg|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux15~13_combout\)) # (!\idbreg|Mux31~17_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|Mux31~17_combout\ & (\idbreg|reg[1][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~18_combout\,
	datab => \idbreg|Mux31~17_combout\,
	datac => \idbreg|reg[1][16]~regout\,
	datad => \idbreg|Mux15~13_combout\,
	combout => \idbreg|Mux15~14_combout\);

-- Location: LCCOMB_X92_Y24_N18
\idbreg|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux15~14_combout\ & ((\idbreg|reg[3][16]~regout\))) # (!\idbreg|Mux15~14_combout\ & (\idbreg|reg[2][16]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[2][16]~regout\,
	datab => \idbreg|reg[3][16]~regout\,
	datac => \idbreg|Mux31~14_combout\,
	datad => \idbreg|Mux15~14_combout\,
	combout => \idbreg|Mux15~15_combout\);

-- Location: LCCOMB_X92_Y24_N4
\idbreg|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~16_combout\ = (\idbreg|Mux31~2_combout\ & (\idbreg|Mux31~13_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux31~13_combout\ & (\idbreg|Mux15~11_combout\)) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux15~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux15~11_combout\,
	datad => \idbreg|Mux15~15_combout\,
	combout => \idbreg|Mux15~16_combout\);

-- Location: LCCOMB_X91_Y24_N8
\idbreg|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux15~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux15~16_combout\ & ((\idbreg|Mux15~18_combout\))) # (!\idbreg|Mux15~16_combout\ & (\idbreg|Mux15~1_combout\)))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux15~1_combout\,
	datac => \idbreg|Mux15~18_combout\,
	datad => \idbreg|Mux15~16_combout\,
	combout => \idbreg|Mux15~19_combout\);

-- Location: LCFF_X91_Y24_N9
\idex_pipeline|read_data1_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux15~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(16));

-- Location: LCCOMB_X90_Y18_N22
\exmux2_1|Z[16]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[16]~20_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(16),
	combout => \exmux2_1|Z[16]~20_combout\);

-- Location: LCCOMB_X87_Y21_N0
\exula|Add0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~47_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(15),
	datab => \idex_pipeline|aluOP_out\(2),
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exula|Add0~47_combout\);

-- Location: LCCOMB_X88_Y19_N16
\exula|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~48_combout\ = ((\exmux2_1|Z[15]~21_combout\ $ (\exula|Add0~47_combout\ $ (!\exula|Add0~46\)))) # (GND)
-- \exula|Add0~49\ = CARRY((\exmux2_1|Z[15]~21_combout\ & ((\exula|Add0~47_combout\) # (!\exula|Add0~46\))) # (!\exmux2_1|Z[15]~21_combout\ & (\exula|Add0~47_combout\ & !\exula|Add0~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[15]~21_combout\,
	datab => \exula|Add0~47_combout\,
	datad => VCC,
	cin => \exula|Add0~46\,
	combout => \exula|Add0~48_combout\,
	cout => \exula|Add0~49\);

-- Location: LCCOMB_X88_Y19_N18
\exula|Add0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~51_combout\ = (\exula|Add0~50_combout\ & ((\exmux2_1|Z[16]~20_combout\ & (\exula|Add0~49\ & VCC)) # (!\exmux2_1|Z[16]~20_combout\ & (!\exula|Add0~49\)))) # (!\exula|Add0~50_combout\ & ((\exmux2_1|Z[16]~20_combout\ & (!\exula|Add0~49\)) # 
-- (!\exmux2_1|Z[16]~20_combout\ & ((\exula|Add0~49\) # (GND)))))
-- \exula|Add0~52\ = CARRY((\exula|Add0~50_combout\ & (!\exmux2_1|Z[16]~20_combout\ & !\exula|Add0~49\)) # (!\exula|Add0~50_combout\ & ((!\exula|Add0~49\) # (!\exmux2_1|Z[16]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~50_combout\,
	datab => \exmux2_1|Z[16]~20_combout\,
	datad => VCC,
	cin => \exula|Add0~49\,
	combout => \exula|Add0~51_combout\,
	cout => \exula|Add0~52\);

-- Location: LCCOMB_X89_Y16_N4
\exmux2_2|Z[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[16]~32_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|read_data2_out\(16),
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exmux2_2|Z[16]~32_combout\);

-- Location: LCCOMB_X94_Y19_N0
\exula|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux15~7_combout\ = (\exmux2_1|Z[16]~20_combout\ & ((\exmux2_2|Z[16]~32_combout\ & (!\idex_pipeline|aluOP_out\(2))) # (!\exmux2_2|Z[16]~32_combout\ & ((\idex_pipeline|aluOP_out\(0)))))) # (!\exmux2_1|Z[16]~20_combout\ & (\idex_pipeline|aluOP_out\(0) 
-- & ((\idex_pipeline|aluOP_out\(2)) # (\exmux2_2|Z[16]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \exmux2_1|Z[16]~20_combout\,
	datad => \exmux2_2|Z[16]~32_combout\,
	combout => \exula|Mux15~7_combout\);

-- Location: LCCOMB_X94_Y19_N30
\exula|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux15~8_combout\ = (\exula|Mux30~3_combout\ & ((\idex_pipeline|aluOP_out\(3)) # ((\exula|Add0~51_combout\)))) # (!\exula|Mux30~3_combout\ & (!\idex_pipeline|aluOP_out\(3) & ((\exula|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux30~3_combout\,
	datab => \idex_pipeline|aluOP_out\(3),
	datac => \exula|Add0~51_combout\,
	datad => \exula|Mux15~7_combout\,
	combout => \exula|Mux15~8_combout\);

-- Location: LCCOMB_X94_Y19_N4
\exula|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux15~9_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftLeft0~140_combout\ & (\exula|ShiftRight0~42_combout\)) # (!\exula|ShiftLeft0~140_combout\ & ((\idex_pipeline|read_data2_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~42_combout\,
	datab => \exula|ShiftLeft0~140_combout\,
	datac => \idex_pipeline|read_data2_out\(31),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exula|Mux15~9_combout\);

-- Location: LCCOMB_X94_Y19_N24
\exula|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux15~11_combout\ = (!\exula|Mux31~8_combout\ & ((\exula|Mux15~9_combout\) # ((\idex_pipeline|reg_rd_out\(4) & \idex_pipeline|aluSRC2_out~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exula|Mux15~9_combout\,
	datad => \exula|Mux31~8_combout\,
	combout => \exula|Mux15~11_combout\);

-- Location: LCCOMB_X94_Y19_N22
\exula|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux15~10_combout\ = (\exula|Mux15~8_combout\ & (((\exula|Mux15~11_combout\) # (!\idex_pipeline|aluOP_out\(3))))) # (!\exula|Mux15~8_combout\ & (\exula|Mux15~6_combout\ & ((\idex_pipeline|aluOP_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux15~6_combout\,
	datab => \exula|Mux15~8_combout\,
	datac => \exula|Mux15~11_combout\,
	datad => \idex_pipeline|aluOP_out\(3),
	combout => \exula|Mux15~10_combout\);

-- Location: LCCOMB_X94_Y21_N6
\exmem_pipeline|adress_out[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|adress_out[16]~feeder_combout\ = \exula|Mux15~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exula|Mux15~10_combout\,
	combout => \exmem_pipeline|adress_out[16]~feeder_combout\);

-- Location: LCFF_X94_Y21_N7
\exmem_pipeline|adress_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|adress_out[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(16));

-- Location: LCFF_X93_Y23_N23
\memwb_pipeline|data_ula_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(16));

-- Location: LCCOMB_X93_Y23_N16
\exmem_pipeline|PC4_shift_out[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|PC4_shift_out[16]~feeder_combout\ = \idex_pipeline|PC4_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|PC4_out\(16),
	combout => \exmem_pipeline|PC4_shift_out[16]~feeder_combout\);

-- Location: LCFF_X93_Y23_N17
\exmem_pipeline|PC4_shift_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|PC4_shift_out[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(16));

-- Location: LCFF_X93_Y23_N1
\memwb_pipeline|PC4_shift_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|PC4_shift_out\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(16));

-- Location: LCCOMB_X93_Y23_N22
\wbmux4|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux15~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|PC4_shift_out\(16)))) # (!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|data_ula_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|data_ula_out\(16),
	datad => \memwb_pipeline|PC4_shift_out\(16),
	combout => \wbmux4|Mux15~0_combout\);

-- Location: LCCOMB_X92_Y24_N30
\wbmux4|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux15~1_combout\ = (\wbmux4|Mux15~0_combout\) # ((\memwb_pipeline|write_data_breg_out\(16) & (\memwb_pipeline|mem_to_reg_out\(0) & !\memwb_pipeline|mem_to_reg_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|write_data_breg_out\(16),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|mem_to_reg_out\(1),
	datad => \wbmux4|Mux15~0_combout\,
	combout => \wbmux4|Mux15~1_combout\);

-- Location: LCFF_X87_Y30_N11
\idbreg|reg[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][16]~regout\);

-- Location: LCCOMB_X86_Y30_N28
\idbreg|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~0_combout\ = (\ifid_pipeline|instruction_out\(17) & (((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[9][16]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[8][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[9][16]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[8][16]~regout\,
	datad => \ifid_pipeline|instruction_out\(16),
	combout => \idbreg|Mux47~0_combout\);

-- Location: LCCOMB_X87_Y30_N10
\idbreg|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~1_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux47~0_combout\ & (\idbreg|reg[11][16]~regout\)) # (!\idbreg|Mux47~0_combout\ & ((\idbreg|reg[10][16]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[11][16]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[10][16]~regout\,
	datad => \idbreg|Mux47~0_combout\,
	combout => \idbreg|Mux47~1_combout\);

-- Location: LCCOMB_X80_Y24_N20
\idbreg|Mux47~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~18_combout\ = (\idbreg|Mux47~17_combout\ & (((\idbreg|reg[15][16]~regout\)) # (!\ifid_pipeline|instruction_out\(16)))) # (!\idbreg|Mux47~17_combout\ & (\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[13][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux47~17_combout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[13][16]~regout\,
	datad => \idbreg|reg[15][16]~regout\,
	combout => \idbreg|Mux47~18_combout\);

-- Location: LCFF_X91_Y28_N25
\idbreg|reg[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux15~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][16]~regout\);

-- Location: LCCOMB_X88_Y30_N24
\idbreg|Mux47~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~12_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[6][16]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[4][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[4][16]~regout\,
	datad => \idbreg|reg[6][16]~regout\,
	combout => \idbreg|Mux47~12_combout\);

-- Location: LCCOMB_X87_Y30_N22
\idbreg|Mux47~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~13_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux47~12_combout\ & ((\idbreg|reg[7][16]~regout\))) # (!\idbreg|Mux47~12_combout\ & (\idbreg|reg[5][16]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[5][16]~regout\,
	datac => \idbreg|reg[7][16]~regout\,
	datad => \idbreg|Mux47~12_combout\,
	combout => \idbreg|Mux47~13_combout\);

-- Location: LCCOMB_X91_Y28_N18
\idbreg|Mux47~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux47~13_combout\) # (!\idbreg|Mux32~3_combout\)))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][16]~regout\ & (\idbreg|Mux32~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|reg[1][16]~regout\,
	datac => \idbreg|Mux32~3_combout\,
	datad => \idbreg|Mux47~13_combout\,
	combout => \idbreg|Mux47~14_combout\);

-- Location: LCCOMB_X91_Y28_N24
\idbreg|Mux47~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux47~14_combout\ & (\idbreg|reg[3][16]~regout\)) # (!\idbreg|Mux47~14_combout\ & ((\idbreg|reg[2][16]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux47~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][16]~regout\,
	datab => \idbreg|Mux32~2_combout\,
	datac => \idbreg|reg[2][16]~regout\,
	datad => \idbreg|Mux47~14_combout\,
	combout => \idbreg|Mux47~15_combout\);

-- Location: LCCOMB_X89_Y28_N28
\idbreg|Mux47~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~10_combout\ = (\idbreg|Mux47~9_combout\ & (((\idbreg|reg[31][16]~regout\)) # (!\ifid_pipeline|instruction_out\(19)))) # (!\idbreg|Mux47~9_combout\ & (\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[27][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux47~9_combout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[27][16]~regout\,
	datad => \idbreg|reg[31][16]~regout\,
	combout => \idbreg|Mux47~10_combout\);

-- Location: LCCOMB_X94_Y29_N14
\idbreg|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~2_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][16]~regout\) # ((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (((\idbreg|reg[17][16]~regout\ & 
-- !\ifid_pipeline|instruction_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[25][16]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][16]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux47~2_combout\);

-- Location: LCCOMB_X92_Y30_N26
\idbreg|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux47~2_combout\ & ((\idbreg|reg[29][16]~regout\))) # (!\idbreg|Mux47~2_combout\ & (\idbreg|reg[21][16]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[21][16]~regout\,
	datac => \idbreg|reg[29][16]~regout\,
	datad => \idbreg|Mux47~2_combout\,
	combout => \idbreg|Mux47~3_combout\);

-- Location: LCCOMB_X79_Y29_N24
\idbreg|reg[28][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[28][16]~feeder_combout\ = \wbmux4|Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux15~1_combout\,
	combout => \idbreg|reg[28][16]~feeder_combout\);

-- Location: LCFF_X79_Y29_N25
\idbreg|reg[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[28][16]~feeder_combout\,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][16]~regout\);

-- Location: LCCOMB_X80_Y29_N12
\idbreg|Mux47~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~6_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[24][16]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[16][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[16][16]~regout\,
	datac => \ifid_pipeline|instruction_out\(19),
	datad => \idbreg|reg[24][16]~regout\,
	combout => \idbreg|Mux47~6_combout\);

-- Location: LCCOMB_X80_Y29_N6
\idbreg|Mux47~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux47~6_combout\ & (\idbreg|reg[28][16]~regout\)) # (!\idbreg|Mux47~6_combout\ & ((\idbreg|reg[20][16]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[28][16]~regout\,
	datac => \idbreg|reg[20][16]~regout\,
	datad => \idbreg|Mux47~6_combout\,
	combout => \idbreg|Mux47~7_combout\);

-- Location: LCCOMB_X87_Y31_N0
\idbreg|Mux47~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~8_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux47~5_combout\) # ((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & (((!\ifid_pipeline|instruction_out\(16) & \idbreg|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux47~5_combout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \ifid_pipeline|instruction_out\(16),
	datad => \idbreg|Mux47~7_combout\,
	combout => \idbreg|Mux47~8_combout\);

-- Location: LCCOMB_X91_Y28_N12
\idbreg|Mux47~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux47~8_combout\ & (\idbreg|Mux47~10_combout\)) # (!\idbreg|Mux47~8_combout\ & ((\idbreg|Mux47~3_combout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux47~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux47~10_combout\,
	datac => \idbreg|Mux47~3_combout\,
	datad => \idbreg|Mux47~8_combout\,
	combout => \idbreg|Mux47~11_combout\);

-- Location: LCCOMB_X91_Y28_N16
\idbreg|Mux47~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~16_combout\ = (\idbreg|Mux32~1_combout\ & (\idbreg|Mux32~0_combout\)) # (!\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~0_combout\ & ((\idbreg|Mux47~11_combout\))) # (!\idbreg|Mux32~0_combout\ & (\idbreg|Mux47~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux47~15_combout\,
	datad => \idbreg|Mux47~11_combout\,
	combout => \idbreg|Mux47~16_combout\);

-- Location: LCCOMB_X91_Y24_N26
\idbreg|Mux47~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux47~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux47~16_combout\ & ((\idbreg|Mux47~18_combout\))) # (!\idbreg|Mux47~16_combout\ & (\idbreg|Mux47~1_combout\)))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux47~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux47~1_combout\,
	datac => \idbreg|Mux47~18_combout\,
	datad => \idbreg|Mux47~16_combout\,
	combout => \idbreg|Mux47~19_combout\);

-- Location: LCFF_X91_Y24_N27
\idex_pipeline|read_data2_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux47~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(16));

-- Location: LCFF_X87_Y21_N13
\exmem_pipeline|write_data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(16));

-- Location: LCCOMB_X91_Y24_N28
\exmem_pipeline|write_data_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|write_data_out[17]~feeder_combout\ = \idex_pipeline|read_data2_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|read_data2_out\(17),
	combout => \exmem_pipeline|write_data_out[17]~feeder_combout\);

-- Location: LCFF_X91_Y24_N29
\exmem_pipeline|write_data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|write_data_out[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(17));

-- Location: M4K_X84_Y21
\mem_memdados|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000100003000080001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mif_dados.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memdados:mem_memdados|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \exmem_pipeline|mem_write_out~regout\,
	clk0 => \ALT_INV_clk~combout\,
	portadatain => \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem_memdados|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X91_Y23_N26
\memwb_pipeline|write_data_breg_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|write_data_breg_out[15]~feeder_combout\ = \mem_memdados|altsyncram_component|auto_generated|q_a\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(15),
	combout => \memwb_pipeline|write_data_breg_out[15]~feeder_combout\);

-- Location: LCFF_X91_Y23_N27
\memwb_pipeline|write_data_breg_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|write_data_breg_out[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(15));

-- Location: LCCOMB_X94_Y24_N28
\exmem_pipeline|PC4_shift_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|PC4_shift_out[15]~feeder_combout\ = \idex_pipeline|PC4_out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|PC4_out\(15),
	combout => \exmem_pipeline|PC4_shift_out[15]~feeder_combout\);

-- Location: LCFF_X94_Y24_N29
\exmem_pipeline|PC4_shift_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|PC4_shift_out[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(15));

-- Location: LCCOMB_X93_Y24_N18
\memwb_pipeline|PC4_shift_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[15]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(15),
	combout => \memwb_pipeline|PC4_shift_out[15]~feeder_combout\);

-- Location: LCFF_X93_Y24_N19
\memwb_pipeline|PC4_shift_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(15));

-- Location: LCCOMB_X79_Y23_N6
\idbreg|reg[15][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][15]~feeder_combout\ = \wbmux4|Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux16~1_combout\,
	combout => \idbreg|reg[15][15]~feeder_combout\);

-- Location: LCFF_X79_Y23_N7
\idbreg|reg[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][15]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][15]~regout\);

-- Location: LCFF_X80_Y27_N11
\idbreg|reg[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][15]~regout\);

-- Location: LCCOMB_X80_Y27_N10
\idbreg|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~17_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[13][15]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[12][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[12][15]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[13][15]~regout\,
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux16~17_combout\);

-- Location: LCCOMB_X79_Y23_N28
\idbreg|reg[14][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[14][15]~feeder_combout\ = \wbmux4|Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux16~1_combout\,
	combout => \idbreg|reg[14][15]~feeder_combout\);

-- Location: LCFF_X79_Y23_N29
\idbreg|reg[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[14][15]~feeder_combout\,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][15]~regout\);

-- Location: LCCOMB_X80_Y23_N16
\idbreg|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~18_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux16~17_combout\ & (\idbreg|reg[15][15]~regout\)) # (!\idbreg|Mux16~17_combout\ & ((\idbreg|reg[14][15]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[15][15]~regout\,
	datac => \idbreg|Mux16~17_combout\,
	datad => \idbreg|reg[14][15]~regout\,
	combout => \idbreg|Mux16~18_combout\);

-- Location: LCFF_X90_Y31_N29
\idbreg|reg[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][15]~regout\);

-- Location: LCFF_X89_Y31_N9
\idbreg|reg[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][15]~regout\);

-- Location: LCFF_X89_Y28_N31
\idbreg|reg[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][15]~regout\);

-- Location: LCCOMB_X89_Y31_N30
\idbreg|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][15]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][15]~regout\,
	datad => \idbreg|reg[19][15]~regout\,
	combout => \idbreg|Mux16~7_combout\);

-- Location: LCFF_X89_Y28_N9
\idbreg|reg[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][15]~regout\);

-- Location: LCCOMB_X90_Y31_N22
\idbreg|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux16~7_combout\ & (\idbreg|reg[31][15]~regout\)) # (!\idbreg|Mux16~7_combout\ & ((\idbreg|reg[27][15]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[31][15]~regout\,
	datac => \idbreg|Mux16~7_combout\,
	datad => \idbreg|reg[27][15]~regout\,
	combout => \idbreg|Mux16~8_combout\);

-- Location: LCCOMB_X86_Y28_N24
\idbreg|reg[30][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[30][15]~feeder_combout\ = \wbmux4|Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux16~1_combout\,
	combout => \idbreg|reg[30][15]~feeder_combout\);

-- Location: LCFF_X86_Y28_N25
\idbreg|reg[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[30][15]~feeder_combout\,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][15]~regout\);

-- Location: LCFF_X86_Y29_N17
\idbreg|reg[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][15]~regout\);

-- Location: LCFF_X85_Y29_N23
\idbreg|reg[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][15]~regout\);

-- Location: LCFF_X85_Y29_N13
\idbreg|reg[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][15]~regout\);

-- Location: LCCOMB_X85_Y29_N22
\idbreg|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~0_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][15]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][15]~regout\,
	datad => \idbreg|reg[18][15]~regout\,
	combout => \idbreg|Mux16~0_combout\);

-- Location: LCCOMB_X86_Y29_N16
\idbreg|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~1_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux16~0_combout\ & (\idbreg|reg[30][15]~regout\)) # (!\idbreg|Mux16~0_combout\ & ((\idbreg|reg[26][15]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[30][15]~regout\,
	datac => \idbreg|reg[26][15]~regout\,
	datad => \idbreg|Mux16~0_combout\,
	combout => \idbreg|Mux16~1_combout\);

-- Location: LCFF_X82_Y28_N1
\idbreg|reg[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][15]~regout\);

-- Location: LCFF_X83_Y28_N31
\idbreg|reg[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][15]~regout\);

-- Location: LCFF_X79_Y28_N19
\idbreg|reg[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][15]~regout\);

-- Location: LCCOMB_X79_Y28_N18
\idbreg|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[24][15]~regout\) # (\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][15]~regout\ & 
-- ((!\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][15]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][15]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux16~4_combout\);

-- Location: LCCOMB_X83_Y28_N30
\idbreg|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~5_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux16~4_combout\ & (\idbreg|reg[28][15]~regout\)) # (!\idbreg|Mux16~4_combout\ & ((\idbreg|reg[20][15]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[28][15]~regout\,
	datac => \idbreg|reg[20][15]~regout\,
	datad => \idbreg|Mux16~4_combout\,
	combout => \idbreg|Mux16~5_combout\);

-- Location: LCCOMB_X93_Y30_N8
\idbreg|reg[21][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[21][15]~feeder_combout\ = \wbmux4|Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux16~1_combout\,
	combout => \idbreg|reg[21][15]~feeder_combout\);

-- Location: LCFF_X93_Y30_N9
\idbreg|reg[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[21][15]~feeder_combout\,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][15]~regout\);

-- Location: LCFF_X94_Y29_N11
\idbreg|reg[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][15]~regout\);

-- Location: LCFF_X94_Y29_N9
\idbreg|reg[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][15]~regout\);

-- Location: LCCOMB_X94_Y29_N10
\idbreg|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][15]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][15]~regout\,
	datad => \idbreg|reg[17][15]~regout\,
	combout => \idbreg|Mux16~2_combout\);

-- Location: LCCOMB_X93_Y30_N6
\idbreg|reg[29][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[29][15]~feeder_combout\ = \wbmux4|Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux16~1_combout\,
	combout => \idbreg|reg[29][15]~feeder_combout\);

-- Location: LCFF_X93_Y30_N7
\idbreg|reg[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[29][15]~feeder_combout\,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][15]~regout\);

-- Location: LCCOMB_X93_Y30_N4
\idbreg|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux16~2_combout\ & ((\idbreg|reg[29][15]~regout\))) # (!\idbreg|Mux16~2_combout\ & (\idbreg|reg[21][15]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[21][15]~regout\,
	datac => \idbreg|Mux16~2_combout\,
	datad => \idbreg|reg[29][15]~regout\,
	combout => \idbreg|Mux16~3_combout\);

-- Location: LCCOMB_X92_Y28_N6
\idbreg|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~6_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|Mux16~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & (\idbreg|Mux16~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux16~5_combout\,
	datad => \idbreg|Mux16~3_combout\,
	combout => \idbreg|Mux16~6_combout\);

-- Location: LCCOMB_X92_Y28_N20
\idbreg|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux16~6_combout\ & (\idbreg|Mux16~8_combout\)) # (!\idbreg|Mux16~6_combout\ & ((\idbreg|Mux16~1_combout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux16~8_combout\,
	datac => \idbreg|Mux16~1_combout\,
	datad => \idbreg|Mux16~6_combout\,
	combout => \idbreg|Mux16~9_combout\);

-- Location: LCCOMB_X86_Y30_N20
\idbreg|reg[11][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[11][15]~feeder_combout\ = \wbmux4|Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux16~1_combout\,
	combout => \idbreg|reg[11][15]~feeder_combout\);

-- Location: LCFF_X86_Y30_N21
\idbreg|reg[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[11][15]~feeder_combout\,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][15]~regout\);

-- Location: LCFF_X82_Y30_N31
\idbreg|reg[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][15]~regout\);

-- Location: LCFF_X83_Y30_N11
\idbreg|reg[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][15]~regout\);

-- Location: LCCOMB_X83_Y30_N16
\idbreg|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~10_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[10][15]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[8][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[10][15]~regout\,
	datad => \idbreg|reg[8][15]~regout\,
	combout => \idbreg|Mux16~10_combout\);

-- Location: LCCOMB_X85_Y30_N26
\idbreg|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux16~10_combout\ & (\idbreg|reg[11][15]~regout\)) # (!\idbreg|Mux16~10_combout\ & ((\idbreg|reg[9][15]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[11][15]~regout\,
	datac => \idbreg|reg[9][15]~regout\,
	datad => \idbreg|Mux16~10_combout\,
	combout => \idbreg|Mux16~11_combout\);

-- Location: LCCOMB_X88_Y27_N8
\idbreg|reg[3][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[3][15]~feeder_combout\ = \wbmux4|Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux16~1_combout\,
	combout => \idbreg|reg[3][15]~feeder_combout\);

-- Location: LCFF_X88_Y27_N9
\idbreg|reg[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[3][15]~feeder_combout\,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][15]~regout\);

-- Location: LCFF_X82_Y26_N17
\idbreg|reg[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][15]~regout\);

-- Location: LCFF_X83_Y25_N3
\idbreg|reg[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][15]~regout\);

-- Location: LCCOMB_X82_Y26_N16
\idbreg|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~13_combout\ = (\idbreg|Mux16~12_combout\ & (((\idbreg|reg[7][15]~regout\)) # (!\ifid_pipeline|instruction_out\(22)))) # (!\idbreg|Mux16~12_combout\ & (\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[6][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux16~12_combout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[6][15]~regout\,
	datad => \idbreg|reg[7][15]~regout\,
	combout => \idbreg|Mux16~13_combout\);

-- Location: LCCOMB_X88_Y27_N22
\idbreg|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux16~13_combout\) # (!\idbreg|Mux31~17_combout\)))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][15]~regout\ & (\idbreg|Mux31~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][15]~regout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|Mux31~17_combout\,
	datad => \idbreg|Mux16~13_combout\,
	combout => \idbreg|Mux16~14_combout\);

-- Location: LCCOMB_X88_Y27_N0
\idbreg|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux16~14_combout\ & ((\idbreg|reg[3][15]~regout\))) # (!\idbreg|Mux16~14_combout\ & (\idbreg|reg[2][15]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[2][15]~regout\,
	datab => \idbreg|Mux31~14_combout\,
	datac => \idbreg|reg[3][15]~regout\,
	datad => \idbreg|Mux16~14_combout\,
	combout => \idbreg|Mux16~15_combout\);

-- Location: LCCOMB_X88_Y27_N18
\idbreg|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~16_combout\ = (\idbreg|Mux31~13_combout\ & (\idbreg|Mux31~2_combout\)) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\ & (\idbreg|Mux16~11_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux16~11_combout\,
	datad => \idbreg|Mux16~15_combout\,
	combout => \idbreg|Mux16~16_combout\);

-- Location: LCCOMB_X89_Y22_N24
\idbreg|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux16~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux16~16_combout\ & (\idbreg|Mux16~18_combout\)) # (!\idbreg|Mux16~16_combout\ & ((\idbreg|Mux16~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux16~18_combout\,
	datac => \idbreg|Mux16~9_combout\,
	datad => \idbreg|Mux16~16_combout\,
	combout => \idbreg|Mux16~19_combout\);

-- Location: LCFF_X89_Y22_N25
\idex_pipeline|read_data1_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux16~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(15));

-- Location: LCCOMB_X90_Y18_N0
\exmux2_1|Z[15]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[15]~21_combout\ = (\idex_pipeline|read_data1_out\(15) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data1_out\(15),
	datac => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[15]~21_combout\);

-- Location: LCCOMB_X94_Y17_N8
\exula|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux16~4_combout\ = (\exmux2_2|Z[15]~2_combout\ & (\idex_pipeline|aluOP_out\(0) & ((\idex_pipeline|aluOP_out\(1)) # (!\exmux2_1|Z[15]~21_combout\)))) # (!\exmux2_2|Z[15]~2_combout\ & (\idex_pipeline|aluOP_out\(0) $ (((!\idex_pipeline|aluOP_out\(1) & 
-- !\exmux2_1|Z[15]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[15]~2_combout\,
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \exmux2_1|Z[15]~21_combout\,
	combout => \exula|Mux16~4_combout\);

-- Location: LCCOMB_X93_Y16_N4
\exula|ShiftLeft0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~45_combout\ = (\exmux2_1|Z[0]~1_combout\) # ((\exmux2_1|Z[2]~0_combout\) # (\exmux2_1|Z[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X93_Y16_N16
\exula|ShiftRight0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~116_combout\ = (!\exula|ShiftLeft0~45_combout\ & (!\exmux2_1|Z[3]~3_combout\ & \exmux2_2|Z[31]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftLeft0~45_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exmux2_2|Z[31]~17_combout\,
	combout => \exula|ShiftRight0~116_combout\);

-- Location: LCCOMB_X93_Y16_N18
\exula|ShiftRight0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~114_combout\ = (\exmux2_1|Z[3]~3_combout\ & ((\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight1~70_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight1~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~70_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftRight1~66_combout\,
	combout => \exula|ShiftRight0~114_combout\);

-- Location: LCCOMB_X94_Y17_N6
\exula|ShiftRight0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~109_combout\ = (\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight1~67_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight1~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~67_combout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exula|ShiftRight1~64_combout\,
	combout => \exula|ShiftRight0~109_combout\);

-- Location: LCCOMB_X94_Y17_N2
\exula|ShiftRight0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~115_combout\ = (\exula|ShiftRight0~114_combout\) # ((!\exmux2_1|Z[3]~3_combout\ & \exula|ShiftRight0~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight0~114_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftRight0~109_combout\,
	combout => \exula|ShiftRight0~115_combout\);

-- Location: LCCOMB_X94_Y17_N30
\exula|ShiftRight0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~131_combout\ = (!\exmux2_1|Z[4]~4_combout\ & ((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftRight0~115_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \exmux2_1|Z[4]~4_combout\,
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exula|ShiftRight0~115_combout\,
	combout => \exula|ShiftRight0~131_combout\);

-- Location: LCCOMB_X93_Y17_N24
\exula|ShiftRight0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~117_combout\ = (!\exula|ShiftLeft0~28_combout\ & ((\exula|ShiftRight0~131_combout\) # ((\exmux2_1|Z[4]~4_combout\ & \exula|ShiftRight0~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[4]~4_combout\,
	datab => \exula|ShiftLeft0~28_combout\,
	datac => \exula|ShiftRight0~116_combout\,
	datad => \exula|ShiftRight0~131_combout\,
	combout => \exula|ShiftRight0~117_combout\);

-- Location: LCCOMB_X94_Y17_N0
\exula|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux16~5_combout\ = (\idex_pipeline|aluOP_out\(1) & ((\exula|Mux16~4_combout\ & ((\exula|ShiftRight0~117_combout\))) # (!\exula|Mux16~4_combout\ & (\exula|ShiftLeft0~83_combout\)))) # (!\idex_pipeline|aluOP_out\(1) & (((\exula|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~83_combout\,
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \exula|Mux16~4_combout\,
	datad => \exula|ShiftRight0~117_combout\,
	combout => \exula|Mux16~5_combout\);

-- Location: LCCOMB_X94_Y17_N14
\exula|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux16~6_combout\ = (\exmux2_2|Z[15]~2_combout\ & ((\exmux2_1|Z[15]~21_combout\ & (!\idex_pipeline|aluOP_out\(2))) # (!\exmux2_1|Z[15]~21_combout\ & ((\idex_pipeline|aluOP_out\(0)))))) # (!\exmux2_2|Z[15]~2_combout\ & (\idex_pipeline|aluOP_out\(0) & 
-- ((\idex_pipeline|aluOP_out\(2)) # (\exmux2_1|Z[15]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[15]~2_combout\,
	datab => \idex_pipeline|aluOP_out\(2),
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \exmux2_1|Z[15]~21_combout\,
	combout => \exula|Mux16~6_combout\);

-- Location: LCCOMB_X94_Y18_N16
\exula|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux16~7_combout\ = (\idex_pipeline|aluOP_out\(3) & (((\exula|Mux30~3_combout\)))) # (!\idex_pipeline|aluOP_out\(3) & ((\exula|Mux30~3_combout\ & (\exula|Add0~48_combout\)) # (!\exula|Mux30~3_combout\ & ((\exula|Mux16~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(3),
	datab => \exula|Add0~48_combout\,
	datac => \exula|Mux16~6_combout\,
	datad => \exula|Mux30~3_combout\,
	combout => \exula|Mux16~7_combout\);

-- Location: LCCOMB_X94_Y18_N4
\exula|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux16~9_combout\ = (\exula|Mux16~7_combout\ & ((\exula|Mux16~10_combout\) # ((!\idex_pipeline|aluOP_out\(3))))) # (!\exula|Mux16~7_combout\ & (((\exula|Mux16~5_combout\ & \idex_pipeline|aluOP_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux16~10_combout\,
	datab => \exula|Mux16~5_combout\,
	datac => \exula|Mux16~7_combout\,
	datad => \idex_pipeline|aluOP_out\(3),
	combout => \exula|Mux16~9_combout\);

-- Location: LCFF_X94_Y18_N13
\exmem_pipeline|adress_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux16~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(15));

-- Location: LCFF_X93_Y24_N9
\memwb_pipeline|data_ula_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(15));

-- Location: LCCOMB_X93_Y24_N8
\wbmux4|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux16~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(15))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|PC4_shift_out\(15),
	datac => \memwb_pipeline|data_ula_out\(15),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux16~0_combout\);

-- Location: LCCOMB_X86_Y26_N6
\wbmux4|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux16~1_combout\ = (\wbmux4|Mux16~0_combout\) # ((\memwb_pipeline|mem_to_reg_out\(0) & (!\memwb_pipeline|mem_to_reg_out\(1) & \memwb_pipeline|write_data_breg_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(0),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|write_data_breg_out\(15),
	datad => \wbmux4|Mux16~0_combout\,
	combout => \wbmux4|Mux16~1_combout\);

-- Location: LCFF_X82_Y30_N1
\idbreg|reg[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][15]~regout\);

-- Location: LCCOMB_X83_Y30_N10
\idbreg|Mux48~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~10_combout\ = (\ifid_pipeline|instruction_out\(16) & (((\ifid_pipeline|instruction_out\(17))))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[10][15]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[8][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[10][15]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[8][15]~regout\,
	datad => \ifid_pipeline|instruction_out\(17),
	combout => \idbreg|Mux48~10_combout\);

-- Location: LCCOMB_X86_Y30_N26
\idbreg|Mux48~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux48~10_combout\ & (\idbreg|reg[11][15]~regout\)) # (!\idbreg|Mux48~10_combout\ & ((\idbreg|reg[9][15]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux48~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[11][15]~regout\,
	datab => \idbreg|reg[9][15]~regout\,
	datac => \ifid_pipeline|instruction_out\(16),
	datad => \idbreg|Mux48~10_combout\,
	combout => \idbreg|Mux48~11_combout\);

-- Location: LCFF_X88_Y25_N7
\idbreg|reg[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][15]~regout\);

-- Location: LCFF_X82_Y26_N3
\idbreg|reg[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][15]~regout\);

-- Location: LCCOMB_X81_Y26_N2
\idbreg|reg[5][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[5][15]~feeder_combout\ = \wbmux4|Mux16~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux16~1_combout\,
	combout => \idbreg|reg[5][15]~feeder_combout\);

-- Location: LCFF_X81_Y26_N3
\idbreg|reg[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[5][15]~feeder_combout\,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][15]~regout\);

-- Location: LCCOMB_X82_Y26_N12
\idbreg|Mux48~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~12_combout\ = (\ifid_pipeline|instruction_out\(16) & (((\ifid_pipeline|instruction_out\(17)) # (\idbreg|reg[5][15]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[4][15]~regout\ & (!\ifid_pipeline|instruction_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[4][15]~regout\,
	datac => \ifid_pipeline|instruction_out\(17),
	datad => \idbreg|reg[5][15]~regout\,
	combout => \idbreg|Mux48~12_combout\);

-- Location: LCCOMB_X83_Y25_N0
\idbreg|Mux48~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux48~12_combout\ & (\idbreg|reg[7][15]~regout\)) # (!\idbreg|Mux48~12_combout\ & ((\idbreg|reg[6][15]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux48~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[7][15]~regout\,
	datac => \idbreg|reg[6][15]~regout\,
	datad => \idbreg|Mux48~12_combout\,
	combout => \idbreg|Mux48~13_combout\);

-- Location: LCCOMB_X88_Y25_N2
\idbreg|Mux48~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~14_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & ((\idbreg|Mux48~13_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][15]~regout\)))) # (!\idbreg|Mux32~3_combout\ & (((\idbreg|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][15]~regout\,
	datab => \idbreg|Mux32~3_combout\,
	datac => \idbreg|Mux48~13_combout\,
	datad => \idbreg|Mux32~4_combout\,
	combout => \idbreg|Mux48~14_combout\);

-- Location: LCCOMB_X88_Y25_N6
\idbreg|Mux48~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux48~14_combout\ & (\idbreg|reg[3][15]~regout\)) # (!\idbreg|Mux48~14_combout\ & ((\idbreg|reg[2][15]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[3][15]~regout\,
	datac => \idbreg|reg[2][15]~regout\,
	datad => \idbreg|Mux48~14_combout\,
	combout => \idbreg|Mux48~15_combout\);

-- Location: LCCOMB_X87_Y26_N20
\idbreg|Mux48~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~16_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~0_combout\) # ((\idbreg|Mux48~11_combout\)))) # (!\idbreg|Mux32~1_combout\ & (!\idbreg|Mux32~0_combout\ & ((\idbreg|Mux48~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux48~11_combout\,
	datad => \idbreg|Mux48~15_combout\,
	combout => \idbreg|Mux48~16_combout\);

-- Location: LCCOMB_X89_Y28_N30
\idbreg|Mux48~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~7_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][15]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[19][15]~regout\,
	datad => \idbreg|reg[23][15]~regout\,
	combout => \idbreg|Mux48~7_combout\);

-- Location: LCCOMB_X89_Y28_N8
\idbreg|Mux48~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux48~7_combout\ & (\idbreg|reg[31][15]~regout\)) # (!\idbreg|Mux48~7_combout\ & ((\idbreg|reg[27][15]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux48~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[31][15]~regout\,
	datac => \idbreg|reg[27][15]~regout\,
	datad => \idbreg|Mux48~7_combout\,
	combout => \idbreg|Mux48~8_combout\);

-- Location: LCFF_X82_Y28_N31
\idbreg|reg[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux16~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][15]~regout\);

-- Location: LCCOMB_X82_Y28_N30
\idbreg|Mux48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~4_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18)) # ((\idbreg|reg[24][15]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[16][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[16][15]~regout\,
	datad => \idbreg|reg[24][15]~regout\,
	combout => \idbreg|Mux48~4_combout\);

-- Location: LCCOMB_X82_Y28_N0
\idbreg|Mux48~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux48~4_combout\ & ((\idbreg|reg[28][15]~regout\))) # (!\idbreg|Mux48~4_combout\ & (\idbreg|reg[20][15]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[20][15]~regout\,
	datac => \idbreg|reg[28][15]~regout\,
	datad => \idbreg|Mux48~4_combout\,
	combout => \idbreg|Mux48~5_combout\);

-- Location: LCCOMB_X94_Y29_N6
\idbreg|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~2_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18)) # (\idbreg|reg[25][15]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][15]~regout\ & (!\ifid_pipeline|instruction_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[17][15]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[25][15]~regout\,
	combout => \idbreg|Mux48~2_combout\);

-- Location: LCCOMB_X93_Y30_N26
\idbreg|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux48~2_combout\ & (\idbreg|reg[29][15]~regout\)) # (!\idbreg|Mux48~2_combout\ & ((\idbreg|reg[21][15]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[29][15]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[21][15]~regout\,
	datad => \idbreg|Mux48~2_combout\,
	combout => \idbreg|Mux48~3_combout\);

-- Location: LCCOMB_X82_Y26_N0
\idbreg|Mux48~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~6_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|Mux48~3_combout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & (\idbreg|Mux48~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|Mux48~5_combout\,
	datad => \idbreg|Mux48~3_combout\,
	combout => \idbreg|Mux48~6_combout\);

-- Location: LCCOMB_X82_Y26_N10
\idbreg|Mux48~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~9_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux48~6_combout\ & ((\idbreg|Mux48~8_combout\))) # (!\idbreg|Mux48~6_combout\ & (\idbreg|Mux48~1_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux48~1_combout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|Mux48~8_combout\,
	datad => \idbreg|Mux48~6_combout\,
	combout => \idbreg|Mux48~9_combout\);

-- Location: LCCOMB_X87_Y26_N10
\idbreg|Mux48~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux48~19_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux48~16_combout\ & (\idbreg|Mux48~18_combout\)) # (!\idbreg|Mux48~16_combout\ & ((\idbreg|Mux48~9_combout\))))) # (!\idbreg|Mux32~0_combout\ & (((\idbreg|Mux48~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux48~18_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux48~16_combout\,
	datad => \idbreg|Mux48~9_combout\,
	combout => \idbreg|Mux48~19_combout\);

-- Location: LCFF_X89_Y22_N19
\idex_pipeline|read_data2_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux48~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(15));

-- Location: LCCOMB_X87_Y21_N26
\exmem_pipeline|write_data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|write_data_out[15]~feeder_combout\ = \idex_pipeline|read_data2_out\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|read_data2_out\(15),
	combout => \exmem_pipeline|write_data_out[15]~feeder_combout\);

-- Location: LCFF_X87_Y21_N27
\exmem_pipeline|write_data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|write_data_out[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(15));

-- Location: LCCOMB_X89_Y22_N4
\memwb_pipeline|write_data_breg_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|write_data_breg_out[14]~feeder_combout\ = \mem_memdados|altsyncram_component|auto_generated|q_a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(14),
	combout => \memwb_pipeline|write_data_breg_out[14]~feeder_combout\);

-- Location: LCFF_X89_Y22_N5
\memwb_pipeline|write_data_breg_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|write_data_breg_out[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(14));

-- Location: LCCOMB_X85_Y23_N24
\wbmux4|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux17~1_combout\ = (\wbmux4|Mux17~0_combout\) # ((\memwb_pipeline|mem_to_reg_out\(0) & (!\memwb_pipeline|mem_to_reg_out\(1) & \memwb_pipeline|write_data_breg_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(0),
	datab => \wbmux4|Mux17~0_combout\,
	datac => \memwb_pipeline|mem_to_reg_out\(1),
	datad => \memwb_pipeline|write_data_breg_out\(14),
	combout => \wbmux4|Mux17~1_combout\);

-- Location: LCFF_X82_Y30_N19
\idbreg|reg[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][14]~regout\);

-- Location: LCCOMB_X81_Y30_N14
\idbreg|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~0_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[9][14]~regout\) # ((\ifid_pipeline|instruction_out\(17))))) # (!\ifid_pipeline|instruction_out\(16) & (((\idbreg|reg[8][14]~regout\ & !\ifid_pipeline|instruction_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[9][14]~regout\,
	datac => \idbreg|reg[8][14]~regout\,
	datad => \ifid_pipeline|instruction_out\(17),
	combout => \idbreg|Mux49~0_combout\);

-- Location: LCFF_X81_Y30_N1
\idbreg|reg[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][14]~regout\);

-- Location: LCCOMB_X81_Y30_N0
\idbreg|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~1_combout\ = (\idbreg|Mux49~0_combout\ & (((\idbreg|reg[11][14]~regout\) # (!\ifid_pipeline|instruction_out\(17))))) # (!\idbreg|Mux49~0_combout\ & (\idbreg|reg[10][14]~regout\ & ((\ifid_pipeline|instruction_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[10][14]~regout\,
	datab => \idbreg|Mux49~0_combout\,
	datac => \idbreg|reg[11][14]~regout\,
	datad => \ifid_pipeline|instruction_out\(17),
	combout => \idbreg|Mux49~1_combout\);

-- Location: LCFF_X88_Y25_N5
\idbreg|reg[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][14]~regout\);

-- Location: LCCOMB_X86_Y26_N28
\idbreg|Mux49~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~12_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[6][14]~regout\) # ((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & (((\idbreg|reg[4][14]~regout\ & !\ifid_pipeline|instruction_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[6][14]~regout\,
	datac => \idbreg|reg[4][14]~regout\,
	datad => \ifid_pipeline|instruction_out\(16),
	combout => \idbreg|Mux49~12_combout\);

-- Location: LCCOMB_X86_Y25_N0
\idbreg|Mux49~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~13_combout\ = (\idbreg|Mux49~12_combout\ & ((\idbreg|reg[7][14]~regout\) # ((!\ifid_pipeline|instruction_out\(16))))) # (!\idbreg|Mux49~12_combout\ & (((\idbreg|reg[5][14]~regout\ & \ifid_pipeline|instruction_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[7][14]~regout\,
	datab => \idbreg|Mux49~12_combout\,
	datac => \idbreg|reg[5][14]~regout\,
	datad => \ifid_pipeline|instruction_out\(16),
	combout => \idbreg|Mux49~13_combout\);

-- Location: LCCOMB_X88_Y25_N28
\idbreg|Mux49~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux49~13_combout\) # (!\idbreg|Mux32~3_combout\)))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][14]~regout\ & ((\idbreg|Mux32~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|reg[1][14]~regout\,
	datac => \idbreg|Mux49~13_combout\,
	datad => \idbreg|Mux32~3_combout\,
	combout => \idbreg|Mux49~14_combout\);

-- Location: LCCOMB_X88_Y25_N14
\idbreg|Mux49~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux49~14_combout\ & ((\idbreg|reg[3][14]~regout\))) # (!\idbreg|Mux49~14_combout\ & (\idbreg|reg[2][14]~regout\)))) # (!\idbreg|Mux32~2_combout\ & (\idbreg|Mux49~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|Mux49~14_combout\,
	datac => \idbreg|reg[2][14]~regout\,
	datad => \idbreg|reg[3][14]~regout\,
	combout => \idbreg|Mux49~15_combout\);

-- Location: LCCOMB_X90_Y28_N14
\idbreg|Mux49~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][14]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[19][14]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[23][14]~regout\,
	combout => \idbreg|Mux49~9_combout\);

-- Location: LCFF_X89_Y28_N15
\idbreg|reg[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][14]~regout\);

-- Location: LCCOMB_X90_Y28_N0
\idbreg|Mux49~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux49~9_combout\ & (\idbreg|reg[31][14]~regout\)) # (!\idbreg|Mux49~9_combout\ & ((\idbreg|reg[27][14]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux49~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[31][14]~regout\,
	datac => \idbreg|Mux49~9_combout\,
	datad => \idbreg|reg[27][14]~regout\,
	combout => \idbreg|Mux49~10_combout\);

-- Location: LCFF_X87_Y31_N25
\idbreg|reg[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][14]~regout\);

-- Location: LCFF_X86_Y31_N21
\idbreg|reg[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux17~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][14]~regout\);

-- Location: LCCOMB_X87_Y31_N8
\idbreg|Mux49~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~4_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][14]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[18][14]~regout\,
	datac => \idbreg|reg[22][14]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux49~4_combout\);

-- Location: LCCOMB_X87_Y31_N14
\idbreg|Mux49~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux49~4_combout\ & ((\idbreg|reg[30][14]~regout\))) # (!\idbreg|Mux49~4_combout\ & (\idbreg|reg[26][14]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (\idbreg|Mux49~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|Mux49~4_combout\,
	datac => \idbreg|reg[26][14]~regout\,
	datad => \idbreg|reg[30][14]~regout\,
	combout => \idbreg|Mux49~5_combout\);

-- Location: LCCOMB_X82_Y28_N26
\idbreg|Mux49~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~6_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[24][14]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[16][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][14]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[24][14]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux49~6_combout\);

-- Location: LCCOMB_X83_Y28_N16
\idbreg|Mux49~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux49~6_combout\ & (\idbreg|reg[28][14]~regout\)) # (!\idbreg|Mux49~6_combout\ & ((\idbreg|reg[20][14]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[28][14]~regout\,
	datac => \idbreg|reg[20][14]~regout\,
	datad => \idbreg|Mux49~6_combout\,
	combout => \idbreg|Mux49~7_combout\);

-- Location: LCCOMB_X87_Y31_N20
\idbreg|Mux49~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~8_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|Mux49~5_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux49~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux49~5_combout\,
	datad => \idbreg|Mux49~7_combout\,
	combout => \idbreg|Mux49~8_combout\);

-- Location: LCCOMB_X93_Y29_N18
\idbreg|Mux49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~2_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][14]~regout\) # ((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (((!\ifid_pipeline|instruction_out\(18) & 
-- \idbreg|reg[17][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[25][14]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[17][14]~regout\,
	combout => \idbreg|Mux49~2_combout\);

-- Location: LCCOMB_X92_Y30_N6
\idbreg|Mux49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux49~2_combout\ & (\idbreg|reg[29][14]~regout\)) # (!\idbreg|Mux49~2_combout\ & ((\idbreg|reg[21][14]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[29][14]~regout\,
	datac => \idbreg|Mux49~2_combout\,
	datad => \idbreg|reg[21][14]~regout\,
	combout => \idbreg|Mux49~3_combout\);

-- Location: LCCOMB_X88_Y31_N4
\idbreg|Mux49~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux49~8_combout\ & (\idbreg|Mux49~10_combout\)) # (!\idbreg|Mux49~8_combout\ & ((\idbreg|Mux49~3_combout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux49~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux49~10_combout\,
	datac => \idbreg|Mux49~8_combout\,
	datad => \idbreg|Mux49~3_combout\,
	combout => \idbreg|Mux49~11_combout\);

-- Location: LCCOMB_X88_Y25_N26
\idbreg|Mux49~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~16_combout\ = (\idbreg|Mux32~1_combout\ & (\idbreg|Mux32~0_combout\)) # (!\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~0_combout\ & ((\idbreg|Mux49~11_combout\))) # (!\idbreg|Mux32~0_combout\ & (\idbreg|Mux49~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux49~15_combout\,
	datad => \idbreg|Mux49~11_combout\,
	combout => \idbreg|Mux49~16_combout\);

-- Location: LCCOMB_X89_Y22_N6
\idbreg|Mux49~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux49~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux49~16_combout\ & (\idbreg|Mux49~18_combout\)) # (!\idbreg|Mux49~16_combout\ & ((\idbreg|Mux49~1_combout\))))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux49~18_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux49~1_combout\,
	datad => \idbreg|Mux49~16_combout\,
	combout => \idbreg|Mux49~19_combout\);

-- Location: LCFF_X89_Y22_N7
\idex_pipeline|read_data2_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux49~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(14));

-- Location: LCCOMB_X94_Y21_N10
\exmem_pipeline|write_data_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|write_data_out[14]~feeder_combout\ = \idex_pipeline|read_data2_out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|read_data2_out\(14),
	combout => \exmem_pipeline|write_data_out[14]~feeder_combout\);

-- Location: LCFF_X94_Y21_N11
\exmem_pipeline|write_data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|write_data_out[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(14));

-- Location: LCFF_X93_Y21_N27
\memwb_pipeline|write_data_breg_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(13));

-- Location: LCFF_X94_Y23_N25
\ifid_pipeline|pc4_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[13]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(13));

-- Location: LCFF_X94_Y21_N3
\idex_pipeline|PC4_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(13));

-- Location: LCFF_X93_Y21_N17
\exmem_pipeline|PC4_shift_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(13));

-- Location: LCFF_X93_Y21_N1
\memwb_pipeline|PC4_shift_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|PC4_shift_out\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(13));

-- Location: LCCOMB_X93_Y17_N0
\exula|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux22~10_combout\ = (\exmux2_1|Z[3]~3_combout\ & (!\exula|Mux28~3_combout\ & (\idex_pipeline|aluOP_out\(3) & \exula|ShiftLeft0~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exula|Mux28~3_combout\,
	datac => \idex_pipeline|aluOP_out\(3),
	datad => \exula|ShiftLeft0~140_combout\,
	combout => \exula|Mux22~10_combout\);

-- Location: LCCOMB_X94_Y15_N20
\exula|ShiftRight0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~98_combout\ = (\exula|ShiftRight0~72_combout\ & ((\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight1~35_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight0~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~35_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftRight0~33_combout\,
	datad => \exula|ShiftRight0~72_combout\,
	combout => \exula|ShiftRight0~98_combout\);

-- Location: LCCOMB_X94_Y15_N18
\exula|ShiftRight0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~99_combout\ = (\exula|ShiftRight0~98_combout\) # ((\exmux2_2|Z[15]~1_combout\) # ((\exula|ShiftRight0~67_combout\ & \exula|ShiftRight0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~67_combout\,
	datab => \exula|ShiftRight0~78_combout\,
	datac => \exula|ShiftRight0~98_combout\,
	datad => \exmux2_2|Z[15]~1_combout\,
	combout => \exula|ShiftRight0~99_combout\);

-- Location: LCCOMB_X92_Y19_N14
\exula|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux18~2_combout\ = (\exula|Mux18~1_combout\ & (((\exula|Mux22~10_combout\ & \exula|ShiftRight0~99_combout\)) # (!\idex_pipeline|aluOP_out\(3)))) # (!\exula|Mux18~1_combout\ & (\exula|Mux22~10_combout\ & ((\exula|ShiftRight0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux18~1_combout\,
	datab => \exula|Mux22~10_combout\,
	datac => \idex_pipeline|aluOP_out\(3),
	datad => \exula|ShiftRight0~99_combout\,
	combout => \exula|Mux18~2_combout\);

-- Location: LCCOMB_X93_Y21_N4
\exula|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux18~8_combout\ = (\exula|Mux18~2_combout\) # ((\exula|Mux18~7_combout\ & \exula|Mux22~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux18~7_combout\,
	datab => \exula|Mux22~8_combout\,
	datad => \exula|Mux18~2_combout\,
	combout => \exula|Mux18~8_combout\);

-- Location: LCFF_X93_Y21_N23
\exmem_pipeline|adress_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux18~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(13));

-- Location: LCCOMB_X94_Y21_N28
\memwb_pipeline|data_ula_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|data_ula_out[13]~feeder_combout\ = \exmem_pipeline|adress_out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|adress_out\(13),
	combout => \memwb_pipeline|data_ula_out[13]~feeder_combout\);

-- Location: LCFF_X94_Y21_N29
\memwb_pipeline|data_ula_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|data_ula_out[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(13));

-- Location: LCCOMB_X93_Y21_N0
\wbmux4|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux18~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(13))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|PC4_shift_out\(13),
	datad => \memwb_pipeline|data_ula_out\(13),
	combout => \wbmux4|Mux18~0_combout\);

-- Location: LCCOMB_X93_Y21_N30
\wbmux4|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux18~1_combout\ = (\wbmux4|Mux18~0_combout\) # ((!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|mem_to_reg_out\(0) & \memwb_pipeline|write_data_breg_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|write_data_breg_out\(13),
	datad => \wbmux4|Mux18~0_combout\,
	combout => \wbmux4|Mux18~1_combout\);

-- Location: LCFF_X79_Y27_N21
\idbreg|reg[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][13]~regout\);

-- Location: LCCOMB_X80_Y27_N6
\idbreg|reg[13][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[13][13]~feeder_combout\ = \wbmux4|Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux18~1_combout\,
	combout => \idbreg|reg[13][13]~feeder_combout\);

-- Location: LCFF_X80_Y27_N7
\idbreg|reg[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[13][13]~feeder_combout\,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][13]~regout\);

-- Location: LCCOMB_X79_Y27_N26
\idbreg|Mux50~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~17_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[13][13]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][13]~regout\,
	datad => \idbreg|reg[13][13]~regout\,
	combout => \idbreg|Mux50~17_combout\);

-- Location: LCFF_X87_Y23_N1
\idbreg|reg[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][13]~regout\);

-- Location: LCFF_X86_Y27_N15
\idbreg|reg[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][13]~regout\);

-- Location: LCCOMB_X87_Y23_N0
\idbreg|Mux50~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~18_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux50~17_combout\ & ((\idbreg|reg[15][13]~regout\))) # (!\idbreg|Mux50~17_combout\ & (\idbreg|reg[14][13]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (\idbreg|Mux50~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux50~17_combout\,
	datac => \idbreg|reg[14][13]~regout\,
	datad => \idbreg|reg[15][13]~regout\,
	combout => \idbreg|Mux50~18_combout\);

-- Location: LCFF_X81_Y27_N29
\idbreg|reg[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][13]~regout\);

-- Location: LCCOMB_X81_Y30_N20
\idbreg|Mux50~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~10_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[10][13]~regout\) # ((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & (((!\ifid_pipeline|instruction_out\(16) & 
-- \idbreg|reg[8][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[10][13]~regout\,
	datac => \ifid_pipeline|instruction_out\(16),
	datad => \idbreg|reg[8][13]~regout\,
	combout => \idbreg|Mux50~10_combout\);

-- Location: LCCOMB_X81_Y27_N28
\idbreg|Mux50~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux50~10_combout\ & (\idbreg|reg[11][13]~regout\)) # (!\idbreg|Mux50~10_combout\ & ((\idbreg|reg[9][13]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux50~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[11][13]~regout\,
	datac => \idbreg|reg[9][13]~regout\,
	datad => \idbreg|Mux50~10_combout\,
	combout => \idbreg|Mux50~11_combout\);

-- Location: LCFF_X88_Y27_N21
\idbreg|reg[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][13]~regout\);

-- Location: LCFF_X86_Y27_N7
\idbreg|reg[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][13]~regout\);

-- Location: LCCOMB_X82_Y27_N28
\idbreg|Mux50~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~12_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[5][13]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[4][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[4][13]~regout\,
	datad => \idbreg|reg[5][13]~regout\,
	combout => \idbreg|Mux50~12_combout\);

-- Location: LCCOMB_X82_Y27_N14
\idbreg|Mux50~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux50~12_combout\ & ((\idbreg|reg[7][13]~regout\))) # (!\idbreg|Mux50~12_combout\ & (\idbreg|reg[6][13]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[6][13]~regout\,
	datac => \idbreg|reg[7][13]~regout\,
	datad => \idbreg|Mux50~12_combout\,
	combout => \idbreg|Mux50~13_combout\);

-- Location: LCCOMB_X87_Y27_N10
\idbreg|Mux50~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~14_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & (\idbreg|Mux50~13_combout\)) # (!\idbreg|Mux32~4_combout\ & ((\idbreg|reg[1][13]~regout\))))) # (!\idbreg|Mux32~3_combout\ & (\idbreg|Mux32~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~3_combout\,
	datab => \idbreg|Mux32~4_combout\,
	datac => \idbreg|Mux50~13_combout\,
	datad => \idbreg|reg[1][13]~regout\,
	combout => \idbreg|Mux50~14_combout\);

-- Location: LCCOMB_X87_Y27_N20
\idbreg|Mux50~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux50~14_combout\ & (\idbreg|reg[3][13]~regout\)) # (!\idbreg|Mux50~14_combout\ & ((\idbreg|reg[2][13]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux50~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[3][13]~regout\,
	datac => \idbreg|reg[2][13]~regout\,
	datad => \idbreg|Mux50~14_combout\,
	combout => \idbreg|Mux50~15_combout\);

-- Location: LCCOMB_X88_Y24_N14
\idbreg|Mux50~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~16_combout\ = (\idbreg|Mux32~0_combout\ & (\idbreg|Mux32~1_combout\)) # (!\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\ & (\idbreg|Mux50~11_combout\)) # (!\idbreg|Mux32~1_combout\ & ((\idbreg|Mux50~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux50~11_combout\,
	datad => \idbreg|Mux50~15_combout\,
	combout => \idbreg|Mux50~16_combout\);

-- Location: LCFF_X91_Y27_N1
\idbreg|reg[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][13]~regout\);

-- Location: LCFF_X90_Y28_N23
\idbreg|reg[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][13]~regout\);

-- Location: LCCOMB_X91_Y30_N8
\idbreg|reg[23][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[23][13]~feeder_combout\ = \wbmux4|Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux18~1_combout\,
	combout => \idbreg|reg[23][13]~feeder_combout\);

-- Location: LCFF_X91_Y30_N9
\idbreg|reg[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[23][13]~feeder_combout\,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][13]~regout\);

-- Location: LCCOMB_X90_Y28_N6
\idbreg|Mux50~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~7_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][13]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[19][13]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[23][13]~regout\,
	combout => \idbreg|Mux50~7_combout\);

-- Location: LCCOMB_X91_Y27_N0
\idbreg|Mux50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux50~7_combout\ & ((\idbreg|reg[31][13]~regout\))) # (!\idbreg|Mux50~7_combout\ & (\idbreg|reg[27][13]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[27][13]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[31][13]~regout\,
	datad => \idbreg|Mux50~7_combout\,
	combout => \idbreg|Mux50~8_combout\);

-- Location: LCCOMB_X85_Y30_N12
\idbreg|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~0_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][13]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[18][13]~regout\,
	datad => \idbreg|reg[22][13]~regout\,
	combout => \idbreg|Mux50~0_combout\);

-- Location: LCCOMB_X85_Y30_N30
\idbreg|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~1_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux50~0_combout\ & (\idbreg|reg[30][13]~regout\)) # (!\idbreg|Mux50~0_combout\ & ((\idbreg|reg[26][13]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[30][13]~regout\,
	datac => \idbreg|reg[26][13]~regout\,
	datad => \idbreg|Mux50~0_combout\,
	combout => \idbreg|Mux50~1_combout\);

-- Location: LCFF_X82_Y28_N5
\idbreg|reg[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux18~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][13]~regout\);

-- Location: LCCOMB_X82_Y28_N4
\idbreg|Mux50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~4_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][13]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[24][13]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[16][13]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux50~4_combout\);

-- Location: LCCOMB_X82_Y28_N18
\idbreg|Mux50~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux50~4_combout\ & (\idbreg|reg[28][13]~regout\)) # (!\idbreg|Mux50~4_combout\ & ((\idbreg|reg[20][13]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (\idbreg|Mux50~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|Mux50~4_combout\,
	datac => \idbreg|reg[28][13]~regout\,
	datad => \idbreg|reg[20][13]~regout\,
	combout => \idbreg|Mux50~5_combout\);

-- Location: LCCOMB_X93_Y25_N4
\idbreg|Mux50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~2_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][13]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][13]~regout\,
	datad => \idbreg|reg[25][13]~regout\,
	combout => \idbreg|Mux50~2_combout\);

-- Location: LCCOMB_X89_Y27_N0
\idbreg|Mux50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux50~2_combout\ & (\idbreg|reg[29][13]~regout\)) # (!\idbreg|Mux50~2_combout\ & ((\idbreg|reg[21][13]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[29][13]~regout\,
	datac => \idbreg|reg[21][13]~regout\,
	datad => \idbreg|Mux50~2_combout\,
	combout => \idbreg|Mux50~3_combout\);

-- Location: LCCOMB_X89_Y27_N18
\idbreg|Mux50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~6_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux50~3_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux50~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux50~5_combout\,
	datad => \idbreg|Mux50~3_combout\,
	combout => \idbreg|Mux50~6_combout\);

-- Location: LCCOMB_X89_Y27_N24
\idbreg|Mux50~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~9_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux50~6_combout\ & (\idbreg|Mux50~8_combout\)) # (!\idbreg|Mux50~6_combout\ & ((\idbreg|Mux50~1_combout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux50~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux50~8_combout\,
	datac => \idbreg|Mux50~1_combout\,
	datad => \idbreg|Mux50~6_combout\,
	combout => \idbreg|Mux50~9_combout\);

-- Location: LCCOMB_X88_Y24_N16
\idbreg|Mux50~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux50~19_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux50~16_combout\ & (\idbreg|Mux50~18_combout\)) # (!\idbreg|Mux50~16_combout\ & ((\idbreg|Mux50~9_combout\))))) # (!\idbreg|Mux32~0_combout\ & (((\idbreg|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux50~18_combout\,
	datac => \idbreg|Mux50~16_combout\,
	datad => \idbreg|Mux50~9_combout\,
	combout => \idbreg|Mux50~19_combout\);

-- Location: LCFF_X89_Y23_N1
\idex_pipeline|read_data2_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux50~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(13));

-- Location: LCFF_X87_Y23_N13
\exmem_pipeline|write_data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(13));

-- Location: LCFF_X92_Y20_N15
\memwb_pipeline|write_data_breg_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(11));

-- Location: LCCOMB_X93_Y16_N30
\exula|ShiftRight1~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~82_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftLeft0~139_combout\ & (\exula|ShiftRight1~70_combout\)) # (!\exula|ShiftLeft0~139_combout\ & ((\idex_pipeline|read_data2_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~70_combout\,
	datab => \idex_pipeline|read_data2_out\(31),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exula|ShiftLeft0~139_combout\,
	combout => \exula|ShiftRight1~82_combout\);

-- Location: LCCOMB_X92_Y16_N10
\exula|ShiftRight1~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~98_combout\ = (\exula|ShiftRight1~82_combout\) # ((\idex_pipeline|reg_rd_out\(4) & \idex_pipeline|aluSRC2_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exula|ShiftRight1~82_combout\,
	combout => \exula|ShiftRight1~98_combout\);

-- Location: LCCOMB_X89_Y19_N16
\exula|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux20~4_combout\ = (\idex_pipeline|aluOP_out\(0) & (!\idex_pipeline|aluOP_out\(1) & (\exmux2_1|Z[11]~25_combout\ $ (\exmux2_2|Z[11]~6_combout\)))) # (!\idex_pipeline|aluOP_out\(0) & ((\idex_pipeline|aluOP_out\(1)) # ((!\exmux2_1|Z[11]~25_combout\ & 
-- !\exmux2_2|Z[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(0),
	datab => \exmux2_1|Z[11]~25_combout\,
	datac => \exmux2_2|Z[11]~6_combout\,
	datad => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux20~4_combout\);

-- Location: LCCOMB_X90_Y20_N24
\exmux2_2|Z[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[6]~11_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|shamnt_out\(0)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|read_data2_out\(6),
	datad => \idex_pipeline|shamnt_out\(0),
	combout => \exmux2_2|Z[6]~11_combout\);

-- Location: LCCOMB_X86_Y16_N28
\exula|ShiftLeft0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~46_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[4]~13_combout\)) # (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[6]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_2|Z[4]~13_combout\,
	datad => \exmux2_2|Z[6]~11_combout\,
	combout => \exula|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X91_Y19_N18
\exmux2_2|Z[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[7]~10_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|shamnt_out\(1))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|shamnt_out\(1),
	datac => \idex_pipeline|read_data2_out\(7),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exmux2_2|Z[7]~10_combout\);

-- Location: LCCOMB_X86_Y16_N4
\exula|ShiftLeft0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~50_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[5]~12_combout\)) # (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[5]~12_combout\,
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \exmux2_2|Z[7]~10_combout\,
	combout => \exula|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X86_Y16_N2
\exula|ShiftLeft0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~51_combout\ = (\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftLeft0~46_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftLeft0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftLeft0~46_combout\,
	datac => \exula|ShiftLeft0~50_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X91_Y19_N26
\exmux2_2|Z[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[9]~7_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|shamnt_out\(3)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(9),
	datab => \idex_pipeline|shamnt_out\(3),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exmux2_2|Z[9]~7_combout\);

-- Location: LCCOMB_X90_Y14_N0
\exula|ShiftLeft0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~66_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[9]~7_combout\)) # (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[11]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_2|Z[9]~7_combout\,
	datac => \exmux2_2|Z[11]~6_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X90_Y14_N26
\exula|ShiftLeft0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~67_combout\ = (\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftLeft0~65_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftLeft0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~65_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datad => \exula|ShiftLeft0~66_combout\,
	combout => \exula|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X87_Y17_N18
\exula|ShiftLeft0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~68_combout\ = (\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~51_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftLeft0~51_combout\,
	datad => \exula|ShiftLeft0~67_combout\,
	combout => \exula|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X89_Y23_N14
\exmux2_2|Z[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[2]~16_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|sign_ext_imm_out\(2))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|sign_ext_imm_out\(2),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|read_data2_out\(2),
	combout => \exmux2_2|Z[2]~16_combout\);

-- Location: LCCOMB_X86_Y16_N0
\exula|ShiftLeft0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~35_combout\ = (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_1|Z[0]~1_combout\ & ((\exmux2_2|Z[2]~16_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exmux2_2|Z[3]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[0]~1_combout\,
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_2|Z[3]~15_combout\,
	datad => \exmux2_2|Z[2]~16_combout\,
	combout => \exula|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X86_Y21_N8
\exmux2_2|Z[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[0]~0_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|sign_ext_imm_out\(0)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|read_data2_out\(0),
	datad => \idex_pipeline|sign_ext_imm_out\(0),
	combout => \exmux2_2|Z[0]~0_combout\);

-- Location: LCCOMB_X91_Y17_N28
\exula|ShiftLeft0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~30_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exmux2_2|Z[0]~0_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exmux2_2|Z[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exmux2_2|Z[1]~14_combout\,
	datad => \exmux2_2|Z[0]~0_combout\,
	combout => \exula|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X86_Y17_N28
\exula|ShiftLeft0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~36_combout\ = (\exula|ShiftLeft0~35_combout\) # ((\exmux2_1|Z[1]~2_combout\ & \exula|ShiftLeft0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftLeft0~35_combout\,
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \exula|ShiftLeft0~30_combout\,
	combout => \exula|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X87_Y17_N24
\exula|ShiftLeft0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~69_combout\ = (\exmux2_1|Z[3]~3_combout\ & (((!\exmux2_1|Z[2]~0_combout\ & \exula|ShiftLeft0~36_combout\)))) # (!\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftLeft0~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exula|ShiftLeft0~68_combout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exula|ShiftLeft0~36_combout\,
	combout => \exula|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X88_Y18_N22
\exula|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux20~3_combout\ = (\exula|ShiftLeft0~140_combout\ & \exula|ShiftLeft0~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \exula|ShiftLeft0~140_combout\,
	datad => \exula|ShiftLeft0~69_combout\,
	combout => \exula|Mux20~3_combout\);

-- Location: LCCOMB_X88_Y18_N20
\exula|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux20~5_combout\ = (\exula|Mux20~4_combout\ & (((\exula|Mux20~3_combout\) # (!\exula|Mux28~6_combout\)))) # (!\exula|Mux20~4_combout\ & (\exula|ShiftRight0~129_combout\ & (\exula|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~129_combout\,
	datab => \exula|Mux20~4_combout\,
	datac => \exula|Mux28~6_combout\,
	datad => \exula|Mux20~3_combout\,
	combout => \exula|Mux20~5_combout\);

-- Location: LCCOMB_X92_Y19_N10
\exula|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux20~6_combout\ = (\exula|Mux28~4_combout\ & (\exula|Mux28~5_combout\)) # (!\exula|Mux28~4_combout\ & ((\exula|Mux28~5_combout\ & (\exula|ShiftRight1~98_combout\)) # (!\exula|Mux28~5_combout\ & ((\exula|Mux20~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~4_combout\,
	datab => \exula|Mux28~5_combout\,
	datac => \exula|ShiftRight1~98_combout\,
	datad => \exula|Mux20~5_combout\,
	combout => \exula|Mux20~6_combout\);

-- Location: LCCOMB_X92_Y19_N24
\exula|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux20~7_combout\ = (\exula|Mux28~4_combout\ & ((\exula|Mux20~6_combout\ & ((\exmux2_2|Z[31]~17_combout\))) # (!\exula|Mux20~6_combout\ & (\exula|ShiftRight0~86_combout\)))) # (!\exula|Mux28~4_combout\ & (((\exula|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~4_combout\,
	datab => \exula|ShiftRight0~86_combout\,
	datac => \exmux2_2|Z[31]~17_combout\,
	datad => \exula|Mux20~6_combout\,
	combout => \exula|Mux20~7_combout\);

-- Location: LCCOMB_X89_Y19_N18
\exula|a32~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~113_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & (\exmux2_2|Z[11]~6_combout\ & \idex_pipeline|read_data1_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \exmux2_2|Z[11]~6_combout\,
	datad => \idex_pipeline|read_data1_out\(11),
	combout => \exula|a32~113_combout\);

-- Location: LCCOMB_X89_Y19_N4
\exula|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux20~0_combout\ = (\exula|Mux28~7_combout\ & ((\exula|Mux28~8_combout\ & (\exula|Add0~36_combout\)) # (!\exula|Mux28~8_combout\ & ((!\exula|a32~113_combout\))))) # (!\exula|Mux28~7_combout\ & (((\exula|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~36_combout\,
	datab => \exula|Mux28~7_combout\,
	datac => \exula|Mux28~8_combout\,
	datad => \exula|a32~113_combout\,
	combout => \exula|Mux20~0_combout\);

-- Location: LCCOMB_X89_Y19_N14
\exula|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux20~1_combout\ = (\exula|Mux28~9_combout\ & (\exula|Mux20~0_combout\)) # (!\exula|Mux28~9_combout\ & ((\exula|Mux20~0_combout\ & ((\exmux2_2|Z[11]~6_combout\) # (\exmux2_1|Z[11]~25_combout\))) # (!\exula|Mux20~0_combout\ & 
-- (\exmux2_2|Z[11]~6_combout\ & \exmux2_1|Z[11]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~9_combout\,
	datab => \exula|Mux20~0_combout\,
	datac => \exmux2_2|Z[11]~6_combout\,
	datad => \exmux2_1|Z[11]~25_combout\,
	combout => \exula|Mux20~1_combout\);

-- Location: LCCOMB_X93_Y15_N24
\exula|ShiftRight0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~89_combout\ = (\exula|ShiftRight0~72_combout\ & ((\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight0~34_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight1~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~34_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftRight0~72_combout\,
	datad => \exula|ShiftRight1~56_combout\,
	combout => \exula|ShiftRight0~89_combout\);

-- Location: LCCOMB_X92_Y15_N0
\exula|ShiftRight0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~90_combout\ = (\exmux2_2|Z[15]~1_combout\) # ((\exula|ShiftRight0~89_combout\) # ((\exula|ShiftRight1~67_combout\ & \exula|ShiftRight0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~67_combout\,
	datab => \exmux2_2|Z[15]~1_combout\,
	datac => \exula|ShiftRight0~67_combout\,
	datad => \exula|ShiftRight0~89_combout\,
	combout => \exula|ShiftRight0~90_combout\);

-- Location: LCCOMB_X92_Y19_N12
\exula|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux20~2_combout\ = (\idex_pipeline|aluOP_out\(3) & (((\exula|ShiftRight0~90_combout\ & \exula|Mux22~10_combout\)))) # (!\idex_pipeline|aluOP_out\(3) & ((\exula|Mux20~1_combout\) # ((\exula|ShiftRight0~90_combout\ & \exula|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(3),
	datab => \exula|Mux20~1_combout\,
	datac => \exula|ShiftRight0~90_combout\,
	datad => \exula|Mux22~10_combout\,
	combout => \exula|Mux20~2_combout\);

-- Location: LCCOMB_X92_Y19_N2
\exula|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux20~8_combout\ = (\exula|Mux20~2_combout\) # ((\exula|Mux22~8_combout\ & \exula|Mux20~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|Mux22~8_combout\,
	datac => \exula|Mux20~7_combout\,
	datad => \exula|Mux20~2_combout\,
	combout => \exula|Mux20~8_combout\);

-- Location: LCFF_X92_Y20_N17
\exmem_pipeline|adress_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux20~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(11));

-- Location: LCFF_X94_Y20_N31
\memwb_pipeline|data_ula_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(11));

-- Location: LCCOMB_X94_Y20_N30
\wbmux4|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux20~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(11))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(11),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(11),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux20~0_combout\);

-- Location: LCCOMB_X92_Y24_N24
\wbmux4|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux20~1_combout\ = (\wbmux4|Mux20~0_combout\) # ((!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|mem_to_reg_out\(0) & \memwb_pipeline|write_data_breg_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|write_data_breg_out\(11),
	datad => \wbmux4|Mux20~0_combout\,
	combout => \wbmux4|Mux20~1_combout\);

-- Location: LCFF_X85_Y30_N21
\idbreg|reg[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][11]~regout\);

-- Location: LCCOMB_X85_Y30_N20
\idbreg|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~1_combout\ = (\idbreg|Mux52~0_combout\ & (((\idbreg|reg[30][11]~regout\)) # (!\ifid_pipeline|instruction_out\(19)))) # (!\idbreg|Mux52~0_combout\ & (\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[26][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux52~0_combout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[26][11]~regout\,
	datad => \idbreg|reg[30][11]~regout\,
	combout => \idbreg|Mux52~1_combout\);

-- Location: LCFF_X90_Y28_N31
\idbreg|reg[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux20~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][11]~regout\);

-- Location: LCCOMB_X89_Y31_N10
\idbreg|Mux52~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19)) # ((\idbreg|reg[23][11]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[19][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[19][11]~regout\,
	datad => \idbreg|reg[23][11]~regout\,
	combout => \idbreg|Mux52~7_combout\);

-- Location: LCCOMB_X90_Y28_N30
\idbreg|Mux52~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux52~7_combout\ & ((\idbreg|reg[31][11]~regout\))) # (!\idbreg|Mux52~7_combout\ & (\idbreg|reg[27][11]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux52~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[27][11]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[31][11]~regout\,
	datad => \idbreg|Mux52~7_combout\,
	combout => \idbreg|Mux52~8_combout\);

-- Location: LCCOMB_X89_Y26_N16
\idbreg|Mux52~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~9_combout\ = (\idbreg|Mux52~6_combout\ & (((\idbreg|Mux52~8_combout\)) # (!\ifid_pipeline|instruction_out\(17)))) # (!\idbreg|Mux52~6_combout\ & (\ifid_pipeline|instruction_out\(17) & (\idbreg|Mux52~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux52~6_combout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|Mux52~1_combout\,
	datad => \idbreg|Mux52~8_combout\,
	combout => \idbreg|Mux52~9_combout\);

-- Location: LCCOMB_X79_Y27_N18
\idbreg|Mux52~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~17_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[13][11]~regout\) # ((\ifid_pipeline|instruction_out\(17))))) # (!\ifid_pipeline|instruction_out\(16) & (((\idbreg|reg[12][11]~regout\ & 
-- !\ifid_pipeline|instruction_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[13][11]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][11]~regout\,
	datad => \ifid_pipeline|instruction_out\(17),
	combout => \idbreg|Mux52~17_combout\);

-- Location: LCCOMB_X89_Y26_N18
\idbreg|Mux52~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~18_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux52~17_combout\ & (\idbreg|reg[15][11]~regout\)) # (!\idbreg|Mux52~17_combout\ & ((\idbreg|reg[14][11]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux52~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][11]~regout\,
	datab => \idbreg|reg[14][11]~regout\,
	datac => \ifid_pipeline|instruction_out\(17),
	datad => \idbreg|Mux52~17_combout\,
	combout => \idbreg|Mux52~18_combout\);

-- Location: LCCOMB_X89_Y26_N28
\idbreg|Mux52~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux52~19_combout\ = (\idbreg|Mux52~16_combout\ & (((\idbreg|Mux52~18_combout\)) # (!\idbreg|Mux32~0_combout\))) # (!\idbreg|Mux52~16_combout\ & (\idbreg|Mux32~0_combout\ & (\idbreg|Mux52~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux52~16_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux52~9_combout\,
	datad => \idbreg|Mux52~18_combout\,
	combout => \idbreg|Mux52~19_combout\);

-- Location: LCCOMB_X89_Y26_N26
\idex_pipeline|read_data2_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data2_out[11]~feeder_combout\ = \idbreg|Mux52~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux52~19_combout\,
	combout => \idex_pipeline|read_data2_out[11]~feeder_combout\);

-- Location: LCFF_X89_Y26_N27
\idex_pipeline|read_data2_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data2_out[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(11));

-- Location: LCFF_X91_Y21_N21
\exmem_pipeline|write_data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(11));

-- Location: LCFF_X92_Y27_N5
\memwb_pipeline|write_data_breg_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(9));

-- Location: LCCOMB_X92_Y27_N26
\wbmux4|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux22~1_combout\ = (\wbmux4|Mux22~0_combout\) # ((\memwb_pipeline|mem_to_reg_out\(0) & (!\memwb_pipeline|mem_to_reg_out\(1) & \memwb_pipeline|write_data_breg_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wbmux4|Mux22~0_combout\,
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|mem_to_reg_out\(1),
	datad => \memwb_pipeline|write_data_breg_out\(9),
	combout => \wbmux4|Mux22~1_combout\);

-- Location: LCCOMB_X85_Y28_N6
\idbreg|reg[26][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[26][9]~feeder_combout\ = \wbmux4|Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux22~1_combout\,
	combout => \idbreg|reg[26][9]~feeder_combout\);

-- Location: LCFF_X85_Y28_N7
\idbreg|reg[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[26][9]~feeder_combout\,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][9]~regout\);

-- Location: LCFF_X85_Y32_N1
\idbreg|reg[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][9]~regout\);

-- Location: LCFF_X85_Y32_N15
\idbreg|reg[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][9]~regout\);

-- Location: LCCOMB_X85_Y32_N18
\idbreg|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~0_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[22][9]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[18][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[22][9]~regout\,
	datac => \idbreg|reg[18][9]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux54~0_combout\);

-- Location: LCCOMB_X86_Y28_N2
\idbreg|Mux54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~1_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux54~0_combout\ & (\idbreg|reg[30][9]~regout\)) # (!\idbreg|Mux54~0_combout\ & ((\idbreg|reg[26][9]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[30][9]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[26][9]~regout\,
	datad => \idbreg|Mux54~0_combout\,
	combout => \idbreg|Mux54~1_combout\);

-- Location: LCFF_X83_Y28_N1
\idbreg|reg[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][9]~regout\);

-- Location: LCFF_X83_Y28_N11
\idbreg|reg[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][9]~regout\);

-- Location: LCFF_X81_Y28_N27
\idbreg|reg[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][9]~regout\);

-- Location: LCFF_X82_Y28_N3
\idbreg|reg[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][9]~regout\);

-- Location: LCCOMB_X82_Y28_N2
\idbreg|Mux54~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~4_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][9]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[24][9]~regout\,
	datac => \idbreg|reg[16][9]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux54~4_combout\);

-- Location: LCCOMB_X83_Y28_N10
\idbreg|Mux54~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux54~4_combout\ & ((\idbreg|reg[28][9]~regout\))) # (!\idbreg|Mux54~4_combout\ & (\idbreg|reg[20][9]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[20][9]~regout\,
	datac => \idbreg|reg[28][9]~regout\,
	datad => \idbreg|Mux54~4_combout\,
	combout => \idbreg|Mux54~5_combout\);

-- Location: LCFF_X94_Y26_N25
\idbreg|reg[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][9]~regout\);

-- Location: LCFF_X93_Y26_N3
\idbreg|reg[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][9]~regout\);

-- Location: LCCOMB_X94_Y28_N0
\idbreg|reg[17][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[17][9]~feeder_combout\ = \wbmux4|Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux22~1_combout\,
	combout => \idbreg|reg[17][9]~feeder_combout\);

-- Location: LCFF_X94_Y28_N1
\idbreg|reg[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[17][9]~feeder_combout\,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][9]~regout\);

-- Location: LCCOMB_X93_Y28_N0
\idbreg|reg[25][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[25][9]~feeder_combout\ = \wbmux4|Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux22~1_combout\,
	combout => \idbreg|reg[25][9]~feeder_combout\);

-- Location: LCFF_X93_Y28_N1
\idbreg|reg[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[25][9]~feeder_combout\,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][9]~regout\);

-- Location: LCCOMB_X94_Y28_N6
\idbreg|Mux54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~2_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\idbreg|reg[25][9]~regout\) # (\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][9]~regout\ & ((!\ifid_pipeline|instruction_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[17][9]~regout\,
	datac => \idbreg|reg[25][9]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux54~2_combout\);

-- Location: LCCOMB_X93_Y26_N2
\idbreg|Mux54~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux54~2_combout\ & ((\idbreg|reg[29][9]~regout\))) # (!\idbreg|Mux54~2_combout\ & (\idbreg|reg[21][9]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[21][9]~regout\,
	datac => \idbreg|reg[29][9]~regout\,
	datad => \idbreg|Mux54~2_combout\,
	combout => \idbreg|Mux54~3_combout\);

-- Location: LCCOMB_X91_Y29_N6
\idbreg|Mux54~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~6_combout\ = (\ifid_pipeline|instruction_out\(17) & (((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux54~3_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux54~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux54~5_combout\,
	datac => \ifid_pipeline|instruction_out\(16),
	datad => \idbreg|Mux54~3_combout\,
	combout => \idbreg|Mux54~6_combout\);

-- Location: LCCOMB_X91_Y29_N30
\idbreg|Mux54~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~9_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux54~6_combout\ & (\idbreg|Mux54~8_combout\)) # (!\idbreg|Mux54~6_combout\ & ((\idbreg|Mux54~1_combout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux54~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux54~8_combout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|Mux54~1_combout\,
	datad => \idbreg|Mux54~6_combout\,
	combout => \idbreg|Mux54~9_combout\);

-- Location: LCCOMB_X83_Y26_N28
\idbreg|reg[3][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[3][9]~feeder_combout\ = \wbmux4|Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux22~1_combout\,
	combout => \idbreg|reg[3][9]~feeder_combout\);

-- Location: LCFF_X83_Y26_N29
\idbreg|reg[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[3][9]~feeder_combout\,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][9]~regout\);

-- Location: LCFF_X85_Y26_N15
\idbreg|reg[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][9]~regout\);

-- Location: LCCOMB_X81_Y25_N18
\idbreg|reg[7][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[7][9]~feeder_combout\ = \wbmux4|Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux22~1_combout\,
	combout => \idbreg|reg[7][9]~feeder_combout\);

-- Location: LCFF_X81_Y25_N19
\idbreg|reg[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[7][9]~feeder_combout\,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][9]~regout\);

-- Location: LCCOMB_X85_Y28_N10
\idbreg|reg[6][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[6][9]~feeder_combout\ = \wbmux4|Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux22~1_combout\,
	combout => \idbreg|reg[6][9]~feeder_combout\);

-- Location: LCFF_X85_Y28_N11
\idbreg|reg[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[6][9]~feeder_combout\,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][9]~regout\);

-- Location: LCCOMB_X81_Y26_N14
\idbreg|reg[5][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[5][9]~feeder_combout\ = \wbmux4|Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux22~1_combout\,
	combout => \idbreg|reg[5][9]~feeder_combout\);

-- Location: LCFF_X81_Y26_N15
\idbreg|reg[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[5][9]~feeder_combout\,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][9]~regout\);

-- Location: LCCOMB_X81_Y25_N0
\idbreg|Mux54~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~12_combout\ = (\ifid_pipeline|instruction_out\(17) & (((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[5][9]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[4][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[4][9]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \ifid_pipeline|instruction_out\(16),
	datad => \idbreg|reg[5][9]~regout\,
	combout => \idbreg|Mux54~12_combout\);

-- Location: LCCOMB_X81_Y25_N2
\idbreg|Mux54~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux54~12_combout\ & (\idbreg|reg[7][9]~regout\)) # (!\idbreg|Mux54~12_combout\ & ((\idbreg|reg[6][9]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux54~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[7][9]~regout\,
	datac => \idbreg|reg[6][9]~regout\,
	datad => \idbreg|Mux54~12_combout\,
	combout => \idbreg|Mux54~13_combout\);

-- Location: LCCOMB_X85_Y26_N28
\idbreg|Mux54~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~14_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & ((\idbreg|Mux54~13_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][9]~regout\)))) # (!\idbreg|Mux32~3_combout\ & (((\idbreg|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][9]~regout\,
	datab => \idbreg|Mux32~3_combout\,
	datac => \idbreg|Mux54~13_combout\,
	datad => \idbreg|Mux32~4_combout\,
	combout => \idbreg|Mux54~14_combout\);

-- Location: LCCOMB_X85_Y26_N30
\idbreg|Mux54~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux54~14_combout\ & (\idbreg|reg[3][9]~regout\)) # (!\idbreg|Mux54~14_combout\ & ((\idbreg|reg[2][9]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux54~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[3][9]~regout\,
	datac => \idbreg|reg[2][9]~regout\,
	datad => \idbreg|Mux54~14_combout\,
	combout => \idbreg|Mux54~15_combout\);

-- Location: LCCOMB_X85_Y26_N16
\idbreg|Mux54~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~16_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux54~11_combout\) # ((\idbreg|Mux32~0_combout\)))) # (!\idbreg|Mux32~1_combout\ & (((!\idbreg|Mux32~0_combout\ & \idbreg|Mux54~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux54~11_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux32~0_combout\,
	datad => \idbreg|Mux54~15_combout\,
	combout => \idbreg|Mux54~16_combout\);

-- Location: LCCOMB_X92_Y25_N16
\idbreg|Mux54~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux54~19_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux54~16_combout\ & (\idbreg|Mux54~18_combout\)) # (!\idbreg|Mux54~16_combout\ & ((\idbreg|Mux54~9_combout\))))) # (!\idbreg|Mux32~0_combout\ & (((\idbreg|Mux54~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux54~18_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux54~9_combout\,
	datad => \idbreg|Mux54~16_combout\,
	combout => \idbreg|Mux54~19_combout\);

-- Location: LCFF_X91_Y25_N7
\idex_pipeline|read_data2_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux54~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(9));

-- Location: LCFF_X91_Y21_N7
\exmem_pipeline|write_data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(9));

-- Location: LCCOMB_X82_Y21_N0
\memwb_pipeline|write_data_breg_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|write_data_breg_out[8]~feeder_combout\ = \mem_memdados|altsyncram_component|auto_generated|q_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(8),
	combout => \memwb_pipeline|write_data_breg_out[8]~feeder_combout\);

-- Location: LCFF_X82_Y21_N1
\memwb_pipeline|write_data_breg_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|write_data_breg_out[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(8));

-- Location: LCFF_X94_Y23_N15
\ifid_pipeline|pc4_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(8));

-- Location: LCCOMB_X94_Y21_N12
\idex_pipeline|PC4_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|PC4_out[8]~feeder_combout\ = \ifid_pipeline|pc4_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|pc4_out\(8),
	combout => \idex_pipeline|PC4_out[8]~feeder_combout\);

-- Location: LCFF_X94_Y21_N13
\idex_pipeline|PC4_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|PC4_out[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(8));

-- Location: LCFF_X86_Y21_N29
\exmem_pipeline|PC4_shift_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(8));

-- Location: LCCOMB_X82_Y21_N12
\memwb_pipeline|PC4_shift_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[8]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(8),
	combout => \memwb_pipeline|PC4_shift_out[8]~feeder_combout\);

-- Location: LCFF_X82_Y21_N13
\memwb_pipeline|PC4_shift_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(8));

-- Location: LCCOMB_X92_Y18_N4
\exula|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux23~13_combout\ = (\exula|Mux23~5_combout\ & ((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\exula|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux23~2_combout\,
	datab => \idex_pipeline|reg_rd_out\(4),
	datac => \exula|Mux23~5_combout\,
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exula|Mux23~13_combout\);

-- Location: LCCOMB_X91_Y16_N26
\exula|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~31_combout\ = (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(30))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(30),
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \idex_pipeline|read_data2_out\(28),
	combout => \exula|ShiftRight0~31_combout\);

-- Location: LCCOMB_X91_Y16_N28
\exula|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~30_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(31))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(31),
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \idex_pipeline|read_data2_out\(29),
	combout => \exula|ShiftRight0~30_combout\);

-- Location: LCCOMB_X92_Y16_N30
\exula|ShiftRight0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~32_combout\ = (\exula|ShiftRight0~31_combout\) # (\exula|ShiftRight0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight0~31_combout\,
	datad => \exula|ShiftRight0~30_combout\,
	combout => \exula|ShiftRight0~32_combout\);

-- Location: LCCOMB_X92_Y16_N16
\exula|ShiftRight0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~110_combout\ = (!\exmux2_1|Z[3]~3_combout\ & ((\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight0~32_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight0~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exula|ShiftRight0~32_combout\,
	datac => \exula|ShiftRight0~35_combout\,
	datad => \exmux2_1|Z[3]~3_combout\,
	combout => \exula|ShiftRight0~110_combout\);

-- Location: LCCOMB_X92_Y18_N18
\exula|ShiftRight1~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~95_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (((\idex_pipeline|reg_rd_out\(4))))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftRight1~79_combout\) # ((\exula|ShiftRight0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~79_combout\,
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exula|ShiftRight0~110_combout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|ShiftRight1~95_combout\);

-- Location: LCCOMB_X87_Y21_N12
\exmux2_2|Z[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[8]~9_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|shamnt_out\(2))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|shamnt_out\(2),
	datab => \idex_pipeline|read_data2_out\(8),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exmux2_2|Z[8]~9_combout\);

-- Location: LCCOMB_X93_Y18_N18
\exula|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux23~7_combout\ = (\idex_pipeline|aluOP_out\(0) & (!\idex_pipeline|aluOP_out\(1) & (\exmux2_1|Z[8]~28_combout\ $ (\exmux2_2|Z[8]~9_combout\)))) # (!\idex_pipeline|aluOP_out\(0) & ((\idex_pipeline|aluOP_out\(1)) # ((!\exmux2_1|Z[8]~28_combout\ & 
-- !\exmux2_2|Z[8]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[8]~28_combout\,
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \exmux2_2|Z[8]~9_combout\,
	datad => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux23~7_combout\);

-- Location: LCCOMB_X86_Y16_N12
\exula|ShiftLeft0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~53_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[6]~11_combout\))) # (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[8]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_2|Z[8]~9_combout\,
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \exmux2_2|Z[6]~11_combout\,
	combout => \exula|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X86_Y16_N30
\exula|ShiftLeft0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~54_combout\ = (\exula|ShiftLeft0~139_combout\ & ((\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftLeft0~50_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftLeft0~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[0]~1_combout\,
	datab => \exula|ShiftLeft0~50_combout\,
	datac => \exula|ShiftLeft0~139_combout\,
	datad => \exula|ShiftLeft0~53_combout\,
	combout => \exula|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X87_Y16_N22
\exula|ShiftLeft0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~55_combout\ = (\exmux2_1|Z[3]~3_combout\ & (!\exula|ShiftLeft0~45_combout\ & ((\exmux2_2|Z[0]~0_combout\)))) # (!\exmux2_1|Z[3]~3_combout\ & (((\exmux2_1|Z[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~45_combout\,
	datab => \exmux2_1|Z[3]~3_combout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exmux2_2|Z[0]~0_combout\,
	combout => \exula|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X87_Y16_N12
\exula|ShiftLeft0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~56_combout\ = (\exula|ShiftLeft0~54_combout\) # ((\exula|ShiftLeft0~55_combout\ & ((\exula|ShiftLeft0~40_combout\) # (\exmux2_1|Z[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~40_combout\,
	datab => \exmux2_1|Z[3]~3_combout\,
	datac => \exula|ShiftLeft0~54_combout\,
	datad => \exula|ShiftLeft0~55_combout\,
	combout => \exula|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X92_Y18_N26
\exula|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux23~6_combout\ = (\exula|ShiftLeft0~140_combout\ & \exula|ShiftLeft0~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftLeft0~140_combout\,
	datac => \exula|ShiftLeft0~56_combout\,
	combout => \exula|Mux23~6_combout\);

-- Location: LCCOMB_X92_Y18_N24
\exula|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux23~8_combout\ = (\exula|Mux23~7_combout\ & (((\exula|Mux23~6_combout\) # (!\exula|Mux28~6_combout\)))) # (!\exula|Mux23~7_combout\ & (\exula|ShiftRight0~127_combout\ & (\exula|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~127_combout\,
	datab => \exula|Mux23~7_combout\,
	datac => \exula|Mux28~6_combout\,
	datad => \exula|Mux23~6_combout\,
	combout => \exula|Mux23~8_combout\);

-- Location: LCCOMB_X92_Y18_N30
\exula|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux23~9_combout\ = (\exula|Mux28~4_combout\ & ((\exula|ShiftRight0~49_combout\) # ((\exula|Mux28~5_combout\)))) # (!\exula|Mux28~4_combout\ & (((\exula|Mux23~8_combout\ & !\exula|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~49_combout\,
	datab => \exula|Mux28~4_combout\,
	datac => \exula|Mux23~8_combout\,
	datad => \exula|Mux28~5_combout\,
	combout => \exula|Mux23~9_combout\);

-- Location: LCCOMB_X92_Y18_N0
\exula|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux23~10_combout\ = (\exula|Mux28~5_combout\ & ((\exula|Mux23~9_combout\ & (\exmux2_2|Z[31]~17_combout\)) # (!\exula|Mux23~9_combout\ & ((\exula|ShiftRight1~95_combout\))))) # (!\exula|Mux28~5_combout\ & (((\exula|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[31]~17_combout\,
	datab => \exula|ShiftRight1~95_combout\,
	datac => \exula|Mux28~5_combout\,
	datad => \exula|Mux23~9_combout\,
	combout => \exula|Mux23~10_combout\);

-- Location: LCCOMB_X92_Y18_N10
\exula|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux23~11_combout\ = (!\exula|Mux23~5_combout\ & (\exula|Mux23~10_combout\ & ((!\exula|Mux28~5_combout\) # (!\exula|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux31~8_combout\,
	datab => \exula|Mux23~5_combout\,
	datac => \exula|Mux28~5_combout\,
	datad => \exula|Mux23~10_combout\,
	combout => \exula|Mux23~11_combout\);

-- Location: LCCOMB_X92_Y18_N12
\exula|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux23~12_combout\ = (\idex_pipeline|aluOP_out\(3) & (((\exula|Mux23~13_combout\) # (\exula|Mux23~11_combout\)))) # (!\idex_pipeline|aluOP_out\(3) & (\exula|Mux23~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux23~4_combout\,
	datab => \idex_pipeline|aluOP_out\(3),
	datac => \exula|Mux23~13_combout\,
	datad => \exula|Mux23~11_combout\,
	combout => \exula|Mux23~12_combout\);

-- Location: LCFF_X91_Y21_N27
\exmem_pipeline|adress_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux23~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(8));

-- Location: LCFF_X91_Y21_N9
\memwb_pipeline|data_ula_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(8));

-- Location: LCCOMB_X82_Y21_N14
\wbmux4|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux23~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(8))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|PC4_shift_out\(8),
	datac => \memwb_pipeline|data_ula_out\(8),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux23~0_combout\);

-- Location: LCCOMB_X82_Y21_N18
\wbmux4|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux23~1_combout\ = (\wbmux4|Mux23~0_combout\) # ((!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|write_data_breg_out\(8) & \memwb_pipeline|mem_to_reg_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|write_data_breg_out\(8),
	datac => \wbmux4|Mux23~0_combout\,
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux23~1_combout\);

-- Location: LCFF_X83_Y30_N25
\idbreg|reg[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][8]~regout\);

-- Location: LCFF_X82_Y30_N13
\idbreg|reg[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][8]~regout\);

-- Location: LCCOMB_X83_Y30_N24
\idbreg|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~0_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|reg[9][8]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[8][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[8][8]~regout\,
	datad => \idbreg|reg[9][8]~regout\,
	combout => \idbreg|Mux55~0_combout\);

-- Location: LCFF_X87_Y30_N13
\idbreg|reg[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][8]~regout\);

-- Location: LCCOMB_X87_Y30_N26
\idbreg|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~1_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux55~0_combout\ & (\idbreg|reg[11][8]~regout\)) # (!\idbreg|Mux55~0_combout\ & ((\idbreg|reg[10][8]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[11][8]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|Mux55~0_combout\,
	datad => \idbreg|reg[10][8]~regout\,
	combout => \idbreg|Mux55~1_combout\);

-- Location: LCFF_X89_Y30_N25
\idbreg|reg[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][8]~regout\);

-- Location: LCFF_X88_Y28_N9
\idbreg|reg[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][8]~regout\);

-- Location: LCCOMB_X89_Y28_N24
\idbreg|reg[19][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[19][8]~feeder_combout\ = \wbmux4|Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux23~1_combout\,
	combout => \idbreg|reg[19][8]~feeder_combout\);

-- Location: LCFF_X89_Y28_N25
\idbreg|reg[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[19][8]~feeder_combout\,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][8]~regout\);

-- Location: LCFF_X89_Y29_N7
\idbreg|reg[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][8]~regout\);

-- Location: LCCOMB_X89_Y28_N18
\idbreg|Mux55~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][8]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[19][8]~regout\,
	datad => \idbreg|reg[23][8]~regout\,
	combout => \idbreg|Mux55~9_combout\);

-- Location: LCCOMB_X88_Y28_N6
\idbreg|Mux55~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux55~9_combout\ & ((\idbreg|reg[31][8]~regout\))) # (!\idbreg|Mux55~9_combout\ & (\idbreg|reg[27][8]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux55~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[27][8]~regout\,
	datac => \idbreg|reg[31][8]~regout\,
	datad => \idbreg|Mux55~9_combout\,
	combout => \idbreg|Mux55~10_combout\);

-- Location: LCFF_X83_Y28_N19
\idbreg|reg[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][8]~regout\);

-- Location: LCFF_X81_Y28_N5
\idbreg|reg[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][8]~regout\);

-- Location: LCFF_X82_Y28_N17
\idbreg|reg[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][8]~regout\);

-- Location: LCCOMB_X82_Y28_N16
\idbreg|Mux55~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~6_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][8]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[24][8]~regout\,
	datac => \idbreg|reg[16][8]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux55~6_combout\);

-- Location: LCCOMB_X83_Y28_N18
\idbreg|Mux55~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux55~6_combout\ & ((\idbreg|reg[28][8]~regout\))) # (!\idbreg|Mux55~6_combout\ & (\idbreg|reg[20][8]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[20][8]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[28][8]~regout\,
	datad => \idbreg|Mux55~6_combout\,
	combout => \idbreg|Mux55~7_combout\);

-- Location: LCFF_X85_Y30_N7
\idbreg|reg[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][8]~regout\);

-- Location: LCFF_X85_Y30_N9
\idbreg|reg[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][8]~regout\);

-- Location: LCFF_X85_Y29_N1
\idbreg|reg[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][8]~regout\);

-- Location: LCCOMB_X85_Y30_N2
\idbreg|Mux55~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~4_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][8]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[18][8]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[22][8]~regout\,
	combout => \idbreg|Mux55~4_combout\);

-- Location: LCCOMB_X85_Y30_N6
\idbreg|Mux55~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux55~4_combout\ & (\idbreg|reg[30][8]~regout\)) # (!\idbreg|Mux55~4_combout\ & ((\idbreg|reg[26][8]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[30][8]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[26][8]~regout\,
	datad => \idbreg|Mux55~4_combout\,
	combout => \idbreg|Mux55~5_combout\);

-- Location: LCCOMB_X85_Y25_N4
\idbreg|Mux55~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~8_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|Mux55~5_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux55~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux55~7_combout\,
	datad => \idbreg|Mux55~5_combout\,
	combout => \idbreg|Mux55~8_combout\);

-- Location: LCFF_X93_Y26_N15
\idbreg|reg[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][8]~regout\);

-- Location: LCFF_X93_Y26_N29
\idbreg|reg[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][8]~regout\);

-- Location: LCFF_X94_Y25_N5
\idbreg|reg[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][8]~regout\);

-- Location: LCFF_X94_Y25_N7
\idbreg|reg[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][8]~regout\);

-- Location: LCCOMB_X94_Y25_N6
\idbreg|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~2_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][8]~regout\) # ((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (((\idbreg|reg[17][8]~regout\ & !\ifid_pipeline|instruction_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[25][8]~regout\,
	datac => \idbreg|reg[17][8]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux55~2_combout\);

-- Location: LCCOMB_X93_Y26_N28
\idbreg|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux55~2_combout\ & ((\idbreg|reg[29][8]~regout\))) # (!\idbreg|Mux55~2_combout\ & (\idbreg|reg[21][8]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[21][8]~regout\,
	datac => \idbreg|reg[29][8]~regout\,
	datad => \idbreg|Mux55~2_combout\,
	combout => \idbreg|Mux55~3_combout\);

-- Location: LCCOMB_X85_Y25_N14
\idbreg|Mux55~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux55~8_combout\ & (\idbreg|Mux55~10_combout\)) # (!\idbreg|Mux55~8_combout\ & ((\idbreg|Mux55~3_combout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux55~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux55~10_combout\,
	datac => \idbreg|Mux55~8_combout\,
	datad => \idbreg|Mux55~3_combout\,
	combout => \idbreg|Mux55~11_combout\);

-- Location: LCFF_X82_Y25_N31
\idbreg|reg[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][8]~regout\);

-- Location: LCFF_X82_Y25_N21
\idbreg|reg[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][8]~regout\);

-- Location: LCFF_X83_Y25_N23
\idbreg|reg[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][8]~regout\);

-- Location: LCFF_X80_Y25_N1
\idbreg|reg[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][8]~regout\);

-- Location: LCFF_X81_Y25_N27
\idbreg|reg[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][8]~regout\);

-- Location: LCCOMB_X81_Y25_N20
\idbreg|Mux55~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~12_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[6][8]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[4][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[6][8]~regout\,
	datad => \idbreg|reg[4][8]~regout\,
	combout => \idbreg|Mux55~12_combout\);

-- Location: LCCOMB_X83_Y25_N22
\idbreg|Mux55~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~13_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux55~12_combout\ & (\idbreg|reg[7][8]~regout\)) # (!\idbreg|Mux55~12_combout\ & ((\idbreg|reg[5][8]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux55~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[7][8]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[5][8]~regout\,
	datad => \idbreg|Mux55~12_combout\,
	combout => \idbreg|Mux55~13_combout\);

-- Location: LCCOMB_X82_Y25_N2
\idbreg|Mux55~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux55~13_combout\)) # (!\idbreg|Mux32~3_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|Mux32~3_combout\ & (\idbreg|reg[1][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|Mux32~3_combout\,
	datac => \idbreg|reg[1][8]~regout\,
	datad => \idbreg|Mux55~13_combout\,
	combout => \idbreg|Mux55~14_combout\);

-- Location: LCCOMB_X82_Y25_N30
\idbreg|Mux55~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux55~14_combout\ & (\idbreg|reg[3][8]~regout\)) # (!\idbreg|Mux55~14_combout\ & ((\idbreg|reg[2][8]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][8]~regout\,
	datab => \idbreg|Mux32~2_combout\,
	datac => \idbreg|reg[2][8]~regout\,
	datad => \idbreg|Mux55~14_combout\,
	combout => \idbreg|Mux55~15_combout\);

-- Location: LCCOMB_X85_Y25_N24
\idbreg|Mux55~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~16_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\) # ((\idbreg|Mux55~11_combout\)))) # (!\idbreg|Mux32~0_combout\ & (!\idbreg|Mux32~1_combout\ & ((\idbreg|Mux55~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux55~11_combout\,
	datad => \idbreg|Mux55~15_combout\,
	combout => \idbreg|Mux55~16_combout\);

-- Location: LCCOMB_X91_Y25_N8
\idbreg|Mux55~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux55~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux55~16_combout\ & (\idbreg|Mux55~18_combout\)) # (!\idbreg|Mux55~16_combout\ & ((\idbreg|Mux55~1_combout\))))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux55~18_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux55~1_combout\,
	datad => \idbreg|Mux55~16_combout\,
	combout => \idbreg|Mux55~19_combout\);

-- Location: LCFF_X91_Y25_N9
\idex_pipeline|read_data2_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux55~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(8));

-- Location: LCCOMB_X91_Y25_N30
\exmem_pipeline|write_data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|write_data_out[8]~feeder_combout\ = \idex_pipeline|read_data2_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|read_data2_out\(8),
	combout => \exmem_pipeline|write_data_out[8]~feeder_combout\);

-- Location: LCFF_X91_Y25_N31
\exmem_pipeline|write_data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|write_data_out[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(8));

-- Location: LCFF_X83_Y21_N25
\memwb_pipeline|write_data_breg_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(6));

-- Location: LCFF_X83_Y21_N7
\memwb_pipeline|data_ula_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(6));

-- Location: LCCOMB_X83_Y21_N6
\wbmux4|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux25~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(6))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(6),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(6),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux25~0_combout\);

-- Location: LCCOMB_X83_Y21_N18
\wbmux4|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux25~1_combout\ = (\wbmux4|Mux25~0_combout\) # ((\memwb_pipeline|mem_to_reg_out\(0) & (!\memwb_pipeline|mem_to_reg_out\(1) & \memwb_pipeline|write_data_breg_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(0),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|write_data_breg_out\(6),
	datad => \wbmux4|Mux25~0_combout\,
	combout => \wbmux4|Mux25~1_combout\);

-- Location: LCFF_X82_Y23_N31
\idbreg|reg[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][6]~regout\);

-- Location: LCFF_X82_Y23_N29
\idbreg|reg[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][6]~regout\);

-- Location: LCCOMB_X81_Y29_N0
\idbreg|reg[8][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[8][6]~feeder_combout\ = \wbmux4|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux25~1_combout\,
	combout => \idbreg|reg[8][6]~feeder_combout\);

-- Location: LCFF_X81_Y29_N1
\idbreg|reg[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[8][6]~feeder_combout\,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][6]~regout\);

-- Location: LCCOMB_X81_Y29_N26
\idbreg|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~0_combout\ = (\ifid_pipeline|instruction_out\(17) & (((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[9][6]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[8][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[9][6]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \ifid_pipeline|instruction_out\(16),
	datad => \idbreg|reg[8][6]~regout\,
	combout => \idbreg|Mux57~0_combout\);

-- Location: LCCOMB_X82_Y23_N28
\idbreg|Mux57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~1_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux57~0_combout\ & ((\idbreg|reg[11][6]~regout\))) # (!\idbreg|Mux57~0_combout\ & (\idbreg|reg[10][6]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[10][6]~regout\,
	datac => \idbreg|reg[11][6]~regout\,
	datad => \idbreg|Mux57~0_combout\,
	combout => \idbreg|Mux57~1_combout\);

-- Location: LCFF_X94_Y27_N17
\idbreg|reg[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][6]~regout\);

-- Location: LCFF_X94_Y25_N27
\idbreg|reg[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][6]~regout\);

-- Location: LCCOMB_X94_Y25_N26
\idbreg|Mux57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~2_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][6]~regout\) # ((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (((\idbreg|reg[17][6]~regout\ & !\ifid_pipeline|instruction_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[25][6]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][6]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux57~2_combout\);

-- Location: LCFF_X94_Y26_N1
\idbreg|reg[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][6]~regout\);

-- Location: LCCOMB_X94_Y26_N18
\idbreg|Mux57~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux57~2_combout\ & (\idbreg|reg[29][6]~regout\)) # (!\idbreg|Mux57~2_combout\ & ((\idbreg|reg[21][6]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[29][6]~regout\,
	datac => \idbreg|Mux57~2_combout\,
	datad => \idbreg|reg[21][6]~regout\,
	combout => \idbreg|Mux57~3_combout\);

-- Location: LCFF_X90_Y29_N23
\idbreg|reg[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][6]~regout\);

-- Location: LCCOMB_X91_Y29_N8
\idbreg|reg[27][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[27][6]~feeder_combout\ = \wbmux4|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux25~1_combout\,
	combout => \idbreg|reg[27][6]~feeder_combout\);

-- Location: LCFF_X91_Y29_N9
\idbreg|reg[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[27][6]~feeder_combout\,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][6]~regout\);

-- Location: LCFF_X90_Y29_N1
\idbreg|reg[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][6]~regout\);

-- Location: LCCOMB_X89_Y29_N28
\idbreg|reg[23][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[23][6]~feeder_combout\ = \wbmux4|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux25~1_combout\,
	combout => \idbreg|reg[23][6]~feeder_combout\);

-- Location: LCFF_X89_Y29_N29
\idbreg|reg[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[23][6]~feeder_combout\,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][6]~regout\);

-- Location: LCCOMB_X90_Y29_N16
\idbreg|Mux57~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][6]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[19][6]~regout\,
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[23][6]~regout\,
	combout => \idbreg|Mux57~9_combout\);

-- Location: LCCOMB_X91_Y29_N22
\idbreg|Mux57~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux57~9_combout\ & (\idbreg|reg[31][6]~regout\)) # (!\idbreg|Mux57~9_combout\ & ((\idbreg|reg[27][6]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux57~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[31][6]~regout\,
	datac => \idbreg|reg[27][6]~regout\,
	datad => \idbreg|Mux57~9_combout\,
	combout => \idbreg|Mux57~10_combout\);

-- Location: LCCOMB_X81_Y29_N22
\idbreg|reg[30][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[30][6]~feeder_combout\ = \wbmux4|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux25~1_combout\,
	combout => \idbreg|reg[30][6]~feeder_combout\);

-- Location: LCFF_X81_Y29_N23
\idbreg|reg[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[30][6]~feeder_combout\,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][6]~regout\);

-- Location: LCFF_X85_Y29_N29
\idbreg|reg[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][6]~regout\);

-- Location: LCFF_X85_Y29_N19
\idbreg|reg[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][6]~regout\);

-- Location: LCCOMB_X85_Y29_N28
\idbreg|Mux57~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~4_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][6]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[18][6]~regout\,
	datad => \idbreg|reg[22][6]~regout\,
	combout => \idbreg|Mux57~4_combout\);

-- Location: LCCOMB_X86_Y29_N14
\idbreg|Mux57~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux57~4_combout\ & ((\idbreg|reg[30][6]~regout\))) # (!\idbreg|Mux57~4_combout\ & (\idbreg|reg[26][6]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux57~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[26][6]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[30][6]~regout\,
	datad => \idbreg|Mux57~4_combout\,
	combout => \idbreg|Mux57~5_combout\);

-- Location: LCCOMB_X79_Y26_N14
\idbreg|reg[28][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[28][6]~feeder_combout\ = \wbmux4|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux25~1_combout\,
	combout => \idbreg|reg[28][6]~feeder_combout\);

-- Location: LCFF_X79_Y26_N15
\idbreg|reg[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[28][6]~feeder_combout\,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][6]~regout\);

-- Location: LCCOMB_X80_Y26_N12
\idbreg|reg[20][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[20][6]~feeder_combout\ = \wbmux4|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux25~1_combout\,
	combout => \idbreg|reg[20][6]~feeder_combout\);

-- Location: LCFF_X80_Y26_N13
\idbreg|reg[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[20][6]~feeder_combout\,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][6]~regout\);

-- Location: LCCOMB_X79_Y26_N4
\idbreg|reg[24][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[24][6]~feeder_combout\ = \wbmux4|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux25~1_combout\,
	combout => \idbreg|reg[24][6]~feeder_combout\);

-- Location: LCFF_X79_Y26_N5
\idbreg|reg[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[24][6]~feeder_combout\,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][6]~regout\);

-- Location: LCCOMB_X80_Y26_N6
\idbreg|reg[16][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[16][6]~feeder_combout\ = \wbmux4|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux25~1_combout\,
	combout => \idbreg|reg[16][6]~feeder_combout\);

-- Location: LCFF_X80_Y26_N7
\idbreg|reg[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[16][6]~feeder_combout\,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][6]~regout\);

-- Location: LCCOMB_X80_Y26_N30
\idbreg|Mux57~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~6_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][6]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[24][6]~regout\,
	datad => \idbreg|reg[16][6]~regout\,
	combout => \idbreg|Mux57~6_combout\);

-- Location: LCCOMB_X79_Y26_N18
\idbreg|Mux57~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux57~6_combout\ & (\idbreg|reg[28][6]~regout\)) # (!\idbreg|Mux57~6_combout\ & ((\idbreg|reg[20][6]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[28][6]~regout\,
	datac => \idbreg|reg[20][6]~regout\,
	datad => \idbreg|Mux57~6_combout\,
	combout => \idbreg|Mux57~7_combout\);

-- Location: LCCOMB_X86_Y26_N10
\idbreg|Mux57~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~8_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|Mux57~5_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux57~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux57~5_combout\,
	datad => \idbreg|Mux57~7_combout\,
	combout => \idbreg|Mux57~8_combout\);

-- Location: LCCOMB_X86_Y26_N8
\idbreg|Mux57~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux57~8_combout\ & ((\idbreg|Mux57~10_combout\))) # (!\idbreg|Mux57~8_combout\ & (\idbreg|Mux57~3_combout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux57~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux57~3_combout\,
	datac => \idbreg|Mux57~10_combout\,
	datad => \idbreg|Mux57~8_combout\,
	combout => \idbreg|Mux57~11_combout\);

-- Location: LCFF_X82_Y25_N25
\idbreg|reg[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][6]~regout\);

-- Location: LCFF_X82_Y25_N23
\idbreg|reg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][6]~regout\);

-- Location: LCFF_X86_Y25_N5
\idbreg|reg[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][6]~regout\);

-- Location: LCFF_X86_Y25_N23
\idbreg|reg[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][6]~regout\);

-- Location: LCFF_X86_Y26_N5
\idbreg|reg[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][6]~regout\);

-- Location: LCFF_X86_Y26_N19
\idbreg|reg[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][6]~regout\);

-- Location: LCCOMB_X86_Y26_N18
\idbreg|Mux57~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~12_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[6][6]~regout\) # ((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & (((\idbreg|reg[4][6]~regout\ & !\ifid_pipeline|instruction_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[6][6]~regout\,
	datac => \idbreg|reg[4][6]~regout\,
	datad => \ifid_pipeline|instruction_out\(16),
	combout => \idbreg|Mux57~12_combout\);

-- Location: LCCOMB_X86_Y25_N22
\idbreg|Mux57~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~13_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux57~12_combout\ & ((\idbreg|reg[7][6]~regout\))) # (!\idbreg|Mux57~12_combout\ & (\idbreg|reg[5][6]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux57~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[5][6]~regout\,
	datac => \idbreg|reg[7][6]~regout\,
	datad => \idbreg|Mux57~12_combout\,
	combout => \idbreg|Mux57~13_combout\);

-- Location: LCCOMB_X82_Y25_N28
\idbreg|Mux57~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux57~13_combout\) # (!\idbreg|Mux32~3_combout\)))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][6]~regout\ & (\idbreg|Mux32~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|reg[1][6]~regout\,
	datac => \idbreg|Mux32~3_combout\,
	datad => \idbreg|Mux57~13_combout\,
	combout => \idbreg|Mux57~14_combout\);

-- Location: LCCOMB_X82_Y25_N24
\idbreg|Mux57~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux57~14_combout\ & (\idbreg|reg[3][6]~regout\)) # (!\idbreg|Mux57~14_combout\ & ((\idbreg|reg[2][6]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux57~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][6]~regout\,
	datab => \idbreg|Mux32~2_combout\,
	datac => \idbreg|reg[2][6]~regout\,
	datad => \idbreg|Mux57~14_combout\,
	combout => \idbreg|Mux57~15_combout\);

-- Location: LCCOMB_X86_Y22_N10
\idbreg|Mux57~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~16_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\) # ((\idbreg|Mux57~11_combout\)))) # (!\idbreg|Mux32~0_combout\ & (!\idbreg|Mux32~1_combout\ & ((\idbreg|Mux57~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux57~11_combout\,
	datad => \idbreg|Mux57~15_combout\,
	combout => \idbreg|Mux57~16_combout\);

-- Location: LCCOMB_X86_Y22_N16
\idbreg|Mux57~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux57~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux57~16_combout\ & (\idbreg|Mux57~18_combout\)) # (!\idbreg|Mux57~16_combout\ & ((\idbreg|Mux57~1_combout\))))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux57~18_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux57~1_combout\,
	datad => \idbreg|Mux57~16_combout\,
	combout => \idbreg|Mux57~19_combout\);

-- Location: LCFF_X86_Y22_N13
\idex_pipeline|read_data2_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux57~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(6));

-- Location: LCFF_X91_Y21_N23
\exmem_pipeline|write_data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(6));

-- Location: LCFF_X92_Y23_N23
\memwb_pipeline|write_data_breg_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(12));

-- Location: LCCOMB_X92_Y23_N22
\wbmux4|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux19~1_combout\ = (\wbmux4|Mux19~0_combout\) # ((!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|write_data_breg_out\(12) & \memwb_pipeline|mem_to_reg_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wbmux4|Mux19~0_combout\,
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|write_data_breg_out\(12),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux19~1_combout\);

-- Location: LCFF_X89_Y30_N29
\idbreg|reg[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][12]~regout\);

-- Location: LCFF_X86_Y30_N13
\idbreg|reg[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][12]~regout\);

-- Location: LCCOMB_X94_Y30_N22
\idbreg|reg[8][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[8][12]~feeder_combout\ = \wbmux4|Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux19~1_combout\,
	combout => \idbreg|reg[8][12]~feeder_combout\);

-- Location: LCFF_X94_Y30_N23
\idbreg|reg[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[8][12]~feeder_combout\,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][12]~regout\);

-- Location: LCCOMB_X94_Y30_N28
\idbreg|reg[9][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[9][12]~feeder_combout\ = \wbmux4|Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux19~1_combout\,
	combout => \idbreg|reg[9][12]~feeder_combout\);

-- Location: LCFF_X94_Y30_N29
\idbreg|reg[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[9][12]~feeder_combout\,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][12]~regout\);

-- Location: LCCOMB_X94_Y30_N6
\idbreg|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~0_combout\ = (\ifid_pipeline|instruction_out\(17) & (((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[9][12]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[8][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[8][12]~regout\,
	datac => \ifid_pipeline|instruction_out\(16),
	datad => \idbreg|reg[9][12]~regout\,
	combout => \idbreg|Mux51~0_combout\);

-- Location: LCCOMB_X89_Y30_N2
\idbreg|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~1_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux51~0_combout\ & ((\idbreg|reg[11][12]~regout\))) # (!\idbreg|Mux51~0_combout\ & (\idbreg|reg[10][12]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[10][12]~regout\,
	datac => \idbreg|reg[11][12]~regout\,
	datad => \idbreg|Mux51~0_combout\,
	combout => \idbreg|Mux51~1_combout\);

-- Location: LCFF_X87_Y25_N1
\idbreg|reg[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][12]~regout\);

-- Location: LCFF_X88_Y25_N31
\idbreg|reg[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][12]~regout\);

-- Location: LCFF_X88_Y25_N25
\idbreg|reg[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][12]~regout\);

-- Location: LCFF_X83_Y25_N9
\idbreg|reg[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][12]~regout\);

-- Location: LCCOMB_X86_Y26_N20
\idbreg|reg[4][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[4][12]~feeder_combout\ = \wbmux4|Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux19~1_combout\,
	combout => \idbreg|reg[4][12]~feeder_combout\);

-- Location: LCFF_X86_Y26_N21
\idbreg|reg[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[4][12]~feeder_combout\,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][12]~regout\);

-- Location: LCCOMB_X86_Y26_N26
\idbreg|reg[6][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[6][12]~feeder_combout\ = \wbmux4|Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux19~1_combout\,
	combout => \idbreg|reg[6][12]~feeder_combout\);

-- Location: LCFF_X86_Y26_N27
\idbreg|reg[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[6][12]~feeder_combout\,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][12]~regout\);

-- Location: LCCOMB_X86_Y26_N16
\idbreg|Mux51~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~12_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[6][12]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[4][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[4][12]~regout\,
	datad => \idbreg|reg[6][12]~regout\,
	combout => \idbreg|Mux51~12_combout\);

-- Location: LCCOMB_X83_Y25_N8
\idbreg|Mux51~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~13_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux51~12_combout\ & ((\idbreg|reg[7][12]~regout\))) # (!\idbreg|Mux51~12_combout\ & (\idbreg|reg[5][12]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[5][12]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[7][12]~regout\,
	datad => \idbreg|Mux51~12_combout\,
	combout => \idbreg|Mux51~13_combout\);

-- Location: LCCOMB_X88_Y25_N0
\idbreg|Mux51~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux51~13_combout\)) # (!\idbreg|Mux32~3_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|Mux32~3_combout\ & (\idbreg|reg[1][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|Mux32~3_combout\,
	datac => \idbreg|reg[1][12]~regout\,
	datad => \idbreg|Mux51~13_combout\,
	combout => \idbreg|Mux51~14_combout\);

-- Location: LCCOMB_X88_Y25_N30
\idbreg|Mux51~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux51~14_combout\ & (\idbreg|reg[3][12]~regout\)) # (!\idbreg|Mux51~14_combout\ & ((\idbreg|reg[2][12]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux51~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[3][12]~regout\,
	datac => \idbreg|reg[2][12]~regout\,
	datad => \idbreg|Mux51~14_combout\,
	combout => \idbreg|Mux51~15_combout\);

-- Location: LCFF_X86_Y28_N29
\idbreg|reg[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][12]~regout\);

-- Location: LCFF_X85_Y30_N15
\idbreg|reg[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][12]~regout\);

-- Location: LCFF_X85_Y30_N29
\idbreg|reg[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][12]~regout\);

-- Location: LCFF_X85_Y29_N27
\idbreg|reg[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][12]~regout\);

-- Location: LCCOMB_X85_Y30_N28
\idbreg|Mux51~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~4_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][12]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[18][12]~regout\,
	datad => \idbreg|reg[22][12]~regout\,
	combout => \idbreg|Mux51~4_combout\);

-- Location: LCCOMB_X85_Y30_N14
\idbreg|Mux51~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux51~4_combout\ & (\idbreg|reg[30][12]~regout\)) # (!\idbreg|Mux51~4_combout\ & ((\idbreg|reg[26][12]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[30][12]~regout\,
	datac => \idbreg|reg[26][12]~regout\,
	datad => \idbreg|Mux51~4_combout\,
	combout => \idbreg|Mux51~5_combout\);

-- Location: LCFF_X82_Y28_N23
\idbreg|reg[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][12]~regout\);

-- Location: LCFF_X81_Y28_N29
\idbreg|reg[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][12]~regout\);

-- Location: LCCOMB_X82_Y28_N22
\idbreg|Mux51~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~7_combout\ = (\idbreg|Mux51~6_combout\ & (((\idbreg|reg[28][12]~regout\)) # (!\ifid_pipeline|instruction_out\(18)))) # (!\idbreg|Mux51~6_combout\ & (\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[20][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux51~6_combout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[28][12]~regout\,
	datad => \idbreg|reg[20][12]~regout\,
	combout => \idbreg|Mux51~7_combout\);

-- Location: LCCOMB_X89_Y27_N20
\idbreg|Mux51~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~8_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|Mux51~5_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux51~5_combout\,
	datad => \idbreg|Mux51~7_combout\,
	combout => \idbreg|Mux51~8_combout\);

-- Location: LCFF_X89_Y28_N1
\idbreg|reg[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][12]~regout\);

-- Location: LCFF_X89_Y29_N25
\idbreg|reg[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][12]~regout\);

-- Location: LCCOMB_X89_Y28_N0
\idbreg|Mux51~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][12]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[19][12]~regout\,
	datad => \idbreg|reg[23][12]~regout\,
	combout => \idbreg|Mux51~9_combout\);

-- Location: LCFF_X89_Y28_N23
\idbreg|reg[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][12]~regout\);

-- Location: LCCOMB_X90_Y28_N12
\idbreg|Mux51~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux51~9_combout\ & (\idbreg|reg[31][12]~regout\)) # (!\idbreg|Mux51~9_combout\ & ((\idbreg|reg[27][12]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux51~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[31][12]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|Mux51~9_combout\,
	datad => \idbreg|reg[27][12]~regout\,
	combout => \idbreg|Mux51~10_combout\);

-- Location: LCCOMB_X89_Y27_N6
\idbreg|Mux51~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux51~8_combout\ & ((\idbreg|Mux51~10_combout\))) # (!\idbreg|Mux51~8_combout\ & (\idbreg|Mux51~3_combout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux51~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux51~3_combout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux51~8_combout\,
	datad => \idbreg|Mux51~10_combout\,
	combout => \idbreg|Mux51~11_combout\);

-- Location: LCCOMB_X89_Y23_N12
\idbreg|Mux51~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~16_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\) # ((\idbreg|Mux51~11_combout\)))) # (!\idbreg|Mux32~0_combout\ & (!\idbreg|Mux32~1_combout\ & (\idbreg|Mux51~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux51~15_combout\,
	datad => \idbreg|Mux51~11_combout\,
	combout => \idbreg|Mux51~16_combout\);

-- Location: LCCOMB_X89_Y23_N10
\idbreg|Mux51~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux51~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux51~16_combout\ & (\idbreg|Mux51~18_combout\)) # (!\idbreg|Mux51~16_combout\ & ((\idbreg|Mux51~1_combout\))))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux51~18_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux51~1_combout\,
	datad => \idbreg|Mux51~16_combout\,
	combout => \idbreg|Mux51~19_combout\);

-- Location: LCFF_X89_Y23_N11
\idex_pipeline|read_data2_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux51~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(12));

-- Location: LCCOMB_X88_Y23_N22
\exmux2_2|Z[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[12]~5_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(1))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(1),
	datac => \idex_pipeline|read_data2_out\(12),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exmux2_2|Z[12]~5_combout\);

-- Location: LCCOMB_X90_Y14_N8
\exula|ShiftLeft0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~71_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[10]~8_combout\)) # (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[12]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_2|Z[10]~8_combout\,
	datac => \exmux2_2|Z[12]~5_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X90_Y14_N28
\exula|ShiftLeft0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~75_combout\ = (\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftLeft0~71_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftLeft0~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftLeft0~71_combout\,
	datad => \exula|ShiftLeft0~74_combout\,
	combout => \exula|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X87_Y21_N22
\exmux2_2|Z[15]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[15]~2_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \idex_pipeline|read_data2_out\(15),
	combout => \exmux2_2|Z[15]~2_combout\);

-- Location: LCCOMB_X87_Y21_N14
\exula|ShiftLeft0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~90_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\exmux2_1|Z[0]~1_combout\ & (\exmux2_2|Z[14]~4_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_2|Z[15]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_2|Z[14]~4_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exmux2_2|Z[15]~2_combout\,
	combout => \exula|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X87_Y21_N2
\exula|ShiftLeft0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~92_combout\ = (\exula|ShiftLeft0~90_combout\) # ((!\exmux2_1|Z[1]~2_combout\ & ((\exula|ShiftLeft0~91_combout\) # (\exmux2_2|Z[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~91_combout\,
	datab => \exmux2_2|Z[15]~1_combout\,
	datac => \exula|ShiftLeft0~90_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X89_Y17_N22
\exula|ShiftLeft0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~93_combout\ = (\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~75_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftLeft0~75_combout\,
	datad => \exula|ShiftLeft0~92_combout\,
	combout => \exula|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X86_Y16_N24
\exula|ShiftLeft0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~57_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[7]~10_combout\))) # (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[9]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_2|Z[9]~7_combout\,
	datad => \exmux2_2|Z[7]~10_combout\,
	combout => \exula|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X86_Y16_N22
\exula|ShiftLeft0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~58_combout\ = (\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftLeft0~53_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftLeft0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~53_combout\,
	datac => \exula|ShiftLeft0~57_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X86_Y16_N8
\exula|ShiftLeft0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~39_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[2]~16_combout\))) # (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[4]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_2|Z[4]~13_combout\,
	datad => \exmux2_2|Z[2]~16_combout\,
	combout => \exula|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X86_Y16_N26
\exula|ShiftLeft0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~43_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftLeft0~39_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftLeft0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~42_combout\,
	datac => \exula|ShiftLeft0~39_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X89_Y17_N8
\exula|ShiftLeft0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~59_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~43_combout\))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftLeft0~58_combout\,
	datad => \exula|ShiftLeft0~43_combout\,
	combout => \exula|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X90_Y17_N28
\exula|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux12~0_combout\ = \idex_pipeline|aluOP_out\(0) $ (((\exula|ShiftLeft0~28_combout\) # (\exmux2_1|Z[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exmux2_1|Z[4]~4_combout\,
	combout => \exula|Mux12~0_combout\);

-- Location: LCCOMB_X90_Y17_N14
\exula|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux14~5_combout\ = (!\exmux2_1|Z[1]~2_combout\ & (\exula|ShiftLeft0~30_combout\ & (!\exula|ShiftLeft0~28_combout\ & \exula|ShiftLeft0~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exula|ShiftLeft0~30_combout\,
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exula|ShiftLeft0~139_combout\,
	combout => \exula|Mux14~5_combout\);

-- Location: LCCOMB_X94_Y15_N16
\exula|ShiftRight0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~73_combout\ = (\exula|ShiftRight0~72_combout\ & ((\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight1~37_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~37_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftRight1~37_combout\,
	datad => \exula|ShiftRight0~72_combout\,
	combout => \exula|ShiftRight0~73_combout\);

-- Location: LCCOMB_X94_Y15_N30
\exula|ShiftRight0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~75_combout\ = (\exmux2_2|Z[15]~1_combout\) # ((\exula|ShiftRight0~73_combout\) # ((\exula|ShiftRight0~67_combout\ & \exula|ShiftRight0~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~67_combout\,
	datab => \exmux2_2|Z[15]~1_combout\,
	datac => \exula|ShiftRight0~73_combout\,
	datad => \exula|ShiftRight0~74_combout\,
	combout => \exula|ShiftRight0~75_combout\);

-- Location: LCCOMB_X90_Y17_N0
\exula|ShiftRight0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~76_combout\ = (\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftRight0~71_combout\)) # (!\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftRight0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~71_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftRight0~75_combout\,
	combout => \exula|ShiftRight0~76_combout\);

-- Location: LCCOMB_X90_Y17_N4
\exula|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux14~6_combout\ = (\exula|Mux12~1_combout\ & (\exula|Mux12~0_combout\ & ((\exula|ShiftRight0~76_combout\)))) # (!\exula|Mux12~1_combout\ & (((\exula|Mux14~5_combout\)) # (!\exula|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux12~1_combout\,
	datab => \exula|Mux12~0_combout\,
	datac => \exula|Mux14~5_combout\,
	datad => \exula|ShiftRight0~76_combout\,
	combout => \exula|Mux14~6_combout\);

-- Location: LCCOMB_X89_Y17_N28
\exula|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux14~7_combout\ = (\exula|Mux28~20_combout\ & (((\exula|Mux14~6_combout\)))) # (!\exula|Mux28~20_combout\ & ((\exula|Mux14~6_combout\ & (\exula|ShiftLeft0~93_combout\)) # (!\exula|Mux14~6_combout\ & ((\exula|ShiftLeft0~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~20_combout\,
	datab => \exula|ShiftLeft0~93_combout\,
	datac => \exula|ShiftLeft0~59_combout\,
	datad => \exula|Mux14~6_combout\,
	combout => \exula|Mux14~7_combout\);

-- Location: LCCOMB_X93_Y19_N12
\exula|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux14~8_combout\ = (\exula|Mux12~3_combout\ & (\exula|ShiftRight1~88_combout\ & (\exula|Mux12~2_combout\))) # (!\exula|Mux12~3_combout\ & (((\exula|Mux14~7_combout\) # (!\exula|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux12~3_combout\,
	datab => \exula|ShiftRight1~88_combout\,
	datac => \exula|Mux12~2_combout\,
	datad => \exula|Mux14~7_combout\,
	combout => \exula|Mux14~8_combout\);

-- Location: LCCOMB_X93_Y19_N26
\exula|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux14~9_combout\ = (\exula|Mux28~9_combout\ & (((\exula|Mux14~8_combout\)))) # (!\exula|Mux28~9_combout\ & ((\exmux2_2|Z[17]~31_combout\ & (!\exmux2_1|Z[17]~19_combout\ & !\exula|Mux14~8_combout\)) # (!\exmux2_2|Z[17]~31_combout\ & 
-- (\exmux2_1|Z[17]~19_combout\ $ (\exula|Mux14~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[17]~31_combout\,
	datab => \exula|Mux28~9_combout\,
	datac => \exmux2_1|Z[17]~19_combout\,
	datad => \exula|Mux14~8_combout\,
	combout => \exula|Mux14~9_combout\);

-- Location: LCCOMB_X93_Y19_N8
\exula|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux14~11_combout\ = (\exula|Mux14~4_combout\) # ((\exula|Mux14~10_combout\ & \exula|Mux14~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux14~4_combout\,
	datab => \exula|Mux14~10_combout\,
	datad => \exula|Mux14~9_combout\,
	combout => \exula|Mux14~11_combout\);

-- Location: LCFF_X92_Y21_N19
\exmem_pipeline|adress_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux14~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(17));

-- Location: LCFF_X93_Y24_N25
\memwb_pipeline|data_ula_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(17));

-- Location: LCCOMB_X93_Y24_N24
\wbmux4|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux14~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(17))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|PC4_shift_out\(17),
	datac => \memwb_pipeline|data_ula_out\(17),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux14~0_combout\);

-- Location: LCCOMB_X92_Y24_N12
\wbmux4|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux14~1_combout\ = (\wbmux4|Mux14~0_combout\) # ((\memwb_pipeline|write_data_breg_out\(17) & (\memwb_pipeline|mem_to_reg_out\(0) & !\memwb_pipeline|mem_to_reg_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|write_data_breg_out\(17),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|mem_to_reg_out\(1),
	datad => \wbmux4|Mux14~0_combout\,
	combout => \wbmux4|Mux14~1_combout\);

-- Location: LCCOMB_X92_Y24_N20
\idbreg|reg[15][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][17]~feeder_combout\ = \wbmux4|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux14~1_combout\,
	combout => \idbreg|reg[15][17]~feeder_combout\);

-- Location: LCFF_X92_Y24_N21
\idbreg|reg[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][17]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][17]~regout\);

-- Location: LCFF_X80_Y24_N27
\idbreg|reg[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][17]~regout\);

-- Location: LCFF_X80_Y27_N9
\idbreg|reg[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][17]~regout\);

-- Location: LCCOMB_X80_Y24_N26
\idbreg|Mux46~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~17_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[13][17]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][17]~regout\,
	datad => \idbreg|reg[13][17]~regout\,
	combout => \idbreg|Mux46~17_combout\);

-- Location: LCCOMB_X91_Y24_N22
\idbreg|Mux46~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~18_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux46~17_combout\ & ((\idbreg|reg[15][17]~regout\))) # (!\idbreg|Mux46~17_combout\ & (\idbreg|reg[14][17]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux46~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[14][17]~regout\,
	datab => \idbreg|reg[15][17]~regout\,
	datac => \ifid_pipeline|instruction_out\(17),
	datad => \idbreg|Mux46~17_combout\,
	combout => \idbreg|Mux46~18_combout\);

-- Location: LCCOMB_X92_Y24_N10
\idbreg|reg[3][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[3][17]~feeder_combout\ = \wbmux4|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux14~1_combout\,
	combout => \idbreg|reg[3][17]~feeder_combout\);

-- Location: LCFF_X92_Y24_N11
\idbreg|reg[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[3][17]~feeder_combout\,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][17]~regout\);

-- Location: LCCOMB_X85_Y28_N22
\idbreg|reg[6][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[6][17]~feeder_combout\ = \wbmux4|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux14~1_combout\,
	combout => \idbreg|reg[6][17]~feeder_combout\);

-- Location: LCFF_X85_Y28_N23
\idbreg|reg[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[6][17]~feeder_combout\,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][17]~regout\);

-- Location: LCFF_X83_Y27_N13
\idbreg|reg[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][17]~regout\);

-- Location: LCCOMB_X82_Y27_N0
\idbreg|Mux46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~12_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[5][17]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[4][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[5][17]~regout\,
	datad => \idbreg|reg[4][17]~regout\,
	combout => \idbreg|Mux46~12_combout\);

-- Location: LCCOMB_X85_Y28_N4
\idbreg|Mux46~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux46~12_combout\ & (\idbreg|reg[7][17]~regout\)) # (!\idbreg|Mux46~12_combout\ & ((\idbreg|reg[6][17]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux46~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[7][17]~regout\,
	datac => \idbreg|reg[6][17]~regout\,
	datad => \idbreg|Mux46~12_combout\,
	combout => \idbreg|Mux46~13_combout\);

-- Location: LCFF_X91_Y28_N11
\idbreg|reg[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][17]~regout\);

-- Location: LCCOMB_X91_Y28_N22
\idbreg|Mux46~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux46~13_combout\)) # (!\idbreg|Mux32~3_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|Mux32~3_combout\ & ((\idbreg|reg[1][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|Mux32~3_combout\,
	datac => \idbreg|Mux46~13_combout\,
	datad => \idbreg|reg[1][17]~regout\,
	combout => \idbreg|Mux46~14_combout\);

-- Location: LCCOMB_X91_Y28_N4
\idbreg|Mux46~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux46~14_combout\ & ((\idbreg|reg[3][17]~regout\))) # (!\idbreg|Mux46~14_combout\ & (\idbreg|reg[2][17]~regout\)))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux46~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[2][17]~regout\,
	datac => \idbreg|reg[3][17]~regout\,
	datad => \idbreg|Mux46~14_combout\,
	combout => \idbreg|Mux46~15_combout\);

-- Location: LCCOMB_X81_Y30_N2
\idbreg|Mux46~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~10_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[10][17]~regout\) # ((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & (((!\ifid_pipeline|instruction_out\(16) & 
-- \idbreg|reg[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[10][17]~regout\,
	datac => \ifid_pipeline|instruction_out\(16),
	datad => \idbreg|reg[8][17]~regout\,
	combout => \idbreg|Mux46~10_combout\);

-- Location: LCCOMB_X81_Y30_N16
\idbreg|Mux46~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux46~10_combout\ & ((\idbreg|reg[11][17]~regout\))) # (!\idbreg|Mux46~10_combout\ & (\idbreg|reg[9][17]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux46~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[9][17]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[11][17]~regout\,
	datad => \idbreg|Mux46~10_combout\,
	combout => \idbreg|Mux46~11_combout\);

-- Location: LCCOMB_X91_Y28_N30
\idbreg|Mux46~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~16_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~0_combout\) # ((\idbreg|Mux46~11_combout\)))) # (!\idbreg|Mux32~1_combout\ & (!\idbreg|Mux32~0_combout\ & (\idbreg|Mux46~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux46~15_combout\,
	datad => \idbreg|Mux46~11_combout\,
	combout => \idbreg|Mux46~16_combout\);

-- Location: LCFF_X86_Y31_N17
\idbreg|reg[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][17]~regout\);

-- Location: LCFF_X87_Y31_N31
\idbreg|reg[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][17]~regout\);

-- Location: LCCOMB_X87_Y31_N30
\idbreg|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~0_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[22][17]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[18][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[22][17]~regout\,
	datac => \idbreg|reg[18][17]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux46~0_combout\);

-- Location: LCCOMB_X87_Y31_N28
\idbreg|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~1_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux46~0_combout\ & ((\idbreg|reg[30][17]~regout\))) # (!\idbreg|Mux46~0_combout\ & (\idbreg|reg[26][17]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[26][17]~regout\,
	datac => \idbreg|reg[30][17]~regout\,
	datad => \idbreg|Mux46~0_combout\,
	combout => \idbreg|Mux46~1_combout\);

-- Location: LCCOMB_X94_Y29_N2
\idbreg|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~2_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][17]~regout\) # ((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (((\idbreg|reg[17][17]~regout\ & 
-- !\ifid_pipeline|instruction_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[25][17]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][17]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux46~2_combout\);

-- Location: LCCOMB_X93_Y30_N2
\idbreg|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux46~2_combout\ & ((\idbreg|reg[29][17]~regout\))) # (!\idbreg|Mux46~2_combout\ & (\idbreg|reg[21][17]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[21][17]~regout\,
	datac => \idbreg|reg[29][17]~regout\,
	datad => \idbreg|Mux46~2_combout\,
	combout => \idbreg|Mux46~3_combout\);

-- Location: LCCOMB_X80_Y28_N16
\idbreg|reg[28][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[28][17]~feeder_combout\ = \wbmux4|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux14~1_combout\,
	combout => \idbreg|reg[28][17]~feeder_combout\);

-- Location: LCFF_X80_Y28_N17
\idbreg|reg[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[28][17]~feeder_combout\,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][17]~regout\);

-- Location: LCFF_X79_Y28_N11
\idbreg|reg[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux14~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][17]~regout\);

-- Location: LCCOMB_X79_Y28_N10
\idbreg|Mux46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~4_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][17]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[24][17]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[16][17]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux46~4_combout\);

-- Location: LCCOMB_X88_Y28_N22
\idbreg|Mux46~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux46~4_combout\ & ((\idbreg|reg[28][17]~regout\))) # (!\idbreg|Mux46~4_combout\ & (\idbreg|reg[20][17]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[20][17]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[28][17]~regout\,
	datad => \idbreg|Mux46~4_combout\,
	combout => \idbreg|Mux46~5_combout\);

-- Location: LCCOMB_X89_Y31_N0
\idbreg|Mux46~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~6_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|Mux46~3_combout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux46~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|Mux46~3_combout\,
	datad => \idbreg|Mux46~5_combout\,
	combout => \idbreg|Mux46~6_combout\);

-- Location: LCCOMB_X89_Y28_N26
\idbreg|Mux46~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~7_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][17]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[19][17]~regout\,
	datad => \idbreg|reg[23][17]~regout\,
	combout => \idbreg|Mux46~7_combout\);

-- Location: LCCOMB_X88_Y28_N12
\idbreg|Mux46~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux46~7_combout\ & (\idbreg|reg[31][17]~regout\)) # (!\idbreg|Mux46~7_combout\ & ((\idbreg|reg[27][17]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux46~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[31][17]~regout\,
	datac => \idbreg|reg[27][17]~regout\,
	datad => \idbreg|Mux46~7_combout\,
	combout => \idbreg|Mux46~8_combout\);

-- Location: LCCOMB_X90_Y31_N12
\idbreg|Mux46~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~9_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux46~6_combout\ & ((\idbreg|Mux46~8_combout\))) # (!\idbreg|Mux46~6_combout\ & (\idbreg|Mux46~1_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux46~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux46~1_combout\,
	datac => \idbreg|Mux46~6_combout\,
	datad => \idbreg|Mux46~8_combout\,
	combout => \idbreg|Mux46~9_combout\);

-- Location: LCCOMB_X91_Y24_N24
\idbreg|Mux46~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux46~19_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux46~16_combout\ & (\idbreg|Mux46~18_combout\)) # (!\idbreg|Mux46~16_combout\ & ((\idbreg|Mux46~9_combout\))))) # (!\idbreg|Mux32~0_combout\ & (((\idbreg|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux46~18_combout\,
	datac => \idbreg|Mux46~16_combout\,
	datad => \idbreg|Mux46~9_combout\,
	combout => \idbreg|Mux46~19_combout\);

-- Location: LCFF_X91_Y24_N25
\idex_pipeline|read_data2_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux46~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(17));

-- Location: LCCOMB_X91_Y24_N16
\exula|Add0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~53_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|read_data2_out\(17),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|aluOP_out\(2),
	combout => \exula|Add0~53_combout\);

-- Location: LCCOMB_X88_Y19_N22
\exula|Add0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~57_combout\ = (\exula|Add0~56_combout\ & ((\exmux2_1|Z[18]~18_combout\ & (\exula|Add0~55\ & VCC)) # (!\exmux2_1|Z[18]~18_combout\ & (!\exula|Add0~55\)))) # (!\exula|Add0~56_combout\ & ((\exmux2_1|Z[18]~18_combout\ & (!\exula|Add0~55\)) # 
-- (!\exmux2_1|Z[18]~18_combout\ & ((\exula|Add0~55\) # (GND)))))
-- \exula|Add0~58\ = CARRY((\exula|Add0~56_combout\ & (!\exmux2_1|Z[18]~18_combout\ & !\exula|Add0~55\)) # (!\exula|Add0~56_combout\ & ((!\exula|Add0~55\) # (!\exmux2_1|Z[18]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~56_combout\,
	datab => \exmux2_1|Z[18]~18_combout\,
	datad => VCC,
	cin => \exula|Add0~55\,
	combout => \exula|Add0~57_combout\,
	cout => \exula|Add0~58\);

-- Location: LCCOMB_X88_Y19_N28
\exula|Add0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~66_combout\ = ((\exmux2_1|Z[21]~6_combout\ $ (\exula|Add0~65_combout\ $ (!\exula|Add0~64\)))) # (GND)
-- \exula|Add0~67\ = CARRY((\exmux2_1|Z[21]~6_combout\ & ((\exula|Add0~65_combout\) # (!\exula|Add0~64\))) # (!\exmux2_1|Z[21]~6_combout\ & (\exula|Add0~65_combout\ & !\exula|Add0~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[21]~6_combout\,
	datab => \exula|Add0~65_combout\,
	datad => VCC,
	cin => \exula|Add0~64\,
	combout => \exula|Add0~66_combout\,
	cout => \exula|Add0~67\);

-- Location: LCCOMB_X88_Y21_N2
\exula|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux10~0_combout\ = (\exula|Mux28~8_combout\ & (((\exula|Add0~66_combout\)) # (!\exula|Mux28~7_combout\))) # (!\exula|Mux28~8_combout\ & (\exula|Mux28~7_combout\ & (!\exula|a32~121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~8_combout\,
	datab => \exula|Mux28~7_combout\,
	datac => \exula|a32~121_combout\,
	datad => \exula|Add0~66_combout\,
	combout => \exula|Mux10~0_combout\);

-- Location: LCCOMB_X88_Y21_N0
\exula|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux10~1_combout\ = (\exmux2_1|Z[21]~6_combout\ & ((\exula|Mux10~0_combout\) # ((!\exula|Mux28~9_combout\ & \exmux2_2|Z[21]~27_combout\)))) # (!\exmux2_1|Z[21]~6_combout\ & (\exula|Mux10~0_combout\ & ((\exula|Mux28~9_combout\) # 
-- (\exmux2_2|Z[21]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[21]~6_combout\,
	datab => \exula|Mux10~0_combout\,
	datac => \exula|Mux28~9_combout\,
	datad => \exmux2_2|Z[21]~27_combout\,
	combout => \exula|Mux10~1_combout\);

-- Location: LCCOMB_X94_Y19_N16
\exula|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux14~0_combout\ = (\idex_pipeline|aluOP_out\(3) & ((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(31),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \idex_pipeline|aluOP_out\(3),
	combout => \exula|Mux14~0_combout\);

-- Location: LCCOMB_X94_Y19_N6
\exula|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux14~1_combout\ = (\idex_pipeline|aluOP_out\(2) & (!\exula|ShiftLeft0~140_combout\ & (\exula|Mux14~0_combout\ & !\exula|Mux31~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \exula|ShiftLeft0~140_combout\,
	datac => \exula|Mux14~0_combout\,
	datad => \exula|Mux31~8_combout\,
	combout => \exula|Mux14~1_combout\);

-- Location: LCCOMB_X88_Y21_N30
\exula|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux10~2_combout\ = (\exula|Mux14~1_combout\) # ((\exula|Mux10~1_combout\ & !\idex_pipeline|aluOP_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|Mux10~1_combout\,
	datac => \idex_pipeline|aluOP_out\(3),
	datad => \exula|Mux14~1_combout\,
	combout => \exula|Mux10~2_combout\);

-- Location: LCCOMB_X86_Y19_N12
\exula|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux12~3_combout\ = (\idex_pipeline|aluOP_out\(2)) # ((!\idex_pipeline|aluOP_out\(1) & \idex_pipeline|aluOP_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \idex_pipeline|aluOP_out\(0),
	combout => \exula|Mux12~3_combout\);

-- Location: LCCOMB_X89_Y16_N16
\exula|ShiftRight1~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~87_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|aluSRC1_out~regout\ & (\idex_pipeline|shamnt_out\(0))) # (!\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|read_data1_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|shamnt_out\(0),
	datad => \idex_pipeline|read_data1_out\(0),
	combout => \exula|ShiftRight1~87_combout\);

-- Location: LCCOMB_X87_Y15_N2
\exula|ShiftLeft0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~105_combout\ = (\exula|ShiftRight1~87_combout\ & ((\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(18)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(20),
	datab => \exula|ShiftRight1~87_combout\,
	datac => \idex_pipeline|read_data2_out\(18),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X89_Y16_N18
\exula|ShiftRight1~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~86_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|aluSRC1_out~regout\ & (!\idex_pipeline|shamnt_out\(0))) # (!\idex_pipeline|aluSRC1_out~regout\ & ((!\idex_pipeline|read_data1_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|shamnt_out\(0),
	datad => \idex_pipeline|read_data1_out\(0),
	combout => \exula|ShiftRight1~86_combout\);

-- Location: LCCOMB_X87_Y15_N8
\exula|ShiftLeft0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~104_combout\ = (\exula|ShiftRight1~86_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(19))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(19),
	datab => \exula|ShiftRight1~86_combout\,
	datac => \idex_pipeline|read_data2_out\(21),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X87_Y15_N6
\exula|ShiftLeft0~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~142_combout\ = (\exula|ShiftLeft0~105_combout\) # ((\exula|ShiftLeft0~104_combout\) # ((\idex_pipeline|aluSRC2_out~regout\ & \idex_pipeline|reg_rd_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \exula|ShiftLeft0~105_combout\,
	datac => \exula|ShiftLeft0~104_combout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|ShiftLeft0~142_combout\);

-- Location: LCCOMB_X89_Y17_N18
\exula|ShiftLeft0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~106_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~92_combout\))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftLeft0~142_combout\,
	datad => \exula|ShiftLeft0~92_combout\,
	combout => \exula|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X90_Y17_N26
\exula|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux12~1_combout\ = (\idex_pipeline|aluOP_out\(0)) # ((!\exula|ShiftLeft0~28_combout\ & (\exmux2_1|Z[3]~3_combout\ & !\exmux2_1|Z[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~28_combout\,
	datab => \exmux2_1|Z[3]~3_combout\,
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \exmux2_1|Z[4]~4_combout\,
	combout => \exula|Mux12~1_combout\);

-- Location: LCCOMB_X94_Y15_N24
\exula|ShiftRight0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~100_combout\ = (\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftRight0~70_combout\ & (!\exmux2_1|Z[2]~0_combout\))) # (!\exmux2_1|Z[3]~3_combout\ & (((\exula|ShiftRight0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~70_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftRight0~99_combout\,
	combout => \exula|ShiftRight0~100_combout\);

-- Location: LCCOMB_X89_Y17_N14
\exula|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux10~4_combout\ = (\exula|Mux12~0_combout\ & ((\exula|Mux12~1_combout\ & ((\exula|ShiftRight0~100_combout\))) # (!\exula|Mux12~1_combout\ & (\exula|Mux10~3_combout\)))) # (!\exula|Mux12~0_combout\ & (((!\exula|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux10~3_combout\,
	datab => \exula|Mux12~0_combout\,
	datac => \exula|Mux12~1_combout\,
	datad => \exula|ShiftRight0~100_combout\,
	combout => \exula|Mux10~4_combout\);

-- Location: LCCOMB_X89_Y17_N6
\exula|ShiftLeft0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~76_combout\ = (\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~58_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~58_combout\,
	datac => \exula|ShiftLeft0~75_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X89_Y17_N4
\exula|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux10~5_combout\ = (\exula|Mux28~20_combout\ & (((\exula|Mux10~4_combout\)))) # (!\exula|Mux28~20_combout\ & ((\exula|Mux10~4_combout\ & (\exula|ShiftLeft0~106_combout\)) # (!\exula|Mux10~4_combout\ & ((\exula|ShiftLeft0~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~20_combout\,
	datab => \exula|ShiftLeft0~106_combout\,
	datac => \exula|Mux10~4_combout\,
	datad => \exula|ShiftLeft0~76_combout\,
	combout => \exula|Mux10~5_combout\);

-- Location: LCCOMB_X88_Y21_N4
\exula|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux10~6_combout\ = (\exula|Mux12~2_combout\ & ((\exula|Mux12~3_combout\ & (\exula|ShiftRight1~92_combout\)) # (!\exula|Mux12~3_combout\ & ((\exula|Mux10~5_combout\))))) # (!\exula|Mux12~2_combout\ & (((!\exula|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~92_combout\,
	datab => \exula|Mux12~2_combout\,
	datac => \exula|Mux12~3_combout\,
	datad => \exula|Mux10~5_combout\,
	combout => \exula|Mux10~6_combout\);

-- Location: LCCOMB_X88_Y21_N10
\exula|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux10~7_combout\ = (\exula|Mux28~9_combout\ & (((\exula|Mux10~6_combout\)))) # (!\exula|Mux28~9_combout\ & ((\exmux2_1|Z[21]~6_combout\ & (!\exula|Mux10~6_combout\ & !\exmux2_2|Z[21]~27_combout\)) # (!\exmux2_1|Z[21]~6_combout\ & 
-- (\exula|Mux10~6_combout\ $ (\exmux2_2|Z[21]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[21]~6_combout\,
	datab => \exula|Mux28~9_combout\,
	datac => \exula|Mux10~6_combout\,
	datad => \exmux2_2|Z[21]~27_combout\,
	combout => \exula|Mux10~7_combout\);

-- Location: LCCOMB_X87_Y21_N4
\exula|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux10~8_combout\ = (\exula|Mux10~2_combout\) # ((\exula|Mux10~7_combout\ & \exula|Mux14~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|Mux10~2_combout\,
	datac => \exula|Mux10~7_combout\,
	datad => \exula|Mux14~10_combout\,
	combout => \exula|Mux10~8_combout\);

-- Location: LCFF_X89_Y21_N25
\exmem_pipeline|adress_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux10~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(21));

-- Location: LCFF_X92_Y27_N7
\memwb_pipeline|data_ula_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(21));

-- Location: LCCOMB_X92_Y27_N6
\wbmux4|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux10~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(21))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|PC4_shift_out\(21),
	datac => \memwb_pipeline|data_ula_out\(21),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux10~0_combout\);

-- Location: LCCOMB_X92_Y27_N22
\wbmux4|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux10~1_combout\ = (\wbmux4|Mux10~0_combout\) # ((!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|mem_to_reg_out\(0) & \memwb_pipeline|write_data_breg_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|write_data_breg_out\(21),
	datad => \wbmux4|Mux10~0_combout\,
	combout => \wbmux4|Mux10~1_combout\);

-- Location: LCFF_X83_Y29_N19
\idbreg|reg[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][21]~regout\);

-- Location: LCCOMB_X83_Y29_N18
\idbreg|Mux42~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~11_combout\ = (\idbreg|Mux42~10_combout\ & (((\idbreg|reg[11][21]~regout\)) # (!\ifid_pipeline|instruction_out\(16)))) # (!\idbreg|Mux42~10_combout\ & (\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[9][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux42~10_combout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[11][21]~regout\,
	datad => \idbreg|reg[9][21]~regout\,
	combout => \idbreg|Mux42~11_combout\);

-- Location: LCCOMB_X87_Y27_N0
\idbreg|reg[1][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[1][21]~feeder_combout\ = \wbmux4|Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux10~1_combout\,
	combout => \idbreg|reg[1][21]~feeder_combout\);

-- Location: LCFF_X87_Y27_N1
\idbreg|reg[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[1][21]~feeder_combout\,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][21]~regout\);

-- Location: LCCOMB_X86_Y24_N8
\idbreg|Mux42~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~12_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[5][21]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[4][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[5][21]~regout\,
	datad => \idbreg|reg[4][21]~regout\,
	combout => \idbreg|Mux42~12_combout\);

-- Location: LCCOMB_X86_Y24_N22
\idbreg|Mux42~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux42~12_combout\ & ((\idbreg|reg[7][21]~regout\))) # (!\idbreg|Mux42~12_combout\ & (\idbreg|reg[6][21]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[6][21]~regout\,
	datac => \idbreg|Mux42~12_combout\,
	datad => \idbreg|reg[7][21]~regout\,
	combout => \idbreg|Mux42~13_combout\);

-- Location: LCCOMB_X87_Y27_N6
\idbreg|Mux42~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~14_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & ((\idbreg|Mux42~13_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][21]~regout\)))) # (!\idbreg|Mux32~3_combout\ & (((\idbreg|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~3_combout\,
	datab => \idbreg|reg[1][21]~regout\,
	datac => \idbreg|Mux32~4_combout\,
	datad => \idbreg|Mux42~13_combout\,
	combout => \idbreg|Mux42~14_combout\);

-- Location: LCCOMB_X87_Y27_N12
\idbreg|Mux42~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux42~14_combout\ & ((\idbreg|reg[3][21]~regout\))) # (!\idbreg|Mux42~14_combout\ & (\idbreg|reg[2][21]~regout\)))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux42~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[2][21]~regout\,
	datac => \idbreg|reg[3][21]~regout\,
	datad => \idbreg|Mux42~14_combout\,
	combout => \idbreg|Mux42~15_combout\);

-- Location: LCCOMB_X87_Y27_N26
\idbreg|Mux42~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~16_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~0_combout\) # ((\idbreg|Mux42~11_combout\)))) # (!\idbreg|Mux32~1_combout\ & (!\idbreg|Mux32~0_combout\ & ((\idbreg|Mux42~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux42~11_combout\,
	datad => \idbreg|Mux42~15_combout\,
	combout => \idbreg|Mux42~16_combout\);

-- Location: LCCOMB_X92_Y30_N30
\idbreg|Mux42~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~7_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[23][21]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[19][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[23][21]~regout\,
	datad => \idbreg|reg[19][21]~regout\,
	combout => \idbreg|Mux42~7_combout\);

-- Location: LCCOMB_X91_Y30_N20
\idbreg|Mux42~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux42~7_combout\ & (\idbreg|reg[31][21]~regout\)) # (!\idbreg|Mux42~7_combout\ & ((\idbreg|reg[27][21]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux42~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[31][21]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[27][21]~regout\,
	datad => \idbreg|Mux42~7_combout\,
	combout => \idbreg|Mux42~8_combout\);

-- Location: LCFF_X92_Y29_N25
\idbreg|reg[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][21]~regout\);

-- Location: LCCOMB_X88_Y29_N6
\idbreg|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~0_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19)) # ((\idbreg|reg[22][21]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[18][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[18][21]~regout\,
	datad => \idbreg|reg[22][21]~regout\,
	combout => \idbreg|Mux42~0_combout\);

-- Location: LCCOMB_X88_Y29_N28
\idbreg|Mux42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~1_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux42~0_combout\ & (\idbreg|reg[30][21]~regout\)) # (!\idbreg|Mux42~0_combout\ & ((\idbreg|reg[26][21]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[30][21]~regout\,
	datac => \idbreg|reg[26][21]~regout\,
	datad => \idbreg|Mux42~0_combout\,
	combout => \idbreg|Mux42~1_combout\);

-- Location: LCFF_X80_Y28_N15
\idbreg|reg[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux10~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][21]~regout\);

-- Location: LCCOMB_X80_Y28_N0
\idbreg|Mux42~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~4_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[24][21]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[16][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][21]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \ifid_pipeline|instruction_out\(19),
	datad => \idbreg|reg[24][21]~regout\,
	combout => \idbreg|Mux42~4_combout\);

-- Location: LCCOMB_X80_Y28_N6
\idbreg|Mux42~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux42~4_combout\ & ((\idbreg|reg[28][21]~regout\))) # (!\idbreg|Mux42~4_combout\ & (\idbreg|reg[20][21]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[20][21]~regout\,
	datac => \idbreg|reg[28][21]~regout\,
	datad => \idbreg|Mux42~4_combout\,
	combout => \idbreg|Mux42~5_combout\);

-- Location: LCCOMB_X94_Y27_N4
\idbreg|Mux42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~2_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][21]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][21]~regout\,
	datad => \idbreg|reg[25][21]~regout\,
	combout => \idbreg|Mux42~2_combout\);

-- Location: LCCOMB_X94_Y27_N6
\idbreg|Mux42~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux42~2_combout\ & (\idbreg|reg[29][21]~regout\)) # (!\idbreg|Mux42~2_combout\ & ((\idbreg|reg[21][21]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (\idbreg|Mux42~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|Mux42~2_combout\,
	datac => \idbreg|reg[29][21]~regout\,
	datad => \idbreg|reg[21][21]~regout\,
	combout => \idbreg|Mux42~3_combout\);

-- Location: LCCOMB_X89_Y27_N28
\idbreg|Mux42~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~6_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux42~3_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux42~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux42~5_combout\,
	datad => \idbreg|Mux42~3_combout\,
	combout => \idbreg|Mux42~6_combout\);

-- Location: LCCOMB_X89_Y27_N26
\idbreg|Mux42~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~9_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux42~6_combout\ & (\idbreg|Mux42~8_combout\)) # (!\idbreg|Mux42~6_combout\ & ((\idbreg|Mux42~1_combout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux42~8_combout\,
	datac => \idbreg|Mux42~1_combout\,
	datad => \idbreg|Mux42~6_combout\,
	combout => \idbreg|Mux42~9_combout\);

-- Location: LCCOMB_X88_Y25_N16
\idbreg|Mux42~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux42~19_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux42~16_combout\ & (\idbreg|Mux42~18_combout\)) # (!\idbreg|Mux42~16_combout\ & ((\idbreg|Mux42~9_combout\))))) # (!\idbreg|Mux32~0_combout\ & (((\idbreg|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux42~18_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux42~16_combout\,
	datad => \idbreg|Mux42~9_combout\,
	combout => \idbreg|Mux42~19_combout\);

-- Location: LCCOMB_X89_Y25_N6
\idex_pipeline|read_data2_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data2_out[21]~feeder_combout\ = \idbreg|Mux42~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux42~19_combout\,
	combout => \idex_pipeline|read_data2_out[21]~feeder_combout\);

-- Location: LCFF_X89_Y25_N7
\idex_pipeline|read_data2_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data2_out[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(21));

-- Location: LCCOMB_X83_Y22_N18
\exmem_pipeline|write_data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|write_data_out[21]~feeder_combout\ = \idex_pipeline|read_data2_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|read_data2_out\(21),
	combout => \exmem_pipeline|write_data_out[21]~feeder_combout\);

-- Location: LCFF_X83_Y22_N19
\exmem_pipeline|write_data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|write_data_out[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(21));

-- Location: LCFF_X94_Y24_N3
\memwb_pipeline|write_data_breg_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(19));

-- Location: LCCOMB_X94_Y22_N2
\ifsomador|result[18]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[18]~32_combout\ = (\ifpc|PC_out\(18) & (\ifsomador|result[17]~31\ $ (GND))) # (!\ifpc|PC_out\(18) & (!\ifsomador|result[17]~31\ & VCC))
-- \ifsomador|result[18]~33\ = CARRY((\ifpc|PC_out\(18) & !\ifsomador|result[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(18),
	datad => VCC,
	cin => \ifsomador|result[17]~31\,
	combout => \ifsomador|result[18]~32_combout\,
	cout => \ifsomador|result[18]~33\);

-- Location: LCCOMB_X91_Y20_N2
\SUBTRATOR_EX|result[18]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[18]~30_combout\ = (\exsomador|result[18]~32_combout\ & (\SUBTRATOR_EX|result[17]~29\ & VCC)) # (!\exsomador|result[18]~32_combout\ & (!\SUBTRATOR_EX|result[17]~29\))
-- \SUBTRATOR_EX|result[18]~31\ = CARRY((!\exsomador|result[18]~32_combout\ & !\SUBTRATOR_EX|result[17]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exsomador|result[18]~32_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[17]~29\,
	combout => \SUBTRATOR_EX|result[18]~30_combout\,
	cout => \SUBTRATOR_EX|result[18]~31\);

-- Location: LCCOMB_X87_Y22_N0
\ifmux4|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux13~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & ((\sel_mux_pc[0]~2_combout\ & ((\SUBTRATOR_EX|result[18]~30_combout\))) # (!\sel_mux_pc[0]~2_combout\ & 
-- (\ifsomador|result[18]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_mux_pc[1]~4_combout\,
	datab => \ifsomador|result[18]~32_combout\,
	datac => \SUBTRATOR_EX|result[18]~30_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux13~0_combout\);

-- Location: LCCOMB_X87_Y22_N6
\ifmux4|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux13~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux13~0_combout\ & ((\idbreg|Mux13~19_combout\))) # (!\ifmux4|Mux13~0_combout\ & (\ifid_pipeline|instruction_out\(16))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux13~19_combout\,
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \ifmux4|Mux13~0_combout\,
	combout => \ifmux4|Mux13~1_combout\);

-- Location: LCFF_X87_Y22_N7
\ifpc|PC_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(18));

-- Location: LCCOMB_X94_Y22_N4
\ifsomador|result[19]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[19]~34_combout\ = (\ifpc|PC_out\(19) & (!\ifsomador|result[18]~33\)) # (!\ifpc|PC_out\(19) & ((\ifsomador|result[18]~33\) # (GND)))
-- \ifsomador|result[19]~35\ = CARRY((!\ifsomador|result[18]~33\) # (!\ifpc|PC_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(19),
	datad => VCC,
	cin => \ifsomador|result[18]~33\,
	combout => \ifsomador|result[19]~34_combout\,
	cout => \ifsomador|result[19]~35\);

-- Location: LCFF_X94_Y22_N25
\ifid_pipeline|pc4_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifsomador|result[19]~34_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(19));

-- Location: LCCOMB_X93_Y22_N22
\idex_pipeline|PC4_out[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|PC4_out[19]~feeder_combout\ = \ifid_pipeline|pc4_out\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|pc4_out\(19),
	combout => \idex_pipeline|PC4_out[19]~feeder_combout\);

-- Location: LCFF_X93_Y22_N23
\idex_pipeline|PC4_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|PC4_out[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(19));

-- Location: LCCOMB_X93_Y24_N30
\exmem_pipeline|PC4_shift_out[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|PC4_shift_out[19]~feeder_combout\ = \idex_pipeline|PC4_out\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|PC4_out\(19),
	combout => \exmem_pipeline|PC4_shift_out[19]~feeder_combout\);

-- Location: LCFF_X93_Y24_N31
\exmem_pipeline|PC4_shift_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|PC4_shift_out[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(19));

-- Location: LCCOMB_X93_Y24_N14
\memwb_pipeline|PC4_shift_out[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[19]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(19),
	combout => \memwb_pipeline|PC4_shift_out[19]~feeder_combout\);

-- Location: LCFF_X93_Y24_N15
\memwb_pipeline|PC4_shift_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(19));

-- Location: LCCOMB_X91_Y16_N22
\exmux2_2|Z[19]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[19]~29_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|read_data2_out\(19),
	combout => \exmux2_2|Z[19]~29_combout\);

-- Location: LCCOMB_X93_Y16_N26
\exula|ShiftRight1~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~71_combout\ = (\exmux2_1|Z[3]~3_combout\ & ((\exmux2_1|Z[2]~0_combout\ & ((\idex_pipeline|read_data2_out\(31)))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight1~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~70_combout\,
	datab => \idex_pipeline|read_data2_out\(31),
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftRight1~71_combout\);

-- Location: LCCOMB_X93_Y16_N28
\exula|ShiftRight1~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~68_combout\ = (!\exmux2_1|Z[3]~3_combout\ & ((\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight1~66_combout\))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight1~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~67_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftRight1~66_combout\,
	combout => \exula|ShiftRight1~68_combout\);

-- Location: LCCOMB_X93_Y16_N2
\exula|ShiftRight1~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~90_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (((\idex_pipeline|reg_rd_out\(4))))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftRight1~71_combout\) # ((\exula|ShiftRight1~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \exula|ShiftRight1~71_combout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \exula|ShiftRight1~68_combout\,
	combout => \exula|ShiftRight1~90_combout\);

-- Location: LCCOMB_X88_Y21_N28
\exula|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux12~10_combout\ = (\exula|Mux12~3_combout\ & (((\exula|ShiftRight1~90_combout\ & \exula|Mux12~2_combout\)))) # (!\exula|Mux12~3_combout\ & ((\exula|Mux12~9_combout\) # ((!\exula|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux12~9_combout\,
	datab => \exula|ShiftRight1~90_combout\,
	datac => \exula|Mux12~3_combout\,
	datad => \exula|Mux12~2_combout\,
	combout => \exula|Mux12~10_combout\);

-- Location: LCCOMB_X88_Y21_N14
\exula|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux12~11_combout\ = (\exula|Mux28~9_combout\ & (((\exula|Mux12~10_combout\)))) # (!\exula|Mux28~9_combout\ & ((\exmux2_1|Z[19]~17_combout\ & (!\exmux2_2|Z[19]~29_combout\ & !\exula|Mux12~10_combout\)) # (!\exmux2_1|Z[19]~17_combout\ & 
-- (\exmux2_2|Z[19]~29_combout\ $ (\exula|Mux12~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[19]~17_combout\,
	datab => \exula|Mux28~9_combout\,
	datac => \exmux2_2|Z[19]~29_combout\,
	datad => \exula|Mux12~10_combout\,
	combout => \exula|Mux12~11_combout\);

-- Location: LCCOMB_X88_Y21_N24
\exula|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux12~12_combout\ = (\exula|Mux12~6_combout\) # ((\exula|Mux14~10_combout\ & \exula|Mux12~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux12~6_combout\,
	datab => \exula|Mux14~10_combout\,
	datac => \exula|Mux12~11_combout\,
	combout => \exula|Mux12~12_combout\);

-- Location: LCFF_X88_Y21_N25
\exmem_pipeline|adress_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exula|Mux12~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(19));

-- Location: LCFF_X93_Y24_N13
\memwb_pipeline|data_ula_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(19));

-- Location: LCCOMB_X93_Y24_N12
\wbmux4|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux12~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(19))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|PC4_shift_out\(19),
	datac => \memwb_pipeline|data_ula_out\(19),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux12~0_combout\);

-- Location: LCCOMB_X94_Y24_N2
\wbmux4|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux12~1_combout\ = (\wbmux4|Mux12~0_combout\) # ((\memwb_pipeline|mem_to_reg_out\(0) & (!\memwb_pipeline|mem_to_reg_out\(1) & \memwb_pipeline|write_data_breg_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(0),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|write_data_breg_out\(19),
	datad => \wbmux4|Mux12~0_combout\,
	combout => \wbmux4|Mux12~1_combout\);

-- Location: LCFF_X89_Y28_N5
\idbreg|reg[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][19]~regout\);

-- Location: LCFF_X89_Y28_N11
\idbreg|reg[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][19]~regout\);

-- Location: LCFF_X89_Y31_N25
\idbreg|reg[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][19]~regout\);

-- Location: LCCOMB_X89_Y28_N10
\idbreg|Mux44~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~7_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][19]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[19][19]~regout\,
	datad => \idbreg|reg[23][19]~regout\,
	combout => \idbreg|Mux44~7_combout\);

-- Location: LCCOMB_X89_Y28_N4
\idbreg|Mux44~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux44~7_combout\ & (\idbreg|reg[31][19]~regout\)) # (!\idbreg|Mux44~7_combout\ & ((\idbreg|reg[27][19]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux44~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[31][19]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[27][19]~regout\,
	datad => \idbreg|Mux44~7_combout\,
	combout => \idbreg|Mux44~8_combout\);

-- Location: LCCOMB_X85_Y23_N4
\idbreg|reg[30][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[30][19]~feeder_combout\ = \wbmux4|Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux12~1_combout\,
	combout => \idbreg|reg[30][19]~feeder_combout\);

-- Location: LCFF_X85_Y23_N5
\idbreg|reg[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[30][19]~feeder_combout\,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][19]~regout\);

-- Location: LCFF_X88_Y31_N31
\idbreg|reg[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][19]~regout\);

-- Location: LCCOMB_X88_Y31_N16
\idbreg|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~1_combout\ = (\idbreg|Mux44~0_combout\ & (((\idbreg|reg[30][19]~regout\)) # (!\ifid_pipeline|instruction_out\(19)))) # (!\idbreg|Mux44~0_combout\ & (\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[26][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux44~0_combout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[30][19]~regout\,
	datad => \idbreg|reg[26][19]~regout\,
	combout => \idbreg|Mux44~1_combout\);

-- Location: LCFF_X93_Y26_N23
\idbreg|reg[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][19]~regout\);

-- Location: LCFF_X93_Y26_N13
\idbreg|reg[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][19]~regout\);

-- Location: LCFF_X94_Y29_N31
\idbreg|reg[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][19]~regout\);

-- Location: LCFF_X94_Y29_N21
\idbreg|reg[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][19]~regout\);

-- Location: LCCOMB_X94_Y29_N18
\idbreg|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~2_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][19]~regout\) # ((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (((\idbreg|reg[17][19]~regout\ & 
-- !\ifid_pipeline|instruction_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[25][19]~regout\,
	datac => \idbreg|reg[17][19]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux44~2_combout\);

-- Location: LCCOMB_X93_Y26_N12
\idbreg|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux44~2_combout\ & (\idbreg|reg[29][19]~regout\)) # (!\idbreg|Mux44~2_combout\ & ((\idbreg|reg[21][19]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[29][19]~regout\,
	datac => \idbreg|reg[21][19]~regout\,
	datad => \idbreg|Mux44~2_combout\,
	combout => \idbreg|Mux44~3_combout\);

-- Location: LCCOMB_X79_Y29_N6
\idbreg|reg[24][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[24][19]~feeder_combout\ = \wbmux4|Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux12~1_combout\,
	combout => \idbreg|reg[24][19]~feeder_combout\);

-- Location: LCFF_X79_Y29_N7
\idbreg|reg[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[24][19]~feeder_combout\,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][19]~regout\);

-- Location: LCFF_X80_Y29_N27
\idbreg|reg[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][19]~regout\);

-- Location: LCCOMB_X80_Y29_N26
\idbreg|Mux44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~4_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][19]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[24][19]~regout\,
	datac => \idbreg|reg[16][19]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux44~4_combout\);

-- Location: LCFF_X80_Y29_N5
\idbreg|reg[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][19]~regout\);

-- Location: LCCOMB_X79_Y29_N8
\idbreg|reg[28][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[28][19]~feeder_combout\ = \wbmux4|Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux12~1_combout\,
	combout => \idbreg|reg[28][19]~feeder_combout\);

-- Location: LCFF_X79_Y29_N9
\idbreg|reg[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[28][19]~feeder_combout\,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][19]~regout\);

-- Location: LCCOMB_X80_Y29_N4
\idbreg|Mux44~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux44~4_combout\ & ((\idbreg|reg[28][19]~regout\))) # (!\idbreg|Mux44~4_combout\ & (\idbreg|reg[20][19]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (\idbreg|Mux44~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|Mux44~4_combout\,
	datac => \idbreg|reg[20][19]~regout\,
	datad => \idbreg|reg[28][19]~regout\,
	combout => \idbreg|Mux44~5_combout\);

-- Location: LCCOMB_X88_Y30_N0
\idbreg|Mux44~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~6_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux44~3_combout\)) # (!\ifid_pipeline|instruction_out\(16) 
-- & ((\idbreg|Mux44~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux44~3_combout\,
	datad => \idbreg|Mux44~5_combout\,
	combout => \idbreg|Mux44~6_combout\);

-- Location: LCCOMB_X88_Y30_N10
\idbreg|Mux44~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~9_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux44~6_combout\ & (\idbreg|Mux44~8_combout\)) # (!\idbreg|Mux44~6_combout\ & ((\idbreg|Mux44~1_combout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux44~8_combout\,
	datac => \idbreg|Mux44~1_combout\,
	datad => \idbreg|Mux44~6_combout\,
	combout => \idbreg|Mux44~9_combout\);

-- Location: LCFF_X82_Y29_N23
\idbreg|reg[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][19]~regout\);

-- Location: LCFF_X83_Y29_N1
\idbreg|reg[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][19]~regout\);

-- Location: LCFF_X83_Y29_N23
\idbreg|reg[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][19]~regout\);

-- Location: LCCOMB_X83_Y29_N6
\idbreg|Mux44~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~10_combout\ = (\ifid_pipeline|instruction_out\(16) & (((\ifid_pipeline|instruction_out\(17))))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[10][19]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[8][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[10][19]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \ifid_pipeline|instruction_out\(17),
	datad => \idbreg|reg[8][19]~regout\,
	combout => \idbreg|Mux44~10_combout\);

-- Location: LCCOMB_X83_Y29_N20
\idbreg|Mux44~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux44~10_combout\ & ((\idbreg|reg[11][19]~regout\))) # (!\idbreg|Mux44~10_combout\ & (\idbreg|reg[9][19]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux44~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[9][19]~regout\,
	datac => \idbreg|reg[11][19]~regout\,
	datad => \idbreg|Mux44~10_combout\,
	combout => \idbreg|Mux44~11_combout\);

-- Location: LCCOMB_X87_Y25_N16
\idbreg|reg[3][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[3][19]~feeder_combout\ = \wbmux4|Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux12~1_combout\,
	combout => \idbreg|reg[3][19]~feeder_combout\);

-- Location: LCFF_X87_Y25_N17
\idbreg|reg[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[3][19]~feeder_combout\,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][19]~regout\);

-- Location: LCFF_X87_Y26_N19
\idbreg|reg[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][19]~regout\);

-- Location: LCFF_X81_Y26_N31
\idbreg|reg[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][19]~regout\);

-- Location: LCFF_X82_Y26_N7
\idbreg|reg[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][19]~regout\);

-- Location: LCFF_X88_Y30_N27
\idbreg|reg[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][19]~regout\);

-- Location: LCFF_X88_Y30_N29
\idbreg|reg[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][19]~regout\);

-- Location: LCCOMB_X88_Y30_N8
\idbreg|Mux44~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~12_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[5][19]~regout\) # ((\ifid_pipeline|instruction_out\(17))))) # (!\ifid_pipeline|instruction_out\(16) & (((!\ifid_pipeline|instruction_out\(17) & \idbreg|reg[4][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[5][19]~regout\,
	datac => \ifid_pipeline|instruction_out\(17),
	datad => \idbreg|reg[4][19]~regout\,
	combout => \idbreg|Mux44~12_combout\);

-- Location: LCCOMB_X82_Y26_N6
\idbreg|Mux44~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux44~12_combout\ & (\idbreg|reg[7][19]~regout\)) # (!\idbreg|Mux44~12_combout\ & ((\idbreg|reg[6][19]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux44~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[7][19]~regout\,
	datac => \idbreg|reg[6][19]~regout\,
	datad => \idbreg|Mux44~12_combout\,
	combout => \idbreg|Mux44~13_combout\);

-- Location: LCCOMB_X87_Y26_N26
\idbreg|Mux44~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~14_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & ((\idbreg|Mux44~13_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][19]~regout\)))) # (!\idbreg|Mux32~3_combout\ & (((\idbreg|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][19]~regout\,
	datab => \idbreg|Mux32~3_combout\,
	datac => \idbreg|Mux32~4_combout\,
	datad => \idbreg|Mux44~13_combout\,
	combout => \idbreg|Mux44~14_combout\);

-- Location: LCCOMB_X87_Y26_N18
\idbreg|Mux44~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux44~14_combout\ & (\idbreg|reg[3][19]~regout\)) # (!\idbreg|Mux44~14_combout\ & ((\idbreg|reg[2][19]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux44~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[3][19]~regout\,
	datac => \idbreg|reg[2][19]~regout\,
	datad => \idbreg|Mux44~14_combout\,
	combout => \idbreg|Mux44~15_combout\);

-- Location: LCCOMB_X87_Y26_N8
\idbreg|Mux44~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~16_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~0_combout\) # ((\idbreg|Mux44~11_combout\)))) # (!\idbreg|Mux32~1_combout\ & (!\idbreg|Mux32~0_combout\ & ((\idbreg|Mux44~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux44~11_combout\,
	datad => \idbreg|Mux44~15_combout\,
	combout => \idbreg|Mux44~16_combout\);

-- Location: LCCOMB_X87_Y22_N16
\idbreg|Mux44~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux44~19_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux44~16_combout\ & (\idbreg|Mux44~18_combout\)) # (!\idbreg|Mux44~16_combout\ & ((\idbreg|Mux44~9_combout\))))) # (!\idbreg|Mux32~0_combout\ & (((\idbreg|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux44~18_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux44~9_combout\,
	datad => \idbreg|Mux44~16_combout\,
	combout => \idbreg|Mux44~19_combout\);

-- Location: LCFF_X87_Y22_N17
\idex_pipeline|read_data2_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux44~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(19));

-- Location: LCFF_X91_Y20_N11
\exmem_pipeline|write_data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|read_data2_out\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(19));

-- Location: LCCOMB_X78_Y23_N22
\memwb_pipeline|write_data_breg_out[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|write_data_breg_out[25]~feeder_combout\ = \mem_memdados|altsyncram_component|auto_generated|q_a\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(25),
	combout => \memwb_pipeline|write_data_breg_out[25]~feeder_combout\);

-- Location: LCFF_X78_Y23_N23
\memwb_pipeline|write_data_breg_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|write_data_breg_out[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(25));

-- Location: LCCOMB_X86_Y24_N6
\wbmux4|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux6~1_combout\ = (\wbmux4|Mux6~0_combout\) # ((\memwb_pipeline|mem_to_reg_out\(0) & (\memwb_pipeline|write_data_breg_out\(25) & !\memwb_pipeline|mem_to_reg_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wbmux4|Mux6~0_combout\,
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|write_data_breg_out\(25),
	datad => \memwb_pipeline|mem_to_reg_out\(1),
	combout => \wbmux4|Mux6~1_combout\);

-- Location: LCCOMB_X81_Y27_N6
\idbreg|reg[9][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[9][25]~feeder_combout\ = \wbmux4|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux6~1_combout\,
	combout => \idbreg|reg[9][25]~feeder_combout\);

-- Location: LCFF_X81_Y27_N7
\idbreg|reg[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[9][25]~feeder_combout\,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][25]~regout\);

-- Location: LCFF_X81_Y30_N31
\idbreg|reg[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][25]~regout\);

-- Location: LCFF_X81_Y30_N13
\idbreg|reg[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][25]~regout\);

-- Location: LCCOMB_X81_Y27_N0
\idbreg|reg[10][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[10][25]~feeder_combout\ = \wbmux4|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux6~1_combout\,
	combout => \idbreg|reg[10][25]~feeder_combout\);

-- Location: LCFF_X81_Y27_N1
\idbreg|reg[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[10][25]~feeder_combout\,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][25]~regout\);

-- Location: LCCOMB_X81_Y30_N12
\idbreg|Mux38~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~10_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[10][25]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[8][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[8][25]~regout\,
	datad => \idbreg|reg[10][25]~regout\,
	combout => \idbreg|Mux38~10_combout\);

-- Location: LCCOMB_X81_Y30_N30
\idbreg|Mux38~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux38~10_combout\ & ((\idbreg|reg[11][25]~regout\))) # (!\idbreg|Mux38~10_combout\ & (\idbreg|reg[9][25]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux38~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[9][25]~regout\,
	datac => \idbreg|reg[11][25]~regout\,
	datad => \idbreg|Mux38~10_combout\,
	combout => \idbreg|Mux38~11_combout\);

-- Location: LCFF_X87_Y25_N13
\idbreg|reg[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][25]~regout\);

-- Location: LCFF_X87_Y26_N15
\idbreg|reg[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][25]~regout\);

-- Location: LCFF_X87_Y26_N5
\idbreg|reg[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][25]~regout\);

-- Location: LCFF_X86_Y27_N25
\idbreg|reg[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][25]~regout\);

-- Location: LCCOMB_X82_Y27_N20
\idbreg|reg[4][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[4][25]~feeder_combout\ = \wbmux4|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux6~1_combout\,
	combout => \idbreg|reg[4][25]~feeder_combout\);

-- Location: LCFF_X82_Y27_N21
\idbreg|reg[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[4][25]~feeder_combout\,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][25]~regout\);

-- Location: LCFF_X83_Y27_N29
\idbreg|reg[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][25]~regout\);

-- Location: LCCOMB_X82_Y27_N22
\idbreg|Mux38~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~12_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[5][25]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[4][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[4][25]~regout\,
	datad => \idbreg|reg[5][25]~regout\,
	combout => \idbreg|Mux38~12_combout\);

-- Location: LCCOMB_X86_Y27_N10
\idbreg|Mux38~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux38~12_combout\ & (\idbreg|reg[7][25]~regout\)) # (!\idbreg|Mux38~12_combout\ & ((\idbreg|reg[6][25]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux38~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[7][25]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[6][25]~regout\,
	datad => \idbreg|Mux38~12_combout\,
	combout => \idbreg|Mux38~13_combout\);

-- Location: LCCOMB_X87_Y26_N2
\idbreg|Mux38~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux38~13_combout\)) # (!\idbreg|Mux32~3_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|Mux32~3_combout\ & (\idbreg|reg[1][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|Mux32~3_combout\,
	datac => \idbreg|reg[1][25]~regout\,
	datad => \idbreg|Mux38~13_combout\,
	combout => \idbreg|Mux38~14_combout\);

-- Location: LCCOMB_X87_Y26_N14
\idbreg|Mux38~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux38~14_combout\ & (\idbreg|reg[3][25]~regout\)) # (!\idbreg|Mux38~14_combout\ & ((\idbreg|reg[2][25]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux38~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[3][25]~regout\,
	datac => \idbreg|reg[2][25]~regout\,
	datad => \idbreg|Mux38~14_combout\,
	combout => \idbreg|Mux38~15_combout\);

-- Location: LCCOMB_X88_Y23_N20
\idbreg|Mux38~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~16_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~0_combout\) # ((\idbreg|Mux38~11_combout\)))) # (!\idbreg|Mux32~1_combout\ & (!\idbreg|Mux32~0_combout\ & ((\idbreg|Mux38~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux38~11_combout\,
	datad => \idbreg|Mux38~15_combout\,
	combout => \idbreg|Mux38~16_combout\);

-- Location: LCCOMB_X90_Y30_N26
\idbreg|reg[31][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[31][25]~feeder_combout\ = \wbmux4|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux6~1_combout\,
	combout => \idbreg|reg[31][25]~feeder_combout\);

-- Location: LCFF_X90_Y30_N27
\idbreg|reg[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[31][25]~feeder_combout\,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][25]~regout\);

-- Location: LCFF_X89_Y30_N1
\idbreg|reg[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][25]~regout\);

-- Location: LCCOMB_X91_Y30_N26
\idbreg|reg[23][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[23][25]~feeder_combout\ = \wbmux4|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux6~1_combout\,
	combout => \idbreg|reg[23][25]~feeder_combout\);

-- Location: LCFF_X91_Y30_N27
\idbreg|reg[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[23][25]~feeder_combout\,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][25]~regout\);

-- Location: LCCOMB_X90_Y30_N6
\idbreg|reg[19][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[19][25]~feeder_combout\ = \wbmux4|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux6~1_combout\,
	combout => \idbreg|reg[19][25]~feeder_combout\);

-- Location: LCFF_X90_Y30_N7
\idbreg|reg[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[19][25]~feeder_combout\,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][25]~regout\);

-- Location: LCCOMB_X90_Y30_N0
\idbreg|Mux38~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~7_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[23][25]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[19][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[23][25]~regout\,
	datad => \idbreg|reg[19][25]~regout\,
	combout => \idbreg|Mux38~7_combout\);

-- Location: LCCOMB_X90_Y30_N14
\idbreg|Mux38~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux38~7_combout\ & (\idbreg|reg[31][25]~regout\)) # (!\idbreg|Mux38~7_combout\ & ((\idbreg|reg[27][25]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[31][25]~regout\,
	datac => \idbreg|reg[27][25]~regout\,
	datad => \idbreg|Mux38~7_combout\,
	combout => \idbreg|Mux38~8_combout\);

-- Location: LCFF_X92_Y27_N15
\idbreg|reg[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][25]~regout\);

-- Location: LCFF_X94_Y27_N21
\idbreg|reg[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][25]~regout\);

-- Location: LCFF_X93_Y27_N31
\idbreg|reg[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][25]~regout\);

-- Location: LCCOMB_X94_Y27_N20
\idbreg|Mux38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~2_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][25]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][25]~regout\,
	datad => \idbreg|reg[25][25]~regout\,
	combout => \idbreg|Mux38~2_combout\);

-- Location: LCCOMB_X92_Y27_N12
\idbreg|Mux38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux38~2_combout\ & (\idbreg|reg[29][25]~regout\)) # (!\idbreg|Mux38~2_combout\ & ((\idbreg|reg[21][25]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[29][25]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[21][25]~regout\,
	datad => \idbreg|Mux38~2_combout\,
	combout => \idbreg|Mux38~3_combout\);

-- Location: LCCOMB_X77_Y28_N16
\idbreg|reg[28][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[28][25]~feeder_combout\ = \wbmux4|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux6~1_combout\,
	combout => \idbreg|reg[28][25]~feeder_combout\);

-- Location: LCFF_X77_Y28_N17
\idbreg|reg[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[28][25]~feeder_combout\,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][25]~regout\);

-- Location: LCFF_X78_Y28_N15
\idbreg|reg[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][25]~regout\);

-- Location: LCCOMB_X77_Y28_N12
\idbreg|reg[24][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[24][25]~feeder_combout\ = \wbmux4|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux6~1_combout\,
	combout => \idbreg|reg[24][25]~feeder_combout\);

-- Location: LCFF_X77_Y28_N13
\idbreg|reg[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[24][25]~feeder_combout\,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][25]~regout\);

-- Location: LCCOMB_X78_Y28_N30
\idbreg|Mux38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~4_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[24][25]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[16][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][25]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \ifid_pipeline|instruction_out\(19),
	datad => \idbreg|reg[24][25]~regout\,
	combout => \idbreg|Mux38~4_combout\);

-- Location: LCCOMB_X78_Y28_N14
\idbreg|Mux38~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux38~4_combout\ & (\idbreg|reg[28][25]~regout\)) # (!\idbreg|Mux38~4_combout\ & ((\idbreg|reg[20][25]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[28][25]~regout\,
	datac => \idbreg|reg[20][25]~regout\,
	datad => \idbreg|Mux38~4_combout\,
	combout => \idbreg|Mux38~5_combout\);

-- Location: LCCOMB_X89_Y27_N4
\idbreg|Mux38~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~6_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux38~3_combout\)) # (!\ifid_pipeline|instruction_out\(16) 
-- & ((\idbreg|Mux38~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux38~3_combout\,
	datad => \idbreg|Mux38~5_combout\,
	combout => \idbreg|Mux38~6_combout\);

-- Location: LCFF_X88_Y29_N15
\idbreg|reg[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][25]~regout\);

-- Location: LCFF_X87_Y31_N19
\idbreg|reg[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][25]~regout\);

-- Location: LCFF_X87_Y29_N25
\idbreg|reg[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][25]~regout\);

-- Location: LCFF_X88_Y29_N9
\idbreg|reg[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][25]~regout\);

-- Location: LCCOMB_X88_Y29_N8
\idbreg|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~0_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[22][25]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[18][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[22][25]~regout\,
	datac => \idbreg|reg[18][25]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux38~0_combout\);

-- Location: LCCOMB_X87_Y31_N18
\idbreg|Mux38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~1_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux38~0_combout\ & ((\idbreg|reg[30][25]~regout\))) # (!\idbreg|Mux38~0_combout\ & (\idbreg|reg[26][25]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[26][25]~regout\,
	datac => \idbreg|reg[30][25]~regout\,
	datad => \idbreg|Mux38~0_combout\,
	combout => \idbreg|Mux38~1_combout\);

-- Location: LCCOMB_X89_Y27_N30
\idbreg|Mux38~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~9_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux38~6_combout\ & (\idbreg|Mux38~8_combout\)) # (!\idbreg|Mux38~6_combout\ & ((\idbreg|Mux38~1_combout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux38~8_combout\,
	datac => \idbreg|Mux38~6_combout\,
	datad => \idbreg|Mux38~1_combout\,
	combout => \idbreg|Mux38~9_combout\);

-- Location: LCCOMB_X88_Y23_N30
\idbreg|Mux38~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux38~19_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux38~16_combout\ & (\idbreg|Mux38~18_combout\)) # (!\idbreg|Mux38~16_combout\ & ((\idbreg|Mux38~9_combout\))))) # (!\idbreg|Mux32~0_combout\ & (((\idbreg|Mux38~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux38~18_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux38~16_combout\,
	datad => \idbreg|Mux38~9_combout\,
	combout => \idbreg|Mux38~19_combout\);

-- Location: LCFF_X89_Y23_N27
\idex_pipeline|read_data2_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux38~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(25));

-- Location: LCCOMB_X89_Y15_N12
\exula|ShiftRight0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~33_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(27))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(27),
	datac => \idex_pipeline|read_data2_out\(25),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight0~33_combout\);

-- Location: LCCOMB_X93_Y15_N4
\exula|ShiftRight0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~35_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight0~33_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~34_combout\,
	datac => \exula|ShiftRight0~33_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight0~35_combout\);

-- Location: LCCOMB_X91_Y15_N22
\exula|ShiftRight0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~38_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(22))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(22),
	datab => \idex_pipeline|read_data2_out\(20),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight0~38_combout\);

-- Location: LCCOMB_X91_Y15_N24
\exula|ShiftRight0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~37_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(23))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data2_out\(23),
	datac => \idex_pipeline|read_data2_out\(21),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight0~37_combout\);

-- Location: LCCOMB_X92_Y15_N24
\exula|ShiftRight0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~39_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight0~37_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight0~38_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exula|ShiftRight0~37_combout\,
	combout => \exula|ShiftRight0~39_combout\);

-- Location: LCCOMB_X92_Y16_N4
\exula|ShiftRight1~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~72_combout\ = (!\exmux2_1|Z[3]~3_combout\ & ((\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight0~35_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight0~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exula|ShiftRight0~35_combout\,
	datac => \exula|ShiftRight0~39_combout\,
	datad => \exmux2_1|Z[3]~3_combout\,
	combout => \exula|ShiftRight1~72_combout\);

-- Location: LCCOMB_X92_Y16_N18
\exula|ShiftRight1~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~73_combout\ = (\exmux2_1|Z[3]~3_combout\ & ((\exmux2_1|Z[2]~0_combout\ & (\idex_pipeline|read_data2_out\(31))) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exmux2_1|Z[3]~3_combout\,
	datac => \idex_pipeline|read_data2_out\(31),
	datad => \exula|ShiftRight0~32_combout\,
	combout => \exula|ShiftRight1~73_combout\);

-- Location: LCCOMB_X92_Y16_N26
\exula|ShiftRight1~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~91_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & (((\exula|ShiftRight1~72_combout\) # (\exula|ShiftRight1~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exula|ShiftRight1~72_combout\,
	datad => \exula|ShiftRight1~73_combout\,
	combout => \exula|ShiftRight1~91_combout\);

-- Location: LCCOMB_X91_Y15_N20
\exula|ShiftLeft0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~98_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(17))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data2_out\(17),
	datac => \idex_pipeline|read_data2_out\(19),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X87_Y15_N26
\exula|ShiftLeft0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~101_combout\ = (\exula|ShiftRight1~86_combout\ & ((\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(18)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(20),
	datab => \idex_pipeline|read_data2_out\(18),
	datac => \exula|ShiftRight1~86_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X88_Y15_N24
\exula|ShiftLeft0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~102_combout\ = (\exmux2_2|Z[15]~1_combout\) # ((\exula|ShiftLeft0~101_combout\) # ((\exula|ShiftLeft0~98_combout\ & \exula|ShiftRight1~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[15]~1_combout\,
	datab => \exula|ShiftLeft0~98_combout\,
	datac => \exula|ShiftRight1~87_combout\,
	datad => \exula|ShiftLeft0~101_combout\,
	combout => \exula|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X92_Y17_N24
\exula|ShiftLeft0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~85_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\exmux2_1|Z[0]~1_combout\ & ((\exmux2_2|Z[13]~3_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exmux2_2|Z[14]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exmux2_2|Z[14]~4_combout\,
	datad => \exmux2_2|Z[13]~3_combout\,
	combout => \exula|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X87_Y21_N10
\exula|ShiftLeft0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~86_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exmux2_1|Z[0]~1_combout\ & (\idex_pipeline|read_data2_out\(15))) # (!\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|read_data2_out\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(15),
	datab => \idex_pipeline|read_data2_out\(16),
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exula|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X92_Y17_N18
\exula|ShiftLeft0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~87_combout\ = (\exula|ShiftLeft0~85_combout\) # ((!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[15]~1_combout\) # (\exula|ShiftLeft0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_2|Z[15]~1_combout\,
	datac => \exula|ShiftLeft0~85_combout\,
	datad => \exula|ShiftLeft0~86_combout\,
	combout => \exula|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X87_Y16_N18
\exula|ShiftLeft0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~103_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~87_combout\))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftLeft0~102_combout\,
	datad => \exula|ShiftLeft0~87_combout\,
	combout => \exula|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X90_Y17_N16
\exula|Mux28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~20_combout\ = (\idex_pipeline|aluOP_out\(0)) # ((\exula|ShiftLeft0~28_combout\) # (\exmux2_1|Z[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exmux2_1|Z[4]~4_combout\,
	combout => \exula|Mux28~20_combout\);

-- Location: LCCOMB_X87_Y16_N4
\exula|ShiftLeft0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~37_combout\ = (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[0]~0_combout\ & (\exmux2_1|Z[2]~0_combout\ & !\exmux2_1|Z[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_2|Z[0]~0_combout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X87_Y18_N10
\exula|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux11~12_combout\ = (!\exula|ShiftLeft0~28_combout\ & ((\idex_pipeline|aluSRC1_out~regout\ & (!\idex_pipeline|shamnt_out\(3))) # (!\idex_pipeline|aluSRC1_out~regout\ & ((!\idex_pipeline|read_data1_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|shamnt_out\(3),
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|read_data1_out\(3),
	datad => \exula|ShiftLeft0~28_combout\,
	combout => \exula|Mux11~12_combout\);

-- Location: LCCOMB_X87_Y16_N2
\exula|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux11~13_combout\ = (\exula|Mux11~12_combout\ & ((\exula|ShiftLeft0~37_combout\) # ((\exula|ShiftLeft0~40_combout\ & !\exmux2_1|Z[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~40_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftLeft0~37_combout\,
	datad => \exula|Mux11~12_combout\,
	combout => \exula|Mux11~13_combout\);

-- Location: LCCOMB_X91_Y16_N16
\exula|ShiftRight0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~122_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (((\idex_pipeline|reg_rd_out\(4))))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftRight0~30_combout\) # ((\exula|ShiftRight0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~30_combout\,
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \exula|ShiftRight0~31_combout\,
	combout => \exula|ShiftRight0~122_combout\);

-- Location: LCCOMB_X93_Y15_N10
\exula|ShiftRight0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~92_combout\ = (\exula|ShiftRight0~72_combout\ & ((\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight0~33_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~34_combout\,
	datab => \exula|ShiftRight0~72_combout\,
	datac => \exula|ShiftRight0~33_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight0~92_combout\);

-- Location: LCCOMB_X92_Y15_N26
\exula|ShiftRight0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~93_combout\ = (\exula|ShiftRight0~92_combout\) # ((\exmux2_2|Z[15]~1_combout\) # ((\exula|ShiftRight0~39_combout\ & \exula|ShiftRight0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~39_combout\,
	datab => \exula|ShiftRight0~67_combout\,
	datac => \exula|ShiftRight0~92_combout\,
	datad => \exmux2_2|Z[15]~1_combout\,
	combout => \exula|ShiftRight0~93_combout\);

-- Location: LCCOMB_X90_Y16_N30
\exula|ShiftRight0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~94_combout\ = (\exmux2_1|Z[3]~3_combout\ & (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight0~122_combout\))) # (!\exmux2_1|Z[3]~3_combout\ & (((\exula|ShiftRight0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftRight0~122_combout\,
	datad => \exula|ShiftRight0~93_combout\,
	combout => \exula|ShiftRight0~94_combout\);

-- Location: LCCOMB_X87_Y16_N28
\exula|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux11~7_combout\ = (\exula|Mux12~0_combout\ & ((\exula|Mux12~1_combout\ & ((\exula|ShiftRight0~94_combout\))) # (!\exula|Mux12~1_combout\ & (\exula|Mux11~13_combout\)))) # (!\exula|Mux12~0_combout\ & (((!\exula|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux12~0_combout\,
	datab => \exula|Mux11~13_combout\,
	datac => \exula|ShiftRight0~94_combout\,
	datad => \exula|Mux12~1_combout\,
	combout => \exula|Mux11~7_combout\);

-- Location: LCCOMB_X87_Y16_N30
\exula|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux11~8_combout\ = (\exula|Mux28~20_combout\ & (((\exula|Mux11~7_combout\)))) # (!\exula|Mux28~20_combout\ & ((\exula|Mux11~7_combout\ & ((\exula|ShiftLeft0~103_combout\))) # (!\exula|Mux11~7_combout\ & (\exula|ShiftLeft0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~73_combout\,
	datab => \exula|ShiftLeft0~103_combout\,
	datac => \exula|Mux28~20_combout\,
	datad => \exula|Mux11~7_combout\,
	combout => \exula|Mux11~8_combout\);

-- Location: LCCOMB_X91_Y18_N8
\exula|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux11~9_combout\ = (\exula|Mux12~3_combout\ & (\exula|Mux12~2_combout\ & (\exula|ShiftRight1~91_combout\))) # (!\exula|Mux12~3_combout\ & (((\exula|Mux11~8_combout\)) # (!\exula|Mux12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux12~3_combout\,
	datab => \exula|Mux12~2_combout\,
	datac => \exula|ShiftRight1~91_combout\,
	datad => \exula|Mux11~8_combout\,
	combout => \exula|Mux11~9_combout\);

-- Location: LCCOMB_X91_Y18_N22
\exula|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux11~10_combout\ = (\exula|Mux11~9_combout\ & ((\exula|Mux28~9_combout\) # ((!\exmux2_2|Z[20]~28_combout\ & !\exmux2_1|Z[20]~5_combout\)))) # (!\exula|Mux11~9_combout\ & (!\exula|Mux28~9_combout\ & (\exmux2_2|Z[20]~28_combout\ $ 
-- (\exmux2_1|Z[20]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[20]~28_combout\,
	datab => \exmux2_1|Z[20]~5_combout\,
	datac => \exula|Mux11~9_combout\,
	datad => \exula|Mux28~9_combout\,
	combout => \exula|Mux11~10_combout\);

-- Location: LCCOMB_X91_Y18_N20
\exula|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux11~11_combout\ = (\exula|Mux11~6_combout\) # ((\exula|Mux14~10_combout\ & \exula|Mux11~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux11~6_combout\,
	datab => \exula|Mux14~10_combout\,
	datad => \exula|Mux11~10_combout\,
	combout => \exula|Mux11~11_combout\);

-- Location: LCFF_X91_Y20_N23
\exmem_pipeline|adress_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux11~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(20));

-- Location: LCFF_X92_Y23_N19
\memwb_pipeline|data_ula_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(20));

-- Location: LCCOMB_X92_Y23_N18
\wbmux4|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux11~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(20))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(20),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(20),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux11~0_combout\);

-- Location: LCFF_X91_Y21_N5
\memwb_pipeline|write_data_breg_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(20));

-- Location: LCCOMB_X92_Y24_N22
\wbmux4|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux11~1_combout\ = (\wbmux4|Mux11~0_combout\) # ((!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|mem_to_reg_out\(0) & \memwb_pipeline|write_data_breg_out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \wbmux4|Mux11~0_combout\,
	datac => \memwb_pipeline|mem_to_reg_out\(0),
	datad => \memwb_pipeline|write_data_breg_out\(20),
	combout => \wbmux4|Mux11~1_combout\);

-- Location: LCFF_X82_Y29_N25
\idbreg|reg[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][20]~regout\);

-- Location: LCCOMB_X82_Y30_N10
\idbreg|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~0_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[9][20]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[8][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[8][20]~regout\,
	datac => \idbreg|reg[9][20]~regout\,
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux11~0_combout\);

-- Location: LCCOMB_X83_Y29_N14
\idbreg|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~1_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux11~0_combout\ & ((\idbreg|reg[11][20]~regout\))) # (!\idbreg|Mux11~0_combout\ & (\idbreg|reg[10][20]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[10][20]~regout\,
	datac => \idbreg|reg[11][20]~regout\,
	datad => \idbreg|Mux11~0_combout\,
	combout => \idbreg|Mux11~1_combout\);

-- Location: LCFF_X88_Y25_N11
\idbreg|reg[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][20]~regout\);

-- Location: LCFF_X83_Y27_N27
\idbreg|reg[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux11~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][20]~regout\);

-- Location: LCCOMB_X82_Y24_N28
\idbreg|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[6][20]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[4][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[4][20]~regout\,
	datad => \idbreg|reg[6][20]~regout\,
	combout => \idbreg|Mux11~12_combout\);

-- Location: LCCOMB_X83_Y27_N26
\idbreg|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux11~12_combout\ & (\idbreg|reg[7][20]~regout\)) # (!\idbreg|Mux11~12_combout\ & ((\idbreg|reg[5][20]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[7][20]~regout\,
	datac => \idbreg|reg[5][20]~regout\,
	datad => \idbreg|Mux11~12_combout\,
	combout => \idbreg|Mux11~13_combout\);

-- Location: LCCOMB_X87_Y27_N8
\idbreg|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~14_combout\ = (\idbreg|Mux31~17_combout\ & ((\idbreg|Mux31~18_combout\ & ((\idbreg|Mux11~13_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][20]~regout\)))) # (!\idbreg|Mux31~17_combout\ & (\idbreg|Mux31~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~17_combout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|reg[1][20]~regout\,
	datad => \idbreg|Mux11~13_combout\,
	combout => \idbreg|Mux11~14_combout\);

-- Location: LCCOMB_X88_Y27_N4
\idbreg|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux11~14_combout\ & ((\idbreg|reg[3][20]~regout\))) # (!\idbreg|Mux11~14_combout\ & (\idbreg|reg[2][20]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[2][20]~regout\,
	datab => \idbreg|Mux31~14_combout\,
	datac => \idbreg|reg[3][20]~regout\,
	datad => \idbreg|Mux11~14_combout\,
	combout => \idbreg|Mux11~15_combout\);

-- Location: LCCOMB_X93_Y27_N18
\idbreg|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][20]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][20]~regout\,
	datad => \idbreg|reg[17][20]~regout\,
	combout => \idbreg|Mux11~2_combout\);

-- Location: LCCOMB_X94_Y28_N10
\idbreg|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux11~2_combout\ & (\idbreg|reg[29][20]~regout\)) # (!\idbreg|Mux11~2_combout\ & ((\idbreg|reg[21][20]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[29][20]~regout\,
	datac => \idbreg|Mux11~2_combout\,
	datad => \idbreg|reg[21][20]~regout\,
	combout => \idbreg|Mux11~3_combout\);

-- Location: LCCOMB_X92_Y29_N0
\idbreg|reg[30][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[30][20]~feeder_combout\ = \wbmux4|Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux11~1_combout\,
	combout => \idbreg|reg[30][20]~feeder_combout\);

-- Location: LCFF_X92_Y29_N1
\idbreg|reg[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[30][20]~feeder_combout\,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][20]~regout\);

-- Location: LCCOMB_X89_Y29_N2
\idbreg|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~4_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[22][20]~regout\) # ((\ifid_pipeline|instruction_out\(24))))) # (!\ifid_pipeline|instruction_out\(23) & (((!\ifid_pipeline|instruction_out\(24) & 
-- \idbreg|reg[18][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[22][20]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \ifid_pipeline|instruction_out\(24),
	datad => \idbreg|reg[18][20]~regout\,
	combout => \idbreg|Mux11~4_combout\);

-- Location: LCCOMB_X92_Y29_N30
\idbreg|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux11~4_combout\ & ((\idbreg|reg[30][20]~regout\))) # (!\idbreg|Mux11~4_combout\ & (\idbreg|reg[26][20]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[26][20]~regout\,
	datab => \idbreg|reg[30][20]~regout\,
	datac => \ifid_pipeline|instruction_out\(24),
	datad => \idbreg|Mux11~4_combout\,
	combout => \idbreg|Mux11~5_combout\);

-- Location: LCCOMB_X81_Y28_N18
\idbreg|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~6_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[24][20]~regout\) # (\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][20]~regout\ & 
-- ((!\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][20]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][20]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux11~6_combout\);

-- Location: LCCOMB_X81_Y28_N8
\idbreg|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux11~6_combout\ & (\idbreg|reg[28][20]~regout\)) # (!\idbreg|Mux11~6_combout\ & ((\idbreg|reg[20][20]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[28][20]~regout\,
	datac => \idbreg|reg[20][20]~regout\,
	datad => \idbreg|Mux11~6_combout\,
	combout => \idbreg|Mux11~7_combout\);

-- Location: LCCOMB_X89_Y25_N16
\idbreg|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~8_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|Mux11~5_combout\)) # (!\ifid_pipeline|instruction_out\(22) 
-- & ((\idbreg|Mux11~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux11~5_combout\,
	datad => \idbreg|Mux11~7_combout\,
	combout => \idbreg|Mux11~8_combout\);

-- Location: LCCOMB_X88_Y28_N30
\idbreg|reg[31][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[31][20]~feeder_combout\ = \wbmux4|Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux11~1_combout\,
	combout => \idbreg|reg[31][20]~feeder_combout\);

-- Location: LCFF_X88_Y28_N31
\idbreg|reg[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[31][20]~feeder_combout\,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][20]~regout\);

-- Location: LCCOMB_X89_Y29_N20
\idbreg|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~9_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][20]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][20]~regout\,
	datad => \idbreg|reg[19][20]~regout\,
	combout => \idbreg|Mux11~9_combout\);

-- Location: LCCOMB_X88_Y28_N28
\idbreg|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~10_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux11~9_combout\ & (\idbreg|reg[31][20]~regout\)) # (!\idbreg|Mux11~9_combout\ & ((\idbreg|reg[27][20]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux11~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[31][20]~regout\,
	datac => \idbreg|reg[27][20]~regout\,
	datad => \idbreg|Mux11~9_combout\,
	combout => \idbreg|Mux11~10_combout\);

-- Location: LCCOMB_X89_Y25_N18
\idbreg|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux11~8_combout\ & ((\idbreg|Mux11~10_combout\))) # (!\idbreg|Mux11~8_combout\ & (\idbreg|Mux11~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux11~3_combout\,
	datac => \idbreg|Mux11~8_combout\,
	datad => \idbreg|Mux11~10_combout\,
	combout => \idbreg|Mux11~11_combout\);

-- Location: LCCOMB_X89_Y25_N12
\idbreg|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~16_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\) # ((\idbreg|Mux11~11_combout\)))) # (!\idbreg|Mux31~13_combout\ & (!\idbreg|Mux31~2_combout\ & (\idbreg|Mux11~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux11~15_combout\,
	datad => \idbreg|Mux11~11_combout\,
	combout => \idbreg|Mux11~16_combout\);

-- Location: LCCOMB_X89_Y25_N26
\idbreg|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux11~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux11~16_combout\ & (\idbreg|Mux11~18_combout\)) # (!\idbreg|Mux11~16_combout\ & ((\idbreg|Mux11~1_combout\))))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux11~18_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux11~1_combout\,
	datad => \idbreg|Mux11~16_combout\,
	combout => \idbreg|Mux11~19_combout\);

-- Location: LCCOMB_X94_Y22_N6
\ifsomador|result[20]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[20]~36_combout\ = (\ifpc|PC_out\(20) & (\ifsomador|result[19]~35\ $ (GND))) # (!\ifpc|PC_out\(20) & (!\ifsomador|result[19]~35\ & VCC))
-- \ifsomador|result[20]~37\ = CARRY((\ifpc|PC_out\(20) & !\ifsomador|result[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(20),
	datad => VCC,
	cin => \ifsomador|result[19]~35\,
	combout => \ifsomador|result[20]~36_combout\,
	cout => \ifsomador|result[20]~37\);

-- Location: LCCOMB_X89_Y21_N30
\ifmux4|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux11~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & ((\sel_mux_pc[0]~2_combout\ & (\SUBTRATOR_EX|result[20]~34_combout\)) # (!\sel_mux_pc[0]~2_combout\ & 
-- ((\ifsomador|result[20]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[20]~34_combout\,
	datab => \ifsomador|result[20]~36_combout\,
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux11~0_combout\);

-- Location: LCCOMB_X89_Y21_N16
\ifmux4|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux11~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux11~0_combout\ & ((\idbreg|Mux11~19_combout\))) # (!\ifmux4|Mux11~0_combout\ & (\ifid_pipeline|instruction_out\(18))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_mux_pc[1]~4_combout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|Mux11~19_combout\,
	datad => \ifmux4|Mux11~0_combout\,
	combout => \ifmux4|Mux11~1_combout\);

-- Location: LCFF_X89_Y21_N17
\ifpc|PC_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(20));

-- Location: LCCOMB_X94_Y22_N10
\ifsomador|result[22]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[22]~40_combout\ = (\ifpc|PC_out\(22) & (\ifsomador|result[21]~39\ $ (GND))) # (!\ifpc|PC_out\(22) & (!\ifsomador|result[21]~39\ & VCC))
-- \ifsomador|result[22]~41\ = CARRY((\ifpc|PC_out\(22) & !\ifsomador|result[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(22),
	datad => VCC,
	cin => \ifsomador|result[21]~39\,
	combout => \ifsomador|result[22]~40_combout\,
	cout => \ifsomador|result[22]~41\);

-- Location: LCCOMB_X93_Y22_N0
\ifmux4|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux9~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & ((\sel_mux_pc[0]~2_combout\ & (\SUBTRATOR_EX|result[22]~38_combout\)) # (!\sel_mux_pc[0]~2_combout\ & 
-- ((\ifsomador|result[22]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[22]~38_combout\,
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \ifsomador|result[22]~40_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux9~0_combout\);

-- Location: LCCOMB_X93_Y22_N6
\ifmux4|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux9~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux9~0_combout\ & (\idbreg|Mux9~19_combout\)) # (!\ifmux4|Mux9~0_combout\ & ((\ifid_pipeline|instruction_out\(20)))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux9~19_combout\,
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \ifid_pipeline|instruction_out\(20),
	datad => \ifmux4|Mux9~0_combout\,
	combout => \ifmux4|Mux9~1_combout\);

-- Location: LCFF_X93_Y22_N7
\ifpc|PC_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(22));

-- Location: LCCOMB_X94_Y22_N12
\ifsomador|result[23]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[23]~42_combout\ = (\ifpc|PC_out\(23) & (!\ifsomador|result[22]~41\)) # (!\ifpc|PC_out\(23) & ((\ifsomador|result[22]~41\) # (GND)))
-- \ifsomador|result[23]~43\ = CARRY((!\ifsomador|result[22]~41\) # (!\ifpc|PC_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(23),
	datad => VCC,
	cin => \ifsomador|result[22]~41\,
	combout => \ifsomador|result[23]~42_combout\,
	cout => \ifsomador|result[23]~43\);

-- Location: LCCOMB_X94_Y22_N14
\ifsomador|result[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[24]~44_combout\ = (\ifpc|PC_out\(24) & (\ifsomador|result[23]~43\ $ (GND))) # (!\ifpc|PC_out\(24) & (!\ifsomador|result[23]~43\ & VCC))
-- \ifsomador|result[24]~45\ = CARRY((\ifpc|PC_out\(24) & !\ifsomador|result[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(24),
	datad => VCC,
	cin => \ifsomador|result[23]~43\,
	combout => \ifsomador|result[24]~44_combout\,
	cout => \ifsomador|result[24]~45\);

-- Location: LCCOMB_X94_Y22_N16
\ifsomador|result[25]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[25]~46_combout\ = (\ifpc|PC_out\(25) & (!\ifsomador|result[24]~45\)) # (!\ifpc|PC_out\(25) & ((\ifsomador|result[24]~45\) # (GND)))
-- \ifsomador|result[25]~47\ = CARRY((!\ifsomador|result[24]~45\) # (!\ifpc|PC_out\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(25),
	datad => VCC,
	cin => \ifsomador|result[24]~45\,
	combout => \ifsomador|result[25]~46_combout\,
	cout => \ifsomador|result[25]~47\);

-- Location: LCCOMB_X94_Y22_N18
\ifsomador|result[26]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[26]~48_combout\ = (\ifpc|PC_out\(26) & (\ifsomador|result[25]~47\ $ (GND))) # (!\ifpc|PC_out\(26) & (!\ifsomador|result[25]~47\ & VCC))
-- \ifsomador|result[26]~49\ = CARRY((\ifpc|PC_out\(26) & !\ifsomador|result[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(26),
	datad => VCC,
	cin => \ifsomador|result[25]~47\,
	combout => \ifsomador|result[26]~48_combout\,
	cout => \ifsomador|result[26]~49\);

-- Location: LCFF_X94_Y22_N19
\ifid_pipeline|pc4_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[26]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(26));

-- Location: LCFF_X94_Y22_N29
\idex_pipeline|PC4_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(26));

-- Location: LCFF_X94_Y24_N27
\exmem_pipeline|PC4_shift_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(26));

-- Location: LCCOMB_X94_Y24_N0
\memwb_pipeline|PC4_shift_out[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[26]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(26),
	combout => \memwb_pipeline|PC4_shift_out[26]~feeder_combout\);

-- Location: LCFF_X94_Y24_N1
\memwb_pipeline|PC4_shift_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(26));

-- Location: LCCOMB_X94_Y24_N14
\wbmux4|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux5~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|PC4_shift_out\(26)))) # (!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|data_ula_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(0),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(26),
	datad => \memwb_pipeline|PC4_shift_out\(26),
	combout => \wbmux4|Mux5~0_combout\);

-- Location: LCFF_X94_Y24_N21
\memwb_pipeline|write_data_breg_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(26));

-- Location: LCCOMB_X94_Y24_N20
\wbmux4|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux5~1_combout\ = (\wbmux4|Mux5~0_combout\) # ((\memwb_pipeline|mem_to_reg_out\(0) & (\memwb_pipeline|write_data_breg_out\(26) & !\memwb_pipeline|mem_to_reg_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(0),
	datab => \wbmux4|Mux5~0_combout\,
	datac => \memwb_pipeline|write_data_breg_out\(26),
	datad => \memwb_pipeline|mem_to_reg_out\(1),
	combout => \wbmux4|Mux5~1_combout\);

-- Location: LCFF_X87_Y30_N15
\idbreg|reg[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][26]~regout\);

-- Location: LCCOMB_X88_Y26_N30
\idbreg|reg[9][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[9][26]~feeder_combout\ = \wbmux4|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux5~1_combout\,
	combout => \idbreg|reg[9][26]~feeder_combout\);

-- Location: LCFF_X88_Y26_N31
\idbreg|reg[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[9][26]~feeder_combout\,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][26]~regout\);

-- Location: LCCOMB_X86_Y30_N18
\idbreg|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~0_combout\ = (\ifid_pipeline|instruction_out\(17) & (((\ifid_pipeline|instruction_out\(16))))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[9][26]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[8][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[8][26]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \ifid_pipeline|instruction_out\(16),
	datad => \idbreg|reg[9][26]~regout\,
	combout => \idbreg|Mux37~0_combout\);

-- Location: LCCOMB_X87_Y30_N14
\idbreg|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~1_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux37~0_combout\ & (\idbreg|reg[11][26]~regout\)) # (!\idbreg|Mux37~0_combout\ & ((\idbreg|reg[10][26]~regout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[11][26]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[10][26]~regout\,
	datad => \idbreg|Mux37~0_combout\,
	combout => \idbreg|Mux37~1_combout\);

-- Location: LCFF_X88_Y24_N7
\idbreg|reg[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][26]~regout\);

-- Location: LCCOMB_X88_Y26_N22
\idbreg|reg[3][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[3][26]~feeder_combout\ = \wbmux4|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux5~1_combout\,
	combout => \idbreg|reg[3][26]~feeder_combout\);

-- Location: LCFF_X88_Y26_N23
\idbreg|reg[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[3][26]~feeder_combout\,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][26]~regout\);

-- Location: LCCOMB_X88_Y24_N6
\idbreg|Mux37~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~15_combout\ = (\idbreg|Mux37~14_combout\ & (((\idbreg|reg[3][26]~regout\)) # (!\idbreg|Mux32~2_combout\))) # (!\idbreg|Mux37~14_combout\ & (\idbreg|Mux32~2_combout\ & (\idbreg|reg[2][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux37~14_combout\,
	datab => \idbreg|Mux32~2_combout\,
	datac => \idbreg|reg[2][26]~regout\,
	datad => \idbreg|reg[3][26]~regout\,
	combout => \idbreg|Mux37~15_combout\);

-- Location: LCFF_X88_Y29_N17
\idbreg|reg[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][26]~regout\);

-- Location: LCFF_X89_Y29_N31
\idbreg|reg[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][26]~regout\);

-- Location: LCFF_X88_Y29_N23
\idbreg|reg[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][26]~regout\);

-- Location: LCCOMB_X88_Y29_N22
\idbreg|Mux37~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~4_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[22][26]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[18][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[22][26]~regout\,
	datac => \idbreg|reg[18][26]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux37~4_combout\);

-- Location: LCCOMB_X88_Y29_N16
\idbreg|Mux37~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux37~4_combout\ & (\idbreg|reg[30][26]~regout\)) # (!\idbreg|Mux37~4_combout\ & ((\idbreg|reg[26][26]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux37~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[30][26]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[26][26]~regout\,
	datad => \idbreg|Mux37~4_combout\,
	combout => \idbreg|Mux37~5_combout\);

-- Location: LCCOMB_X78_Y28_N22
\idbreg|reg[20][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[20][26]~feeder_combout\ = \wbmux4|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux5~1_combout\,
	combout => \idbreg|reg[20][26]~feeder_combout\);

-- Location: LCFF_X78_Y28_N23
\idbreg|reg[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[20][26]~feeder_combout\,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][26]~regout\);

-- Location: LCCOMB_X92_Y28_N18
\idbreg|reg[28][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[28][26]~feeder_combout\ = \wbmux4|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux5~1_combout\,
	combout => \idbreg|reg[28][26]~feeder_combout\);

-- Location: LCFF_X92_Y28_N19
\idbreg|reg[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[28][26]~feeder_combout\,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][26]~regout\);

-- Location: LCFF_X79_Y28_N31
\idbreg|reg[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][26]~regout\);

-- Location: LCFF_X79_Y28_N1
\idbreg|reg[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][26]~regout\);

-- Location: LCCOMB_X79_Y28_N30
\idbreg|Mux37~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~6_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18)) # ((\idbreg|reg[24][26]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[16][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[16][26]~regout\,
	datad => \idbreg|reg[24][26]~regout\,
	combout => \idbreg|Mux37~6_combout\);

-- Location: LCCOMB_X78_Y28_N6
\idbreg|Mux37~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux37~6_combout\ & ((\idbreg|reg[28][26]~regout\))) # (!\idbreg|Mux37~6_combout\ & (\idbreg|reg[20][26]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[20][26]~regout\,
	datac => \idbreg|reg[28][26]~regout\,
	datad => \idbreg|Mux37~6_combout\,
	combout => \idbreg|Mux37~7_combout\);

-- Location: LCCOMB_X88_Y28_N10
\idbreg|Mux37~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~8_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|Mux37~5_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux37~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux37~5_combout\,
	datad => \idbreg|Mux37~7_combout\,
	combout => \idbreg|Mux37~8_combout\);

-- Location: LCFF_X91_Y30_N25
\idbreg|reg[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][26]~regout\);

-- Location: LCCOMB_X90_Y30_N18
\idbreg|reg[31][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[31][26]~feeder_combout\ = \wbmux4|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux5~1_combout\,
	combout => \idbreg|reg[31][26]~feeder_combout\);

-- Location: LCFF_X90_Y30_N19
\idbreg|reg[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[31][26]~feeder_combout\,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][26]~regout\);

-- Location: LCCOMB_X90_Y30_N20
\idbreg|Mux37~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~10_combout\ = (\idbreg|Mux37~9_combout\ & (((\idbreg|reg[31][26]~regout\) # (!\ifid_pipeline|instruction_out\(19))))) # (!\idbreg|Mux37~9_combout\ & (\idbreg|reg[27][26]~regout\ & (\ifid_pipeline|instruction_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux37~9_combout\,
	datab => \idbreg|reg[27][26]~regout\,
	datac => \ifid_pipeline|instruction_out\(19),
	datad => \idbreg|reg[31][26]~regout\,
	combout => \idbreg|Mux37~10_combout\);

-- Location: LCCOMB_X89_Y24_N28
\idbreg|Mux37~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux37~8_combout\ & ((\idbreg|Mux37~10_combout\))) # (!\idbreg|Mux37~8_combout\ & (\idbreg|Mux37~3_combout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux37~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux37~3_combout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux37~8_combout\,
	datad => \idbreg|Mux37~10_combout\,
	combout => \idbreg|Mux37~11_combout\);

-- Location: LCCOMB_X89_Y24_N30
\idbreg|Mux37~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~16_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\) # ((\idbreg|Mux37~11_combout\)))) # (!\idbreg|Mux32~0_combout\ & (!\idbreg|Mux32~1_combout\ & (\idbreg|Mux37~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux37~15_combout\,
	datad => \idbreg|Mux37~11_combout\,
	combout => \idbreg|Mux37~16_combout\);

-- Location: LCCOMB_X89_Y24_N8
\idbreg|Mux37~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux37~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux37~16_combout\ & (\idbreg|Mux37~18_combout\)) # (!\idbreg|Mux37~16_combout\ & ((\idbreg|Mux37~1_combout\))))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux37~18_combout\,
	datab => \idbreg|Mux37~1_combout\,
	datac => \idbreg|Mux32~1_combout\,
	datad => \idbreg|Mux37~16_combout\,
	combout => \idbreg|Mux37~19_combout\);

-- Location: LCFF_X89_Y24_N9
\idex_pipeline|read_data2_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux37~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(26));

-- Location: LCCOMB_X90_Y15_N6
\exula|ShiftRight1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~53_combout\ = (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(28))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(28),
	datab => \idex_pipeline|read_data2_out\(26),
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight1~53_combout\);

-- Location: LCCOMB_X93_Y15_N30
\exula|ShiftRight1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~54_combout\ = (\exula|ShiftRight1~52_combout\) # (\exula|ShiftRight1~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \exula|ShiftRight1~52_combout\,
	datad => \exula|ShiftRight1~53_combout\,
	combout => \exula|ShiftRight1~54_combout\);

-- Location: LCCOMB_X93_Y15_N12
\exula|ShiftRight1~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~78_combout\ = (!\exmux2_1|Z[3]~3_combout\ & ((\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight1~54_combout\))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exmux2_1|Z[3]~3_combout\,
	datac => \exula|ShiftRight1~57_combout\,
	datad => \exula|ShiftRight1~54_combout\,
	combout => \exula|ShiftRight1~78_combout\);

-- Location: LCCOMB_X94_Y18_N30
\exula|ShiftRight1~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~77_combout\ = (\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftLeft0~45_combout\ & (\idex_pipeline|read_data2_out\(31))) # (!\exula|ShiftLeft0~45_combout\ & ((\idex_pipeline|read_data2_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(31),
	datab => \exula|ShiftLeft0~45_combout\,
	datac => \idex_pipeline|read_data2_out\(30),
	datad => \exmux2_1|Z[3]~3_combout\,
	combout => \exula|ShiftRight1~77_combout\);

-- Location: LCCOMB_X93_Y18_N2
\exula|ShiftRight1~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~93_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & (((\exula|ShiftRight1~78_combout\) # (\exula|ShiftRight1~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exula|ShiftRight1~78_combout\,
	datad => \exula|ShiftRight1~77_combout\,
	combout => \exula|ShiftRight1~93_combout\);

-- Location: LCCOMB_X86_Y19_N4
\exula|a32~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~108_combout\ = (\idex_pipeline|read_data1_out\(6) & (\exmux2_2|Z[6]~11_combout\ & !\idex_pipeline|aluSRC1_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data1_out\(6),
	datac => \exmux2_2|Z[6]~11_combout\,
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exula|a32~108_combout\);

-- Location: LCCOMB_X86_Y19_N28
\exula|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux25~10_combout\ = (\exula|Mux28~7_combout\ & ((\exula|Mux28~8_combout\ & ((\exula|Add0~21_combout\))) # (!\exula|Mux28~8_combout\ & (!\exula|a32~108_combout\)))) # (!\exula|Mux28~7_combout\ & (\exula|Mux28~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~7_combout\,
	datab => \exula|Mux28~8_combout\,
	datac => \exula|a32~108_combout\,
	datad => \exula|Add0~21_combout\,
	combout => \exula|Mux25~10_combout\);

-- Location: LCCOMB_X86_Y19_N30
\exula|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux25~11_combout\ = (\exula|Mux28~9_combout\ & (\exula|Mux25~10_combout\)) # (!\exula|Mux28~9_combout\ & ((\exula|Mux25~10_combout\ & ((\exmux2_2|Z[6]~11_combout\) # (\exmux2_1|Z[6]~30_combout\))) # (!\exula|Mux25~10_combout\ & 
-- (\exmux2_2|Z[6]~11_combout\ & \exmux2_1|Z[6]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~9_combout\,
	datab => \exula|Mux25~10_combout\,
	datac => \exmux2_2|Z[6]~11_combout\,
	datad => \exmux2_1|Z[6]~30_combout\,
	combout => \exula|Mux25~11_combout\);

-- Location: LCCOMB_X93_Y17_N16
\exula|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux24~5_combout\ = (\exmux2_1|Z[4]~4_combout\) # ((\exula|Mux28~3_combout\) # ((\exula|ShiftLeft0~28_combout\) # (\exmux2_1|Z[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[4]~4_combout\,
	datab => \exula|Mux28~3_combout\,
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exmux2_1|Z[3]~3_combout\,
	combout => \exula|Mux24~5_combout\);

-- Location: LCCOMB_X86_Y19_N26
\exula|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux25~4_combout\ = (\idex_pipeline|aluOP_out\(1) & (!\idex_pipeline|aluOP_out\(0))) # (!\idex_pipeline|aluOP_out\(1) & ((\idex_pipeline|aluOP_out\(0) & (\exmux2_2|Z[6]~11_combout\ $ (\exmux2_1|Z[6]~30_combout\))) # (!\idex_pipeline|aluOP_out\(0) & 
-- (!\exmux2_2|Z[6]~11_combout\ & !\exmux2_1|Z[6]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \exmux2_2|Z[6]~11_combout\,
	datad => \exmux2_1|Z[6]~30_combout\,
	combout => \exula|Mux25~4_combout\);

-- Location: LCCOMB_X93_Y17_N22
\exula|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux25~5_combout\ = ((!\exmux2_1|Z[3]~3_combout\ & (!\exula|ShiftLeft0~28_combout\ & !\exmux2_1|Z[4]~4_combout\))) # (!\exula|Mux25~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exula|ShiftLeft0~28_combout\,
	datac => \exula|Mux25~4_combout\,
	datad => \exmux2_1|Z[4]~4_combout\,
	combout => \exula|Mux25~5_combout\);

-- Location: LCCOMB_X89_Y23_N0
\exmux2_2|Z[5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[5]~12_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|sign_ext_imm_out\(5))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|sign_ext_imm_out\(5),
	datab => \idex_pipeline|read_data2_out\(5),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exmux2_2|Z[5]~12_combout\);

-- Location: LCCOMB_X86_Y16_N20
\exula|ShiftLeft0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~42_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[3]~15_combout\)) # (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[5]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_2|Z[3]~15_combout\,
	datad => \exmux2_2|Z[5]~12_combout\,
	combout => \exula|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X86_Y16_N10
\exula|ShiftLeft0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~47_combout\ = (\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftLeft0~42_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftLeft0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftLeft0~42_combout\,
	datad => \exula|ShiftLeft0~46_combout\,
	combout => \exula|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X92_Y14_N18
\exula|ShiftLeft0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~33_combout\ = (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[0]~0_combout\))) # (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exmux2_2|Z[2]~16_combout\,
	datad => \exmux2_2|Z[0]~0_combout\,
	combout => \exula|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X91_Y17_N0
\exula|ShiftLeft0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~34_combout\ = (\exula|ShiftLeft0~33_combout\) # ((\exmux2_1|Z[0]~1_combout\ & (!\exmux2_1|Z[1]~2_combout\ & \exmux2_2|Z[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[0]~1_combout\,
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_2|Z[1]~14_combout\,
	datad => \exula|ShiftLeft0~33_combout\,
	combout => \exula|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X90_Y17_N20
\exula|ShiftLeft0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~48_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~34_combout\))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exula|ShiftLeft0~47_combout\,
	datac => \exula|ShiftLeft0~34_combout\,
	combout => \exula|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X93_Y17_N4
\exula|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux25~6_combout\ = (\exula|Mux28~6_combout\ & ((\exula|ShiftLeft0~48_combout\ & ((\exula|Mux25~5_combout\))) # (!\exula|ShiftLeft0~48_combout\ & (!\exula|Mux25~4_combout\)))) # (!\exula|Mux28~6_combout\ & (\exula|Mux25~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux25~4_combout\,
	datab => \exula|Mux25~5_combout\,
	datac => \exula|ShiftLeft0~48_combout\,
	datad => \exula|Mux28~6_combout\,
	combout => \exula|Mux25~6_combout\);

-- Location: LCCOMB_X90_Y14_N4
\exula|ShiftRight1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~44_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[9]~7_combout\)) # (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_2|Z[9]~7_combout\,
	datac => \exmux2_2|Z[7]~10_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight1~44_combout\);

-- Location: LCCOMB_X90_Y14_N14
\exula|ShiftRight1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~43_combout\ = (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[8]~9_combout\))) # (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[6]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_2|Z[6]~11_combout\,
	datac => \exmux2_2|Z[8]~9_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight1~43_combout\);

-- Location: LCCOMB_X91_Y14_N8
\exula|ShiftRight1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~45_combout\ = (\exula|ShiftRight1~43_combout\) # ((\exula|ShiftRight1~44_combout\ & \exmux2_1|Z[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight1~44_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exula|ShiftRight1~43_combout\,
	combout => \exula|ShiftRight1~45_combout\);

-- Location: LCCOMB_X91_Y16_N0
\exula|ShiftRight1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~61_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exmux2_1|Z[0]~1_combout\ & (\idex_pipeline|read_data2_out\(31))) # (!\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|read_data2_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(31),
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|read_data2_out\(30),
	combout => \exula|ShiftRight1~61_combout\);

-- Location: LCCOMB_X89_Y17_N10
\exula|ShiftLeft0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~49_combout\ = (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_1|Z[3]~3_combout\ & !\exmux2_1|Z[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X93_Y16_N0
\exula|ShiftRight0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~124_combout\ = (\exula|ShiftLeft0~49_combout\ & ((\exula|ShiftRight1~61_combout\) # ((\idex_pipeline|aluSRC2_out~regout\ & \idex_pipeline|reg_rd_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|reg_rd_out\(4),
	datac => \exula|ShiftRight1~61_combout\,
	datad => \exula|ShiftLeft0~49_combout\,
	combout => \exula|ShiftRight0~124_combout\);

-- Location: LCCOMB_X93_Y17_N26
\exula|ShiftRight0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~104_combout\ = (\exula|ShiftRight0~124_combout\) # ((!\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftRight0~103_combout\) # (\exula|ShiftRight0~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exula|ShiftRight0~103_combout\,
	datac => \exula|ShiftRight0~102_combout\,
	datad => \exula|ShiftRight0~124_combout\,
	combout => \exula|ShiftRight0~104_combout\);

-- Location: LCCOMB_X93_Y17_N28
\exula|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux25~7_combout\ = (\exula|Mux24~5_combout\ & (((\exula|Mux25~4_combout\) # (\exula|ShiftRight0~104_combout\)))) # (!\exula|Mux24~5_combout\ & (\exula|ShiftRight1~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux24~5_combout\,
	datab => \exula|ShiftRight1~45_combout\,
	datac => \exula|Mux25~4_combout\,
	datad => \exula|ShiftRight0~104_combout\,
	combout => \exula|Mux25~7_combout\);

-- Location: LCCOMB_X94_Y17_N20
\exula|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux25~8_combout\ = (\exula|Mux24~4_combout\ & (\exula|Mux24~5_combout\)) # (!\exula|Mux24~4_combout\ & (\exula|Mux25~7_combout\ & ((\exula|Mux25~6_combout\) # (!\exula|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux24~4_combout\,
	datab => \exula|Mux24~5_combout\,
	datac => \exula|Mux25~6_combout\,
	datad => \exula|Mux25~7_combout\,
	combout => \exula|Mux25~8_combout\);

-- Location: LCCOMB_X91_Y14_N18
\exula|ShiftRight1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~49_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[13]~3_combout\))) # (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[11]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_2|Z[11]~6_combout\,
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \exmux2_2|Z[13]~3_combout\,
	combout => \exula|ShiftRight1~49_combout\);

-- Location: LCCOMB_X91_Y14_N12
\exula|ShiftRight1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~50_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight1~49_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight1~34_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exula|ShiftRight1~49_combout\,
	combout => \exula|ShiftRight1~50_combout\);

-- Location: LCCOMB_X94_Y17_N26
\exula|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux25~9_combout\ = (\exula|Mux24~4_combout\ & ((\exula|Mux25~8_combout\ & (\exula|ShiftRight0~105_combout\)) # (!\exula|Mux25~8_combout\ & ((\exula|ShiftRight1~50_combout\))))) # (!\exula|Mux24~4_combout\ & (((\exula|Mux25~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux24~4_combout\,
	datab => \exula|ShiftRight0~105_combout\,
	datac => \exula|Mux25~8_combout\,
	datad => \exula|ShiftRight1~50_combout\,
	combout => \exula|Mux25~9_combout\);

-- Location: LCCOMB_X90_Y20_N26
\exula|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux25~12_combout\ = (\exula|Mux24~6_combout\ & ((\exula|Mux24~7_combout\) # ((\exula|Mux25~9_combout\)))) # (!\exula|Mux24~6_combout\ & (!\exula|Mux24~7_combout\ & (\exula|Mux25~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux24~6_combout\,
	datab => \exula|Mux24~7_combout\,
	datac => \exula|Mux25~11_combout\,
	datad => \exula|Mux25~9_combout\,
	combout => \exula|Mux25~12_combout\);

-- Location: LCCOMB_X90_Y20_N28
\exula|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux25~13_combout\ = (\exula|Mux24~7_combout\ & ((\exula|Mux25~12_combout\ & (\exmux2_2|Z[31]~17_combout\)) # (!\exula|Mux25~12_combout\ & ((\exula|ShiftRight1~93_combout\))))) # (!\exula|Mux24~7_combout\ & (((\exula|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[31]~17_combout\,
	datab => \exula|Mux24~7_combout\,
	datac => \exula|ShiftRight1~93_combout\,
	datad => \exula|Mux25~12_combout\,
	combout => \exula|Mux25~13_combout\);

-- Location: LCCOMB_X90_Y20_N0
\exula|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux25~14_combout\ = (\exula|Mux25~13_combout\ & (((!\idex_pipeline|aluOP_out\(0) & !\idex_pipeline|aluOP_out\(1))) # (!\exula|Mux24~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(0),
	datab => \exula|Mux24~7_combout\,
	datac => \idex_pipeline|aluOP_out\(1),
	datad => \exula|Mux25~13_combout\,
	combout => \exula|Mux25~14_combout\);

-- Location: LCFF_X91_Y20_N27
\exmem_pipeline|adress_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux25~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(6));

-- Location: LCCOMB_X78_Y23_N12
\memwb_pipeline|write_data_breg_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|write_data_breg_out[24]~feeder_combout\ = \mem_memdados|altsyncram_component|auto_generated|q_a\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(24),
	combout => \memwb_pipeline|write_data_breg_out[24]~feeder_combout\);

-- Location: LCFF_X78_Y23_N13
\memwb_pipeline|write_data_breg_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|write_data_breg_out[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(24));

-- Location: LCCOMB_X85_Y23_N14
\wbmux4|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux7~1_combout\ = (\wbmux4|Mux7~0_combout\) # ((\memwb_pipeline|write_data_breg_out\(24) & (!\memwb_pipeline|mem_to_reg_out\(1) & \memwb_pipeline|mem_to_reg_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wbmux4|Mux7~0_combout\,
	datab => \memwb_pipeline|write_data_breg_out\(24),
	datac => \memwb_pipeline|mem_to_reg_out\(1),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux7~1_combout\);

-- Location: LCFF_X81_Y23_N27
\idbreg|reg[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][24]~regout\);

-- Location: LCCOMB_X80_Y23_N12
\idbreg|reg[14][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[14][24]~feeder_combout\ = \wbmux4|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux7~1_combout\,
	combout => \idbreg|reg[14][24]~feeder_combout\);

-- Location: LCFF_X80_Y23_N13
\idbreg|reg[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[14][24]~feeder_combout\,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][24]~regout\);

-- Location: LCCOMB_X81_Y23_N26
\idbreg|Mux39~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~17_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[14][24]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][24]~regout\,
	datad => \idbreg|reg[14][24]~regout\,
	combout => \idbreg|Mux39~17_combout\);

-- Location: LCFF_X81_Y23_N21
\idbreg|reg[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][24]~regout\);

-- Location: LCFF_X85_Y23_N15
\idbreg|reg[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \wbmux4|Mux7~1_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][24]~regout\);

-- Location: LCCOMB_X81_Y23_N20
\idbreg|Mux39~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux39~17_combout\ & ((\idbreg|reg[15][24]~regout\))) # (!\idbreg|Mux39~17_combout\ & (\idbreg|reg[13][24]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (\idbreg|Mux39~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux39~17_combout\,
	datac => \idbreg|reg[13][24]~regout\,
	datad => \idbreg|reg[15][24]~regout\,
	combout => \idbreg|Mux39~18_combout\);

-- Location: LCFF_X86_Y30_N7
\idbreg|reg[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][24]~regout\);

-- Location: LCFF_X87_Y30_N3
\idbreg|reg[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][24]~regout\);

-- Location: LCCOMB_X87_Y30_N4
\idbreg|Mux39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~1_combout\ = (\idbreg|Mux39~0_combout\ & (((\idbreg|reg[11][24]~regout\)) # (!\ifid_pipeline|instruction_out\(17)))) # (!\idbreg|Mux39~0_combout\ & (\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[10][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux39~0_combout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[11][24]~regout\,
	datad => \idbreg|reg[10][24]~regout\,
	combout => \idbreg|Mux39~1_combout\);

-- Location: LCCOMB_X87_Y24_N16
\idbreg|reg[2][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[2][24]~feeder_combout\ = \wbmux4|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux7~1_combout\,
	combout => \idbreg|reg[2][24]~feeder_combout\);

-- Location: LCFF_X87_Y24_N17
\idbreg|reg[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[2][24]~feeder_combout\,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][24]~regout\);

-- Location: LCCOMB_X87_Y24_N2
\idbreg|reg[1][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[1][24]~feeder_combout\ = \wbmux4|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux7~1_combout\,
	combout => \idbreg|reg[1][24]~feeder_combout\);

-- Location: LCFF_X87_Y24_N3
\idbreg|reg[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[1][24]~feeder_combout\,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][24]~regout\);

-- Location: LCFF_X87_Y30_N21
\idbreg|reg[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][24]~regout\);

-- Location: LCFF_X87_Y28_N27
\idbreg|reg[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][24]~regout\);

-- Location: LCFF_X87_Y28_N13
\idbreg|reg[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][24]~regout\);

-- Location: LCFF_X83_Y30_N1
\idbreg|reg[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][24]~regout\);

-- Location: LCCOMB_X87_Y28_N12
\idbreg|Mux39~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~12_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[6][24]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[4][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[4][24]~regout\,
	datad => \idbreg|reg[6][24]~regout\,
	combout => \idbreg|Mux39~12_combout\);

-- Location: LCCOMB_X87_Y28_N26
\idbreg|Mux39~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~13_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux39~12_combout\ & (\idbreg|reg[7][24]~regout\)) # (!\idbreg|Mux39~12_combout\ & ((\idbreg|reg[5][24]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux39~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[7][24]~regout\,
	datac => \idbreg|reg[5][24]~regout\,
	datad => \idbreg|Mux39~12_combout\,
	combout => \idbreg|Mux39~13_combout\);

-- Location: LCCOMB_X87_Y24_N28
\idbreg|Mux39~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux39~13_combout\) # (!\idbreg|Mux32~3_combout\)))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][24]~regout\ & (\idbreg|Mux32~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|reg[1][24]~regout\,
	datac => \idbreg|Mux32~3_combout\,
	datad => \idbreg|Mux39~13_combout\,
	combout => \idbreg|Mux39~14_combout\);

-- Location: LCCOMB_X87_Y24_N30
\idbreg|Mux39~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux39~14_combout\ & (\idbreg|reg[3][24]~regout\)) # (!\idbreg|Mux39~14_combout\ & ((\idbreg|reg[2][24]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux39~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][24]~regout\,
	datab => \idbreg|Mux32~2_combout\,
	datac => \idbreg|reg[2][24]~regout\,
	datad => \idbreg|Mux39~14_combout\,
	combout => \idbreg|Mux39~15_combout\);

-- Location: LCFF_X91_Y27_N15
\idbreg|reg[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][24]~regout\);

-- Location: LCFF_X90_Y29_N7
\idbreg|reg[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][24]~regout\);

-- Location: LCFF_X89_Y29_N5
\idbreg|reg[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][24]~regout\);

-- Location: LCCOMB_X90_Y29_N6
\idbreg|Mux39~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][24]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[19][24]~regout\,
	datad => \idbreg|reg[23][24]~regout\,
	combout => \idbreg|Mux39~9_combout\);

-- Location: LCCOMB_X91_Y27_N8
\idbreg|Mux39~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux39~9_combout\ & ((\idbreg|reg[31][24]~regout\))) # (!\idbreg|Mux39~9_combout\ & (\idbreg|reg[27][24]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux39~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[27][24]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[31][24]~regout\,
	datad => \idbreg|Mux39~9_combout\,
	combout => \idbreg|Mux39~10_combout\);

-- Location: LCFF_X88_Y29_N25
\idbreg|reg[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][24]~regout\);

-- Location: LCCOMB_X88_Y29_N18
\idbreg|reg[18][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[18][24]~feeder_combout\ = \wbmux4|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux7~1_combout\,
	combout => \idbreg|reg[18][24]~feeder_combout\);

-- Location: LCFF_X88_Y29_N19
\idbreg|reg[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[18][24]~feeder_combout\,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][24]~regout\);

-- Location: LCFF_X89_Y29_N15
\idbreg|reg[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][24]~regout\);

-- Location: LCCOMB_X88_Y29_N10
\idbreg|Mux39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~4_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][24]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[18][24]~regout\,
	datac => \idbreg|reg[22][24]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux39~4_combout\);

-- Location: LCCOMB_X92_Y29_N10
\idbreg|Mux39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux39~4_combout\ & (\idbreg|reg[30][24]~regout\)) # (!\idbreg|Mux39~4_combout\ & ((\idbreg|reg[26][24]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[30][24]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[26][24]~regout\,
	datad => \idbreg|Mux39~4_combout\,
	combout => \idbreg|Mux39~5_combout\);

-- Location: LCFF_X83_Y28_N5
\idbreg|reg[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][24]~regout\);

-- Location: LCFF_X79_Y28_N3
\idbreg|reg[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][24]~regout\);

-- Location: LCCOMB_X79_Y28_N2
\idbreg|Mux39~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~6_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][24]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[24][24]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[16][24]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux39~6_combout\);

-- Location: LCCOMB_X78_Y28_N4
\idbreg|Mux39~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux39~6_combout\ & ((\idbreg|reg[28][24]~regout\))) # (!\idbreg|Mux39~6_combout\ & (\idbreg|reg[20][24]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[20][24]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[28][24]~regout\,
	datad => \idbreg|Mux39~6_combout\,
	combout => \idbreg|Mux39~7_combout\);

-- Location: LCCOMB_X91_Y27_N18
\idbreg|Mux39~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~8_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|Mux39~5_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux39~5_combout\,
	datad => \idbreg|Mux39~7_combout\,
	combout => \idbreg|Mux39~8_combout\);

-- Location: LCCOMB_X91_Y27_N10
\idbreg|Mux39~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux39~8_combout\ & ((\idbreg|Mux39~10_combout\))) # (!\idbreg|Mux39~8_combout\ & (\idbreg|Mux39~3_combout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux39~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux39~3_combout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux39~10_combout\,
	datad => \idbreg|Mux39~8_combout\,
	combout => \idbreg|Mux39~11_combout\);

-- Location: LCCOMB_X88_Y23_N28
\idbreg|Mux39~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~16_combout\ = (\idbreg|Mux32~1_combout\ & (\idbreg|Mux32~0_combout\)) # (!\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~0_combout\ & ((\idbreg|Mux39~11_combout\))) # (!\idbreg|Mux32~0_combout\ & (\idbreg|Mux39~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux39~15_combout\,
	datad => \idbreg|Mux39~11_combout\,
	combout => \idbreg|Mux39~16_combout\);

-- Location: LCCOMB_X88_Y23_N26
\idbreg|Mux39~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux39~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux39~16_combout\ & (\idbreg|Mux39~18_combout\)) # (!\idbreg|Mux39~16_combout\ & ((\idbreg|Mux39~1_combout\))))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux39~18_combout\,
	datac => \idbreg|Mux39~1_combout\,
	datad => \idbreg|Mux39~16_combout\,
	combout => \idbreg|Mux39~19_combout\);

-- Location: LCCOMB_X88_Y23_N12
\idex_pipeline|read_data2_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data2_out[24]~feeder_combout\ = \idbreg|Mux39~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux39~19_combout\,
	combout => \idex_pipeline|read_data2_out[24]~feeder_combout\);

-- Location: LCFF_X88_Y23_N13
\idex_pipeline|read_data2_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data2_out[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(24));

-- Location: LCCOMB_X89_Y15_N30
\exula|ShiftRight0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~34_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(26))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(26),
	datac => \idex_pipeline|read_data2_out\(24),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight0~34_combout\);

-- Location: LCCOMB_X93_Y15_N14
\exula|ShiftRight1~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~66_combout\ = (\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight0~34_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight1~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftRight0~34_combout\,
	datad => \exula|ShiftRight1~56_combout\,
	combout => \exula|ShiftRight1~66_combout\);

-- Location: LCCOMB_X93_Y16_N6
\exula|ShiftRight0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~107_combout\ = (!\exmux2_1|Z[3]~3_combout\ & ((\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight1~70_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight1~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~70_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftRight1~66_combout\,
	combout => \exula|ShiftRight0~107_combout\);

-- Location: LCCOMB_X86_Y18_N22
\exula|ShiftRight1~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~94_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & (((\exula|ShiftRight1~79_combout\) # (\exula|ShiftRight0~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exula|ShiftRight1~79_combout\,
	datad => \exula|ShiftRight0~107_combout\,
	combout => \exula|ShiftRight1~94_combout\);

-- Location: LCCOMB_X91_Y14_N4
\exula|ShiftLeft0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~80_combout\ = (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[13]~3_combout\))) # (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[15]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[15]~2_combout\,
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exmux2_2|Z[13]~3_combout\,
	combout => \exula|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X91_Y14_N2
\exula|ShiftLeft0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~81_combout\ = (\exula|ShiftLeft0~80_combout\) # ((\exmux2_1|Z[0]~1_combout\ & \exula|ShiftLeft0~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftLeft0~80_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exula|ShiftLeft0~77_combout\,
	combout => \exula|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X87_Y17_N30
\exula|ShiftLeft0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~82_combout\ = (\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~67_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftLeft0~67_combout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exula|ShiftLeft0~81_combout\,
	combout => \exula|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X87_Y17_N28
\exula|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux8~3_combout\ = (\exula|Mux11~12_combout\ & ((\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~36_combout\))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~51_combout\,
	datab => \exula|ShiftLeft0~36_combout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exula|Mux11~12_combout\,
	combout => \exula|Mux8~3_combout\);

-- Location: LCCOMB_X86_Y18_N24
\exula|ShiftRight0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~106_combout\ = (\exmux2_1|Z[3]~3_combout\ & (((!\exula|ShiftLeft0~45_combout\ & \exmux2_2|Z[31]~17_combout\)))) # (!\exmux2_1|Z[3]~3_combout\ & (\exmux2_2|Z[15]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exmux2_2|Z[15]~1_combout\,
	datac => \exula|ShiftLeft0~45_combout\,
	datad => \exmux2_2|Z[31]~17_combout\,
	combout => \exula|ShiftRight0~106_combout\);

-- Location: LCCOMB_X86_Y18_N14
\exula|ShiftRight0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~108_combout\ = (\exula|ShiftRight0~106_combout\) # ((!\idex_pipeline|aluSRC2_out~regout\ & \exula|ShiftRight0~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exula|ShiftRight0~106_combout\,
	datad => \exula|ShiftRight0~107_combout\,
	combout => \exula|ShiftRight0~108_combout\);

-- Location: LCCOMB_X86_Y17_N14
\exula|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux8~4_combout\ = (\exula|Mux12~1_combout\ & (((\exula|ShiftRight0~108_combout\ & \exula|Mux12~0_combout\)))) # (!\exula|Mux12~1_combout\ & ((\exula|Mux8~3_combout\) # ((!\exula|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux12~1_combout\,
	datab => \exula|Mux8~3_combout\,
	datac => \exula|ShiftRight0~108_combout\,
	datad => \exula|Mux12~0_combout\,
	combout => \exula|Mux8~4_combout\);

-- Location: LCCOMB_X86_Y17_N0
\exula|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux8~5_combout\ = (\exula|Mux8~4_combout\ & ((\exula|ShiftLeft0~144_combout\) # ((\exula|Mux28~20_combout\)))) # (!\exula|Mux8~4_combout\ & (((\exula|ShiftLeft0~82_combout\ & !\exula|Mux28~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~144_combout\,
	datab => \exula|ShiftLeft0~82_combout\,
	datac => \exula|Mux8~4_combout\,
	datad => \exula|Mux28~20_combout\,
	combout => \exula|Mux8~5_combout\);

-- Location: LCCOMB_X86_Y18_N4
\exula|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux8~6_combout\ = (\exula|Mux12~3_combout\ & (\exula|Mux12~2_combout\ & (\exula|ShiftRight1~94_combout\))) # (!\exula|Mux12~3_combout\ & (((\exula|Mux8~5_combout\)) # (!\exula|Mux12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux12~3_combout\,
	datab => \exula|Mux12~2_combout\,
	datac => \exula|ShiftRight1~94_combout\,
	datad => \exula|Mux8~5_combout\,
	combout => \exula|Mux8~6_combout\);

-- Location: LCCOMB_X91_Y26_N0
\idex_pipeline|read_data1_out[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data1_out[23]~feeder_combout\ = \idbreg|Mux8~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux8~19_combout\,
	combout => \idex_pipeline|read_data1_out[23]~feeder_combout\);

-- Location: LCFF_X91_Y26_N1
\idex_pipeline|read_data1_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data1_out[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(23));

-- Location: LCCOMB_X86_Y18_N0
\exmux2_1|Z[23]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[23]~16_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(23),
	combout => \exmux2_1|Z[23]~16_combout\);

-- Location: LCCOMB_X86_Y18_N30
\exula|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux8~7_combout\ = (\exula|Mux28~9_combout\ & (((\exula|Mux8~6_combout\)))) # (!\exula|Mux28~9_combout\ & ((\exmux2_2|Z[23]~25_combout\ & (!\exula|Mux8~6_combout\ & !\exmux2_1|Z[23]~16_combout\)) # (!\exmux2_2|Z[23]~25_combout\ & 
-- (\exula|Mux8~6_combout\ $ (\exmux2_1|Z[23]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[23]~25_combout\,
	datab => \exula|Mux28~9_combout\,
	datac => \exula|Mux8~6_combout\,
	datad => \exmux2_1|Z[23]~16_combout\,
	combout => \exula|Mux8~7_combout\);

-- Location: LCCOMB_X86_Y18_N28
\exula|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux8~8_combout\ = (\exula|Mux8~2_combout\) # ((\exula|Mux14~10_combout\ & \exula|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux8~2_combout\,
	datac => \exula|Mux14~10_combout\,
	datad => \exula|Mux8~7_combout\,
	combout => \exula|Mux8~8_combout\);

-- Location: LCFF_X86_Y21_N7
\exmem_pipeline|adress_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux8~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(23));

-- Location: LCFF_X93_Y24_N29
\memwb_pipeline|data_ula_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(23));

-- Location: LCCOMB_X93_Y24_N28
\wbmux4|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux8~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(23))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|PC4_shift_out\(23),
	datac => \memwb_pipeline|data_ula_out\(23),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux8~0_combout\);

-- Location: LCFF_X93_Y24_N3
\memwb_pipeline|write_data_breg_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(23));

-- Location: LCCOMB_X93_Y24_N2
\wbmux4|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux8~1_combout\ = (\wbmux4|Mux8~0_combout\) # ((!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|write_data_breg_out\(23) & \memwb_pipeline|mem_to_reg_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \wbmux4|Mux8~0_combout\,
	datac => \memwb_pipeline|write_data_breg_out\(23),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux8~1_combout\);

-- Location: LCFF_X82_Y29_N15
\idbreg|reg[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][23]~regout\);

-- Location: LCCOMB_X82_Y29_N28
\idbreg|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~10_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[10][23]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[8][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[10][23]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[8][23]~regout\,
	combout => \idbreg|Mux8~10_combout\);

-- Location: LCFF_X82_Y29_N21
\idbreg|reg[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][23]~regout\);

-- Location: LCCOMB_X82_Y29_N20
\idbreg|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux8~10_combout\ & ((\idbreg|reg[11][23]~regout\))) # (!\idbreg|Mux8~10_combout\ & (\idbreg|reg[9][23]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (\idbreg|Mux8~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux8~10_combout\,
	datac => \idbreg|reg[9][23]~regout\,
	datad => \idbreg|reg[11][23]~regout\,
	combout => \idbreg|Mux8~11_combout\);

-- Location: LCFF_X81_Y26_N13
\idbreg|reg[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][23]~regout\);

-- Location: LCCOMB_X81_Y26_N6
\idbreg|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~12_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[5][23]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[4][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[4][23]~regout\,
	datad => \idbreg|reg[5][23]~regout\,
	combout => \idbreg|Mux8~12_combout\);

-- Location: LCCOMB_X81_Y26_N12
\idbreg|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~13_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux8~12_combout\ & ((\idbreg|reg[7][23]~regout\))) # (!\idbreg|Mux8~12_combout\ & (\idbreg|reg[6][23]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[6][23]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[7][23]~regout\,
	datad => \idbreg|Mux8~12_combout\,
	combout => \idbreg|Mux8~13_combout\);

-- Location: LCCOMB_X92_Y26_N20
\idbreg|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux8~13_combout\)) # (!\idbreg|Mux31~17_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|Mux31~17_combout\ & (\idbreg|reg[1][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~18_combout\,
	datab => \idbreg|Mux31~17_combout\,
	datac => \idbreg|reg[1][23]~regout\,
	datad => \idbreg|Mux8~13_combout\,
	combout => \idbreg|Mux8~14_combout\);

-- Location: LCCOMB_X92_Y26_N18
\idbreg|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux8~14_combout\ & ((\idbreg|reg[3][23]~regout\))) # (!\idbreg|Mux8~14_combout\ & (\idbreg|reg[2][23]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~14_combout\,
	datab => \idbreg|reg[2][23]~regout\,
	datac => \idbreg|Mux8~14_combout\,
	datad => \idbreg|reg[3][23]~regout\,
	combout => \idbreg|Mux8~15_combout\);

-- Location: LCCOMB_X91_Y26_N16
\idbreg|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~16_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux31~13_combout\) # ((\idbreg|Mux8~11_combout\)))) # (!\idbreg|Mux31~2_combout\ & (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux8~11_combout\,
	datad => \idbreg|Mux8~15_combout\,
	combout => \idbreg|Mux8~16_combout\);

-- Location: LCFF_X79_Y29_N19
\idbreg|reg[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][23]~regout\);

-- Location: LCFF_X80_Y29_N25
\idbreg|reg[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux8~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][23]~regout\);

-- Location: LCCOMB_X79_Y29_N18
\idbreg|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~4_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[24][23]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[16][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][23]~regout\,
	datad => \idbreg|reg[16][23]~regout\,
	combout => \idbreg|Mux8~4_combout\);

-- Location: LCCOMB_X79_Y29_N16
\idbreg|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~5_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux8~4_combout\ & (\idbreg|reg[28][23]~regout\)) # (!\idbreg|Mux8~4_combout\ & ((\idbreg|reg[20][23]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (\idbreg|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|Mux8~4_combout\,
	datac => \idbreg|reg[28][23]~regout\,
	datad => \idbreg|reg[20][23]~regout\,
	combout => \idbreg|Mux8~5_combout\);

-- Location: LCCOMB_X92_Y26_N14
\idbreg|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~6_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & (\idbreg|Mux8~3_combout\)) # 
-- (!\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux8~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux8~3_combout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|Mux8~5_combout\,
	combout => \idbreg|Mux8~6_combout\);

-- Location: LCCOMB_X89_Y31_N22
\idbreg|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][23]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][23]~regout\,
	datad => \idbreg|reg[19][23]~regout\,
	combout => \idbreg|Mux8~7_combout\);

-- Location: LCCOMB_X90_Y27_N14
\idbreg|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux8~7_combout\ & ((\idbreg|reg[31][23]~regout\))) # (!\idbreg|Mux8~7_combout\ & (\idbreg|reg[27][23]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[27][23]~regout\,
	datac => \idbreg|reg[31][23]~regout\,
	datad => \idbreg|Mux8~7_combout\,
	combout => \idbreg|Mux8~8_combout\);

-- Location: LCCOMB_X92_Y26_N28
\idbreg|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux8~6_combout\ & ((\idbreg|Mux8~8_combout\))) # (!\idbreg|Mux8~6_combout\ & (\idbreg|Mux8~1_combout\)))) # (!\ifid_pipeline|instruction_out\(22) & (((\idbreg|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux8~1_combout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux8~6_combout\,
	datad => \idbreg|Mux8~8_combout\,
	combout => \idbreg|Mux8~9_combout\);

-- Location: LCCOMB_X91_Y26_N30
\idbreg|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux8~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux8~16_combout\ & (\idbreg|Mux8~18_combout\)) # (!\idbreg|Mux8~16_combout\ & ((\idbreg|Mux8~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux8~18_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux8~16_combout\,
	datad => \idbreg|Mux8~9_combout\,
	combout => \idbreg|Mux8~19_combout\);

-- Location: LCCOMB_X90_Y22_N10
\ifmux4|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux8~0_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifid_pipeline|instruction_out\(21)) # ((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifsomador|result[23]~42_combout\ & !\sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_mux_pc[1]~4_combout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \ifsomador|result[23]~42_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux8~0_combout\);

-- Location: LCCOMB_X90_Y22_N24
\ifmux4|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux8~1_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\ifmux4|Mux8~0_combout\ & ((\idbreg|Mux8~19_combout\))) # (!\ifmux4|Mux8~0_combout\ & (\SUBTRATOR_EX|result[23]~40_combout\)))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifmux4|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[23]~40_combout\,
	datab => \sel_mux_pc[0]~2_combout\,
	datac => \idbreg|Mux8~19_combout\,
	datad => \ifmux4|Mux8~0_combout\,
	combout => \ifmux4|Mux8~1_combout\);

-- Location: LCFF_X90_Y22_N25
\ifpc|PC_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(23));

-- Location: LCFF_X94_Y22_N13
\ifid_pipeline|pc4_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[23]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(23));

-- Location: LCFF_X93_Y22_N15
\idex_pipeline|PC4_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(23));

-- Location: LCFF_X94_Y22_N11
\ifid_pipeline|pc4_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[22]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(22));

-- Location: LCCOMB_X94_Y24_N8
\idex_pipeline|PC4_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|PC4_out[22]~feeder_combout\ = \ifid_pipeline|pc4_out\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|pc4_out\(22),
	combout => \idex_pipeline|PC4_out[22]~feeder_combout\);

-- Location: LCFF_X94_Y24_N9
\idex_pipeline|PC4_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|PC4_out[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(22));

-- Location: LCFF_X94_Y22_N7
\ifid_pipeline|pc4_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[20]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(20));

-- Location: LCFF_X94_Y22_N15
\idex_pipeline|PC4_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(20));

-- Location: LCFF_X94_Y22_N3
\ifid_pipeline|pc4_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[18]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(18));

-- Location: LCFF_X93_Y20_N29
\idex_pipeline|PC4_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(18));

-- Location: LCCOMB_X92_Y20_N6
\exsomador|result[20]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[20]~36_combout\ = ((\idex_pipeline|reg_rd_out\(4) $ (\idex_pipeline|PC4_out\(20) $ (!\exsomador|result[19]~35\)))) # (GND)
-- \exsomador|result[20]~37\ = CARRY((\idex_pipeline|reg_rd_out\(4) & ((\idex_pipeline|PC4_out\(20)) # (!\exsomador|result[19]~35\))) # (!\idex_pipeline|reg_rd_out\(4) & (\idex_pipeline|PC4_out\(20) & !\exsomador|result[19]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|PC4_out\(20),
	datad => VCC,
	cin => \exsomador|result[19]~35\,
	combout => \exsomador|result[20]~36_combout\,
	cout => \exsomador|result[20]~37\);

-- Location: LCCOMB_X92_Y20_N8
\exsomador|result[21]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[21]~38_combout\ = (\idex_pipeline|reg_rd_out\(4) & ((\idex_pipeline|PC4_out\(21) & (\exsomador|result[20]~37\ & VCC)) # (!\idex_pipeline|PC4_out\(21) & (!\exsomador|result[20]~37\)))) # (!\idex_pipeline|reg_rd_out\(4) & 
-- ((\idex_pipeline|PC4_out\(21) & (!\exsomador|result[20]~37\)) # (!\idex_pipeline|PC4_out\(21) & ((\exsomador|result[20]~37\) # (GND)))))
-- \exsomador|result[21]~39\ = CARRY((\idex_pipeline|reg_rd_out\(4) & (!\idex_pipeline|PC4_out\(21) & !\exsomador|result[20]~37\)) # (!\idex_pipeline|reg_rd_out\(4) & ((!\exsomador|result[20]~37\) # (!\idex_pipeline|PC4_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|PC4_out\(21),
	datad => VCC,
	cin => \exsomador|result[20]~37\,
	combout => \exsomador|result[21]~38_combout\,
	cout => \exsomador|result[21]~39\);

-- Location: LCCOMB_X92_Y20_N12
\exsomador|result[23]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[23]~42_combout\ = (\idex_pipeline|reg_rd_out\(4) & ((\idex_pipeline|PC4_out\(23) & (\exsomador|result[22]~41\ & VCC)) # (!\idex_pipeline|PC4_out\(23) & (!\exsomador|result[22]~41\)))) # (!\idex_pipeline|reg_rd_out\(4) & 
-- ((\idex_pipeline|PC4_out\(23) & (!\exsomador|result[22]~41\)) # (!\idex_pipeline|PC4_out\(23) & ((\exsomador|result[22]~41\) # (GND)))))
-- \exsomador|result[23]~43\ = CARRY((\idex_pipeline|reg_rd_out\(4) & (!\idex_pipeline|PC4_out\(23) & !\exsomador|result[22]~41\)) # (!\idex_pipeline|reg_rd_out\(4) & ((!\exsomador|result[22]~41\) # (!\idex_pipeline|PC4_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|PC4_out\(23),
	datad => VCC,
	cin => \exsomador|result[22]~41\,
	combout => \exsomador|result[23]~42_combout\,
	cout => \exsomador|result[23]~43\);

-- Location: LCCOMB_X92_Y20_N14
\exsomador|result[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[24]~44_combout\ = ((\idex_pipeline|PC4_out\(24) $ (\idex_pipeline|reg_rd_out\(4) $ (!\exsomador|result[23]~43\)))) # (GND)
-- \exsomador|result[24]~45\ = CARRY((\idex_pipeline|PC4_out\(24) & ((\idex_pipeline|reg_rd_out\(4)) # (!\exsomador|result[23]~43\))) # (!\idex_pipeline|PC4_out\(24) & (\idex_pipeline|reg_rd_out\(4) & !\exsomador|result[23]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(24),
	datab => \idex_pipeline|reg_rd_out\(4),
	datad => VCC,
	cin => \exsomador|result[23]~43\,
	combout => \exsomador|result[24]~44_combout\,
	cout => \exsomador|result[24]~45\);

-- Location: LCCOMB_X92_Y20_N18
\exsomador|result[26]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[26]~48_combout\ = ((\idex_pipeline|PC4_out\(26) $ (\idex_pipeline|reg_rd_out\(4) $ (!\exsomador|result[25]~47\)))) # (GND)
-- \exsomador|result[26]~49\ = CARRY((\idex_pipeline|PC4_out\(26) & ((\idex_pipeline|reg_rd_out\(4)) # (!\exsomador|result[25]~47\))) # (!\idex_pipeline|PC4_out\(26) & (\idex_pipeline|reg_rd_out\(4) & !\exsomador|result[25]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(26),
	datab => \idex_pipeline|reg_rd_out\(4),
	datad => VCC,
	cin => \exsomador|result[25]~47\,
	combout => \exsomador|result[26]~48_combout\,
	cout => \exsomador|result[26]~49\);

-- Location: LCCOMB_X92_Y20_N20
\exsomador|result[27]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[27]~50_combout\ = (\idex_pipeline|PC4_out\(27) & ((\idex_pipeline|reg_rd_out\(4) & (\exsomador|result[26]~49\ & VCC)) # (!\idex_pipeline|reg_rd_out\(4) & (!\exsomador|result[26]~49\)))) # (!\idex_pipeline|PC4_out\(27) & 
-- ((\idex_pipeline|reg_rd_out\(4) & (!\exsomador|result[26]~49\)) # (!\idex_pipeline|reg_rd_out\(4) & ((\exsomador|result[26]~49\) # (GND)))))
-- \exsomador|result[27]~51\ = CARRY((\idex_pipeline|PC4_out\(27) & (!\idex_pipeline|reg_rd_out\(4) & !\exsomador|result[26]~49\)) # (!\idex_pipeline|PC4_out\(27) & ((!\exsomador|result[26]~49\) # (!\idex_pipeline|reg_rd_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(27),
	datab => \idex_pipeline|reg_rd_out\(4),
	datad => VCC,
	cin => \exsomador|result[26]~49\,
	combout => \exsomador|result[27]~50_combout\,
	cout => \exsomador|result[27]~51\);

-- Location: LCCOMB_X92_Y20_N22
\exsomador|result[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[28]~52_combout\ = ((\idex_pipeline|PC4_out\(28) $ (\idex_pipeline|reg_rd_out\(4) $ (!\exsomador|result[27]~51\)))) # (GND)
-- \exsomador|result[28]~53\ = CARRY((\idex_pipeline|PC4_out\(28) & ((\idex_pipeline|reg_rd_out\(4)) # (!\exsomador|result[27]~51\))) # (!\idex_pipeline|PC4_out\(28) & (\idex_pipeline|reg_rd_out\(4) & !\exsomador|result[27]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(28),
	datab => \idex_pipeline|reg_rd_out\(4),
	datad => VCC,
	cin => \exsomador|result[27]~51\,
	combout => \exsomador|result[28]~52_combout\,
	cout => \exsomador|result[28]~53\);

-- Location: LCCOMB_X92_Y20_N24
\exsomador|result[29]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \exsomador|result[29]~54_combout\ = (\idex_pipeline|PC4_out\(29) & ((\idex_pipeline|reg_rd_out\(4) & (\exsomador|result[28]~53\ & VCC)) # (!\idex_pipeline|reg_rd_out\(4) & (!\exsomador|result[28]~53\)))) # (!\idex_pipeline|PC4_out\(29) & 
-- ((\idex_pipeline|reg_rd_out\(4) & (!\exsomador|result[28]~53\)) # (!\idex_pipeline|reg_rd_out\(4) & ((\exsomador|result[28]~53\) # (GND)))))
-- \exsomador|result[29]~55\ = CARRY((\idex_pipeline|PC4_out\(29) & (!\idex_pipeline|reg_rd_out\(4) & !\exsomador|result[28]~53\)) # (!\idex_pipeline|PC4_out\(29) & ((!\exsomador|result[28]~53\) # (!\idex_pipeline|reg_rd_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|PC4_out\(29),
	datab => \idex_pipeline|reg_rd_out\(4),
	datad => VCC,
	cin => \exsomador|result[28]~53\,
	combout => \exsomador|result[29]~54_combout\,
	cout => \exsomador|result[29]~55\);

-- Location: LCCOMB_X91_Y20_N4
\SUBTRATOR_EX|result[19]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[19]~32_combout\ = (\exsomador|result[19]~34_combout\ & ((GND) # (!\SUBTRATOR_EX|result[18]~31\))) # (!\exsomador|result[19]~34_combout\ & (\SUBTRATOR_EX|result[18]~31\ $ (GND)))
-- \SUBTRATOR_EX|result[19]~33\ = CARRY((\exsomador|result[19]~34_combout\) # (!\SUBTRATOR_EX|result[18]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exsomador|result[19]~34_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[18]~31\,
	combout => \SUBTRATOR_EX|result[19]~32_combout\,
	cout => \SUBTRATOR_EX|result[19]~33\);

-- Location: LCCOMB_X91_Y20_N8
\SUBTRATOR_EX|result[21]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[21]~36_combout\ = (\exsomador|result[21]~38_combout\ & ((GND) # (!\SUBTRATOR_EX|result[20]~35\))) # (!\exsomador|result[21]~38_combout\ & (\SUBTRATOR_EX|result[20]~35\ $ (GND)))
-- \SUBTRATOR_EX|result[21]~37\ = CARRY((\exsomador|result[21]~38_combout\) # (!\SUBTRATOR_EX|result[20]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[21]~38_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[20]~35\,
	combout => \SUBTRATOR_EX|result[21]~36_combout\,
	cout => \SUBTRATOR_EX|result[21]~37\);

-- Location: LCCOMB_X91_Y20_N16
\SUBTRATOR_EX|result[25]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[25]~44_combout\ = (\exsomador|result[25]~46_combout\ & ((GND) # (!\SUBTRATOR_EX|result[24]~43\))) # (!\exsomador|result[25]~46_combout\ & (\SUBTRATOR_EX|result[24]~43\ $ (GND)))
-- \SUBTRATOR_EX|result[25]~45\ = CARRY((\exsomador|result[25]~46_combout\) # (!\SUBTRATOR_EX|result[24]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exsomador|result[25]~46_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[24]~43\,
	combout => \SUBTRATOR_EX|result[25]~44_combout\,
	cout => \SUBTRATOR_EX|result[25]~45\);

-- Location: LCCOMB_X91_Y20_N20
\SUBTRATOR_EX|result[27]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[27]~48_combout\ = (\exsomador|result[27]~50_combout\ & ((GND) # (!\SUBTRATOR_EX|result[26]~47\))) # (!\exsomador|result[27]~50_combout\ & (\SUBTRATOR_EX|result[26]~47\ $ (GND)))
-- \SUBTRATOR_EX|result[27]~49\ = CARRY((\exsomador|result[27]~50_combout\) # (!\SUBTRATOR_EX|result[26]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[27]~50_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[26]~47\,
	combout => \SUBTRATOR_EX|result[27]~48_combout\,
	cout => \SUBTRATOR_EX|result[27]~49\);

-- Location: LCCOMB_X91_Y20_N24
\SUBTRATOR_EX|result[29]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \SUBTRATOR_EX|result[29]~52_combout\ = (\exsomador|result[29]~54_combout\ & ((GND) # (!\SUBTRATOR_EX|result[28]~51\))) # (!\exsomador|result[29]~54_combout\ & (\SUBTRATOR_EX|result[28]~51\ $ (GND)))
-- \SUBTRATOR_EX|result[29]~53\ = CARRY((\exsomador|result[29]~54_combout\) # (!\SUBTRATOR_EX|result[28]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \exsomador|result[29]~54_combout\,
	datad => VCC,
	cin => \SUBTRATOR_EX|result[28]~51\,
	combout => \SUBTRATOR_EX|result[29]~52_combout\,
	cout => \SUBTRATOR_EX|result[29]~53\);

-- Location: LCCOMB_X88_Y22_N0
\ifmux4|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux1~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & ((\sel_mux_pc[0]~2_combout\ & ((\SUBTRATOR_EX|result[30]~54_combout\))) # (!\sel_mux_pc[0]~2_combout\ & 
-- (\ifsomador|result[30]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifsomador|result[30]~56_combout\,
	datab => \SUBTRATOR_EX|result[30]~54_combout\,
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux1~0_combout\);

-- Location: LCCOMB_X88_Y22_N22
\ifmux4|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux1~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux1~0_combout\ & ((\idbreg|Mux1~19_combout\))) # (!\ifmux4|Mux1~0_combout\ & (\ifid_pipeline|pc4_out\(30))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|pc4_out\(30),
	datab => \idbreg|Mux1~19_combout\,
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \ifmux4|Mux1~0_combout\,
	combout => \ifmux4|Mux1~1_combout\);

-- Location: LCFF_X88_Y22_N23
\ifpc|PC_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(30));

-- Location: LCCOMB_X94_Y22_N20
\ifsomador|result[27]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[27]~50_combout\ = (\ifpc|PC_out\(27) & (!\ifsomador|result[26]~49\)) # (!\ifpc|PC_out\(27) & ((\ifsomador|result[26]~49\) # (GND)))
-- \ifsomador|result[27]~51\ = CARRY((!\ifsomador|result[26]~49\) # (!\ifpc|PC_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(27),
	datad => VCC,
	cin => \ifsomador|result[26]~49\,
	combout => \ifsomador|result[27]~50_combout\,
	cout => \ifsomador|result[27]~51\);

-- Location: LCCOMB_X94_Y22_N22
\ifsomador|result[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[28]~52_combout\ = (\ifpc|PC_out\(28) & (\ifsomador|result[27]~51\ $ (GND))) # (!\ifpc|PC_out\(28) & (!\ifsomador|result[27]~51\ & VCC))
-- \ifsomador|result[28]~53\ = CARRY((\ifpc|PC_out\(28) & !\ifsomador|result[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(28),
	datad => VCC,
	cin => \ifsomador|result[27]~51\,
	combout => \ifsomador|result[28]~52_combout\,
	cout => \ifsomador|result[28]~53\);

-- Location: LCFF_X94_Y22_N23
\ifid_pipeline|pc4_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[28]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(28));

-- Location: LCCOMB_X89_Y20_N0
\ifmux4|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux3~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & ((\sel_mux_pc[0]~2_combout\ & (\SUBTRATOR_EX|result[28]~50_combout\)) # (!\sel_mux_pc[0]~2_combout\ & 
-- ((\ifsomador|result[28]~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[28]~50_combout\,
	datab => \ifsomador|result[28]~52_combout\,
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux3~0_combout\);

-- Location: LCCOMB_X89_Y20_N6
\ifmux4|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux3~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux3~0_combout\ & (\idbreg|Mux3~19_combout\)) # (!\ifmux4|Mux3~0_combout\ & ((\ifid_pipeline|pc4_out\(28)))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux3~19_combout\,
	datab => \ifid_pipeline|pc4_out\(28),
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \ifmux4|Mux3~0_combout\,
	combout => \ifmux4|Mux3~1_combout\);

-- Location: LCFF_X89_Y20_N7
\ifpc|PC_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(28));

-- Location: LCCOMB_X94_Y22_N24
\ifsomador|result[29]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[29]~54_combout\ = (\ifpc|PC_out\(29) & (!\ifsomador|result[28]~53\)) # (!\ifpc|PC_out\(29) & ((\ifsomador|result[28]~53\) # (GND)))
-- \ifsomador|result[29]~55\ = CARRY((!\ifsomador|result[28]~53\) # (!\ifpc|PC_out\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(29),
	datad => VCC,
	cin => \ifsomador|result[28]~53\,
	combout => \ifsomador|result[29]~54_combout\,
	cout => \ifsomador|result[29]~55\);

-- Location: LCFF_X91_Y22_N23
\ifid_pipeline|pc4_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifsomador|result[29]~54_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(29));

-- Location: LCCOMB_X91_Y22_N22
\ifmux4|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux2~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\ifid_pipeline|pc4_out\(29)) # (\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & (\ifsomador|result[29]~54_combout\ & ((!\sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifsomador|result[29]~54_combout\,
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \ifid_pipeline|pc4_out\(29),
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux2~0_combout\);

-- Location: LCCOMB_X91_Y22_N2
\ifmux4|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux2~1_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\ifmux4|Mux2~0_combout\ & (\idbreg|Mux2~19_combout\)) # (!\ifmux4|Mux2~0_combout\ & ((\SUBTRATOR_EX|result[29]~52_combout\))))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifmux4|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux2~19_combout\,
	datab => \SUBTRATOR_EX|result[29]~52_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \ifmux4|Mux2~0_combout\,
	combout => \ifmux4|Mux2~1_combout\);

-- Location: LCFF_X91_Y22_N3
\ifpc|PC_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(29));

-- Location: LCCOMB_X94_Y22_N26
\ifsomador|result[30]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[30]~56_combout\ = (\ifpc|PC_out\(30) & (\ifsomador|result[29]~55\ $ (GND))) # (!\ifpc|PC_out\(30) & (!\ifsomador|result[29]~55\ & VCC))
-- \ifsomador|result[30]~57\ = CARRY((\ifpc|PC_out\(30) & !\ifsomador|result[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ifpc|PC_out\(30),
	datad => VCC,
	cin => \ifsomador|result[29]~55\,
	combout => \ifsomador|result[30]~56_combout\,
	cout => \ifsomador|result[30]~57\);

-- Location: LCFF_X94_Y22_N27
\ifid_pipeline|pc4_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[30]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(30));

-- Location: LCFF_X94_Y21_N17
\idex_pipeline|PC4_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(30));

-- Location: LCFF_X94_Y21_N31
\exmem_pipeline|PC4_shift_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(30));

-- Location: LCCOMB_X94_Y21_N22
\memwb_pipeline|PC4_shift_out[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[30]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(30),
	combout => \memwb_pipeline|PC4_shift_out[30]~feeder_combout\);

-- Location: LCFF_X94_Y21_N23
\memwb_pipeline|PC4_shift_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(30));

-- Location: LCCOMB_X94_Y21_N26
\wbmux4|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux1~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|PC4_shift_out\(30)))) # (!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|data_ula_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(0),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(30),
	datad => \memwb_pipeline|PC4_shift_out\(30),
	combout => \wbmux4|Mux1~0_combout\);

-- Location: LCCOMB_X94_Y21_N18
\wbmux4|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux1~1_combout\ = (\wbmux4|Mux1~0_combout\) # ((\memwb_pipeline|write_data_breg_out\(30) & (\memwb_pipeline|mem_to_reg_out\(0) & !\memwb_pipeline|mem_to_reg_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|write_data_breg_out\(30),
	datab => \wbmux4|Mux1~0_combout\,
	datac => \memwb_pipeline|mem_to_reg_out\(0),
	datad => \memwb_pipeline|mem_to_reg_out\(1),
	combout => \wbmux4|Mux1~1_combout\);

-- Location: LCFF_X94_Y26_N27
\idbreg|reg[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][30]~regout\);

-- Location: LCCOMB_X94_Y27_N12
\idbreg|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~2_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][30]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][30]~regout\,
	datad => \idbreg|reg[25][30]~regout\,
	combout => \idbreg|Mux33~2_combout\);

-- Location: LCCOMB_X94_Y27_N18
\idbreg|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux33~2_combout\ & ((\idbreg|reg[29][30]~regout\))) # (!\idbreg|Mux33~2_combout\ & (\idbreg|reg[21][30]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[21][30]~regout\,
	datac => \idbreg|reg[29][30]~regout\,
	datad => \idbreg|Mux33~2_combout\,
	combout => \idbreg|Mux33~3_combout\);

-- Location: LCCOMB_X80_Y26_N20
\idbreg|Mux33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~6_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18)) # (\idbreg|reg[24][30]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[16][30]~regout\ & (!\ifid_pipeline|instruction_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][30]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[24][30]~regout\,
	combout => \idbreg|Mux33~6_combout\);

-- Location: LCCOMB_X80_Y26_N18
\idbreg|Mux33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux33~6_combout\ & ((\idbreg|reg[28][30]~regout\))) # (!\idbreg|Mux33~6_combout\ & (\idbreg|reg[20][30]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[20][30]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|Mux33~6_combout\,
	datad => \idbreg|reg[28][30]~regout\,
	combout => \idbreg|Mux33~7_combout\);

-- Location: LCFF_X86_Y29_N27
\idbreg|reg[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][30]~regout\);

-- Location: LCCOMB_X86_Y29_N18
\idbreg|Mux33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~4_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[22][30]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[18][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[18][30]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[22][30]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux33~4_combout\);

-- Location: LCCOMB_X86_Y29_N26
\idbreg|Mux33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux33~4_combout\ & (\idbreg|reg[30][30]~regout\)) # (!\idbreg|Mux33~4_combout\ & ((\idbreg|reg[26][30]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[30][30]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[26][30]~regout\,
	datad => \idbreg|Mux33~4_combout\,
	combout => \idbreg|Mux33~5_combout\);

-- Location: LCCOMB_X90_Y26_N10
\idbreg|Mux33~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~8_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux33~5_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|Mux33~7_combout\,
	datad => \idbreg|Mux33~5_combout\,
	combout => \idbreg|Mux33~8_combout\);

-- Location: LCCOMB_X90_Y26_N4
\idbreg|Mux33~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux33~8_combout\ & (\idbreg|Mux33~10_combout\)) # (!\idbreg|Mux33~8_combout\ & ((\idbreg|Mux33~3_combout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux33~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux33~10_combout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux33~3_combout\,
	datad => \idbreg|Mux33~8_combout\,
	combout => \idbreg|Mux33~11_combout\);

-- Location: LCFF_X80_Y25_N13
\idbreg|reg[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][30]~regout\);

-- Location: LCCOMB_X81_Y25_N6
\idbreg|Mux33~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~12_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[6][30]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[4][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[4][30]~regout\,
	datad => \idbreg|reg[6][30]~regout\,
	combout => \idbreg|Mux33~12_combout\);

-- Location: LCCOMB_X81_Y25_N28
\idbreg|Mux33~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~13_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux33~12_combout\ & ((\idbreg|reg[7][30]~regout\))) # (!\idbreg|Mux33~12_combout\ & (\idbreg|reg[5][30]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux33~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[5][30]~regout\,
	datac => \idbreg|reg[7][30]~regout\,
	datad => \idbreg|Mux33~12_combout\,
	combout => \idbreg|Mux33~13_combout\);

-- Location: LCCOMB_X82_Y25_N6
\idbreg|Mux33~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux33~13_combout\) # (!\idbreg|Mux32~3_combout\)))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][30]~regout\ & (\idbreg|Mux32~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|reg[1][30]~regout\,
	datac => \idbreg|Mux32~3_combout\,
	datad => \idbreg|Mux33~13_combout\,
	combout => \idbreg|Mux33~14_combout\);

-- Location: LCCOMB_X82_Y25_N16
\idbreg|Mux33~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux33~14_combout\ & (\idbreg|reg[3][30]~regout\)) # (!\idbreg|Mux33~14_combout\ & ((\idbreg|reg[2][30]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux33~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][30]~regout\,
	datab => \idbreg|Mux32~2_combout\,
	datac => \idbreg|reg[2][30]~regout\,
	datad => \idbreg|Mux33~14_combout\,
	combout => \idbreg|Mux33~15_combout\);

-- Location: LCCOMB_X90_Y26_N14
\idbreg|Mux33~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~16_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\) # ((\idbreg|Mux33~11_combout\)))) # (!\idbreg|Mux32~0_combout\ & (!\idbreg|Mux32~1_combout\ & ((\idbreg|Mux33~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux33~11_combout\,
	datad => \idbreg|Mux33~15_combout\,
	combout => \idbreg|Mux33~16_combout\);

-- Location: LCFF_X82_Y23_N23
\idbreg|reg[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux1~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][30]~regout\);

-- Location: LCCOMB_X81_Y29_N14
\idbreg|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~0_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17)) # ((\idbreg|reg[9][30]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & (!\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[8][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[9][30]~regout\,
	datad => \idbreg|reg[8][30]~regout\,
	combout => \idbreg|Mux33~0_combout\);

-- Location: LCCOMB_X82_Y23_N22
\idbreg|Mux33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~1_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux33~0_combout\ & ((\idbreg|reg[11][30]~regout\))) # (!\idbreg|Mux33~0_combout\ & (\idbreg|reg[10][30]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[10][30]~regout\,
	datac => \idbreg|reg[11][30]~regout\,
	datad => \idbreg|Mux33~0_combout\,
	combout => \idbreg|Mux33~1_combout\);

-- Location: LCCOMB_X90_Y26_N8
\idbreg|Mux33~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux33~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux33~16_combout\ & (\idbreg|Mux33~18_combout\)) # (!\idbreg|Mux33~16_combout\ & ((\idbreg|Mux33~1_combout\))))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux33~18_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux33~16_combout\,
	datad => \idbreg|Mux33~1_combout\,
	combout => \idbreg|Mux33~19_combout\);

-- Location: LCFF_X90_Y26_N29
\idex_pipeline|read_data2_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux33~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(30));

-- Location: LCCOMB_X91_Y16_N8
\exula|ShiftRight1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~36_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|read_data2_out\(30)))) # (!\exmux2_1|Z[0]~1_combout\ & (\idex_pipeline|read_data2_out\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data2_out\(29),
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \idex_pipeline|read_data2_out\(30),
	combout => \exula|ShiftRight1~36_combout\);

-- Location: LCCOMB_X94_Y15_N4
\exula|ShiftRight1~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~75_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(31))) # (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_1|Z[2]~0_combout\ & (\idex_pipeline|read_data2_out\(31))) # (!\exmux2_1|Z[2]~0_combout\ & 
-- ((\exula|ShiftRight1~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(31),
	datab => \exula|ShiftRight1~36_combout\,
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftRight1~75_combout\);

-- Location: LCCOMB_X94_Y15_N10
\exula|ShiftRight1~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~74_combout\ = (!\exmux2_1|Z[3]~3_combout\ & ((\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight0~79_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight0~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exula|ShiftRight0~79_combout\,
	datac => \exula|ShiftRight0~78_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftRight1~74_combout\);

-- Location: LCCOMB_X94_Y15_N2
\exula|ShiftRight1~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~76_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftRight1~74_combout\) # ((\exmux2_1|Z[3]~3_combout\ & \exula|ShiftRight1~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exula|ShiftRight1~75_combout\,
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exula|ShiftRight1~74_combout\,
	combout => \exula|ShiftRight1~76_combout\);

-- Location: LCCOMB_X93_Y19_N18
\exula|ShiftRight1~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~92_combout\ = (\exula|ShiftRight1~76_combout\) # ((\idex_pipeline|aluSRC2_out~regout\ & \idex_pipeline|reg_rd_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \exula|ShiftRight1~76_combout\,
	combout => \exula|ShiftRight1~92_combout\);

-- Location: LCCOMB_X89_Y18_N20
\exula|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux26~11_combout\ = (\exula|Mux24~7_combout\ & (((\exula|ShiftRight1~92_combout\) # (\exula|Mux24~6_combout\)))) # (!\exula|Mux24~7_combout\ & (\exula|Mux26~10_combout\ & ((!\exula|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux24~7_combout\,
	datab => \exula|Mux26~10_combout\,
	datac => \exula|ShiftRight1~92_combout\,
	datad => \exula|Mux24~6_combout\,
	combout => \exula|Mux26~11_combout\);

-- Location: LCCOMB_X93_Y17_N14
\exula|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux24~4_combout\ = (!\exula|Mux28~3_combout\ & (\exula|ShiftLeft0~140_combout\ & ((\exmux2_1|Z[3]~3_combout\) # (\exmux2_1|Z[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exula|Mux28~3_combout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exula|ShiftLeft0~140_combout\,
	combout => \exula|Mux24~4_combout\);

-- Location: LCCOMB_X92_Y17_N4
\exula|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux26~7_combout\ = (\exula|Mux24~5_combout\ & (((\exula|Mux24~4_combout\)))) # (!\exula|Mux24~5_combout\ & ((\exula|Mux24~4_combout\ & ((\exula|ShiftRight0~64_combout\))) # (!\exula|Mux24~4_combout\ & (\exula|ShiftRight0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~59_combout\,
	datab => \exula|ShiftRight0~64_combout\,
	datac => \exula|Mux24~5_combout\,
	datad => \exula|Mux24~4_combout\,
	combout => \exula|Mux26~7_combout\);

-- Location: LCCOMB_X92_Y16_N0
\exula|ShiftRight0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~123_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftRight0~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exula|ShiftRight0~74_combout\,
	combout => \exula|ShiftRight0~123_combout\);

-- Location: LCCOMB_X92_Y17_N10
\exula|ShiftRight0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~101_combout\ = (\exula|ShiftRight0~123_combout\) # ((\exula|ShiftRight0~63_combout\ & !\exmux2_1|Z[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~63_combout\,
	datab => \exula|ShiftRight0~123_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftRight0~101_combout\);

-- Location: LCCOMB_X89_Y17_N30
\exula|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux26~4_combout\ = (\exula|ShiftLeft0~44_combout\ & (\exula|ShiftLeft0~140_combout\ & !\exmux2_1|Z[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~44_combout\,
	datab => \exula|ShiftLeft0~140_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	combout => \exula|Mux26~4_combout\);

-- Location: LCCOMB_X89_Y18_N26
\exula|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux26~5_combout\ = (\idex_pipeline|aluOP_out\(0) & (!\idex_pipeline|aluOP_out\(1) & (\exmux2_2|Z[5]~12_combout\ $ (\exmux2_1|Z[5]~31_combout\)))) # (!\idex_pipeline|aluOP_out\(0) & ((\idex_pipeline|aluOP_out\(1)) # ((!\exmux2_2|Z[5]~12_combout\ & 
-- !\exmux2_1|Z[5]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[5]~12_combout\,
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \idex_pipeline|aluOP_out\(1),
	datad => \exmux2_1|Z[5]~31_combout\,
	combout => \exula|Mux26~5_combout\);

-- Location: LCCOMB_X89_Y17_N12
\exula|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux26~6_combout\ = (\exula|Mux26~5_combout\ & (((\exula|Mux26~4_combout\) # (!\exula|Mux28~6_combout\)))) # (!\exula|Mux26~5_combout\ & (\exula|ShiftRight0~100_combout\ & ((\exula|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~100_combout\,
	datab => \exula|Mux26~4_combout\,
	datac => \exula|Mux26~5_combout\,
	datad => \exula|Mux28~6_combout\,
	combout => \exula|Mux26~6_combout\);

-- Location: LCCOMB_X92_Y17_N16
\exula|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux26~8_combout\ = (\exula|Mux24~5_combout\ & ((\exula|Mux26~7_combout\ & (\exula|ShiftRight0~101_combout\)) # (!\exula|Mux26~7_combout\ & ((\exula|Mux26~6_combout\))))) # (!\exula|Mux24~5_combout\ & (\exula|Mux26~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux24~5_combout\,
	datab => \exula|Mux26~7_combout\,
	datac => \exula|ShiftRight0~101_combout\,
	datad => \exula|Mux26~6_combout\,
	combout => \exula|Mux26~8_combout\);

-- Location: LCCOMB_X89_Y18_N6
\exula|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux26~12_combout\ = (\exula|Mux24~6_combout\ & ((\exula|Mux26~11_combout\ & (\exmux2_2|Z[31]~17_combout\)) # (!\exula|Mux26~11_combout\ & ((\exula|Mux26~8_combout\))))) # (!\exula|Mux24~6_combout\ & (((\exula|Mux26~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[31]~17_combout\,
	datab => \exula|Mux24~6_combout\,
	datac => \exula|Mux26~11_combout\,
	datad => \exula|Mux26~8_combout\,
	combout => \exula|Mux26~12_combout\);

-- Location: LCCOMB_X83_Y20_N4
\exula|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux26~13_combout\ = (\exula|Mux26~12_combout\ & (((!\idex_pipeline|aluOP_out\(0) & !\idex_pipeline|aluOP_out\(1))) # (!\exula|Mux24~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux24~7_combout\,
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \idex_pipeline|aluOP_out\(1),
	datad => \exula|Mux26~12_combout\,
	combout => \exula|Mux26~13_combout\);

-- Location: LCFF_X83_Y20_N5
\exmem_pipeline|adress_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exula|Mux26~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(5));

-- Location: LCFF_X94_Y24_N23
\memwb_pipeline|write_data_breg_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(27));

-- Location: LCCOMB_X94_Y24_N22
\wbmux4|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux4~1_combout\ = (\wbmux4|Mux4~0_combout\) # ((!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|write_data_breg_out\(27) & \memwb_pipeline|mem_to_reg_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wbmux4|Mux4~0_combout\,
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|write_data_breg_out\(27),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux4~1_combout\);

-- Location: LCFF_X81_Y23_N3
\idbreg|reg[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][27]~regout\);

-- Location: LCFF_X81_Y23_N1
\idbreg|reg[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][27]~regout\);

-- Location: LCCOMB_X81_Y23_N2
\idbreg|Mux36~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~17_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[13][27]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[12][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][27]~regout\,
	datad => \idbreg|reg[13][27]~regout\,
	combout => \idbreg|Mux36~17_combout\);

-- Location: LCCOMB_X83_Y24_N20
\idbreg|reg[14][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[14][27]~feeder_combout\ = \wbmux4|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux4~1_combout\,
	combout => \idbreg|reg[14][27]~feeder_combout\);

-- Location: LCFF_X83_Y24_N21
\idbreg|reg[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[14][27]~feeder_combout\,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][27]~regout\);

-- Location: LCCOMB_X94_Y24_N4
\idbreg|reg[15][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][27]~feeder_combout\ = \wbmux4|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux4~1_combout\,
	combout => \idbreg|reg[15][27]~feeder_combout\);

-- Location: LCFF_X94_Y24_N5
\idbreg|reg[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][27]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][27]~regout\);

-- Location: LCCOMB_X83_Y24_N4
\idbreg|Mux36~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~18_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux36~17_combout\ & ((\idbreg|reg[15][27]~regout\))) # (!\idbreg|Mux36~17_combout\ & (\idbreg|reg[14][27]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (\idbreg|Mux36~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux36~17_combout\,
	datac => \idbreg|reg[14][27]~regout\,
	datad => \idbreg|reg[15][27]~regout\,
	combout => \idbreg|Mux36~18_combout\);

-- Location: LCFF_X81_Y29_N25
\idbreg|reg[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][27]~regout\);

-- Location: LCCOMB_X81_Y27_N2
\idbreg|reg[10][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[10][27]~feeder_combout\ = \wbmux4|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux4~1_combout\,
	combout => \idbreg|reg[10][27]~feeder_combout\);

-- Location: LCFF_X81_Y27_N3
\idbreg|reg[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[10][27]~feeder_combout\,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][27]~regout\);

-- Location: LCCOMB_X81_Y29_N18
\idbreg|Mux36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~10_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[10][27]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[8][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[8][27]~regout\,
	datad => \idbreg|reg[10][27]~regout\,
	combout => \idbreg|Mux36~10_combout\);

-- Location: LCFF_X88_Y26_N9
\idbreg|reg[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][27]~regout\);

-- Location: LCCOMB_X83_Y29_N10
\idbreg|Mux36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux36~10_combout\ & (\idbreg|reg[11][27]~regout\)) # (!\idbreg|Mux36~10_combout\ & ((\idbreg|reg[9][27]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux36~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[11][27]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux36~10_combout\,
	datad => \idbreg|reg[9][27]~regout\,
	combout => \idbreg|Mux36~11_combout\);

-- Location: LCFF_X88_Y24_N11
\idbreg|reg[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][27]~regout\);

-- Location: LCFF_X88_Y24_N1
\idbreg|reg[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][27]~regout\);

-- Location: LCFF_X81_Y24_N21
\idbreg|reg[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][27]~regout\);

-- Location: LCCOMB_X83_Y27_N8
\idbreg|reg[5][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[5][27]~feeder_combout\ = \wbmux4|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux4~1_combout\,
	combout => \idbreg|reg[5][27]~feeder_combout\);

-- Location: LCFF_X83_Y27_N9
\idbreg|reg[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[5][27]~feeder_combout\,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][27]~regout\);

-- Location: LCFF_X82_Y27_N13
\idbreg|reg[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][27]~regout\);

-- Location: LCCOMB_X82_Y27_N6
\idbreg|Mux36~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~12_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[5][27]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[4][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[5][27]~regout\,
	datad => \idbreg|reg[4][27]~regout\,
	combout => \idbreg|Mux36~12_combout\);

-- Location: LCCOMB_X81_Y24_N20
\idbreg|Mux36~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~13_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux36~12_combout\ & ((\idbreg|reg[7][27]~regout\))) # (!\idbreg|Mux36~12_combout\ & (\idbreg|reg[6][27]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux36~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[6][27]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[7][27]~regout\,
	datad => \idbreg|Mux36~12_combout\,
	combout => \idbreg|Mux36~13_combout\);

-- Location: LCCOMB_X88_Y24_N2
\idbreg|Mux36~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~14_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & ((\idbreg|Mux36~13_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][27]~regout\)))) # (!\idbreg|Mux32~3_combout\ & (((\idbreg|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~3_combout\,
	datab => \idbreg|reg[1][27]~regout\,
	datac => \idbreg|Mux36~13_combout\,
	datad => \idbreg|Mux32~4_combout\,
	combout => \idbreg|Mux36~14_combout\);

-- Location: LCCOMB_X88_Y24_N10
\idbreg|Mux36~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux36~14_combout\ & (\idbreg|reg[3][27]~regout\)) # (!\idbreg|Mux36~14_combout\ & ((\idbreg|reg[2][27]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][27]~regout\,
	datab => \idbreg|Mux32~2_combout\,
	datac => \idbreg|reg[2][27]~regout\,
	datad => \idbreg|Mux36~14_combout\,
	combout => \idbreg|Mux36~15_combout\);

-- Location: LCCOMB_X88_Y24_N4
\idbreg|Mux36~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~16_combout\ = (\idbreg|Mux32~0_combout\ & (((\idbreg|Mux32~1_combout\)))) # (!\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\ & (\idbreg|Mux36~11_combout\)) # (!\idbreg|Mux32~1_combout\ & ((\idbreg|Mux36~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux36~11_combout\,
	datac => \idbreg|Mux32~1_combout\,
	datad => \idbreg|Mux36~15_combout\,
	combout => \idbreg|Mux36~16_combout\);

-- Location: LCFF_X87_Y29_N23
\idbreg|reg[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][27]~regout\);

-- Location: LCFF_X88_Y29_N3
\idbreg|reg[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][27]~regout\);

-- Location: LCCOMB_X88_Y29_N2
\idbreg|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~0_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[22][27]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[18][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[22][27]~regout\,
	datac => \idbreg|reg[18][27]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux36~0_combout\);

-- Location: LCFF_X88_Y29_N1
\idbreg|reg[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][27]~regout\);

-- Location: LCFF_X87_Y29_N5
\idbreg|reg[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][27]~regout\);

-- Location: LCCOMB_X88_Y29_N0
\idbreg|Mux36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~1_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux36~0_combout\ & ((\idbreg|reg[30][27]~regout\))) # (!\idbreg|Mux36~0_combout\ & (\idbreg|reg[26][27]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (\idbreg|Mux36~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|Mux36~0_combout\,
	datac => \idbreg|reg[26][27]~regout\,
	datad => \idbreg|reg[30][27]~regout\,
	combout => \idbreg|Mux36~1_combout\);

-- Location: LCFF_X91_Y30_N29
\idbreg|reg[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][27]~regout\);

-- Location: LCFF_X91_Y30_N7
\idbreg|reg[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][27]~regout\);

-- Location: LCFF_X90_Y30_N13
\idbreg|reg[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][27]~regout\);

-- Location: LCCOMB_X91_Y30_N6
\idbreg|Mux36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19)) # ((\idbreg|reg[23][27]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & (!\ifid_pipeline|instruction_out\(19) & 
-- ((\idbreg|reg[19][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[23][27]~regout\,
	datad => \idbreg|reg[19][27]~regout\,
	combout => \idbreg|Mux36~7_combout\);

-- Location: LCCOMB_X91_Y30_N28
\idbreg|Mux36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~8_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux36~7_combout\ & (\idbreg|reg[31][27]~regout\)) # (!\idbreg|Mux36~7_combout\ & ((\idbreg|reg[27][27]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux36~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[31][27]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[27][27]~regout\,
	datad => \idbreg|Mux36~7_combout\,
	combout => \idbreg|Mux36~8_combout\);

-- Location: LCCOMB_X94_Y28_N14
\idbreg|reg[17][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[17][27]~feeder_combout\ = \wbmux4|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux4~1_combout\,
	combout => \idbreg|reg[17][27]~feeder_combout\);

-- Location: LCFF_X94_Y28_N15
\idbreg|reg[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[17][27]~feeder_combout\,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][27]~regout\);

-- Location: LCFF_X93_Y27_N23
\idbreg|reg[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][27]~regout\);

-- Location: LCCOMB_X94_Y28_N4
\idbreg|Mux36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~2_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18)) # ((\idbreg|reg[25][27]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[17][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[17][27]~regout\,
	datad => \idbreg|reg[25][27]~regout\,
	combout => \idbreg|Mux36~2_combout\);

-- Location: LCFF_X93_Y27_N7
\idbreg|reg[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][27]~regout\);

-- Location: LCCOMB_X94_Y28_N2
\idbreg|Mux36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux36~2_combout\ & ((\idbreg|reg[29][27]~regout\))) # (!\idbreg|Mux36~2_combout\ & (\idbreg|reg[21][27]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[21][27]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|Mux36~2_combout\,
	datad => \idbreg|reg[29][27]~regout\,
	combout => \idbreg|Mux36~3_combout\);

-- Location: LCFF_X78_Y28_N9
\idbreg|reg[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][27]~regout\);

-- Location: LCFF_X79_Y26_N17
\idbreg|reg[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][27]~regout\);

-- Location: LCFF_X78_Y28_N19
\idbreg|reg[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][27]~regout\);

-- Location: LCCOMB_X78_Y28_N12
\idbreg|Mux36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~4_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][27]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[24][27]~regout\,
	datad => \idbreg|reg[16][27]~regout\,
	combout => \idbreg|Mux36~4_combout\);

-- Location: LCCOMB_X78_Y28_N8
\idbreg|Mux36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux36~4_combout\ & (\idbreg|reg[28][27]~regout\)) # (!\idbreg|Mux36~4_combout\ & ((\idbreg|reg[20][27]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[28][27]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[20][27]~regout\,
	datad => \idbreg|Mux36~4_combout\,
	combout => \idbreg|Mux36~5_combout\);

-- Location: LCCOMB_X87_Y28_N22
\idbreg|Mux36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~6_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux36~3_combout\)) # (!\ifid_pipeline|instruction_out\(16) 
-- & ((\idbreg|Mux36~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux36~3_combout\,
	datad => \idbreg|Mux36~5_combout\,
	combout => \idbreg|Mux36~6_combout\);

-- Location: LCCOMB_X87_Y28_N24
\idbreg|Mux36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~9_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux36~6_combout\ & ((\idbreg|Mux36~8_combout\))) # (!\idbreg|Mux36~6_combout\ & (\idbreg|Mux36~1_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux36~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux36~1_combout\,
	datac => \idbreg|Mux36~8_combout\,
	datad => \idbreg|Mux36~6_combout\,
	combout => \idbreg|Mux36~9_combout\);

-- Location: LCCOMB_X88_Y24_N30
\idbreg|Mux36~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux36~19_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux36~16_combout\ & (\idbreg|Mux36~18_combout\)) # (!\idbreg|Mux36~16_combout\ & ((\idbreg|Mux36~9_combout\))))) # (!\idbreg|Mux32~0_combout\ & (((\idbreg|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux36~18_combout\,
	datac => \idbreg|Mux36~16_combout\,
	datad => \idbreg|Mux36~9_combout\,
	combout => \idbreg|Mux36~19_combout\);

-- Location: LCFF_X89_Y24_N7
\idex_pipeline|read_data2_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux36~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(27));

-- Location: LCCOMB_X91_Y16_N14
\exula|ShiftRight1~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~69_combout\ = (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_1|Z[0]~1_combout\ & (\idex_pipeline|read_data2_out\(28))) # (!\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|read_data2_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(28),
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \idex_pipeline|read_data2_out\(27),
	combout => \exula|ShiftRight1~69_combout\);

-- Location: LCCOMB_X91_Y16_N4
\exula|ShiftRight1~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~70_combout\ = (\exula|ShiftRight1~69_combout\) # ((\exula|ShiftRight1~36_combout\ & \exmux2_1|Z[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight1~69_combout\,
	datac => \exula|ShiftRight1~36_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight1~70_combout\);

-- Location: LCCOMB_X91_Y15_N2
\exula|ShiftRight0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~88_combout\ = (\exula|ShiftRight0~120_combout\) # ((\exula|ShiftRight0~87_combout\) # ((\exula|ShiftRight0~67_combout\ & \exula|ShiftRight1~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~120_combout\,
	datab => \exula|ShiftRight0~87_combout\,
	datac => \exula|ShiftRight0~67_combout\,
	datad => \exula|ShiftRight1~70_combout\,
	combout => \exula|ShiftRight0~88_combout\);

-- Location: LCCOMB_X92_Y16_N6
\exula|ShiftRight0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~91_combout\ = (\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftRight0~88_combout\)) # (!\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftRight0~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[3]~3_combout\,
	datac => \exula|ShiftRight0~88_combout\,
	datad => \exula|ShiftRight0~90_combout\,
	combout => \exula|ShiftRight0~91_combout\);

-- Location: LCCOMB_X87_Y17_N16
\exula|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~14_combout\ = (\exula|Mux28~13_combout\ & ((\exula|Mux28~12_combout\) # ((!\exula|Mux28~6_combout\)))) # (!\exula|Mux28~13_combout\ & (((\exula|Mux28~6_combout\ & \exula|ShiftRight0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~12_combout\,
	datab => \exula|Mux28~13_combout\,
	datac => \exula|Mux28~6_combout\,
	datad => \exula|ShiftRight0~91_combout\,
	combout => \exula|Mux28~14_combout\);

-- Location: LCCOMB_X91_Y17_N12
\exula|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~15_combout\ = (\exula|Mux28~5_combout\ & (((\exula|Mux28~4_combout\) # (\exula|ShiftRight1~90_combout\)))) # (!\exula|Mux28~5_combout\ & (\exula|Mux28~14_combout\ & (!\exula|Mux28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~5_combout\,
	datab => \exula|Mux28~14_combout\,
	datac => \exula|Mux28~4_combout\,
	datad => \exula|ShiftRight1~90_combout\,
	combout => \exula|Mux28~15_combout\);

-- Location: LCCOMB_X91_Y17_N22
\exula|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~16_combout\ = (\exula|Mux28~4_combout\ & ((\exula|Mux28~15_combout\ & (\exmux2_2|Z[31]~17_combout\)) # (!\exula|Mux28~15_combout\ & ((\exula|Mux28~11_combout\))))) # (!\exula|Mux28~4_combout\ & (((\exula|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~4_combout\,
	datab => \exmux2_2|Z[31]~17_combout\,
	datac => \exula|Mux28~11_combout\,
	datad => \exula|Mux28~15_combout\,
	combout => \exula|Mux28~16_combout\);

-- Location: LCCOMB_X91_Y17_N4
\exula|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~19_combout\ = (\exula|Mux28~21_combout\ & ((\exula|Mux28~16_combout\) # ((!\idex_pipeline|aluOP_out\(3) & \exula|Mux28~18_combout\)))) # (!\exula|Mux28~21_combout\ & (!\idex_pipeline|aluOP_out\(3) & (\exula|Mux28~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~21_combout\,
	datab => \idex_pipeline|aluOP_out\(3),
	datac => \exula|Mux28~18_combout\,
	datad => \exula|Mux28~16_combout\,
	combout => \exula|Mux28~19_combout\);

-- Location: LCFF_X91_Y20_N21
\exmem_pipeline|adress_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux28~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(3));

-- Location: LCCOMB_X92_Y23_N16
\memwb_pipeline|write_data_breg_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|write_data_breg_out[10]~feeder_combout\ = \mem_memdados|altsyncram_component|auto_generated|q_a\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(10),
	combout => \memwb_pipeline|write_data_breg_out[10]~feeder_combout\);

-- Location: LCFF_X92_Y23_N17
\memwb_pipeline|write_data_breg_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|write_data_breg_out[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(10));

-- Location: LCCOMB_X92_Y15_N16
\exula|ShiftRight0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~80_combout\ = (\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight1~48_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~48_combout\,
	datab => \exula|ShiftRight1~50_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftRight0~80_combout\);

-- Location: LCCOMB_X87_Y18_N26
\exula|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux21~4_combout\ = (\idex_pipeline|aluOP_out\(1) & (((!\idex_pipeline|aluOP_out\(0))))) # (!\idex_pipeline|aluOP_out\(1) & ((\exmux2_1|Z[10]~26_combout\ & (!\exmux2_2|Z[10]~8_combout\ & \idex_pipeline|aluOP_out\(0))) # (!\exmux2_1|Z[10]~26_combout\ 
-- & (\exmux2_2|Z[10]~8_combout\ $ (!\idex_pipeline|aluOP_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datab => \exmux2_1|Z[10]~26_combout\,
	datac => \exmux2_2|Z[10]~8_combout\,
	datad => \idex_pipeline|aluOP_out\(0),
	combout => \exula|Mux21~4_combout\);

-- Location: LCCOMB_X90_Y17_N6
\exula|ShiftLeft0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~63_combout\ = (\exmux2_1|Z[2]~0_combout\ & (((\exula|ShiftLeft0~47_combout\)))) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~61_combout\) # ((\exula|ShiftLeft0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~61_combout\,
	datab => \exula|ShiftLeft0~62_combout\,
	datac => \exula|ShiftLeft0~47_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X90_Y17_N12
\exula|ShiftLeft0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~64_combout\ = (\exmux2_1|Z[3]~3_combout\ & (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~34_combout\))) # (!\exmux2_1|Z[3]~3_combout\ & (((\exula|ShiftLeft0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exmux2_1|Z[3]~3_combout\,
	datac => \exula|ShiftLeft0~34_combout\,
	datad => \exula|ShiftLeft0~63_combout\,
	combout => \exula|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X87_Y19_N6
\exula|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux21~3_combout\ = (\exula|ShiftLeft0~140_combout\ & \exula|ShiftLeft0~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \exula|ShiftLeft0~140_combout\,
	datad => \exula|ShiftLeft0~64_combout\,
	combout => \exula|Mux21~3_combout\);

-- Location: LCCOMB_X93_Y15_N28
\exula|ShiftRight0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~81_combout\ = (\exmux2_1|Z[2]~0_combout\ & (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[15]~1_combout\) # (\exula|ShiftRight1~61_combout\)))) # (!\exmux2_1|Z[2]~0_combout\ & (\exmux2_2|Z[15]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[15]~1_combout\,
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exula|ShiftRight1~61_combout\,
	combout => \exula|ShiftRight0~81_combout\);

-- Location: LCCOMB_X92_Y15_N6
\exula|ShiftRight0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~111_combout\ = (!\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftRight0~81_combout\) # ((\exula|ShiftRight0~67_combout\ & \exula|ShiftRight1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exula|ShiftRight0~67_combout\,
	datac => \exula|ShiftRight1~54_combout\,
	datad => \exula|ShiftRight0~81_combout\,
	combout => \exula|ShiftRight0~111_combout\);

-- Location: LCCOMB_X87_Y18_N4
\exula|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux21~5_combout\ = (\exula|Mux28~6_combout\ & ((\exula|Mux21~4_combout\ & (\exula|Mux21~3_combout\)) # (!\exula|Mux21~4_combout\ & ((\exula|ShiftRight0~111_combout\))))) # (!\exula|Mux28~6_combout\ & (\exula|Mux21~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~6_combout\,
	datab => \exula|Mux21~4_combout\,
	datac => \exula|Mux21~3_combout\,
	datad => \exula|ShiftRight0~111_combout\,
	combout => \exula|Mux21~5_combout\);

-- Location: LCCOMB_X92_Y18_N22
\exula|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux21~6_combout\ = (\exula|Mux28~5_combout\ & (\exula|Mux28~4_combout\)) # (!\exula|Mux28~5_combout\ & ((\exula|Mux28~4_combout\ & (\exula|ShiftRight0~80_combout\)) # (!\exula|Mux28~4_combout\ & ((\exula|Mux21~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~5_combout\,
	datab => \exula|Mux28~4_combout\,
	datac => \exula|ShiftRight0~80_combout\,
	datad => \exula|Mux21~5_combout\,
	combout => \exula|Mux21~6_combout\);

-- Location: LCCOMB_X92_Y18_N28
\exula|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux21~7_combout\ = (\exula|Mux28~5_combout\ & ((\exula|Mux21~6_combout\ & (\exmux2_2|Z[31]~17_combout\)) # (!\exula|Mux21~6_combout\ & ((\exula|ShiftRight1~97_combout\))))) # (!\exula|Mux28~5_combout\ & (((\exula|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[31]~17_combout\,
	datab => \exula|ShiftRight1~97_combout\,
	datac => \exula|Mux28~5_combout\,
	datad => \exula|Mux21~6_combout\,
	combout => \exula|Mux21~7_combout\);

-- Location: LCCOMB_X93_Y21_N16
\exula|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux21~8_combout\ = (\exula|Mux21~2_combout\) # ((\exula|Mux22~8_combout\ & \exula|Mux21~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux21~2_combout\,
	datab => \exula|Mux22~8_combout\,
	datad => \exula|Mux21~7_combout\,
	combout => \exula|Mux21~8_combout\);

-- Location: LCCOMB_X93_Y21_N14
\exmem_pipeline|adress_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|adress_out[10]~feeder_combout\ = \exula|Mux21~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exula|Mux21~8_combout\,
	combout => \exmem_pipeline|adress_out[10]~feeder_combout\);

-- Location: LCFF_X93_Y21_N15
\exmem_pipeline|adress_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|adress_out[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(10));

-- Location: LCFF_X93_Y21_N25
\memwb_pipeline|data_ula_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(10));

-- Location: LCCOMB_X93_Y21_N24
\wbmux4|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux21~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(10))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(10),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|data_ula_out\(10),
	datad => \memwb_pipeline|mem_to_reg_out\(1),
	combout => \wbmux4|Mux21~0_combout\);

-- Location: LCCOMB_X93_Y23_N14
\wbmux4|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux21~1_combout\ = (\wbmux4|Mux21~0_combout\) # ((!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|write_data_breg_out\(10) & \memwb_pipeline|mem_to_reg_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|write_data_breg_out\(10),
	datac => \wbmux4|Mux21~0_combout\,
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux21~1_combout\);

-- Location: LCFF_X83_Y23_N17
\idbreg|reg[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][10]~regout\);

-- Location: LCFF_X83_Y23_N23
\idbreg|reg[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][10]~regout\);

-- Location: LCCOMB_X83_Y24_N26
\idbreg|reg[14][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[14][10]~feeder_combout\ = \wbmux4|Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux21~1_combout\,
	combout => \idbreg|reg[14][10]~feeder_combout\);

-- Location: LCFF_X83_Y24_N27
\idbreg|reg[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[14][10]~feeder_combout\,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][10]~regout\);

-- Location: LCCOMB_X83_Y23_N22
\idbreg|Mux53~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~17_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[14][10]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[12][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[12][10]~regout\,
	datad => \idbreg|reg[14][10]~regout\,
	combout => \idbreg|Mux53~17_combout\);

-- Location: LCCOMB_X83_Y23_N16
\idbreg|Mux53~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux53~17_combout\ & (\idbreg|reg[15][10]~regout\)) # (!\idbreg|Mux53~17_combout\ & ((\idbreg|reg[13][10]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux53~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][10]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[13][10]~regout\,
	datad => \idbreg|Mux53~17_combout\,
	combout => \idbreg|Mux53~18_combout\);

-- Location: LCFF_X87_Y30_N1
\idbreg|reg[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][10]~regout\);

-- Location: LCFF_X86_Y30_N15
\idbreg|reg[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][10]~regout\);

-- Location: LCCOMB_X87_Y30_N0
\idbreg|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~1_combout\ = (\idbreg|Mux53~0_combout\ & (((\idbreg|reg[11][10]~regout\)) # (!\ifid_pipeline|instruction_out\(17)))) # (!\idbreg|Mux53~0_combout\ & (\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[10][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux53~0_combout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[10][10]~regout\,
	datad => \idbreg|reg[11][10]~regout\,
	combout => \idbreg|Mux53~1_combout\);

-- Location: LCFF_X87_Y27_N19
\idbreg|reg[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][10]~regout\);

-- Location: LCFF_X92_Y26_N25
\idbreg|reg[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][10]~regout\);

-- Location: LCFF_X87_Y27_N17
\idbreg|reg[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][10]~regout\);

-- Location: LCFF_X83_Y27_N5
\idbreg|reg[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][10]~regout\);

-- Location: LCFF_X83_Y27_N3
\idbreg|reg[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][10]~regout\);

-- Location: LCCOMB_X82_Y27_N16
\idbreg|reg[4][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[4][10]~feeder_combout\ = \wbmux4|Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux21~1_combout\,
	combout => \idbreg|reg[4][10]~feeder_combout\);

-- Location: LCFF_X82_Y27_N17
\idbreg|reg[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[4][10]~feeder_combout\,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][10]~regout\);

-- Location: LCFF_X80_Y27_N21
\idbreg|reg[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][10]~regout\);

-- Location: LCCOMB_X82_Y27_N18
\idbreg|Mux53~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~12_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[6][10]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[4][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[4][10]~regout\,
	datad => \idbreg|reg[6][10]~regout\,
	combout => \idbreg|Mux53~12_combout\);

-- Location: LCCOMB_X83_Y27_N2
\idbreg|Mux53~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~13_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux53~12_combout\ & ((\idbreg|reg[7][10]~regout\))) # (!\idbreg|Mux53~12_combout\ & (\idbreg|reg[5][10]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux53~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[5][10]~regout\,
	datac => \idbreg|reg[7][10]~regout\,
	datad => \idbreg|Mux53~12_combout\,
	combout => \idbreg|Mux53~13_combout\);

-- Location: LCCOMB_X87_Y27_N30
\idbreg|Mux53~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~14_combout\ = (\idbreg|Mux32~3_combout\ & ((\idbreg|Mux32~4_combout\ & ((\idbreg|Mux53~13_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|reg[1][10]~regout\)))) # (!\idbreg|Mux32~3_combout\ & (((\idbreg|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~3_combout\,
	datab => \idbreg|reg[1][10]~regout\,
	datac => \idbreg|Mux32~4_combout\,
	datad => \idbreg|Mux53~13_combout\,
	combout => \idbreg|Mux53~14_combout\);

-- Location: LCCOMB_X87_Y27_N4
\idbreg|Mux53~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux53~14_combout\ & ((\idbreg|reg[3][10]~regout\))) # (!\idbreg|Mux53~14_combout\ & (\idbreg|reg[2][10]~regout\)))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux53~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[2][10]~regout\,
	datac => \idbreg|reg[3][10]~regout\,
	datad => \idbreg|Mux53~14_combout\,
	combout => \idbreg|Mux53~15_combout\);

-- Location: LCFF_X93_Y25_N15
\idbreg|reg[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][10]~regout\);

-- Location: LCFF_X94_Y25_N25
\idbreg|reg[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][10]~regout\);

-- Location: LCCOMB_X93_Y25_N14
\idbreg|Mux53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~2_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][10]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][10]~regout\,
	datad => \idbreg|reg[25][10]~regout\,
	combout => \idbreg|Mux53~2_combout\);

-- Location: LCFF_X92_Y25_N23
\idbreg|reg[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][10]~regout\);

-- Location: LCFF_X93_Y25_N25
\idbreg|reg[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][10]~regout\);

-- Location: LCCOMB_X92_Y25_N22
\idbreg|Mux53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux53~2_combout\ & (\idbreg|reg[29][10]~regout\)) # (!\idbreg|Mux53~2_combout\ & ((\idbreg|reg[21][10]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (\idbreg|Mux53~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|Mux53~2_combout\,
	datac => \idbreg|reg[29][10]~regout\,
	datad => \idbreg|reg[21][10]~regout\,
	combout => \idbreg|Mux53~3_combout\);

-- Location: LCFF_X82_Y28_N7
\idbreg|reg[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][10]~regout\);

-- Location: LCFF_X82_Y28_N13
\idbreg|reg[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][10]~regout\);

-- Location: LCCOMB_X82_Y28_N12
\idbreg|Mux53~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~6_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[24][10]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[16][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[24][10]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[16][10]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux53~6_combout\);

-- Location: LCCOMB_X82_Y28_N6
\idbreg|Mux53~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux53~6_combout\ & ((\idbreg|reg[28][10]~regout\))) # (!\idbreg|Mux53~6_combout\ & (\idbreg|reg[20][10]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[20][10]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[28][10]~regout\,
	datad => \idbreg|Mux53~6_combout\,
	combout => \idbreg|Mux53~7_combout\);

-- Location: LCFF_X86_Y29_N5
\idbreg|reg[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][10]~regout\);

-- Location: LCFF_X87_Y29_N29
\idbreg|reg[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][10]~regout\);

-- Location: LCFF_X86_Y29_N3
\idbreg|reg[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][10]~regout\);

-- Location: LCCOMB_X87_Y29_N18
\idbreg|Mux53~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~4_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[22][10]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[18][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[22][10]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[18][10]~regout\,
	combout => \idbreg|Mux53~4_combout\);

-- Location: LCCOMB_X87_Y29_N28
\idbreg|Mux53~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux53~4_combout\ & ((\idbreg|reg[30][10]~regout\))) # (!\idbreg|Mux53~4_combout\ & (\idbreg|reg[26][10]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux53~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[26][10]~regout\,
	datac => \idbreg|reg[30][10]~regout\,
	datad => \idbreg|Mux53~4_combout\,
	combout => \idbreg|Mux53~5_combout\);

-- Location: LCCOMB_X86_Y27_N30
\idbreg|Mux53~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~8_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux53~5_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|Mux53~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|Mux53~7_combout\,
	datad => \idbreg|Mux53~5_combout\,
	combout => \idbreg|Mux53~8_combout\);

-- Location: LCFF_X91_Y29_N1
\idbreg|reg[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][10]~regout\);

-- Location: LCFF_X90_Y31_N3
\idbreg|reg[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][10]~regout\);

-- Location: LCCOMB_X91_Y31_N4
\idbreg|reg[23][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[23][10]~feeder_combout\ = \wbmux4|Mux21~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux21~1_combout\,
	combout => \idbreg|reg[23][10]~feeder_combout\);

-- Location: LCFF_X91_Y31_N5
\idbreg|reg[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[23][10]~feeder_combout\,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][10]~regout\);

-- Location: LCCOMB_X90_Y31_N18
\idbreg|Mux53~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~9_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[23][10]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[19][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[19][10]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[23][10]~regout\,
	combout => \idbreg|Mux53~9_combout\);

-- Location: LCCOMB_X91_Y29_N10
\idbreg|Mux53~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux53~9_combout\ & ((\idbreg|reg[31][10]~regout\))) # (!\idbreg|Mux53~9_combout\ & (\idbreg|reg[27][10]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux53~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[27][10]~regout\,
	datac => \idbreg|reg[31][10]~regout\,
	datad => \idbreg|Mux53~9_combout\,
	combout => \idbreg|Mux53~10_combout\);

-- Location: LCCOMB_X87_Y27_N28
\idbreg|Mux53~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux53~8_combout\ & ((\idbreg|Mux53~10_combout\))) # (!\idbreg|Mux53~8_combout\ & (\idbreg|Mux53~3_combout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux53~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux53~3_combout\,
	datac => \idbreg|Mux53~8_combout\,
	datad => \idbreg|Mux53~10_combout\,
	combout => \idbreg|Mux53~11_combout\);

-- Location: LCCOMB_X87_Y27_N22
\idbreg|Mux53~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~16_combout\ = (\idbreg|Mux32~1_combout\ & (\idbreg|Mux32~0_combout\)) # (!\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~0_combout\ & ((\idbreg|Mux53~11_combout\))) # (!\idbreg|Mux32~0_combout\ & (\idbreg|Mux53~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux53~15_combout\,
	datad => \idbreg|Mux53~11_combout\,
	combout => \idbreg|Mux53~16_combout\);

-- Location: LCCOMB_X89_Y26_N14
\idbreg|Mux53~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux53~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux53~16_combout\ & (\idbreg|Mux53~18_combout\)) # (!\idbreg|Mux53~16_combout\ & ((\idbreg|Mux53~1_combout\))))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux53~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux53~18_combout\,
	datac => \idbreg|Mux53~1_combout\,
	datad => \idbreg|Mux53~16_combout\,
	combout => \idbreg|Mux53~19_combout\);

-- Location: LCFF_X89_Y26_N21
\idex_pipeline|read_data2_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux53~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(10));

-- Location: LCCOMB_X91_Y19_N16
\exmux2_2|Z[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[10]~8_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|shamnt_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|shamnt_out\(4),
	datac => \idex_pipeline|read_data2_out\(10),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exmux2_2|Z[10]~8_combout\);

-- Location: LCCOMB_X90_Y14_N24
\exula|ShiftRight1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~34_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[12]~5_combout\))) # (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[10]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_2|Z[10]~8_combout\,
	datac => \exmux2_2|Z[12]~5_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight1~34_combout\);

-- Location: LCCOMB_X90_Y14_N16
\exula|ShiftRight0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~46_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[11]~6_combout\))) # (!\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[9]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_2|Z[9]~7_combout\,
	datac => \exmux2_2|Z[11]~6_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight0~46_combout\);

-- Location: LCCOMB_X91_Y14_N6
\exula|ShiftRight0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~64_combout\ = (\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight1~34_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight1~34_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exula|ShiftRight0~46_combout\,
	combout => \exula|ShiftRight0~64_combout\);

-- Location: LCCOMB_X92_Y17_N22
\exula|ShiftRight0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~61_combout\ = (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_1|Z[0]~1_combout\ & (\exmux2_2|Z[14]~4_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_2|Z[13]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exmux2_2|Z[14]~4_combout\,
	datad => \exmux2_2|Z[13]~3_combout\,
	combout => \exula|ShiftRight0~61_combout\);

-- Location: LCCOMB_X87_Y21_N18
\exula|ShiftRight0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~62_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exmux2_1|Z[0]~1_combout\ & (\idex_pipeline|read_data2_out\(16))) # (!\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|read_data2_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(16),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \idex_pipeline|read_data2_out\(15),
	combout => \exula|ShiftRight0~62_combout\);

-- Location: LCCOMB_X92_Y17_N12
\exula|ShiftRight0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~63_combout\ = (\exula|ShiftRight0~61_combout\) # ((\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[15]~1_combout\) # (\exula|ShiftRight0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exula|ShiftRight0~61_combout\,
	datac => \exmux2_2|Z[15]~1_combout\,
	datad => \exula|ShiftRight0~62_combout\,
	combout => \exula|ShiftRight0~63_combout\);

-- Location: LCCOMB_X92_Y17_N30
\exula|ShiftRight0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~65_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight0~63_combout\))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight0~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftRight0~64_combout\,
	datad => \exula|ShiftRight0~63_combout\,
	combout => \exula|ShiftRight0~65_combout\);

-- Location: LCCOMB_X92_Y18_N16
\exula|ShiftRight0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~66_combout\ = (!\exmux2_1|Z[4]~4_combout\ & ((\exula|ShiftRight0~60_combout\) # ((\exmux2_1|Z[3]~3_combout\ & \exula|ShiftRight0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[4]~4_combout\,
	datab => \exula|ShiftRight0~60_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftRight0~65_combout\,
	combout => \exula|ShiftRight0~66_combout\);

-- Location: LCCOMB_X93_Y18_N22
\exula|ShiftRight0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~77_combout\ = (!\exula|ShiftLeft0~28_combout\ & ((\exula|ShiftRight0~66_combout\) # ((\exula|ShiftRight0~76_combout\ & \exmux2_1|Z[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~28_combout\,
	datab => \exula|ShiftRight0~66_combout\,
	datac => \exula|ShiftRight0~76_combout\,
	datad => \exmux2_1|Z[4]~4_combout\,
	combout => \exula|ShiftRight0~77_combout\);

-- Location: LCCOMB_X93_Y18_N16
\exula|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux30~0_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|aluOP_out\(0) & ((\idex_pipeline|aluOP_out\(1)) # (!\exmux2_2|Z[1]~14_combout\)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|aluOP_out\(0) $ (((!\exmux2_2|Z[1]~14_combout\ & 
-- !\idex_pipeline|aluOP_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_2|Z[1]~14_combout\,
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux30~0_combout\);

-- Location: LCCOMB_X93_Y18_N24
\exula|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux30~1_combout\ = (\exula|Mux30~0_combout\ & (((\exula|ShiftRight0~77_combout\) # (!\idex_pipeline|aluOP_out\(1))))) # (!\exula|Mux30~0_combout\ & (\exula|ShiftLeft0~32_combout\ & ((\idex_pipeline|aluOP_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~32_combout\,
	datab => \exula|ShiftRight0~77_combout\,
	datac => \exula|Mux30~0_combout\,
	datad => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux30~1_combout\);

-- Location: LCCOMB_X94_Y18_N0
\exula|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux30~7_combout\ = (\idex_pipeline|aluOP_out\(3) & ((\exula|Mux30~4_combout\ & (\exula|Mux30~6_combout\)) # (!\exula|Mux30~4_combout\ & ((\exula|Mux30~1_combout\))))) # (!\idex_pipeline|aluOP_out\(3) & (((\exula|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(3),
	datab => \exula|Mux30~6_combout\,
	datac => \exula|Mux30~4_combout\,
	datad => \exula|Mux30~1_combout\,
	combout => \exula|Mux30~7_combout\);

-- Location: LCCOMB_X94_Y18_N22
\exmem_pipeline|adress_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|adress_out[1]~feeder_combout\ = \exula|Mux30~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exula|Mux30~7_combout\,
	combout => \exmem_pipeline|adress_out[1]~feeder_combout\);

-- Location: LCFF_X94_Y18_N23
\exmem_pipeline|adress_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|adress_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(1));

-- Location: LCCOMB_X89_Y24_N20
\memwb_pipeline|write_data_breg_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|write_data_breg_out[3]~feeder_combout\ = \mem_memdados|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(3),
	combout => \memwb_pipeline|write_data_breg_out[3]~feeder_combout\);

-- Location: LCFF_X89_Y24_N21
\memwb_pipeline|write_data_breg_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|write_data_breg_out[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(3));

-- Location: LCFF_X83_Y21_N9
\memwb_pipeline|data_ula_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(3));

-- Location: LCCOMB_X83_Y21_N8
\wbmux4|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux28~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(3))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(3),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(3),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux28~0_combout\);

-- Location: LCCOMB_X85_Y24_N2
\wbmux4|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux28~1_combout\ = (\wbmux4|Mux28~0_combout\) # ((\memwb_pipeline|mem_to_reg_out\(0) & (\memwb_pipeline|write_data_breg_out\(3) & !\memwb_pipeline|mem_to_reg_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(0),
	datab => \memwb_pipeline|write_data_breg_out\(3),
	datac => \wbmux4|Mux28~0_combout\,
	datad => \memwb_pipeline|mem_to_reg_out\(1),
	combout => \wbmux4|Mux28~1_combout\);

-- Location: LCCOMB_X79_Y22_N0
\idbreg|reg[14][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[14][3]~feeder_combout\ = \wbmux4|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux28~1_combout\,
	combout => \idbreg|reg[14][3]~feeder_combout\);

-- Location: LCFF_X79_Y22_N1
\idbreg|reg[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[14][3]~feeder_combout\,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][3]~regout\);

-- Location: LCCOMB_X79_Y22_N14
\idbreg|reg[15][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][3]~feeder_combout\ = \wbmux4|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux28~1_combout\,
	combout => \idbreg|reg[15][3]~feeder_combout\);

-- Location: LCFF_X79_Y22_N15
\idbreg|reg[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][3]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][3]~regout\);

-- Location: LCFF_X80_Y27_N31
\idbreg|reg[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][3]~regout\);

-- Location: LCCOMB_X80_Y27_N4
\idbreg|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~17_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22)) # (\idbreg|reg[13][3]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[12][3]~regout\ & (!\ifid_pipeline|instruction_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[12][3]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[13][3]~regout\,
	combout => \idbreg|Mux28~17_combout\);

-- Location: LCCOMB_X79_Y22_N8
\idbreg|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~18_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux28~17_combout\ & ((\idbreg|reg[15][3]~regout\))) # (!\idbreg|Mux28~17_combout\ & (\idbreg|reg[14][3]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[14][3]~regout\,
	datac => \idbreg|reg[15][3]~regout\,
	datad => \idbreg|Mux28~17_combout\,
	combout => \idbreg|Mux28~18_combout\);

-- Location: LCFF_X92_Y31_N17
\idbreg|reg[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][3]~regout\);

-- Location: LCCOMB_X91_Y31_N26
\idbreg|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[23][3]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[19][3]~regout\,
	datad => \idbreg|reg[23][3]~regout\,
	combout => \idbreg|Mux28~7_combout\);

-- Location: LCCOMB_X90_Y27_N10
\idbreg|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux28~7_combout\ & (\idbreg|reg[31][3]~regout\)) # (!\idbreg|Mux28~7_combout\ & ((\idbreg|reg[27][3]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[31][3]~regout\,
	datab => \idbreg|reg[27][3]~regout\,
	datac => \ifid_pipeline|instruction_out\(24),
	datad => \idbreg|Mux28~7_combout\,
	combout => \idbreg|Mux28~8_combout\);

-- Location: LCCOMB_X86_Y31_N28
\idbreg|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~0_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][3]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][3]~regout\,
	datad => \idbreg|reg[18][3]~regout\,
	combout => \idbreg|Mux28~0_combout\);

-- Location: LCCOMB_X86_Y31_N30
\idbreg|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~1_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux28~0_combout\ & (\idbreg|reg[30][3]~regout\)) # (!\idbreg|Mux28~0_combout\ & ((\idbreg|reg[26][3]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[30][3]~regout\,
	datac => \idbreg|reg[26][3]~regout\,
	datad => \idbreg|Mux28~0_combout\,
	combout => \idbreg|Mux28~1_combout\);

-- Location: LCFF_X94_Y25_N17
\idbreg|reg[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][3]~regout\);

-- Location: LCCOMB_X94_Y25_N16
\idbreg|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~2_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23)) # ((\idbreg|reg[25][3]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[17][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[25][3]~regout\,
	datad => \idbreg|reg[17][3]~regout\,
	combout => \idbreg|Mux28~2_combout\);

-- Location: LCCOMB_X93_Y26_N0
\idbreg|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux28~2_combout\ & ((\idbreg|reg[29][3]~regout\))) # (!\idbreg|Mux28~2_combout\ & (\idbreg|reg[21][3]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[21][3]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|Mux28~2_combout\,
	datad => \idbreg|reg[29][3]~regout\,
	combout => \idbreg|Mux28~3_combout\);

-- Location: LCCOMB_X78_Y25_N24
\idbreg|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\ifid_pipeline|instruction_out\(23)) # (\idbreg|reg[24][3]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][3]~regout\ & (!\ifid_pipeline|instruction_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[16][3]~regout\,
	datac => \ifid_pipeline|instruction_out\(23),
	datad => \idbreg|reg[24][3]~regout\,
	combout => \idbreg|Mux28~4_combout\);

-- Location: LCFF_X79_Y25_N21
\idbreg|reg[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][3]~regout\);

-- Location: LCCOMB_X78_Y25_N18
\idbreg|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~5_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux28~4_combout\ & ((\idbreg|reg[28][3]~regout\))) # (!\idbreg|Mux28~4_combout\ & (\idbreg|reg[20][3]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[20][3]~regout\,
	datac => \idbreg|Mux28~4_combout\,
	datad => \idbreg|reg[28][3]~regout\,
	combout => \idbreg|Mux28~5_combout\);

-- Location: LCCOMB_X82_Y22_N10
\idbreg|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~6_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|Mux28~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux28~3_combout\,
	datad => \idbreg|Mux28~5_combout\,
	combout => \idbreg|Mux28~6_combout\);

-- Location: LCCOMB_X83_Y22_N8
\idbreg|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux28~6_combout\ & (\idbreg|Mux28~8_combout\)) # (!\idbreg|Mux28~6_combout\ & ((\idbreg|Mux28~1_combout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux28~8_combout\,
	datac => \idbreg|Mux28~1_combout\,
	datad => \idbreg|Mux28~6_combout\,
	combout => \idbreg|Mux28~9_combout\);

-- Location: LCFF_X83_Y26_N21
\idbreg|reg[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux28~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][3]~regout\);

-- Location: LCCOMB_X82_Y24_N0
\idbreg|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~13_combout\ = (\idbreg|Mux28~12_combout\ & (((\idbreg|reg[7][3]~regout\)) # (!\ifid_pipeline|instruction_out\(22)))) # (!\idbreg|Mux28~12_combout\ & (\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[6][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux28~12_combout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[6][3]~regout\,
	datad => \idbreg|reg[7][3]~regout\,
	combout => \idbreg|Mux28~13_combout\);

-- Location: LCCOMB_X82_Y24_N10
\idbreg|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~14_combout\ = (\idbreg|Mux31~17_combout\ & ((\idbreg|Mux31~18_combout\ & ((\idbreg|Mux28~13_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][3]~regout\)))) # (!\idbreg|Mux31~17_combout\ & (((\idbreg|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][3]~regout\,
	datab => \idbreg|Mux31~17_combout\,
	datac => \idbreg|Mux31~18_combout\,
	datad => \idbreg|Mux28~13_combout\,
	combout => \idbreg|Mux28~14_combout\);

-- Location: LCCOMB_X83_Y26_N10
\idbreg|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux28~14_combout\ & ((\idbreg|reg[3][3]~regout\))) # (!\idbreg|Mux28~14_combout\ & (\idbreg|reg[2][3]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~14_combout\,
	datab => \idbreg|reg[2][3]~regout\,
	datac => \idbreg|reg[3][3]~regout\,
	datad => \idbreg|Mux28~14_combout\,
	combout => \idbreg|Mux28~15_combout\);

-- Location: LCCOMB_X81_Y31_N28
\idbreg|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~10_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[10][3]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[8][3]~regout\,
	datad => \idbreg|reg[10][3]~regout\,
	combout => \idbreg|Mux28~10_combout\);

-- Location: LCCOMB_X82_Y23_N14
\idbreg|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux28~10_combout\ & (\idbreg|reg[11][3]~regout\)) # (!\idbreg|Mux28~10_combout\ & ((\idbreg|reg[9][3]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[11][3]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[9][3]~regout\,
	datad => \idbreg|Mux28~10_combout\,
	combout => \idbreg|Mux28~11_combout\);

-- Location: LCCOMB_X83_Y22_N2
\idbreg|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~16_combout\ = (\idbreg|Mux31~13_combout\ & (\idbreg|Mux31~2_combout\)) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\ & ((\idbreg|Mux28~11_combout\))) # (!\idbreg|Mux31~2_combout\ & (\idbreg|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux28~15_combout\,
	datad => \idbreg|Mux28~11_combout\,
	combout => \idbreg|Mux28~16_combout\);

-- Location: LCCOMB_X83_Y22_N24
\idbreg|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux28~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux28~16_combout\ & (\idbreg|Mux28~18_combout\)) # (!\idbreg|Mux28~16_combout\ & ((\idbreg|Mux28~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux28~18_combout\,
	datac => \idbreg|Mux28~9_combout\,
	datad => \idbreg|Mux28~16_combout\,
	combout => \idbreg|Mux28~19_combout\);

-- Location: LCFF_X83_Y22_N21
\idex_pipeline|read_data1_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux28~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(3));

-- Location: LCCOMB_X86_Y18_N16
\exmux2_1|Z[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[3]~3_combout\ = (\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|shamnt_out\(3)))) # (!\idex_pipeline|aluSRC1_out~regout\ & (\idex_pipeline|read_data1_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|read_data1_out\(3),
	datad => \idex_pipeline|shamnt_out\(3),
	combout => \exmux2_1|Z[3]~3_combout\);

-- Location: LCCOMB_X92_Y16_N8
\exula|ShiftLeft0~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~139_combout\ = (!\exmux2_1|Z[3]~3_combout\ & ((\idex_pipeline|aluSRC1_out~regout\ & ((!\idex_pipeline|shamnt_out\(2)))) # (!\idex_pipeline|aluSRC1_out~regout\ & (!\idex_pipeline|read_data1_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data1_out\(2),
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|shamnt_out\(2),
	datad => \exmux2_1|Z[3]~3_combout\,
	combout => \exula|ShiftLeft0~139_combout\);

-- Location: LCCOMB_X91_Y17_N30
\exula|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux29~2_combout\ = (\exula|ShiftLeft0~34_combout\ & (!\exula|ShiftLeft0~28_combout\ & (\exula|ShiftLeft0~139_combout\ & !\exmux2_1|Z[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~34_combout\,
	datab => \exula|ShiftLeft0~28_combout\,
	datac => \exula|ShiftLeft0~139_combout\,
	datad => \exmux2_1|Z[4]~4_combout\,
	combout => \exula|Mux29~2_combout\);

-- Location: LCCOMB_X93_Y15_N2
\exula|ShiftRight0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~82_combout\ = (\exula|ShiftRight0~81_combout\) # ((\exula|ShiftRight0~67_combout\ & ((\exula|ShiftRight1~53_combout\) # (\exula|ShiftRight1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~53_combout\,
	datab => \exula|ShiftRight1~52_combout\,
	datac => \exula|ShiftRight0~67_combout\,
	datad => \exula|ShiftRight0~81_combout\,
	combout => \exula|ShiftRight0~82_combout\);

-- Location: LCCOMB_X93_Y15_N0
\exula|ShiftRight0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~83_combout\ = (\exula|ShiftRight0~72_combout\ & ((\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight1~56_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~37_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftRight0~72_combout\,
	datad => \exula|ShiftRight1~56_combout\,
	combout => \exula|ShiftRight0~83_combout\);

-- Location: LCCOMB_X93_Y15_N18
\exula|ShiftRight0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~84_combout\ = (\exmux2_2|Z[15]~1_combout\) # ((\exula|ShiftRight0~83_combout\) # ((\exula|ShiftRight0~67_combout\ & \exula|ShiftRight1~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[15]~1_combout\,
	datab => \exula|ShiftRight0~83_combout\,
	datac => \exula|ShiftRight0~67_combout\,
	datad => \exula|ShiftRight1~59_combout\,
	combout => \exula|ShiftRight0~84_combout\);

-- Location: LCCOMB_X93_Y15_N16
\exula|ShiftRight0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~85_combout\ = (\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftRight0~82_combout\)) # (!\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftRight0~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight0~82_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftRight0~84_combout\,
	combout => \exula|ShiftRight0~85_combout\);

-- Location: LCCOMB_X90_Y17_N30
\exula|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux29~4_combout\ = (\exula|Mux29~3_combout\ & ((\exula|Mux29~2_combout\) # ((!\exula|Mux28~6_combout\)))) # (!\exula|Mux29~3_combout\ & (((\exula|Mux28~6_combout\ & \exula|ShiftRight0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux29~3_combout\,
	datab => \exula|Mux29~2_combout\,
	datac => \exula|Mux28~6_combout\,
	datad => \exula|ShiftRight0~85_combout\,
	combout => \exula|Mux29~4_combout\);

-- Location: LCCOMB_X93_Y15_N26
\exula|ShiftRight1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~60_combout\ = (!\exmux2_1|Z[3]~3_combout\ & ((\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight1~57_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight1~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exmux2_1|Z[3]~3_combout\,
	datac => \exula|ShiftRight1~57_combout\,
	datad => \exula|ShiftRight1~59_combout\,
	combout => \exula|ShiftRight1~60_combout\);

-- Location: LCCOMB_X92_Y15_N10
\exula|ShiftRight1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~55_combout\ = (\exmux2_1|Z[3]~3_combout\ & ((\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftRight1~51_combout\))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftRight1~54_combout\,
	datad => \exula|ShiftRight1~51_combout\,
	combout => \exula|ShiftRight1~55_combout\);

-- Location: LCCOMB_X92_Y15_N12
\exula|ShiftRight1~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~89_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & (((\exula|ShiftRight1~60_combout\) # (\exula|ShiftRight1~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|reg_rd_out\(4),
	datac => \exula|ShiftRight1~60_combout\,
	datad => \exula|ShiftRight1~55_combout\,
	combout => \exula|ShiftRight1~89_combout\);

-- Location: LCCOMB_X91_Y17_N26
\exula|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux29~5_combout\ = (\exula|Mux28~5_combout\ & ((\exula|Mux28~4_combout\) # ((\exula|ShiftRight1~89_combout\)))) # (!\exula|Mux28~5_combout\ & (!\exula|Mux28~4_combout\ & (\exula|Mux29~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~5_combout\,
	datab => \exula|Mux28~4_combout\,
	datac => \exula|Mux29~4_combout\,
	datad => \exula|ShiftRight1~89_combout\,
	combout => \exula|Mux29~5_combout\);

-- Location: LCCOMB_X92_Y14_N30
\exula|ShiftRight1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~31_combout\ = (\exmux2_1|Z[0]~1_combout\ & (\exmux2_2|Z[3]~15_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_2|Z[2]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[0]~1_combout\,
	datab => \exmux2_2|Z[3]~15_combout\,
	datac => \exmux2_2|Z[2]~16_combout\,
	combout => \exula|ShiftRight1~31_combout\);

-- Location: LCCOMB_X92_Y14_N26
\exula|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux29~0_combout\ = (\exula|Mux28~2_combout\ & (((!\exula|ShiftLeft0~139_combout\)))) # (!\exula|Mux28~2_combout\ & ((\exula|ShiftLeft0~139_combout\ & ((\exula|ShiftRight1~31_combout\))) # (!\exula|ShiftLeft0~139_combout\ & 
-- (\exula|ShiftRight1~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~45_combout\,
	datab => \exula|ShiftRight1~31_combout\,
	datac => \exula|Mux28~2_combout\,
	datad => \exula|ShiftLeft0~139_combout\,
	combout => \exula|Mux29~0_combout\);

-- Location: LCCOMB_X92_Y14_N22
\exula|ShiftRight1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~30_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exmux2_2|Z[5]~12_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exmux2_2|Z[4]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exmux2_2|Z[4]~13_combout\,
	datad => \exmux2_2|Z[5]~12_combout\,
	combout => \exula|ShiftRight1~30_combout\);

-- Location: LCCOMB_X92_Y14_N28
\exula|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux29~1_combout\ = (\exula|Mux29~0_combout\ & ((\exula|ShiftRight0~80_combout\) # ((!\exula|Mux28~2_combout\)))) # (!\exula|Mux29~0_combout\ & (((\exula|Mux28~2_combout\ & \exula|ShiftRight1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~80_combout\,
	datab => \exula|Mux29~0_combout\,
	datac => \exula|Mux28~2_combout\,
	datad => \exula|ShiftRight1~30_combout\,
	combout => \exula|Mux29~1_combout\);

-- Location: LCCOMB_X91_Y17_N8
\exula|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux29~6_combout\ = (\exula|Mux28~4_combout\ & ((\exula|Mux29~5_combout\ & ((\exmux2_2|Z[31]~17_combout\))) # (!\exula|Mux29~5_combout\ & (\exula|Mux29~1_combout\)))) # (!\exula|Mux28~4_combout\ & (\exula|Mux29~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~4_combout\,
	datab => \exula|Mux29~5_combout\,
	datac => \exula|Mux29~1_combout\,
	datad => \exmux2_2|Z[31]~17_combout\,
	combout => \exula|Mux29~6_combout\);

-- Location: LCCOMB_X87_Y19_N28
\exula|a32~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~104_combout\ = (\exmux2_2|Z[2]~16_combout\ & ((\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|shamnt_out\(2)))) # (!\idex_pipeline|aluSRC1_out~regout\ & (\idex_pipeline|read_data1_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data1_out\(2),
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \exmux2_2|Z[2]~16_combout\,
	datad => \idex_pipeline|shamnt_out\(2),
	combout => \exula|a32~104_combout\);

-- Location: LCCOMB_X87_Y19_N18
\exula|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux29~7_combout\ = (\exula|Mux28~8_combout\ & (((\exula|Add0~9_combout\) # (!\exula|Mux28~7_combout\)))) # (!\exula|Mux28~8_combout\ & (!\exula|a32~104_combout\ & ((\exula|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~8_combout\,
	datab => \exula|a32~104_combout\,
	datac => \exula|Add0~9_combout\,
	datad => \exula|Mux28~7_combout\,
	combout => \exula|Mux29~7_combout\);

-- Location: LCCOMB_X87_Y19_N20
\exula|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux29~8_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exula|Mux29~7_combout\) # ((!\exula|Mux28~9_combout\ & \exmux2_2|Z[2]~16_combout\)))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|Mux29~7_combout\ & ((\exula|Mux28~9_combout\) # 
-- (\exmux2_2|Z[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exula|Mux28~9_combout\,
	datac => \exmux2_2|Z[2]~16_combout\,
	datad => \exula|Mux29~7_combout\,
	combout => \exula|Mux29~8_combout\);

-- Location: LCCOMB_X91_Y17_N2
\exula|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux29~9_combout\ = (\exula|Mux28~21_combout\ & ((\exula|Mux29~6_combout\) # ((!\idex_pipeline|aluOP_out\(3) & \exula|Mux29~8_combout\)))) # (!\exula|Mux28~21_combout\ & (!\idex_pipeline|aluOP_out\(3) & ((\exula|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~21_combout\,
	datab => \idex_pipeline|aluOP_out\(3),
	datac => \exula|Mux29~6_combout\,
	datad => \exula|Mux29~8_combout\,
	combout => \exula|Mux29~9_combout\);

-- Location: LCFF_X85_Y20_N27
\exmem_pipeline|adress_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux29~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(2));

-- Location: LCFF_X85_Y21_N11
\memwb_pipeline|data_ula_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(2));

-- Location: LCCOMB_X85_Y21_N10
\wbmux4|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux29~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(2))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(2),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|data_ula_out\(2),
	datad => \memwb_pipeline|mem_to_reg_out\(1),
	combout => \wbmux4|Mux29~0_combout\);

-- Location: LCCOMB_X85_Y23_N22
\wbmux4|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux29~1_combout\ = (\wbmux4|Mux29~0_combout\) # ((\memwb_pipeline|write_data_breg_out\(2) & (!\memwb_pipeline|mem_to_reg_out\(1) & \memwb_pipeline|mem_to_reg_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|write_data_breg_out\(2),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|mem_to_reg_out\(0),
	datad => \wbmux4|Mux29~0_combout\,
	combout => \wbmux4|Mux29~1_combout\);

-- Location: LCFF_X83_Y23_N13
\idbreg|reg[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][2]~regout\);

-- Location: LCFF_X87_Y23_N21
\idbreg|reg[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][2]~regout\);

-- Location: LCCOMB_X87_Y23_N2
\idbreg|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~17_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\idbreg|reg[14][2]~regout\) # (\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[12][2]~regout\ & ((!\ifid_pipeline|instruction_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[12][2]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[14][2]~regout\,
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux29~17_combout\);

-- Location: LCCOMB_X85_Y23_N12
\idbreg|reg[15][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][2]~feeder_combout\ = \wbmux4|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux29~1_combout\,
	combout => \idbreg|reg[15][2]~feeder_combout\);

-- Location: LCFF_X85_Y23_N13
\idbreg|reg[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][2]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][2]~regout\);

-- Location: LCCOMB_X85_Y23_N30
\idbreg|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~18_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux29~17_combout\ & ((\idbreg|reg[15][2]~regout\))) # (!\idbreg|Mux29~17_combout\ & (\idbreg|reg[13][2]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[13][2]~regout\,
	datac => \idbreg|Mux29~17_combout\,
	datad => \idbreg|reg[15][2]~regout\,
	combout => \idbreg|Mux29~18_combout\);

-- Location: LCCOMB_X82_Y29_N16
\idbreg|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~0_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[9][2]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[9][2]~regout\,
	datad => \idbreg|reg[8][2]~regout\,
	combout => \idbreg|Mux29~0_combout\);

-- Location: LCCOMB_X82_Y22_N4
\idbreg|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~1_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux29~0_combout\ & (\idbreg|reg[11][2]~regout\)) # (!\idbreg|Mux29~0_combout\ & ((\idbreg|reg[10][2]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[11][2]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[10][2]~regout\,
	datad => \idbreg|Mux29~0_combout\,
	combout => \idbreg|Mux29~1_combout\);

-- Location: LCFF_X81_Y24_N29
\idbreg|reg[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][2]~regout\);

-- Location: LCCOMB_X81_Y24_N6
\idbreg|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[6][2]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[4][2]~regout\,
	datab => \idbreg|reg[6][2]~regout\,
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \ifid_pipeline|instruction_out\(22),
	combout => \idbreg|Mux29~12_combout\);

-- Location: LCCOMB_X81_Y24_N28
\idbreg|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux29~12_combout\ & ((\idbreg|reg[7][2]~regout\))) # (!\idbreg|Mux29~12_combout\ & (\idbreg|reg[5][2]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[5][2]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[7][2]~regout\,
	datad => \idbreg|Mux29~12_combout\,
	combout => \idbreg|Mux29~13_combout\);

-- Location: LCCOMB_X85_Y24_N14
\idbreg|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~14_combout\ = (\idbreg|Mux31~17_combout\ & ((\idbreg|Mux31~18_combout\ & ((\idbreg|Mux29~13_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][2]~regout\)))) # (!\idbreg|Mux31~17_combout\ & (\idbreg|Mux31~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~17_combout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|reg[1][2]~regout\,
	datad => \idbreg|Mux29~13_combout\,
	combout => \idbreg|Mux29~14_combout\);

-- Location: LCFF_X86_Y23_N7
\idbreg|reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux29~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][2]~regout\);

-- Location: LCCOMB_X85_Y24_N20
\idbreg|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux29~14_combout\ & (\idbreg|reg[3][2]~regout\)) # (!\idbreg|Mux29~14_combout\ & ((\idbreg|reg[2][2]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~14_combout\,
	datab => \idbreg|reg[3][2]~regout\,
	datac => \idbreg|Mux29~14_combout\,
	datad => \idbreg|reg[2][2]~regout\,
	combout => \idbreg|Mux29~15_combout\);

-- Location: LCCOMB_X79_Y28_N4
\idbreg|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~6_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[24][2]~regout\) # (\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][2]~regout\ & ((!\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][2]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][2]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux29~6_combout\);

-- Location: LCCOMB_X80_Y28_N2
\idbreg|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux29~6_combout\ & (\idbreg|reg[28][2]~regout\)) # (!\idbreg|Mux29~6_combout\ & ((\idbreg|reg[20][2]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[28][2]~regout\,
	datac => \idbreg|Mux29~6_combout\,
	datad => \idbreg|reg[20][2]~regout\,
	combout => \idbreg|Mux29~7_combout\);

-- Location: LCCOMB_X86_Y31_N24
\idbreg|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][2]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][2]~regout\,
	datad => \idbreg|reg[18][2]~regout\,
	combout => \idbreg|Mux29~4_combout\);

-- Location: LCCOMB_X85_Y28_N18
\idbreg|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux29~4_combout\ & ((\idbreg|reg[30][2]~regout\))) # (!\idbreg|Mux29~4_combout\ & (\idbreg|reg[26][2]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[26][2]~regout\,
	datac => \idbreg|reg[30][2]~regout\,
	datad => \idbreg|Mux29~4_combout\,
	combout => \idbreg|Mux29~5_combout\);

-- Location: LCCOMB_X85_Y28_N28
\idbreg|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~8_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21)) # ((\idbreg|Mux29~5_combout\)))) # (!\ifid_pipeline|instruction_out\(22) & (!\ifid_pipeline|instruction_out\(21) & (\idbreg|Mux29~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|Mux29~7_combout\,
	datad => \idbreg|Mux29~5_combout\,
	combout => \idbreg|Mux29~8_combout\);

-- Location: LCCOMB_X90_Y29_N4
\idbreg|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~9_combout\ = (\ifid_pipeline|instruction_out\(23) & (((\ifid_pipeline|instruction_out\(24)) # (\idbreg|reg[23][2]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[19][2]~regout\ & (!\ifid_pipeline|instruction_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[19][2]~regout\,
	datac => \ifid_pipeline|instruction_out\(24),
	datad => \idbreg|reg[23][2]~regout\,
	combout => \idbreg|Mux29~9_combout\);

-- Location: LCCOMB_X90_Y29_N14
\idbreg|reg[31][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[31][2]~feeder_combout\ = \wbmux4|Mux29~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux29~1_combout\,
	combout => \idbreg|reg[31][2]~feeder_combout\);

-- Location: LCFF_X90_Y29_N15
\idbreg|reg[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[31][2]~feeder_combout\,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][2]~regout\);

-- Location: LCCOMB_X90_Y29_N20
\idbreg|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~10_combout\ = (\idbreg|Mux29~9_combout\ & (((\idbreg|reg[31][2]~regout\) # (!\ifid_pipeline|instruction_out\(24))))) # (!\idbreg|Mux29~9_combout\ & (\idbreg|reg[27][2]~regout\ & (\ifid_pipeline|instruction_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[27][2]~regout\,
	datab => \idbreg|Mux29~9_combout\,
	datac => \ifid_pipeline|instruction_out\(24),
	datad => \idbreg|reg[31][2]~regout\,
	combout => \idbreg|Mux29~10_combout\);

-- Location: LCCOMB_X85_Y22_N30
\idbreg|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux29~8_combout\ & ((\idbreg|Mux29~10_combout\))) # (!\idbreg|Mux29~8_combout\ & (\idbreg|Mux29~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux29~3_combout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|Mux29~8_combout\,
	datad => \idbreg|Mux29~10_combout\,
	combout => \idbreg|Mux29~11_combout\);

-- Location: LCCOMB_X85_Y22_N12
\idbreg|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~16_combout\ = (\idbreg|Mux31~2_combout\ & (\idbreg|Mux31~13_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux31~13_combout\ & ((\idbreg|Mux29~11_combout\))) # (!\idbreg|Mux31~13_combout\ & (\idbreg|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux29~15_combout\,
	datad => \idbreg|Mux29~11_combout\,
	combout => \idbreg|Mux29~16_combout\);

-- Location: LCCOMB_X85_Y22_N24
\idbreg|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux29~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux29~16_combout\ & (\idbreg|Mux29~18_combout\)) # (!\idbreg|Mux29~16_combout\ & ((\idbreg|Mux29~1_combout\))))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux29~18_combout\,
	datac => \idbreg|Mux29~1_combout\,
	datad => \idbreg|Mux29~16_combout\,
	combout => \idbreg|Mux29~19_combout\);

-- Location: LCFF_X85_Y22_N25
\idex_pipeline|read_data1_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux29~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(2));

-- Location: LCCOMB_X92_Y16_N24
\exmux2_1|Z[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[2]~0_combout\ = (\idex_pipeline|aluSRC1_out~regout\ & (\idex_pipeline|shamnt_out\(2))) # (!\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|read_data1_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|shamnt_out\(2),
	datad => \idex_pipeline|read_data1_out\(2),
	combout => \exmux2_1|Z[2]~0_combout\);

-- Location: LCCOMB_X91_Y15_N0
\exula|ShiftRight0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~96_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight0~40_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[0]~1_combout\,
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exula|ShiftRight1~29_combout\,
	datad => \exula|ShiftRight0~40_combout\,
	combout => \exula|ShiftRight0~96_combout\);

-- Location: LCCOMB_X92_Y15_N20
\exula|ShiftRight0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~97_combout\ = (\exmux2_1|Z[2]~0_combout\ & (((\exula|ShiftRight0~96_combout\) # (\exmux2_2|Z[15]~1_combout\)))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftRight0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~45_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftRight0~96_combout\,
	datad => \exmux2_2|Z[15]~1_combout\,
	combout => \exula|ShiftRight0~97_combout\);

-- Location: LCCOMB_X90_Y14_N20
\exula|ShiftRight0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~50_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\exmux2_1|Z[0]~1_combout\ & (\exmux2_2|Z[7]~10_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exmux2_2|Z[6]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exmux2_2|Z[7]~10_combout\,
	datad => \exmux2_2|Z[6]~11_combout\,
	combout => \exula|ShiftRight0~50_combout\);

-- Location: LCCOMB_X91_Y14_N26
\exula|ShiftRight0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~95_combout\ = (\exula|ShiftRight0~50_combout\) # ((!\exmux2_1|Z[1]~2_combout\ & \exula|ShiftRight1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exula|ShiftRight0~50_combout\,
	datad => \exula|ShiftRight1~30_combout\,
	combout => \exula|ShiftRight0~95_combout\);

-- Location: LCCOMB_X87_Y16_N26
\exula|ShiftLeft0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~41_combout\ = (\exula|ShiftLeft0~37_combout\) # ((\exula|ShiftLeft0~40_combout\ & !\exmux2_1|Z[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~40_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftLeft0~37_combout\,
	combout => \exula|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X87_Y16_N24
\exula|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux27~4_combout\ = (\exula|ShiftLeft0~41_combout\ & (!\exmux2_1|Z[3]~3_combout\ & \exula|ShiftLeft0~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftLeft0~41_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftLeft0~140_combout\,
	combout => \exula|Mux27~4_combout\);

-- Location: LCCOMB_X90_Y16_N10
\exula|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux27~6_combout\ = (\exula|Mux27~5_combout\ & (((\exula|Mux27~4_combout\) # (!\exula|Mux28~6_combout\)))) # (!\exula|Mux27~5_combout\ & (\exula|ShiftRight0~94_combout\ & ((\exula|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux27~5_combout\,
	datab => \exula|ShiftRight0~94_combout\,
	datac => \exula|Mux27~4_combout\,
	datad => \exula|Mux28~6_combout\,
	combout => \exula|Mux27~6_combout\);

-- Location: LCCOMB_X92_Y17_N20
\exula|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux27~7_combout\ = (\exula|Mux24~4_combout\ & (((\exula|Mux24~5_combout\)))) # (!\exula|Mux24~4_combout\ & ((\exula|Mux24~5_combout\ & ((\exula|Mux27~6_combout\))) # (!\exula|Mux24~5_combout\ & (\exula|ShiftRight0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux24~4_combout\,
	datab => \exula|ShiftRight0~95_combout\,
	datac => \exula|Mux24~5_combout\,
	datad => \exula|Mux27~6_combout\,
	combout => \exula|Mux27~7_combout\);

-- Location: LCCOMB_X92_Y17_N2
\exula|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux27~8_combout\ = (\exula|Mux27~7_combout\ & (((\exula|ShiftRight0~97_combout\) # (!\exula|Mux24~4_combout\)))) # (!\exula|Mux27~7_combout\ & (\exula|ShiftRight0~48_combout\ & ((\exula|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~48_combout\,
	datab => \exula|ShiftRight0~97_combout\,
	datac => \exula|Mux27~7_combout\,
	datad => \exula|Mux24~4_combout\,
	combout => \exula|Mux27~8_combout\);

-- Location: LCCOMB_X91_Y18_N4
\exula|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux27~12_combout\ = (\exula|Mux27~11_combout\ & (((\exmux2_2|Z[31]~17_combout\)) # (!\exula|Mux24~6_combout\))) # (!\exula|Mux27~11_combout\ & (\exula|Mux24~6_combout\ & ((\exula|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux27~11_combout\,
	datab => \exula|Mux24~6_combout\,
	datac => \exmux2_2|Z[31]~17_combout\,
	datad => \exula|Mux27~8_combout\,
	combout => \exula|Mux27~12_combout\);

-- Location: LCCOMB_X83_Y20_N10
\exula|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux27~13_combout\ = (\exula|Mux27~12_combout\ & (((!\idex_pipeline|aluOP_out\(0) & !\idex_pipeline|aluOP_out\(1))) # (!\exula|Mux24~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux24~7_combout\,
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \idex_pipeline|aluOP_out\(1),
	datad => \exula|Mux27~12_combout\,
	combout => \exula|Mux27~13_combout\);

-- Location: LCFF_X83_Y20_N11
\exmem_pipeline|adress_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exula|Mux27~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(4));

-- Location: LCFF_X83_Y21_N29
\memwb_pipeline|data_ula_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(4));

-- Location: LCCOMB_X83_Y21_N28
\wbmux4|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux27~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(4))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(4),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(4),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux27~0_combout\);

-- Location: LCCOMB_X83_Y21_N14
\memwb_pipeline|write_data_breg_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|write_data_breg_out[4]~feeder_combout\ = \mem_memdados|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(4),
	combout => \memwb_pipeline|write_data_breg_out[4]~feeder_combout\);

-- Location: LCFF_X83_Y21_N15
\memwb_pipeline|write_data_breg_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|write_data_breg_out[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(4));

-- Location: LCCOMB_X83_Y21_N0
\wbmux4|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux27~1_combout\ = (\wbmux4|Mux27~0_combout\) # ((\memwb_pipeline|mem_to_reg_out\(0) & (\memwb_pipeline|write_data_breg_out\(4) & !\memwb_pipeline|mem_to_reg_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(0),
	datab => \wbmux4|Mux27~0_combout\,
	datac => \memwb_pipeline|write_data_breg_out\(4),
	datad => \memwb_pipeline|mem_to_reg_out\(1),
	combout => \wbmux4|Mux27~1_combout\);

-- Location: LCFF_X83_Y24_N17
\idbreg|reg[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][4]~regout\);

-- Location: LCCOMB_X83_Y23_N8
\idbreg|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~17_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21)) # ((\idbreg|reg[14][4]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & (!\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[14][4]~regout\,
	datad => \idbreg|reg[12][4]~regout\,
	combout => \idbreg|Mux27~17_combout\);

-- Location: LCCOMB_X83_Y23_N4
\idbreg|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~18_combout\ = (\idbreg|Mux27~17_combout\ & ((\idbreg|reg[15][4]~regout\) # ((!\ifid_pipeline|instruction_out\(21))))) # (!\idbreg|Mux27~17_combout\ & (((\idbreg|reg[13][4]~regout\ & \ifid_pipeline|instruction_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][4]~regout\,
	datab => \idbreg|Mux27~17_combout\,
	datac => \idbreg|reg[13][4]~regout\,
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux27~18_combout\);

-- Location: LCCOMB_X81_Y25_N8
\idbreg|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[6][4]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[4][4]~regout\,
	datad => \idbreg|reg[6][4]~regout\,
	combout => \idbreg|Mux27~12_combout\);

-- Location: LCCOMB_X86_Y25_N20
\idbreg|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux27~12_combout\ & (\idbreg|reg[7][4]~regout\)) # (!\idbreg|Mux27~12_combout\ & ((\idbreg|reg[5][4]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[7][4]~regout\,
	datac => \idbreg|reg[5][4]~regout\,
	datad => \idbreg|Mux27~12_combout\,
	combout => \idbreg|Mux27~13_combout\);

-- Location: LCCOMB_X86_Y25_N18
\idbreg|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux27~13_combout\)) # (!\idbreg|Mux31~17_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|Mux31~17_combout\ & ((\idbreg|reg[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~18_combout\,
	datab => \idbreg|Mux31~17_combout\,
	datac => \idbreg|Mux27~13_combout\,
	datad => \idbreg|reg[1][4]~regout\,
	combout => \idbreg|Mux27~14_combout\);

-- Location: LCCOMB_X87_Y25_N6
\idbreg|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux27~14_combout\ & (\idbreg|reg[3][4]~regout\)) # (!\idbreg|Mux27~14_combout\ & ((\idbreg|reg[2][4]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][4]~regout\,
	datab => \idbreg|reg[2][4]~regout\,
	datac => \idbreg|Mux31~14_combout\,
	datad => \idbreg|Mux27~14_combout\,
	combout => \idbreg|Mux27~15_combout\);

-- Location: LCFF_X94_Y25_N1
\idbreg|reg[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][4]~regout\);

-- Location: LCFF_X94_Y25_N31
\idbreg|reg[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][4]~regout\);

-- Location: LCCOMB_X94_Y25_N0
\idbreg|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~2_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23)) # ((\idbreg|reg[25][4]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[17][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[25][4]~regout\,
	datad => \idbreg|reg[17][4]~regout\,
	combout => \idbreg|Mux27~2_combout\);

-- Location: LCCOMB_X93_Y26_N30
\idbreg|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux27~2_combout\ & (\idbreg|reg[29][4]~regout\)) # (!\idbreg|Mux27~2_combout\ & ((\idbreg|reg[21][4]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[29][4]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[21][4]~regout\,
	datad => \idbreg|Mux27~2_combout\,
	combout => \idbreg|Mux27~3_combout\);

-- Location: LCCOMB_X85_Y29_N2
\idbreg|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~4_combout\ = (\ifid_pipeline|instruction_out\(23) & (((\idbreg|reg[22][4]~regout\) # (\ifid_pipeline|instruction_out\(24))))) # (!\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[18][4]~regout\ & ((!\ifid_pipeline|instruction_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[18][4]~regout\,
	datac => \idbreg|reg[22][4]~regout\,
	datad => \ifid_pipeline|instruction_out\(24),
	combout => \idbreg|Mux27~4_combout\);

-- Location: LCCOMB_X90_Y25_N20
\idbreg|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux27~4_combout\ & ((\idbreg|reg[30][4]~regout\))) # (!\idbreg|Mux27~4_combout\ & (\idbreg|reg[26][4]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[26][4]~regout\,
	datac => \idbreg|reg[30][4]~regout\,
	datad => \idbreg|Mux27~4_combout\,
	combout => \idbreg|Mux27~5_combout\);

-- Location: LCFF_X83_Y28_N7
\idbreg|reg[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux27~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][4]~regout\);

-- Location: LCCOMB_X77_Y28_N10
\idbreg|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~6_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[24][4]~regout\) # ((\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[16][4]~regout\ & !\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[24][4]~regout\,
	datab => \idbreg|reg[16][4]~regout\,
	datac => \ifid_pipeline|instruction_out\(24),
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux27~6_combout\);

-- Location: LCCOMB_X83_Y28_N6
\idbreg|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux27~6_combout\ & ((\idbreg|reg[28][4]~regout\))) # (!\idbreg|Mux27~6_combout\ & (\idbreg|reg[20][4]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[20][4]~regout\,
	datac => \idbreg|reg[28][4]~regout\,
	datad => \idbreg|Mux27~6_combout\,
	combout => \idbreg|Mux27~7_combout\);

-- Location: LCCOMB_X90_Y25_N30
\idbreg|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~8_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|Mux27~5_combout\)) # (!\ifid_pipeline|instruction_out\(22) 
-- & ((\idbreg|Mux27~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux27~5_combout\,
	datad => \idbreg|Mux27~7_combout\,
	combout => \idbreg|Mux27~8_combout\);

-- Location: LCCOMB_X90_Y25_N0
\idbreg|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux27~8_combout\ & (\idbreg|Mux27~10_combout\)) # (!\idbreg|Mux27~8_combout\ & ((\idbreg|Mux27~3_combout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux27~10_combout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|Mux27~3_combout\,
	datad => \idbreg|Mux27~8_combout\,
	combout => \idbreg|Mux27~11_combout\);

-- Location: LCCOMB_X90_Y25_N18
\idbreg|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~16_combout\ = (\idbreg|Mux31~13_combout\ & (((\idbreg|Mux31~2_combout\) # (\idbreg|Mux27~11_combout\)))) # (!\idbreg|Mux31~13_combout\ & (\idbreg|Mux27~15_combout\ & (!\idbreg|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux27~15_combout\,
	datac => \idbreg|Mux31~2_combout\,
	datad => \idbreg|Mux27~11_combout\,
	combout => \idbreg|Mux27~16_combout\);

-- Location: LCCOMB_X90_Y25_N12
\idbreg|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux27~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux27~16_combout\ & ((\idbreg|Mux27~18_combout\))) # (!\idbreg|Mux27~16_combout\ & (\idbreg|Mux27~1_combout\)))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux27~1_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux27~18_combout\,
	datad => \idbreg|Mux27~16_combout\,
	combout => \idbreg|Mux27~19_combout\);

-- Location: LCFF_X90_Y25_N13
\idex_pipeline|read_data1_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux27~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(4));

-- Location: LCCOMB_X92_Y17_N8
\exmux2_1|Z[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[4]~4_combout\ = (\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|shamnt_out\(4)))) # (!\idex_pipeline|aluSRC1_out~regout\ & (\idex_pipeline|read_data1_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|read_data1_out\(4),
	datad => \idex_pipeline|shamnt_out\(4),
	combout => \exmux2_1|Z[4]~4_combout\);

-- Location: LCCOMB_X93_Y18_N26
\exula|ShiftLeft0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~29_combout\ = (\exmux2_2|Z[0]~0_combout\ & (!\exmux2_1|Z[4]~4_combout\ & (!\exula|ShiftLeft0~28_combout\ & \exula|ShiftRight1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[0]~0_combout\,
	datab => \exmux2_1|Z[4]~4_combout\,
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exula|ShiftRight1~28_combout\,
	combout => \exula|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X93_Y18_N8
\exula|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux31~2_combout\ = (\exmux2_2|Z[0]~0_combout\ & (\idex_pipeline|aluOP_out\(0) & ((\idex_pipeline|aluOP_out\(1)) # (!\exmux2_1|Z[0]~1_combout\)))) # (!\exmux2_2|Z[0]~0_combout\ & (\idex_pipeline|aluOP_out\(0) $ (((!\exmux2_1|Z[0]~1_combout\ & 
-- !\idex_pipeline|aluOP_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[0]~0_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux31~2_combout\);

-- Location: LCCOMB_X93_Y18_N28
\exula|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux31~3_combout\ = (\exula|Mux31~2_combout\ & ((\exula|ShiftRight0~55_combout\) # ((!\idex_pipeline|aluOP_out\(1))))) # (!\exula|Mux31~2_combout\ & (((\exula|ShiftLeft0~29_combout\ & \idex_pipeline|aluOP_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~55_combout\,
	datab => \exula|ShiftLeft0~29_combout\,
	datac => \exula|Mux31~2_combout\,
	datad => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux31~3_combout\);

-- Location: LCCOMB_X93_Y18_N30
\exula|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux31~9_combout\ = (!\exula|Mux31~8_combout\ & ((\exula|ShiftRight0~55_combout\) # ((\exula|ShiftLeft0~28_combout\ & \exmux2_2|Z[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~55_combout\,
	datab => \exula|Mux31~8_combout\,
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exmux2_2|Z[31]~17_combout\,
	combout => \exula|Mux31~9_combout\);

-- Location: LCCOMB_X94_Y21_N24
\exula|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux31~5_combout\ = (\exmux2_2|Z[0]~0_combout\ & ((\exmux2_1|Z[0]~1_combout\ & (!\idex_pipeline|aluOP_out\(2))) # (!\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|aluOP_out\(0)))))) # (!\exmux2_2|Z[0]~0_combout\ & (\idex_pipeline|aluOP_out\(0) & 
-- ((\idex_pipeline|aluOP_out\(2)) # (\exmux2_1|Z[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \exmux2_2|Z[0]~0_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \idex_pipeline|aluOP_out\(0),
	combout => \exula|Mux31~5_combout\);

-- Location: LCCOMB_X94_Y21_N8
\exula|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux31~6_combout\ = (\idex_pipeline|aluOP_out\(2) & ((\idex_pipeline|aluOP_out\(1) & ((\exula|Mux31~5_combout\))) # (!\idex_pipeline|aluOP_out\(1) & (\exula|Add0~3_combout\)))) # (!\idex_pipeline|aluOP_out\(2) & ((\idex_pipeline|aluOP_out\(1) & 
-- (\exula|Add0~3_combout\)) # (!\idex_pipeline|aluOP_out\(1) & ((\exula|Mux31~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \exula|Add0~3_combout\,
	datac => \exula|Mux31~5_combout\,
	datad => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux31~6_combout\);

-- Location: LCCOMB_X88_Y22_N2
\exmux2_1|Z[31]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[31]~11_combout\ = (\idex_pipeline|read_data1_out\(31) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data1_out\(31),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[31]~11_combout\);

-- Location: LCCOMB_X91_Y23_N14
\exmux2_2|Z[28]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[28]~20_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|reg_rd_out\(4),
	datad => \idex_pipeline|read_data2_out\(28),
	combout => \exmux2_2|Z[28]~20_combout\);

-- Location: LCCOMB_X89_Y18_N22
\exmux2_2|Z[27]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[27]~21_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(27),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exmux2_2|Z[27]~21_combout\);

-- Location: LCCOMB_X87_Y18_N12
\exmux2_2|Z[26]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[26]~22_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|reg_rd_out\(4),
	datac => \idex_pipeline|read_data2_out\(26),
	combout => \exmux2_2|Z[26]~22_combout\);

-- Location: LCCOMB_X87_Y19_N12
\exmux2_2|Z[25]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[25]~23_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(25),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exmux2_2|Z[25]~23_combout\);

-- Location: LCFF_X80_Y30_N17
\idbreg|reg[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][24]~regout\);

-- Location: LCCOMB_X81_Y30_N6
\idbreg|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~0_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[9][24]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[8][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[8][24]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|reg[9][24]~regout\,
	combout => \idbreg|Mux7~0_combout\);

-- Location: LCCOMB_X86_Y30_N6
\idbreg|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~1_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux7~0_combout\ & ((\idbreg|reg[11][24]~regout\))) # (!\idbreg|Mux7~0_combout\ & (\idbreg|reg[10][24]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[10][24]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[11][24]~regout\,
	datad => \idbreg|Mux7~0_combout\,
	combout => \idbreg|Mux7~1_combout\);

-- Location: LCCOMB_X83_Y30_N6
\idbreg|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[6][24]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[4][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[6][24]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[4][24]~regout\,
	combout => \idbreg|Mux7~12_combout\);

-- Location: LCCOMB_X87_Y30_N30
\idbreg|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux7~12_combout\ & (\idbreg|reg[7][24]~regout\)) # (!\idbreg|Mux7~12_combout\ & ((\idbreg|reg[5][24]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[7][24]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[5][24]~regout\,
	datad => \idbreg|Mux7~12_combout\,
	combout => \idbreg|Mux7~13_combout\);

-- Location: LCCOMB_X88_Y27_N2
\idbreg|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux7~13_combout\) # (!\idbreg|Mux31~17_combout\)))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][24]~regout\ & (\idbreg|Mux31~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][24]~regout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|Mux31~17_combout\,
	datad => \idbreg|Mux7~13_combout\,
	combout => \idbreg|Mux7~14_combout\);

-- Location: LCCOMB_X88_Y27_N16
\idbreg|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux7~14_combout\ & (\idbreg|reg[3][24]~regout\)) # (!\idbreg|Mux7~14_combout\ & ((\idbreg|reg[2][24]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][24]~regout\,
	datab => \idbreg|reg[2][24]~regout\,
	datac => \idbreg|Mux31~14_combout\,
	datad => \idbreg|Mux7~14_combout\,
	combout => \idbreg|Mux7~15_combout\);

-- Location: LCFF_X93_Y27_N15
\idbreg|reg[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][24]~regout\);

-- Location: LCFF_X94_Y27_N31
\idbreg|reg[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][24]~regout\);

-- Location: LCCOMB_X93_Y27_N14
\idbreg|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][24]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][24]~regout\,
	datad => \idbreg|reg[17][24]~regout\,
	combout => \idbreg|Mux7~2_combout\);

-- Location: LCFF_X93_Y27_N5
\idbreg|reg[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][24]~regout\);

-- Location: LCFF_X91_Y27_N29
\idbreg|reg[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][24]~regout\);

-- Location: LCCOMB_X93_Y27_N4
\idbreg|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux7~2_combout\ & (\idbreg|reg[29][24]~regout\)) # (!\idbreg|Mux7~2_combout\ & ((\idbreg|reg[21][24]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (\idbreg|Mux7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|Mux7~2_combout\,
	datac => \idbreg|reg[29][24]~regout\,
	datad => \idbreg|reg[21][24]~regout\,
	combout => \idbreg|Mux7~3_combout\);

-- Location: LCCOMB_X88_Y29_N12
\idbreg|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~4_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24)) # ((\idbreg|reg[22][24]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[18][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[22][24]~regout\,
	datad => \idbreg|reg[18][24]~regout\,
	combout => \idbreg|Mux7~4_combout\);

-- Location: LCCOMB_X88_Y29_N24
\idbreg|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux7~4_combout\ & (\idbreg|reg[30][24]~regout\)) # (!\idbreg|Mux7~4_combout\ & ((\idbreg|reg[26][24]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[30][24]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[26][24]~regout\,
	datad => \idbreg|Mux7~4_combout\,
	combout => \idbreg|Mux7~5_combout\);

-- Location: LCFF_X79_Y28_N13
\idbreg|reg[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux7~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][24]~regout\);

-- Location: LCCOMB_X79_Y28_N12
\idbreg|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~6_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[24][24]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[16][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][24]~regout\,
	datad => \idbreg|reg[16][24]~regout\,
	combout => \idbreg|Mux7~6_combout\);

-- Location: LCCOMB_X78_Y28_N24
\idbreg|reg[20][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[20][24]~feeder_combout\ = \wbmux4|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux7~1_combout\,
	combout => \idbreg|reg[20][24]~feeder_combout\);

-- Location: LCFF_X78_Y28_N25
\idbreg|reg[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[20][24]~feeder_combout\,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][24]~regout\);

-- Location: LCCOMB_X83_Y28_N14
\idbreg|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux7~6_combout\ & (\idbreg|reg[28][24]~regout\)) # (!\idbreg|Mux7~6_combout\ & ((\idbreg|reg[20][24]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[28][24]~regout\,
	datac => \idbreg|Mux7~6_combout\,
	datad => \idbreg|reg[20][24]~regout\,
	combout => \idbreg|Mux7~7_combout\);

-- Location: LCCOMB_X83_Y27_N20
\idbreg|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~8_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|Mux7~5_combout\)) # (!\ifid_pipeline|instruction_out\(22) & 
-- ((\idbreg|Mux7~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux7~5_combout\,
	datad => \idbreg|Mux7~7_combout\,
	combout => \idbreg|Mux7~8_combout\);

-- Location: LCCOMB_X90_Y27_N8
\idbreg|reg[27][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[27][24]~feeder_combout\ = \wbmux4|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux7~1_combout\,
	combout => \idbreg|reg[27][24]~feeder_combout\);

-- Location: LCFF_X90_Y27_N9
\idbreg|reg[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[27][24]~feeder_combout\,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][24]~regout\);

-- Location: LCCOMB_X89_Y29_N4
\idbreg|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~9_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][24]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][24]~regout\,
	datad => \idbreg|reg[19][24]~regout\,
	combout => \idbreg|Mux7~9_combout\);

-- Location: LCCOMB_X90_Y27_N22
\idbreg|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~10_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux7~9_combout\ & ((\idbreg|reg[31][24]~regout\))) # (!\idbreg|Mux7~9_combout\ & (\idbreg|reg[27][24]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[27][24]~regout\,
	datac => \idbreg|reg[31][24]~regout\,
	datad => \idbreg|Mux7~9_combout\,
	combout => \idbreg|Mux7~10_combout\);

-- Location: LCCOMB_X83_Y27_N30
\idbreg|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux7~8_combout\ & ((\idbreg|Mux7~10_combout\))) # (!\idbreg|Mux7~8_combout\ & (\idbreg|Mux7~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & (((\idbreg|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux7~3_combout\,
	datac => \idbreg|Mux7~8_combout\,
	datad => \idbreg|Mux7~10_combout\,
	combout => \idbreg|Mux7~11_combout\);

-- Location: LCCOMB_X88_Y27_N30
\idbreg|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~16_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\) # ((\idbreg|Mux7~11_combout\)))) # (!\idbreg|Mux31~13_combout\ & (!\idbreg|Mux31~2_combout\ & (\idbreg|Mux7~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux7~15_combout\,
	datad => \idbreg|Mux7~11_combout\,
	combout => \idbreg|Mux7~16_combout\);

-- Location: LCCOMB_X88_Y27_N12
\idbreg|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux7~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux7~16_combout\ & (\idbreg|Mux7~18_combout\)) # (!\idbreg|Mux7~16_combout\ & ((\idbreg|Mux7~1_combout\))))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux7~18_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux7~1_combout\,
	datad => \idbreg|Mux7~16_combout\,
	combout => \idbreg|Mux7~19_combout\);

-- Location: LCCOMB_X88_Y27_N14
\idex_pipeline|read_data1_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data1_out[24]~feeder_combout\ = \idbreg|Mux7~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux7~19_combout\,
	combout => \idex_pipeline|read_data1_out[24]~feeder_combout\);

-- Location: LCFF_X88_Y27_N15
\idex_pipeline|read_data1_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data1_out[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(24));

-- Location: LCCOMB_X86_Y20_N20
\exmux2_1|Z[24]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[24]~15_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(24),
	combout => \exmux2_1|Z[24]~15_combout\);

-- Location: LCCOMB_X90_Y19_N30
\exmux2_2|Z[22]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[22]~26_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data2_out\(22),
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exmux2_2|Z[22]~26_combout\);

-- Location: LCCOMB_X88_Y21_N20
\exmux2_1|Z[21]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[21]~6_combout\ = (\idex_pipeline|read_data1_out\(21) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data1_out\(21),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[21]~6_combout\);

-- Location: LCCOMB_X91_Y24_N14
\exmux2_2|Z[17]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[17]~31_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|reg_rd_out\(4),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|read_data2_out\(17),
	combout => \exmux2_2|Z[17]~31_combout\);

-- Location: LCFF_X80_Y24_N17
\idbreg|reg[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][12]~regout\);

-- Location: LCFF_X79_Y24_N29
\idbreg|reg[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][12]~regout\);

-- Location: LCFF_X80_Y24_N31
\idbreg|reg[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][12]~regout\);

-- Location: LCCOMB_X79_Y24_N10
\idbreg|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~17_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[14][12]~regout\) # ((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & (((!\ifid_pipeline|instruction_out\(21) & 
-- \idbreg|reg[12][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[14][12]~regout\,
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|reg[12][12]~regout\,
	combout => \idbreg|Mux19~17_combout\);

-- Location: LCCOMB_X79_Y24_N26
\idbreg|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~18_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux19~17_combout\ & (\idbreg|reg[15][12]~regout\)) # (!\idbreg|Mux19~17_combout\ & ((\idbreg|reg[13][12]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[15][12]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[13][12]~regout\,
	datad => \idbreg|Mux19~17_combout\,
	combout => \idbreg|Mux19~18_combout\);

-- Location: LCCOMB_X94_Y30_N24
\idbreg|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~0_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[9][12]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[8][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[8][12]~regout\,
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|reg[9][12]~regout\,
	combout => \idbreg|Mux19~0_combout\);

-- Location: LCCOMB_X86_Y30_N22
\idbreg|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~1_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux19~0_combout\ & (\idbreg|reg[11][12]~regout\)) # (!\idbreg|Mux19~0_combout\ & ((\idbreg|reg[10][12]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[11][12]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[10][12]~regout\,
	datad => \idbreg|Mux19~0_combout\,
	combout => \idbreg|Mux19~1_combout\);

-- Location: LCFF_X83_Y25_N7
\idbreg|reg[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][12]~regout\);

-- Location: LCCOMB_X86_Y26_N14
\idbreg|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[6][12]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[4][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[4][12]~regout\,
	datad => \idbreg|reg[6][12]~regout\,
	combout => \idbreg|Mux19~12_combout\);

-- Location: LCCOMB_X83_Y25_N6
\idbreg|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux19~12_combout\ & (\idbreg|reg[7][12]~regout\)) # (!\idbreg|Mux19~12_combout\ & ((\idbreg|reg[5][12]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[7][12]~regout\,
	datac => \idbreg|reg[5][12]~regout\,
	datad => \idbreg|Mux19~12_combout\,
	combout => \idbreg|Mux19~13_combout\);

-- Location: LCCOMB_X88_Y25_N22
\idbreg|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~14_combout\ = (\idbreg|Mux31~17_combout\ & ((\idbreg|Mux31~18_combout\ & ((\idbreg|Mux19~13_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][12]~regout\)))) # (!\idbreg|Mux31~17_combout\ & (\idbreg|Mux31~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~17_combout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|reg[1][12]~regout\,
	datad => \idbreg|Mux19~13_combout\,
	combout => \idbreg|Mux19~14_combout\);

-- Location: LCCOMB_X87_Y25_N0
\idbreg|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux19~14_combout\ & ((\idbreg|reg[3][12]~regout\))) # (!\idbreg|Mux19~14_combout\ & (\idbreg|reg[2][12]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~14_combout\,
	datab => \idbreg|reg[2][12]~regout\,
	datac => \idbreg|reg[3][12]~regout\,
	datad => \idbreg|Mux19~14_combout\,
	combout => \idbreg|Mux19~15_combout\);

-- Location: LCCOMB_X90_Y28_N20
\idbreg|reg[31][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[31][12]~feeder_combout\ = \wbmux4|Mux19~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux19~1_combout\,
	combout => \idbreg|reg[31][12]~feeder_combout\);

-- Location: LCFF_X90_Y28_N21
\idbreg|reg[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[31][12]~feeder_combout\,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][12]~regout\);

-- Location: LCCOMB_X89_Y28_N22
\idbreg|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~10_combout\ = (\idbreg|Mux19~9_combout\ & (((\idbreg|reg[31][12]~regout\)) # (!\ifid_pipeline|instruction_out\(24)))) # (!\idbreg|Mux19~9_combout\ & (\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[27][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux19~9_combout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[27][12]~regout\,
	datad => \idbreg|reg[31][12]~regout\,
	combout => \idbreg|Mux19~10_combout\);

-- Location: LCFF_X81_Y28_N23
\idbreg|reg[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux19~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][12]~regout\);

-- Location: LCCOMB_X81_Y28_N22
\idbreg|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~6_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[24][12]~regout\) # (\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][12]~regout\ & 
-- ((!\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][12]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][12]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux19~6_combout\);

-- Location: LCCOMB_X81_Y28_N28
\idbreg|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux19~6_combout\ & (\idbreg|reg[28][12]~regout\)) # (!\idbreg|Mux19~6_combout\ & ((\idbreg|reg[20][12]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[28][12]~regout\,
	datac => \idbreg|reg[20][12]~regout\,
	datad => \idbreg|Mux19~6_combout\,
	combout => \idbreg|Mux19~7_combout\);

-- Location: LCCOMB_X85_Y29_N26
\idbreg|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][12]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][12]~regout\,
	datad => \idbreg|reg[18][12]~regout\,
	combout => \idbreg|Mux19~4_combout\);

-- Location: LCCOMB_X86_Y28_N26
\idbreg|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux19~4_combout\ & (\idbreg|reg[30][12]~regout\)) # (!\idbreg|Mux19~4_combout\ & ((\idbreg|reg[26][12]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[30][12]~regout\,
	datac => \idbreg|reg[26][12]~regout\,
	datad => \idbreg|Mux19~4_combout\,
	combout => \idbreg|Mux19~5_combout\);

-- Location: LCCOMB_X85_Y27_N16
\idbreg|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~8_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux19~5_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux19~7_combout\,
	datad => \idbreg|Mux19~5_combout\,
	combout => \idbreg|Mux19~8_combout\);

-- Location: LCCOMB_X88_Y23_N18
\idbreg|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux19~8_combout\ & ((\idbreg|Mux19~10_combout\))) # (!\idbreg|Mux19~8_combout\ & (\idbreg|Mux19~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux19~3_combout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|Mux19~10_combout\,
	datad => \idbreg|Mux19~8_combout\,
	combout => \idbreg|Mux19~11_combout\);

-- Location: LCCOMB_X88_Y23_N8
\idbreg|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~16_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\) # ((\idbreg|Mux19~11_combout\)))) # (!\idbreg|Mux31~13_combout\ & (!\idbreg|Mux31~2_combout\ & (\idbreg|Mux19~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux19~15_combout\,
	datad => \idbreg|Mux19~11_combout\,
	combout => \idbreg|Mux19~16_combout\);

-- Location: LCCOMB_X89_Y23_N28
\idbreg|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux19~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux19~16_combout\ & (\idbreg|Mux19~18_combout\)) # (!\idbreg|Mux19~16_combout\ & ((\idbreg|Mux19~1_combout\))))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux19~18_combout\,
	datac => \idbreg|Mux19~1_combout\,
	datad => \idbreg|Mux19~16_combout\,
	combout => \idbreg|Mux19~19_combout\);

-- Location: LCFF_X89_Y23_N29
\idex_pipeline|read_data1_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux19~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(12));

-- Location: LCCOMB_X89_Y19_N28
\exmux2_1|Z[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[12]~24_combout\ = (\idex_pipeline|read_data1_out\(12) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idex_pipeline|read_data1_out\(12),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[12]~24_combout\);

-- Location: LCFF_X83_Y23_N29
\idbreg|reg[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][8]~regout\);

-- Location: LCCOMB_X87_Y23_N10
\idbreg|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~17_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[14][8]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[12][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[14][8]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[12][8]~regout\,
	combout => \idbreg|Mux23~17_combout\);

-- Location: LCCOMB_X83_Y22_N22
\idbreg|reg[15][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][8]~feeder_combout\ = \wbmux4|Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux23~1_combout\,
	combout => \idbreg|reg[15][8]~feeder_combout\);

-- Location: LCFF_X83_Y22_N23
\idbreg|reg[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][8]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][8]~regout\);

-- Location: LCCOMB_X83_Y23_N14
\idbreg|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~18_combout\ = (\idbreg|Mux23~17_combout\ & (((\idbreg|reg[15][8]~regout\) # (!\ifid_pipeline|instruction_out\(21))))) # (!\idbreg|Mux23~17_combout\ & (\idbreg|reg[13][8]~regout\ & ((\ifid_pipeline|instruction_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[13][8]~regout\,
	datab => \idbreg|Mux23~17_combout\,
	datac => \idbreg|reg[15][8]~regout\,
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux23~18_combout\);

-- Location: LCFF_X86_Y30_N17
\idbreg|reg[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][8]~regout\);

-- Location: LCCOMB_X82_Y30_N12
\idbreg|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~0_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[9][8]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[8][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[9][8]~regout\,
	datad => \idbreg|reg[8][8]~regout\,
	combout => \idbreg|Mux23~0_combout\);

-- Location: LCCOMB_X86_Y30_N16
\idbreg|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~1_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux23~0_combout\ & ((\idbreg|reg[11][8]~regout\))) # (!\idbreg|Mux23~0_combout\ & (\idbreg|reg[10][8]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[10][8]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[11][8]~regout\,
	datad => \idbreg|Mux23~0_combout\,
	combout => \idbreg|Mux23~1_combout\);

-- Location: LCFF_X87_Y25_N5
\idbreg|reg[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][8]~regout\);

-- Location: LCFF_X83_Y25_N17
\idbreg|reg[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][8]~regout\);

-- Location: LCCOMB_X81_Y25_N26
\idbreg|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~12_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[6][8]~regout\) # ((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & (((\idbreg|reg[4][8]~regout\ & !\ifid_pipeline|instruction_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[6][8]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[4][8]~regout\,
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux23~12_combout\);

-- Location: LCCOMB_X83_Y25_N14
\idbreg|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux23~12_combout\ & ((\idbreg|reg[7][8]~regout\))) # (!\idbreg|Mux23~12_combout\ & (\idbreg|reg[5][8]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[5][8]~regout\,
	datac => \idbreg|reg[7][8]~regout\,
	datad => \idbreg|Mux23~12_combout\,
	combout => \idbreg|Mux23~13_combout\);

-- Location: LCCOMB_X83_Y25_N12
\idbreg|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux23~13_combout\)) # (!\idbreg|Mux31~17_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|Mux31~17_combout\ & ((\idbreg|reg[1][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~18_combout\,
	datab => \idbreg|Mux31~17_combout\,
	datac => \idbreg|Mux23~13_combout\,
	datad => \idbreg|reg[1][8]~regout\,
	combout => \idbreg|Mux23~14_combout\);

-- Location: LCCOMB_X87_Y25_N26
\idbreg|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux23~14_combout\ & (\idbreg|reg[3][8]~regout\)) # (!\idbreg|Mux23~14_combout\ & ((\idbreg|reg[2][8]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~14_combout\,
	datab => \idbreg|reg[3][8]~regout\,
	datac => \idbreg|reg[2][8]~regout\,
	datad => \idbreg|Mux23~14_combout\,
	combout => \idbreg|Mux23~15_combout\);

-- Location: LCCOMB_X93_Y26_N14
\idbreg|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~3_combout\ = (\idbreg|Mux23~2_combout\ & (((\idbreg|reg[29][8]~regout\)) # (!\ifid_pipeline|instruction_out\(23)))) # (!\idbreg|Mux23~2_combout\ & (\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[21][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux23~2_combout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[21][8]~regout\,
	datad => \idbreg|reg[29][8]~regout\,
	combout => \idbreg|Mux23~3_combout\);

-- Location: LCCOMB_X89_Y29_N6
\idbreg|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~9_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][8]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][8]~regout\,
	datad => \idbreg|reg[19][8]~regout\,
	combout => \idbreg|Mux23~9_combout\);

-- Location: LCCOMB_X89_Y30_N26
\idbreg|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~10_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux23~9_combout\ & ((\idbreg|reg[31][8]~regout\))) # (!\idbreg|Mux23~9_combout\ & (\idbreg|reg[27][8]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (\idbreg|Mux23~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|Mux23~9_combout\,
	datac => \idbreg|reg[27][8]~regout\,
	datad => \idbreg|reg[31][8]~regout\,
	combout => \idbreg|Mux23~10_combout\);

-- Location: LCCOMB_X86_Y28_N16
\idbreg|reg[30][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[30][8]~feeder_combout\ = \wbmux4|Mux23~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux23~1_combout\,
	combout => \idbreg|reg[30][8]~feeder_combout\);

-- Location: LCFF_X86_Y28_N17
\idbreg|reg[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[30][8]~feeder_combout\,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][8]~regout\);

-- Location: LCCOMB_X85_Y29_N0
\idbreg|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~4_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24)) # ((\idbreg|reg[22][8]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[18][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[22][8]~regout\,
	datad => \idbreg|reg[18][8]~regout\,
	combout => \idbreg|Mux23~4_combout\);

-- Location: LCCOMB_X86_Y28_N18
\idbreg|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux23~4_combout\ & ((\idbreg|reg[30][8]~regout\))) # (!\idbreg|Mux23~4_combout\ & (\idbreg|reg[26][8]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[26][8]~regout\,
	datac => \idbreg|reg[30][8]~regout\,
	datad => \idbreg|Mux23~4_combout\,
	combout => \idbreg|Mux23~5_combout\);

-- Location: LCCOMB_X81_Y28_N4
\idbreg|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~6_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[24][8]~regout\) # (\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][8]~regout\ & ((!\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][8]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][8]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux23~6_combout\);

-- Location: LCFF_X83_Y28_N25
\idbreg|reg[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux23~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][8]~regout\);

-- Location: LCCOMB_X83_Y28_N24
\idbreg|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux23~6_combout\ & ((\idbreg|reg[28][8]~regout\))) # (!\idbreg|Mux23~6_combout\ & (\idbreg|reg[20][8]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (\idbreg|Mux23~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|Mux23~6_combout\,
	datac => \idbreg|reg[20][8]~regout\,
	datad => \idbreg|reg[28][8]~regout\,
	combout => \idbreg|Mux23~7_combout\);

-- Location: LCCOMB_X92_Y28_N28
\idbreg|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~8_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|Mux23~5_combout\)) # (!\ifid_pipeline|instruction_out\(22) 
-- & ((\idbreg|Mux23~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux23~5_combout\,
	datad => \idbreg|Mux23~7_combout\,
	combout => \idbreg|Mux23~8_combout\);

-- Location: LCCOMB_X92_Y28_N2
\idbreg|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux23~8_combout\ & ((\idbreg|Mux23~10_combout\))) # (!\idbreg|Mux23~8_combout\ & (\idbreg|Mux23~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux23~3_combout\,
	datac => \idbreg|Mux23~10_combout\,
	datad => \idbreg|Mux23~8_combout\,
	combout => \idbreg|Mux23~11_combout\);

-- Location: LCCOMB_X91_Y25_N10
\idbreg|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~16_combout\ = (\idbreg|Mux31~2_combout\ & (\idbreg|Mux31~13_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux31~13_combout\ & ((\idbreg|Mux23~11_combout\))) # (!\idbreg|Mux31~13_combout\ & (\idbreg|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux23~15_combout\,
	datad => \idbreg|Mux23~11_combout\,
	combout => \idbreg|Mux23~16_combout\);

-- Location: LCCOMB_X91_Y25_N12
\idbreg|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux23~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux23~16_combout\ & (\idbreg|Mux23~18_combout\)) # (!\idbreg|Mux23~16_combout\ & ((\idbreg|Mux23~1_combout\))))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux23~18_combout\,
	datac => \idbreg|Mux23~1_combout\,
	datad => \idbreg|Mux23~16_combout\,
	combout => \idbreg|Mux23~19_combout\);

-- Location: LCFF_X91_Y25_N13
\idex_pipeline|read_data1_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux23~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(8));

-- Location: LCCOMB_X90_Y19_N10
\exmux2_1|Z[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[8]~28_combout\ = (\idex_pipeline|read_data1_out\(8) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data1_out\(8),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[8]~28_combout\);

-- Location: LCFF_X86_Y22_N9
\idex_pipeline|read_data1_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux24~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(7));

-- Location: LCCOMB_X90_Y18_N14
\exmux2_1|Z[7]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[7]~29_combout\ = (\idex_pipeline|read_data1_out\(7) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data1_out\(7),
	datac => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[7]~29_combout\);

-- Location: LCCOMB_X88_Y17_N0
\exula|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~1_cout\ = CARRY((\exmux2_2|Z[0]~0_combout\ & !\exmux2_1|Z[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[0]~0_combout\,
	datab => \exmux2_1|Z[0]~1_combout\,
	datad => VCC,
	cout => \exula|LessThan0~1_cout\);

-- Location: LCCOMB_X88_Y17_N2
\exula|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~3_cout\ = CARRY((\exmux2_1|Z[1]~2_combout\ & ((!\exula|LessThan0~1_cout\) # (!\exmux2_2|Z[1]~14_combout\))) # (!\exmux2_1|Z[1]~2_combout\ & (!\exmux2_2|Z[1]~14_combout\ & !\exula|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exmux2_2|Z[1]~14_combout\,
	datad => VCC,
	cin => \exula|LessThan0~1_cout\,
	cout => \exula|LessThan0~3_cout\);

-- Location: LCCOMB_X88_Y17_N4
\exula|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~5_cout\ = CARRY((\exmux2_2|Z[2]~16_combout\ & ((!\exula|LessThan0~3_cout\) # (!\exmux2_1|Z[2]~0_combout\))) # (!\exmux2_2|Z[2]~16_combout\ & (!\exmux2_1|Z[2]~0_combout\ & !\exula|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[2]~16_combout\,
	datab => \exmux2_1|Z[2]~0_combout\,
	datad => VCC,
	cin => \exula|LessThan0~3_cout\,
	cout => \exula|LessThan0~5_cout\);

-- Location: LCCOMB_X88_Y17_N6
\exula|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~7_cout\ = CARRY((\exmux2_1|Z[3]~3_combout\ & ((!\exula|LessThan0~5_cout\) # (!\exmux2_2|Z[3]~15_combout\))) # (!\exmux2_1|Z[3]~3_combout\ & (!\exmux2_2|Z[3]~15_combout\ & !\exula|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exmux2_2|Z[3]~15_combout\,
	datad => VCC,
	cin => \exula|LessThan0~5_cout\,
	cout => \exula|LessThan0~7_cout\);

-- Location: LCCOMB_X88_Y17_N8
\exula|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~9_cout\ = CARRY((\exmux2_2|Z[4]~13_combout\ & ((!\exula|LessThan0~7_cout\) # (!\exmux2_1|Z[4]~4_combout\))) # (!\exmux2_2|Z[4]~13_combout\ & (!\exmux2_1|Z[4]~4_combout\ & !\exula|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[4]~13_combout\,
	datab => \exmux2_1|Z[4]~4_combout\,
	datad => VCC,
	cin => \exula|LessThan0~7_cout\,
	cout => \exula|LessThan0~9_cout\);

-- Location: LCCOMB_X88_Y17_N10
\exula|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~11_cout\ = CARRY((\exmux2_1|Z[5]~31_combout\ & ((!\exula|LessThan0~9_cout\) # (!\exmux2_2|Z[5]~12_combout\))) # (!\exmux2_1|Z[5]~31_combout\ & (!\exmux2_2|Z[5]~12_combout\ & !\exula|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[5]~31_combout\,
	datab => \exmux2_2|Z[5]~12_combout\,
	datad => VCC,
	cin => \exula|LessThan0~9_cout\,
	cout => \exula|LessThan0~11_cout\);

-- Location: LCCOMB_X88_Y17_N12
\exula|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~13_cout\ = CARRY((\exmux2_1|Z[6]~30_combout\ & (\exmux2_2|Z[6]~11_combout\ & !\exula|LessThan0~11_cout\)) # (!\exmux2_1|Z[6]~30_combout\ & ((\exmux2_2|Z[6]~11_combout\) # (!\exula|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[6]~30_combout\,
	datab => \exmux2_2|Z[6]~11_combout\,
	datad => VCC,
	cin => \exula|LessThan0~11_cout\,
	cout => \exula|LessThan0~13_cout\);

-- Location: LCCOMB_X88_Y17_N14
\exula|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~15_cout\ = CARRY((\exmux2_2|Z[7]~10_combout\ & (\exmux2_1|Z[7]~29_combout\ & !\exula|LessThan0~13_cout\)) # (!\exmux2_2|Z[7]~10_combout\ & ((\exmux2_1|Z[7]~29_combout\) # (!\exula|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[7]~10_combout\,
	datab => \exmux2_1|Z[7]~29_combout\,
	datad => VCC,
	cin => \exula|LessThan0~13_cout\,
	cout => \exula|LessThan0~15_cout\);

-- Location: LCCOMB_X88_Y17_N16
\exula|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~17_cout\ = CARRY((\exmux2_2|Z[8]~9_combout\ & ((!\exula|LessThan0~15_cout\) # (!\exmux2_1|Z[8]~28_combout\))) # (!\exmux2_2|Z[8]~9_combout\ & (!\exmux2_1|Z[8]~28_combout\ & !\exula|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[8]~9_combout\,
	datab => \exmux2_1|Z[8]~28_combout\,
	datad => VCC,
	cin => \exula|LessThan0~15_cout\,
	cout => \exula|LessThan0~17_cout\);

-- Location: LCCOMB_X88_Y17_N18
\exula|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~19_cout\ = CARRY((\exmux2_1|Z[9]~27_combout\ & ((!\exula|LessThan0~17_cout\) # (!\exmux2_2|Z[9]~7_combout\))) # (!\exmux2_1|Z[9]~27_combout\ & (!\exmux2_2|Z[9]~7_combout\ & !\exula|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[9]~27_combout\,
	datab => \exmux2_2|Z[9]~7_combout\,
	datad => VCC,
	cin => \exula|LessThan0~17_cout\,
	cout => \exula|LessThan0~19_cout\);

-- Location: LCCOMB_X88_Y17_N20
\exula|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~21_cout\ = CARRY((\exmux2_2|Z[10]~8_combout\ & ((!\exula|LessThan0~19_cout\) # (!\exmux2_1|Z[10]~26_combout\))) # (!\exmux2_2|Z[10]~8_combout\ & (!\exmux2_1|Z[10]~26_combout\ & !\exula|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[10]~8_combout\,
	datab => \exmux2_1|Z[10]~26_combout\,
	datad => VCC,
	cin => \exula|LessThan0~19_cout\,
	cout => \exula|LessThan0~21_cout\);

-- Location: LCCOMB_X88_Y17_N22
\exula|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~23_cout\ = CARRY((\exmux2_2|Z[11]~6_combout\ & (\exmux2_1|Z[11]~25_combout\ & !\exula|LessThan0~21_cout\)) # (!\exmux2_2|Z[11]~6_combout\ & ((\exmux2_1|Z[11]~25_combout\) # (!\exula|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[11]~6_combout\,
	datab => \exmux2_1|Z[11]~25_combout\,
	datad => VCC,
	cin => \exula|LessThan0~21_cout\,
	cout => \exula|LessThan0~23_cout\);

-- Location: LCCOMB_X88_Y17_N24
\exula|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~25_cout\ = CARRY((\exmux2_2|Z[12]~5_combout\ & ((!\exula|LessThan0~23_cout\) # (!\exmux2_1|Z[12]~24_combout\))) # (!\exmux2_2|Z[12]~5_combout\ & (!\exmux2_1|Z[12]~24_combout\ & !\exula|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[12]~5_combout\,
	datab => \exmux2_1|Z[12]~24_combout\,
	datad => VCC,
	cin => \exula|LessThan0~23_cout\,
	cout => \exula|LessThan0~25_cout\);

-- Location: LCCOMB_X88_Y17_N26
\exula|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~27_cout\ = CARRY((\exmux2_2|Z[13]~3_combout\ & (\exmux2_1|Z[13]~23_combout\ & !\exula|LessThan0~25_cout\)) # (!\exmux2_2|Z[13]~3_combout\ & ((\exmux2_1|Z[13]~23_combout\) # (!\exula|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[13]~3_combout\,
	datab => \exmux2_1|Z[13]~23_combout\,
	datad => VCC,
	cin => \exula|LessThan0~25_cout\,
	cout => \exula|LessThan0~27_cout\);

-- Location: LCCOMB_X88_Y17_N28
\exula|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~29_cout\ = CARRY((\exmux2_1|Z[14]~22_combout\ & (\exmux2_2|Z[14]~4_combout\ & !\exula|LessThan0~27_cout\)) # (!\exmux2_1|Z[14]~22_combout\ & ((\exmux2_2|Z[14]~4_combout\) # (!\exula|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[14]~22_combout\,
	datab => \exmux2_2|Z[14]~4_combout\,
	datad => VCC,
	cin => \exula|LessThan0~27_cout\,
	cout => \exula|LessThan0~29_cout\);

-- Location: LCCOMB_X88_Y17_N30
\exula|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~31_cout\ = CARRY((\exmux2_1|Z[15]~21_combout\ & ((!\exula|LessThan0~29_cout\) # (!\exmux2_2|Z[15]~2_combout\))) # (!\exmux2_1|Z[15]~21_combout\ & (!\exmux2_2|Z[15]~2_combout\ & !\exula|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[15]~21_combout\,
	datab => \exmux2_2|Z[15]~2_combout\,
	datad => VCC,
	cin => \exula|LessThan0~29_cout\,
	cout => \exula|LessThan0~31_cout\);

-- Location: LCCOMB_X88_Y16_N0
\exula|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~33_cout\ = CARRY((\exmux2_2|Z[16]~32_combout\ & ((!\exula|LessThan0~31_cout\) # (!\exmux2_1|Z[16]~20_combout\))) # (!\exmux2_2|Z[16]~32_combout\ & (!\exmux2_1|Z[16]~20_combout\ & !\exula|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[16]~32_combout\,
	datab => \exmux2_1|Z[16]~20_combout\,
	datad => VCC,
	cin => \exula|LessThan0~31_cout\,
	cout => \exula|LessThan0~33_cout\);

-- Location: LCCOMB_X88_Y16_N2
\exula|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~35_cout\ = CARRY((\exmux2_1|Z[17]~19_combout\ & ((!\exula|LessThan0~33_cout\) # (!\exmux2_2|Z[17]~31_combout\))) # (!\exmux2_1|Z[17]~19_combout\ & (!\exmux2_2|Z[17]~31_combout\ & !\exula|LessThan0~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[17]~19_combout\,
	datab => \exmux2_2|Z[17]~31_combout\,
	datad => VCC,
	cin => \exula|LessThan0~33_cout\,
	cout => \exula|LessThan0~35_cout\);

-- Location: LCCOMB_X88_Y16_N4
\exula|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~37_cout\ = CARRY((\exmux2_2|Z[18]~30_combout\ & ((!\exula|LessThan0~35_cout\) # (!\exmux2_1|Z[18]~18_combout\))) # (!\exmux2_2|Z[18]~30_combout\ & (!\exmux2_1|Z[18]~18_combout\ & !\exula|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[18]~30_combout\,
	datab => \exmux2_1|Z[18]~18_combout\,
	datad => VCC,
	cin => \exula|LessThan0~35_cout\,
	cout => \exula|LessThan0~37_cout\);

-- Location: LCCOMB_X88_Y16_N6
\exula|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~39_cout\ = CARRY((\exmux2_1|Z[19]~17_combout\ & ((!\exula|LessThan0~37_cout\) # (!\exmux2_2|Z[19]~29_combout\))) # (!\exmux2_1|Z[19]~17_combout\ & (!\exmux2_2|Z[19]~29_combout\ & !\exula|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[19]~17_combout\,
	datab => \exmux2_2|Z[19]~29_combout\,
	datad => VCC,
	cin => \exula|LessThan0~37_cout\,
	cout => \exula|LessThan0~39_cout\);

-- Location: LCCOMB_X88_Y16_N8
\exula|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~41_cout\ = CARRY((\exmux2_2|Z[20]~28_combout\ & ((!\exula|LessThan0~39_cout\) # (!\exmux2_1|Z[20]~5_combout\))) # (!\exmux2_2|Z[20]~28_combout\ & (!\exmux2_1|Z[20]~5_combout\ & !\exula|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[20]~28_combout\,
	datab => \exmux2_1|Z[20]~5_combout\,
	datad => VCC,
	cin => \exula|LessThan0~39_cout\,
	cout => \exula|LessThan0~41_cout\);

-- Location: LCCOMB_X88_Y16_N10
\exula|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~43_cout\ = CARRY((\exmux2_2|Z[21]~27_combout\ & (\exmux2_1|Z[21]~6_combout\ & !\exula|LessThan0~41_cout\)) # (!\exmux2_2|Z[21]~27_combout\ & ((\exmux2_1|Z[21]~6_combout\) # (!\exula|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[21]~27_combout\,
	datab => \exmux2_1|Z[21]~6_combout\,
	datad => VCC,
	cin => \exula|LessThan0~41_cout\,
	cout => \exula|LessThan0~43_cout\);

-- Location: LCCOMB_X88_Y16_N12
\exula|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~45_cout\ = CARRY((\exmux2_1|Z[22]~7_combout\ & (\exmux2_2|Z[22]~26_combout\ & !\exula|LessThan0~43_cout\)) # (!\exmux2_1|Z[22]~7_combout\ & ((\exmux2_2|Z[22]~26_combout\) # (!\exula|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[22]~7_combout\,
	datab => \exmux2_2|Z[22]~26_combout\,
	datad => VCC,
	cin => \exula|LessThan0~43_cout\,
	cout => \exula|LessThan0~45_cout\);

-- Location: LCCOMB_X88_Y16_N14
\exula|LessThan0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~47_cout\ = CARRY((\exmux2_2|Z[23]~25_combout\ & (\exmux2_1|Z[23]~16_combout\ & !\exula|LessThan0~45_cout\)) # (!\exmux2_2|Z[23]~25_combout\ & ((\exmux2_1|Z[23]~16_combout\) # (!\exula|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[23]~25_combout\,
	datab => \exmux2_1|Z[23]~16_combout\,
	datad => VCC,
	cin => \exula|LessThan0~45_cout\,
	cout => \exula|LessThan0~47_cout\);

-- Location: LCCOMB_X88_Y16_N16
\exula|LessThan0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~49_cout\ = CARRY((\exmux2_2|Z[24]~24_combout\ & ((!\exula|LessThan0~47_cout\) # (!\exmux2_1|Z[24]~15_combout\))) # (!\exmux2_2|Z[24]~24_combout\ & (!\exmux2_1|Z[24]~15_combout\ & !\exula|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[24]~24_combout\,
	datab => \exmux2_1|Z[24]~15_combout\,
	datad => VCC,
	cin => \exula|LessThan0~47_cout\,
	cout => \exula|LessThan0~49_cout\);

-- Location: LCCOMB_X88_Y16_N18
\exula|LessThan0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~51_cout\ = CARRY((\exmux2_1|Z[25]~14_combout\ & ((!\exula|LessThan0~49_cout\) # (!\exmux2_2|Z[25]~23_combout\))) # (!\exmux2_1|Z[25]~14_combout\ & (!\exmux2_2|Z[25]~23_combout\ & !\exula|LessThan0~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[25]~14_combout\,
	datab => \exmux2_2|Z[25]~23_combout\,
	datad => VCC,
	cin => \exula|LessThan0~49_cout\,
	cout => \exula|LessThan0~51_cout\);

-- Location: LCCOMB_X88_Y16_N20
\exula|LessThan0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~53_cout\ = CARRY((\exmux2_1|Z[26]~8_combout\ & (\exmux2_2|Z[26]~22_combout\ & !\exula|LessThan0~51_cout\)) # (!\exmux2_1|Z[26]~8_combout\ & ((\exmux2_2|Z[26]~22_combout\) # (!\exula|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[26]~8_combout\,
	datab => \exmux2_2|Z[26]~22_combout\,
	datad => VCC,
	cin => \exula|LessThan0~51_cout\,
	cout => \exula|LessThan0~53_cout\);

-- Location: LCCOMB_X88_Y16_N22
\exula|LessThan0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~55_cout\ = CARRY((\exmux2_1|Z[27]~9_combout\ & ((!\exula|LessThan0~53_cout\) # (!\exmux2_2|Z[27]~21_combout\))) # (!\exmux2_1|Z[27]~9_combout\ & (!\exmux2_2|Z[27]~21_combout\ & !\exula|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[27]~9_combout\,
	datab => \exmux2_2|Z[27]~21_combout\,
	datad => VCC,
	cin => \exula|LessThan0~53_cout\,
	cout => \exula|LessThan0~55_cout\);

-- Location: LCCOMB_X88_Y16_N24
\exula|LessThan0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~57_cout\ = CARRY((\exmux2_1|Z[28]~10_combout\ & (\exmux2_2|Z[28]~20_combout\ & !\exula|LessThan0~55_cout\)) # (!\exmux2_1|Z[28]~10_combout\ & ((\exmux2_2|Z[28]~20_combout\) # (!\exula|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[28]~10_combout\,
	datab => \exmux2_2|Z[28]~20_combout\,
	datad => VCC,
	cin => \exula|LessThan0~55_cout\,
	cout => \exula|LessThan0~57_cout\);

-- Location: LCCOMB_X88_Y16_N26
\exula|LessThan0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~59_cout\ = CARRY((\exmux2_1|Z[29]~13_combout\ & ((!\exula|LessThan0~57_cout\) # (!\exmux2_2|Z[29]~19_combout\))) # (!\exmux2_1|Z[29]~13_combout\ & (!\exmux2_2|Z[29]~19_combout\ & !\exula|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[29]~13_combout\,
	datab => \exmux2_2|Z[29]~19_combout\,
	datad => VCC,
	cin => \exula|LessThan0~57_cout\,
	cout => \exula|LessThan0~59_cout\);

-- Location: LCCOMB_X88_Y16_N28
\exula|LessThan0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~61_cout\ = CARRY((\exmux2_1|Z[30]~12_combout\ & (\exmux2_2|Z[30]~18_combout\ & !\exula|LessThan0~59_cout\)) # (!\exmux2_1|Z[30]~12_combout\ & ((\exmux2_2|Z[30]~18_combout\) # (!\exula|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[30]~12_combout\,
	datab => \exmux2_2|Z[30]~18_combout\,
	datad => VCC,
	cin => \exula|LessThan0~59_cout\,
	cout => \exula|LessThan0~61_cout\);

-- Location: LCCOMB_X88_Y16_N30
\exula|LessThan0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|LessThan0~62_combout\ = (\exmux2_2|Z[31]~17_combout\ & (\exmux2_1|Z[31]~11_combout\ & \exula|LessThan0~61_cout\)) # (!\exmux2_2|Z[31]~17_combout\ & ((\exmux2_1|Z[31]~11_combout\) # (\exula|LessThan0~61_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[31]~17_combout\,
	datab => \exmux2_1|Z[31]~11_combout\,
	cin => \exula|LessThan0~61_cout\,
	combout => \exula|LessThan0~62_combout\);

-- Location: LCCOMB_X93_Y20_N28
\exula|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux31~11_combout\ = (!\idex_pipeline|aluOP_out\(0) & (\idex_pipeline|aluOP_out\(1) & \exula|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(0),
	datab => \idex_pipeline|aluOP_out\(1),
	datad => \exula|LessThan0~62_combout\,
	combout => \exula|Mux31~11_combout\);

-- Location: LCCOMB_X94_Y21_N4
\exula|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux31~7_combout\ = (\idex_pipeline|aluOP_out\(3) & (\idex_pipeline|aluOP_out\(2))) # (!\idex_pipeline|aluOP_out\(3) & ((\exula|Mux31~6_combout\) # ((\idex_pipeline|aluOP_out\(2) & \exula|Mux31~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \exula|Mux31~6_combout\,
	datac => \exula|Mux31~11_combout\,
	datad => \idex_pipeline|aluOP_out\(3),
	combout => \exula|Mux31~7_combout\);

-- Location: LCCOMB_X94_Y18_N6
\exula|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux31~10_combout\ = (\idex_pipeline|aluOP_out\(3) & ((\exula|Mux31~7_combout\ & ((\exula|Mux31~9_combout\))) # (!\exula|Mux31~7_combout\ & (\exula|Mux31~3_combout\)))) # (!\idex_pipeline|aluOP_out\(3) & (((\exula|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(3),
	datab => \exula|Mux31~3_combout\,
	datac => \exula|Mux31~9_combout\,
	datad => \exula|Mux31~7_combout\,
	combout => \exula|Mux31~10_combout\);

-- Location: LCCOMB_X94_Y18_N28
\exmem_pipeline|adress_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|adress_out[0]~feeder_combout\ = \exula|Mux31~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exula|Mux31~10_combout\,
	combout => \exmem_pipeline|adress_out[0]~feeder_combout\);

-- Location: LCFF_X94_Y18_N29
\exmem_pipeline|adress_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|adress_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(0));

-- Location: LCFF_X93_Y23_N13
\memwb_pipeline|write_data_breg_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(18));

-- Location: LCCOMB_X87_Y15_N14
\exmux2_2|Z[18]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[18]~30_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|read_data2_out\(18),
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exmux2_2|Z[18]~30_combout\);

-- Location: LCCOMB_X91_Y15_N26
\exula|ShiftLeft0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~94_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(15)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(17),
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \idex_pipeline|read_data2_out\(15),
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X90_Y15_N30
\exula|ShiftLeft0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~96_combout\ = (\exula|ShiftRight0~67_combout\ & ((\exula|ShiftLeft0~94_combout\) # ((\exula|ShiftLeft0~95_combout\ & !\exmux2_1|Z[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~95_combout\,
	datab => \exula|ShiftRight0~67_combout\,
	datac => \exula|ShiftLeft0~94_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X90_Y15_N14
\exula|ShiftRight0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~120_combout\ = (\idex_pipeline|reg_rd_out\(4) & (\idex_pipeline|aluSRC2_out~regout\ & !\exmux2_1|Z[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|reg_rd_out\(4),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftRight0~120_combout\);

-- Location: LCCOMB_X90_Y15_N24
\exula|ShiftLeft0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~97_combout\ = (\exula|ShiftLeft0~96_combout\) # ((\exula|ShiftRight0~120_combout\) # ((\exmux2_1|Z[2]~0_combout\ & \exula|ShiftLeft0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exula|ShiftLeft0~96_combout\,
	datac => \exula|ShiftRight0~120_combout\,
	datad => \exula|ShiftLeft0~78_combout\,
	combout => \exula|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X90_Y17_N8
\exula|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux13~4_combout\ = (\exula|Mux12~0_combout\ & ((\exula|Mux12~1_combout\ & ((\exula|ShiftRight0~85_combout\))) # (!\exula|Mux12~1_combout\ & (\exula|Mux13~3_combout\)))) # (!\exula|Mux12~0_combout\ & (((!\exula|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux13~3_combout\,
	datab => \exula|Mux12~0_combout\,
	datac => \exula|Mux12~1_combout\,
	datad => \exula|ShiftRight0~85_combout\,
	combout => \exula|Mux13~4_combout\);

-- Location: LCCOMB_X90_Y17_N18
\exula|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux13~5_combout\ = (\exula|Mux28~20_combout\ & (((\exula|Mux13~4_combout\)))) # (!\exula|Mux28~20_combout\ & ((\exula|Mux13~4_combout\ & (\exula|ShiftLeft0~97_combout\)) # (!\exula|Mux13~4_combout\ & ((\exula|ShiftLeft0~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~20_combout\,
	datab => \exula|ShiftLeft0~97_combout\,
	datac => \exula|Mux13~4_combout\,
	datad => \exula|ShiftLeft0~63_combout\,
	combout => \exula|Mux13~5_combout\);

-- Location: LCCOMB_X93_Y19_N22
\exula|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux13~6_combout\ = (\exula|Mux12~2_combout\ & ((\exula|Mux12~3_combout\ & (\exula|ShiftRight1~89_combout\)) # (!\exula|Mux12~3_combout\ & ((\exula|Mux13~5_combout\))))) # (!\exula|Mux12~2_combout\ & (((!\exula|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~89_combout\,
	datab => \exula|Mux12~2_combout\,
	datac => \exula|Mux12~3_combout\,
	datad => \exula|Mux13~5_combout\,
	combout => \exula|Mux13~6_combout\);

-- Location: LCCOMB_X93_Y19_N20
\exula|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux13~7_combout\ = (\exula|Mux28~9_combout\ & (((\exula|Mux13~6_combout\)))) # (!\exula|Mux28~9_combout\ & ((\exmux2_1|Z[18]~18_combout\ & (!\exmux2_2|Z[18]~30_combout\ & !\exula|Mux13~6_combout\)) # (!\exmux2_1|Z[18]~18_combout\ & 
-- (\exmux2_2|Z[18]~30_combout\ $ (\exula|Mux13~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[18]~18_combout\,
	datab => \exula|Mux28~9_combout\,
	datac => \exmux2_2|Z[18]~30_combout\,
	datad => \exula|Mux13~6_combout\,
	combout => \exula|Mux13~7_combout\);

-- Location: LCCOMB_X89_Y19_N8
\exula|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux13~0_combout\ = (\exula|Mux28~7_combout\ & ((\exula|Mux28~8_combout\ & ((\exula|Add0~57_combout\))) # (!\exula|Mux28~8_combout\ & (!\exula|a32~118_combout\)))) # (!\exula|Mux28~7_combout\ & (((\exula|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|a32~118_combout\,
	datab => \exula|Mux28~7_combout\,
	datac => \exula|Mux28~8_combout\,
	datad => \exula|Add0~57_combout\,
	combout => \exula|Mux13~0_combout\);

-- Location: LCCOMB_X93_Y19_N30
\exula|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux13~1_combout\ = (\exmux2_1|Z[18]~18_combout\ & ((\exula|Mux13~0_combout\) # ((\exmux2_2|Z[18]~30_combout\ & !\exula|Mux28~9_combout\)))) # (!\exmux2_1|Z[18]~18_combout\ & (\exula|Mux13~0_combout\ & ((\exmux2_2|Z[18]~30_combout\) # 
-- (\exula|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[18]~18_combout\,
	datab => \exmux2_2|Z[18]~30_combout\,
	datac => \exula|Mux13~0_combout\,
	datad => \exula|Mux28~9_combout\,
	combout => \exula|Mux13~1_combout\);

-- Location: LCCOMB_X93_Y19_N0
\exula|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux13~2_combout\ = (\exula|Mux14~1_combout\) # ((!\idex_pipeline|aluOP_out\(3) & \exula|Mux13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluOP_out\(3),
	datac => \exula|Mux14~1_combout\,
	datad => \exula|Mux13~1_combout\,
	combout => \exula|Mux13~2_combout\);

-- Location: LCCOMB_X93_Y19_N2
\exula|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux13~8_combout\ = (\exula|Mux13~2_combout\) # ((\exula|Mux14~10_combout\ & \exula|Mux13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|Mux14~10_combout\,
	datac => \exula|Mux13~7_combout\,
	datad => \exula|Mux13~2_combout\,
	combout => \exula|Mux13~8_combout\);

-- Location: LCCOMB_X93_Y22_N24
\exmem_pipeline|adress_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|adress_out[18]~feeder_combout\ = \exula|Mux13~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exula|Mux13~8_combout\,
	combout => \exmem_pipeline|adress_out[18]~feeder_combout\);

-- Location: LCFF_X93_Y22_N25
\exmem_pipeline|adress_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|adress_out[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(18));

-- Location: LCFF_X92_Y23_N15
\memwb_pipeline|data_ula_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(18));

-- Location: LCCOMB_X92_Y23_N14
\wbmux4|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux13~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(18))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(18),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(18),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux13~0_combout\);

-- Location: LCCOMB_X93_Y23_N12
\wbmux4|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux13~1_combout\ = (\wbmux4|Mux13~0_combout\) # ((!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|mem_to_reg_out\(0) & \memwb_pipeline|write_data_breg_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|write_data_breg_out\(18),
	datad => \wbmux4|Mux13~0_combout\,
	combout => \wbmux4|Mux13~1_combout\);

-- Location: LCFF_X83_Y24_N29
\idbreg|reg[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][18]~regout\);

-- Location: LCCOMB_X81_Y24_N22
\idbreg|Mux45~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~17_combout\ = (\ifid_pipeline|instruction_out\(17) & (((\ifid_pipeline|instruction_out\(16)) # (\idbreg|reg[14][18]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[12][18]~regout\ & (!\ifid_pipeline|instruction_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[12][18]~regout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \ifid_pipeline|instruction_out\(16),
	datad => \idbreg|reg[14][18]~regout\,
	combout => \idbreg|Mux45~17_combout\);

-- Location: LCCOMB_X80_Y24_N12
\idbreg|Mux45~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~18_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux45~17_combout\ & ((\idbreg|reg[15][18]~regout\))) # (!\idbreg|Mux45~17_combout\ & (\idbreg|reg[13][18]~regout\)))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (\idbreg|Mux45~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|Mux45~17_combout\,
	datac => \idbreg|reg[13][18]~regout\,
	datad => \idbreg|reg[15][18]~regout\,
	combout => \idbreg|Mux45~18_combout\);

-- Location: LCFF_X87_Y25_N25
\idbreg|reg[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][18]~regout\);

-- Location: LCFF_X87_Y26_N23
\idbreg|reg[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][18]~regout\);

-- Location: LCFF_X87_Y28_N29
\idbreg|reg[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][18]~regout\);

-- Location: LCCOMB_X87_Y28_N28
\idbreg|Mux45~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~12_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|reg[6][18]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|reg[4][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[4][18]~regout\,
	datad => \idbreg|reg[6][18]~regout\,
	combout => \idbreg|Mux45~12_combout\);

-- Location: LCCOMB_X86_Y25_N2
\idbreg|Mux45~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~13_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux45~12_combout\ & (\idbreg|reg[7][18]~regout\)) # (!\idbreg|Mux45~12_combout\ & ((\idbreg|reg[5][18]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[7][18]~regout\,
	datac => \idbreg|reg[5][18]~regout\,
	datad => \idbreg|Mux45~12_combout\,
	combout => \idbreg|Mux45~13_combout\);

-- Location: LCCOMB_X87_Y26_N22
\idbreg|Mux45~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~14_combout\ = (\idbreg|Mux32~4_combout\ & (((\idbreg|Mux45~13_combout\)) # (!\idbreg|Mux32~3_combout\))) # (!\idbreg|Mux32~4_combout\ & (\idbreg|Mux32~3_combout\ & (\idbreg|reg[1][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~4_combout\,
	datab => \idbreg|Mux32~3_combout\,
	datac => \idbreg|reg[1][18]~regout\,
	datad => \idbreg|Mux45~13_combout\,
	combout => \idbreg|Mux45~14_combout\);

-- Location: LCCOMB_X87_Y26_N16
\idbreg|Mux45~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~15_combout\ = (\idbreg|Mux32~2_combout\ & ((\idbreg|Mux45~14_combout\ & (\idbreg|reg[3][18]~regout\)) # (!\idbreg|Mux45~14_combout\ & ((\idbreg|reg[2][18]~regout\))))) # (!\idbreg|Mux32~2_combout\ & (((\idbreg|Mux45~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~2_combout\,
	datab => \idbreg|reg[3][18]~regout\,
	datac => \idbreg|reg[2][18]~regout\,
	datad => \idbreg|Mux45~14_combout\,
	combout => \idbreg|Mux45~15_combout\);

-- Location: LCFF_X94_Y27_N27
\idbreg|reg[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][18]~regout\);

-- Location: LCFF_X93_Y27_N29
\idbreg|reg[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux13~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][18]~regout\);

-- Location: LCCOMB_X94_Y27_N26
\idbreg|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~2_combout\ = (\ifid_pipeline|instruction_out\(18) & (\ifid_pipeline|instruction_out\(19))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[25][18]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[17][18]~regout\,
	datad => \idbreg|reg[25][18]~regout\,
	combout => \idbreg|Mux45~2_combout\);

-- Location: LCCOMB_X93_Y30_N30
\idbreg|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~3_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux45~2_combout\ & ((\idbreg|reg[29][18]~regout\))) # (!\idbreg|Mux45~2_combout\ & (\idbreg|reg[21][18]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[21][18]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[29][18]~regout\,
	datad => \idbreg|Mux45~2_combout\,
	combout => \idbreg|Mux45~3_combout\);

-- Location: LCCOMB_X80_Y29_N20
\idbreg|Mux45~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~6_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19))))) # (!\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19) & ((\idbreg|reg[24][18]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[16][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[16][18]~regout\,
	datac => \idbreg|reg[24][18]~regout\,
	datad => \ifid_pipeline|instruction_out\(19),
	combout => \idbreg|Mux45~6_combout\);

-- Location: LCCOMB_X80_Y29_N0
\idbreg|Mux45~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~7_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux45~6_combout\ & (\idbreg|reg[28][18]~regout\)) # (!\idbreg|Mux45~6_combout\ & ((\idbreg|reg[20][18]~regout\))))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[28][18]~regout\,
	datac => \idbreg|reg[20][18]~regout\,
	datad => \idbreg|Mux45~6_combout\,
	combout => \idbreg|Mux45~7_combout\);

-- Location: LCCOMB_X86_Y29_N24
\idbreg|Mux45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~4_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[22][18]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[18][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[22][18]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \ifid_pipeline|instruction_out\(18),
	datad => \idbreg|reg[18][18]~regout\,
	combout => \idbreg|Mux45~4_combout\);

-- Location: LCCOMB_X87_Y29_N16
\idbreg|Mux45~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~5_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux45~4_combout\ & ((\idbreg|reg[30][18]~regout\))) # (!\idbreg|Mux45~4_combout\ & (\idbreg|reg[26][18]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[26][18]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[30][18]~regout\,
	datad => \idbreg|Mux45~4_combout\,
	combout => \idbreg|Mux45~5_combout\);

-- Location: LCCOMB_X88_Y30_N6
\idbreg|Mux45~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~8_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16)) # ((\idbreg|Mux45~5_combout\)))) # (!\ifid_pipeline|instruction_out\(17) & (!\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux45~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux45~7_combout\,
	datad => \idbreg|Mux45~5_combout\,
	combout => \idbreg|Mux45~8_combout\);

-- Location: LCCOMB_X88_Y30_N20
\idbreg|Mux45~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~11_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux45~8_combout\ & (\idbreg|Mux45~10_combout\)) # (!\idbreg|Mux45~8_combout\ & ((\idbreg|Mux45~3_combout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux45~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux45~10_combout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux45~3_combout\,
	datad => \idbreg|Mux45~8_combout\,
	combout => \idbreg|Mux45~11_combout\);

-- Location: LCCOMB_X87_Y26_N30
\idbreg|Mux45~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~16_combout\ = (\idbreg|Mux32~1_combout\ & (\idbreg|Mux32~0_combout\)) # (!\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~0_combout\ & ((\idbreg|Mux45~11_combout\))) # (!\idbreg|Mux32~0_combout\ & (\idbreg|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~1_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux45~15_combout\,
	datad => \idbreg|Mux45~11_combout\,
	combout => \idbreg|Mux45~16_combout\);

-- Location: LCCOMB_X87_Y22_N14
\idbreg|Mux45~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux45~19_combout\ = (\idbreg|Mux32~1_combout\ & ((\idbreg|Mux45~16_combout\ & ((\idbreg|Mux45~18_combout\))) # (!\idbreg|Mux45~16_combout\ & (\idbreg|Mux45~1_combout\)))) # (!\idbreg|Mux32~1_combout\ & (((\idbreg|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux45~1_combout\,
	datab => \idbreg|Mux32~1_combout\,
	datac => \idbreg|Mux45~18_combout\,
	datad => \idbreg|Mux45~16_combout\,
	combout => \idbreg|Mux45~19_combout\);

-- Location: LCFF_X87_Y22_N15
\idex_pipeline|read_data2_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux45~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(18));

-- Location: LCCOMB_X87_Y22_N8
\exmem_pipeline|write_data_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|write_data_out[18]~feeder_combout\ = \idex_pipeline|read_data2_out\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|read_data2_out\(18),
	combout => \exmem_pipeline|write_data_out[18]~feeder_combout\);

-- Location: LCFF_X87_Y22_N9
\exmem_pipeline|write_data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|write_data_out[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|write_data_out\(18));

-- Location: LCCOMB_X94_Y20_N20
\memwb_pipeline|write_data_breg_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|write_data_breg_out[31]~feeder_combout\ = \mem_memdados|altsyncram_component|auto_generated|q_a\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(31),
	combout => \memwb_pipeline|write_data_breg_out[31]~feeder_combout\);

-- Location: LCFF_X94_Y20_N21
\memwb_pipeline|write_data_breg_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|write_data_breg_out[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(31));

-- Location: LCCOMB_X93_Y20_N2
\exula|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux0~3_combout\ = (\exula|Mux0~2_combout\ & !\idex_pipeline|aluOP_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux0~2_combout\,
	datab => \idex_pipeline|aluOP_out\(1),
	combout => \exula|Mux0~3_combout\);

-- Location: LCCOMB_X87_Y17_N2
\exula|Add0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~99_combout\ = (\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftLeft0~52_combout\)) # (!\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftLeft0~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~52_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftLeft0~82_combout\,
	combout => \exula|Add0~99_combout\);

-- Location: LCCOMB_X91_Y15_N16
\exula|ShiftLeft0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~113_combout\ = (\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(21)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data2_out\(23),
	datac => \idex_pipeline|read_data2_out\(21),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X91_Y15_N6
\exula|ShiftLeft0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~112_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(20)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(22),
	datab => \idex_pipeline|read_data2_out\(20),
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X89_Y15_N20
\exula|ShiftLeft0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~114_combout\ = (\exula|ShiftLeft0~112_combout\) # ((!\exmux2_1|Z[0]~1_combout\ & \exula|ShiftLeft0~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftLeft0~113_combout\,
	datad => \exula|ShiftLeft0~112_combout\,
	combout => \exula|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X87_Y15_N30
\exula|ShiftLeft0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~95_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(16))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(16),
	datac => \idex_pipeline|read_data2_out\(18),
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X90_Y15_N28
\exula|ShiftLeft0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~111_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftLeft0~95_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftLeft0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[0]~1_combout\,
	datab => \exula|ShiftLeft0~98_combout\,
	datac => \exula|ShiftLeft0~95_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X89_Y15_N10
\exula|ShiftLeft0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~115_combout\ = (\exula|ShiftLeft0~111_combout\) # ((!\exmux2_1|Z[2]~0_combout\ & \exula|ShiftLeft0~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftLeft0~114_combout\,
	datad => \exula|ShiftLeft0~111_combout\,
	combout => \exula|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X89_Y15_N6
\exula|ShiftLeft0~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~138_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftLeft0~115_combout\))) # (!\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftLeft0~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~137_combout\,
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftLeft0~115_combout\,
	combout => \exula|ShiftLeft0~138_combout\);

-- Location: LCCOMB_X93_Y16_N24
\exula|Add0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~98_combout\ = (\idex_pipeline|aluOP_out\(0) & (\exula|ShiftRight0~116_combout\)) # (!\idex_pipeline|aluOP_out\(0) & (((\exmux2_2|Z[15]~1_combout\) # (\exula|ShiftLeft0~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~116_combout\,
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \exmux2_2|Z[15]~1_combout\,
	datad => \exula|ShiftLeft0~138_combout\,
	combout => \exula|Add0~98_combout\);

-- Location: LCCOMB_X93_Y20_N12
\exula|Add0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~100_combout\ = (\exmux2_1|Z[4]~4_combout\ & (!\idex_pipeline|aluOP_out\(0) & (\exula|Add0~99_combout\))) # (!\exmux2_1|Z[4]~4_combout\ & (((\exula|Add0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(0),
	datab => \exula|Add0~99_combout\,
	datac => \exmux2_1|Z[4]~4_combout\,
	datad => \exula|Add0~98_combout\,
	combout => \exula|Add0~100_combout\);

-- Location: LCCOMB_X93_Y20_N14
\exula|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux0~4_combout\ = (!\exula|ShiftLeft0~28_combout\ & (!\idex_pipeline|aluOP_out\(2) & (\idex_pipeline|aluOP_out\(1) & \exula|Add0~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~28_combout\,
	datab => \idex_pipeline|aluOP_out\(2),
	datac => \idex_pipeline|aluOP_out\(1),
	datad => \exula|Add0~100_combout\,
	combout => \exula|Mux0~4_combout\);

-- Location: LCCOMB_X93_Y20_N4
\exula|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux0~5_combout\ = (\idex_pipeline|aluOP_out\(3) & (((\exula|Mux0~3_combout\) # (\exula|Mux0~4_combout\)))) # (!\idex_pipeline|aluOP_out\(3) & (\exula|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux0~1_combout\,
	datab => \exula|Mux0~3_combout\,
	datac => \exula|Mux0~4_combout\,
	datad => \idex_pipeline|aluOP_out\(3),
	combout => \exula|Mux0~5_combout\);

-- Location: LCFF_X94_Y20_N17
\exmem_pipeline|adress_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux0~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(31));

-- Location: LCFF_X94_Y20_N19
\memwb_pipeline|data_ula_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(31));

-- Location: LCCOMB_X81_Y21_N0
\idbreg|reg[15][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][31]~feeder_combout\ = \wbmux4|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux0~1_combout\,
	combout => \idbreg|reg[15][31]~feeder_combout\);

-- Location: LCFF_X81_Y21_N1
\idbreg|reg[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][31]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][31]~regout\);

-- Location: LCCOMB_X81_Y22_N12
\idbreg|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~18_combout\ = (\idbreg|Mux0~17_combout\ & ((\idbreg|reg[15][31]~regout\) # ((!\ifid_pipeline|instruction_out\(22))))) # (!\idbreg|Mux0~17_combout\ & (((\ifid_pipeline|instruction_out\(22) & \idbreg|reg[14][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux0~17_combout\,
	datab => \idbreg|reg[15][31]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[14][31]~regout\,
	combout => \idbreg|Mux0~18_combout\);

-- Location: LCFF_X87_Y29_N1
\idbreg|reg[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][31]~regout\);

-- Location: LCCOMB_X88_Y31_N24
\idbreg|reg[18][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[18][31]~feeder_combout\ = \wbmux4|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux0~1_combout\,
	combout => \idbreg|reg[18][31]~feeder_combout\);

-- Location: LCFF_X88_Y31_N25
\idbreg|reg[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[18][31]~feeder_combout\,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][31]~regout\);

-- Location: LCCOMB_X87_Y29_N0
\idbreg|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~0_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][31]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][31]~regout\,
	datad => \idbreg|reg[18][31]~regout\,
	combout => \idbreg|Mux0~0_combout\);

-- Location: LCFF_X87_Y29_N15
\idbreg|reg[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][31]~regout\);

-- Location: LCCOMB_X88_Y31_N6
\idbreg|reg[26][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[26][31]~feeder_combout\ = \wbmux4|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux0~1_combout\,
	combout => \idbreg|reg[26][31]~feeder_combout\);

-- Location: LCFF_X88_Y31_N7
\idbreg|reg[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[26][31]~feeder_combout\,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][31]~regout\);

-- Location: LCCOMB_X87_Y29_N14
\idbreg|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~1_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux0~0_combout\ & (\idbreg|reg[30][31]~regout\)) # (!\idbreg|Mux0~0_combout\ & ((\idbreg|reg[26][31]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (\idbreg|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|Mux0~0_combout\,
	datac => \idbreg|reg[30][31]~regout\,
	datad => \idbreg|reg[26][31]~regout\,
	combout => \idbreg|Mux0~1_combout\);

-- Location: LCFF_X91_Y31_N1
\idbreg|reg[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][31]~regout\);

-- Location: LCFF_X92_Y31_N23
\idbreg|reg[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][31]~regout\);

-- Location: LCCOMB_X92_Y31_N8
\idbreg|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][31]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][31]~regout\,
	datad => \idbreg|reg[19][31]~regout\,
	combout => \idbreg|Mux0~7_combout\);

-- Location: LCFF_X92_Y31_N15
\idbreg|reg[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][31]~regout\);

-- Location: LCFF_X91_Y31_N11
\idbreg|reg[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][31]~regout\);

-- Location: LCCOMB_X91_Y31_N2
\idbreg|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux0~7_combout\ & (\idbreg|reg[31][31]~regout\)) # (!\idbreg|Mux0~7_combout\ & ((\idbreg|reg[27][31]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (\idbreg|Mux0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|Mux0~7_combout\,
	datac => \idbreg|reg[31][31]~regout\,
	datad => \idbreg|reg[27][31]~regout\,
	combout => \idbreg|Mux0~8_combout\);

-- Location: LCFF_X94_Y28_N17
\idbreg|reg[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][31]~regout\);

-- Location: LCFF_X93_Y27_N11
\idbreg|reg[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][31]~regout\);

-- Location: LCFF_X93_Y27_N1
\idbreg|reg[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][31]~regout\);

-- Location: LCFF_X94_Y28_N27
\idbreg|reg[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][31]~regout\);

-- Location: LCCOMB_X93_Y27_N0
\idbreg|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][31]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][31]~regout\,
	datad => \idbreg|reg[17][31]~regout\,
	combout => \idbreg|Mux0~2_combout\);

-- Location: LCCOMB_X93_Y27_N10
\idbreg|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux0~2_combout\ & ((\idbreg|reg[29][31]~regout\))) # (!\idbreg|Mux0~2_combout\ & (\idbreg|reg[21][31]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[21][31]~regout\,
	datac => \idbreg|reg[29][31]~regout\,
	datad => \idbreg|Mux0~2_combout\,
	combout => \idbreg|Mux0~3_combout\);

-- Location: LCFF_X79_Y29_N3
\idbreg|reg[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][31]~regout\);

-- Location: LCCOMB_X78_Y29_N14
\idbreg|reg[16][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[16][31]~feeder_combout\ = \wbmux4|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux0~1_combout\,
	combout => \idbreg|reg[16][31]~feeder_combout\);

-- Location: LCFF_X78_Y29_N15
\idbreg|reg[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[16][31]~feeder_combout\,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][31]~regout\);

-- Location: LCCOMB_X78_Y29_N0
\idbreg|reg[20][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[20][31]~feeder_combout\ = \wbmux4|Mux0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux0~1_combout\,
	combout => \idbreg|reg[20][31]~feeder_combout\);

-- Location: LCFF_X78_Y29_N1
\idbreg|reg[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[20][31]~feeder_combout\,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][31]~regout\);

-- Location: LCCOMB_X78_Y29_N16
\idbreg|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~4_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24)) # ((\idbreg|reg[20][31]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[16][31]~regout\,
	datad => \idbreg|reg[20][31]~regout\,
	combout => \idbreg|Mux0~4_combout\);

-- Location: LCCOMB_X79_Y29_N2
\idbreg|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux0~4_combout\ & ((\idbreg|reg[28][31]~regout\))) # (!\idbreg|Mux0~4_combout\ & (\idbreg|reg[24][31]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[24][31]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[28][31]~regout\,
	datad => \idbreg|Mux0~4_combout\,
	combout => \idbreg|Mux0~5_combout\);

-- Location: LCCOMB_X90_Y29_N28
\idbreg|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~6_combout\ = (\ifid_pipeline|instruction_out\(22) & (\ifid_pipeline|instruction_out\(21))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & (\idbreg|Mux0~3_combout\)) # (!\ifid_pipeline|instruction_out\(21) & 
-- ((\idbreg|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|Mux0~3_combout\,
	datad => \idbreg|Mux0~5_combout\,
	combout => \idbreg|Mux0~6_combout\);

-- Location: LCCOMB_X90_Y29_N10
\idbreg|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux0~6_combout\ & ((\idbreg|Mux0~8_combout\))) # (!\idbreg|Mux0~6_combout\ & (\idbreg|Mux0~1_combout\)))) # (!\ifid_pipeline|instruction_out\(22) & (((\idbreg|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux0~1_combout\,
	datac => \idbreg|Mux0~8_combout\,
	datad => \idbreg|Mux0~6_combout\,
	combout => \idbreg|Mux0~9_combout\);

-- Location: LCFF_X85_Y26_N19
\idbreg|reg[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][31]~regout\);

-- Location: LCFF_X85_Y26_N25
\idbreg|reg[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][31]~regout\);

-- Location: LCFF_X82_Y26_N19
\idbreg|reg[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][31]~regout\);

-- Location: LCFF_X81_Y26_N21
\idbreg|reg[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][31]~regout\);

-- Location: LCFF_X82_Y26_N9
\idbreg|reg[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][31]~regout\);

-- Location: LCFF_X81_Y26_N25
\idbreg|reg[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][31]~regout\);

-- Location: LCCOMB_X81_Y26_N10
\idbreg|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\idbreg|reg[5][31]~regout\) # (\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[4][31]~regout\ & ((!\ifid_pipeline|instruction_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[4][31]~regout\,
	datac => \idbreg|reg[5][31]~regout\,
	datad => \ifid_pipeline|instruction_out\(22),
	combout => \idbreg|Mux0~12_combout\);

-- Location: LCCOMB_X81_Y26_N20
\idbreg|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~13_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux0~12_combout\ & ((\idbreg|reg[7][31]~regout\))) # (!\idbreg|Mux0~12_combout\ & (\idbreg|reg[6][31]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[6][31]~regout\,
	datac => \idbreg|reg[7][31]~regout\,
	datad => \idbreg|Mux0~12_combout\,
	combout => \idbreg|Mux0~13_combout\);

-- Location: LCCOMB_X85_Y24_N6
\idbreg|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~14_combout\ = (\idbreg|Mux31~17_combout\ & ((\idbreg|Mux31~18_combout\ & ((\idbreg|Mux0~13_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][31]~regout\)))) # (!\idbreg|Mux31~17_combout\ & (\idbreg|Mux31~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~17_combout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|reg[1][31]~regout\,
	datad => \idbreg|Mux0~13_combout\,
	combout => \idbreg|Mux0~14_combout\);

-- Location: LCCOMB_X85_Y24_N16
\idbreg|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux0~14_combout\ & (\idbreg|reg[3][31]~regout\)) # (!\idbreg|Mux0~14_combout\ & ((\idbreg|reg[2][31]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][31]~regout\,
	datab => \idbreg|reg[2][31]~regout\,
	datac => \idbreg|Mux31~14_combout\,
	datad => \idbreg|Mux0~14_combout\,
	combout => \idbreg|Mux0~15_combout\);

-- Location: LCCOMB_X90_Y26_N0
\idbreg|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~16_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux0~11_combout\) # ((\idbreg|Mux31~13_combout\)))) # (!\idbreg|Mux31~2_combout\ & (((!\idbreg|Mux31~13_combout\ & \idbreg|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux0~11_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux31~13_combout\,
	datad => \idbreg|Mux0~15_combout\,
	combout => \idbreg|Mux0~16_combout\);

-- Location: LCCOMB_X90_Y26_N30
\idbreg|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux0~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux0~16_combout\ & (\idbreg|Mux0~18_combout\)) # (!\idbreg|Mux0~16_combout\ & ((\idbreg|Mux0~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux0~18_combout\,
	datac => \idbreg|Mux0~9_combout\,
	datad => \idbreg|Mux0~16_combout\,
	combout => \idbreg|Mux0~19_combout\);

-- Location: LCCOMB_X88_Y22_N28
\ifmux4|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux0~0_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifid_pipeline|pc4_out\(31)) # ((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifsomador|result[31]~58_combout\ & !\sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|pc4_out\(31),
	datab => \ifsomador|result[31]~58_combout\,
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux0~0_combout\);

-- Location: LCCOMB_X88_Y22_N14
\ifmux4|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux0~1_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\ifmux4|Mux0~0_combout\ & ((\idbreg|Mux0~19_combout\))) # (!\ifmux4|Mux0~0_combout\ & (\SUBTRATOR_EX|result[31]~56_combout\)))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifmux4|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[31]~56_combout\,
	datab => \idbreg|Mux0~19_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \ifmux4|Mux0~0_combout\,
	combout => \ifmux4|Mux0~1_combout\);

-- Location: LCFF_X88_Y22_N15
\ifpc|PC_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(31));

-- Location: LCCOMB_X94_Y22_N28
\ifsomador|result[31]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifsomador|result[31]~58_combout\ = \ifsomador|result[30]~57\ $ (\ifpc|PC_out\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ifpc|PC_out\(31),
	cin => \ifsomador|result[30]~57\,
	combout => \ifsomador|result[31]~58_combout\);

-- Location: LCFF_X94_Y22_N17
\ifid_pipeline|pc4_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifsomador|result[31]~58_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(31));

-- Location: LCFF_X94_Y22_N9
\idex_pipeline|PC4_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(31));

-- Location: LCFF_X92_Y20_N19
\exmem_pipeline|PC4_shift_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(31));

-- Location: LCFF_X94_Y20_N1
\memwb_pipeline|PC4_shift_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|PC4_shift_out\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(31));

-- Location: LCCOMB_X94_Y20_N18
\wbmux4|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux0~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|PC4_shift_out\(31)))) # (!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|data_ula_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|data_ula_out\(31),
	datad => \memwb_pipeline|PC4_shift_out\(31),
	combout => \wbmux4|Mux0~0_combout\);

-- Location: LCCOMB_X94_Y20_N22
\wbmux4|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux0~1_combout\ = (\wbmux4|Mux0~0_combout\) # ((!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|mem_to_reg_out\(0) & \memwb_pipeline|write_data_breg_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \memwb_pipeline|write_data_breg_out\(31),
	datad => \wbmux4|Mux0~0_combout\,
	combout => \wbmux4|Mux0~1_combout\);

-- Location: LCFF_X81_Y22_N27
\idbreg|reg[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][31]~regout\);

-- Location: LCFF_X81_Y23_N7
\idbreg|reg[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][31]~regout\);

-- Location: LCCOMB_X81_Y23_N6
\idbreg|Mux32~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~22_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|reg[13][31]~regout\) # ((\ifid_pipeline|instruction_out\(17))))) # (!\ifid_pipeline|instruction_out\(16) & (((\idbreg|reg[12][31]~regout\ & 
-- !\ifid_pipeline|instruction_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[13][31]~regout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|reg[12][31]~regout\,
	datad => \ifid_pipeline|instruction_out\(17),
	combout => \idbreg|Mux32~22_combout\);

-- Location: LCCOMB_X81_Y22_N20
\idbreg|Mux32~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~23_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux32~22_combout\ & ((\idbreg|reg[15][31]~regout\))) # (!\idbreg|Mux32~22_combout\ & (\idbreg|reg[14][31]~regout\)))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux32~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|reg[14][31]~regout\,
	datac => \idbreg|Mux32~22_combout\,
	datad => \idbreg|reg[15][31]~regout\,
	combout => \idbreg|Mux32~23_combout\);

-- Location: LCFF_X81_Y22_N1
\idbreg|reg[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][31]~regout\);

-- Location: LCFF_X81_Y27_N21
\idbreg|reg[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][31]~regout\);

-- Location: LCFF_X82_Y22_N15
\idbreg|reg[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][31]~regout\);

-- Location: LCFF_X82_Y22_N1
\idbreg|reg[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][31]~regout\);

-- Location: LCCOMB_X82_Y22_N2
\idbreg|Mux32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~15_combout\ = (\ifid_pipeline|instruction_out\(16) & (\ifid_pipeline|instruction_out\(17))) # (!\ifid_pipeline|instruction_out\(16) & ((\ifid_pipeline|instruction_out\(17) & ((\idbreg|reg[10][31]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(17) & (\idbreg|reg[8][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \idbreg|reg[8][31]~regout\,
	datad => \idbreg|reg[10][31]~regout\,
	combout => \idbreg|Mux32~15_combout\);

-- Location: LCCOMB_X81_Y22_N6
\idbreg|Mux32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~16_combout\ = (\ifid_pipeline|instruction_out\(16) & ((\idbreg|Mux32~15_combout\ & (\idbreg|reg[11][31]~regout\)) # (!\idbreg|Mux32~15_combout\ & ((\idbreg|reg[9][31]~regout\))))) # (!\ifid_pipeline|instruction_out\(16) & 
-- (((\idbreg|Mux32~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(16),
	datab => \idbreg|reg[11][31]~regout\,
	datac => \idbreg|reg[9][31]~regout\,
	datad => \idbreg|Mux32~15_combout\,
	combout => \idbreg|Mux32~16_combout\);

-- Location: LCCOMB_X85_Y26_N22
\idbreg|Mux32~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~21_combout\ = (\idbreg|Mux32~0_combout\ & (((\idbreg|Mux32~1_combout\)))) # (!\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~1_combout\ & ((\idbreg|Mux32~16_combout\))) # (!\idbreg|Mux32~1_combout\ & (\idbreg|Mux32~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~20_combout\,
	datab => \idbreg|Mux32~0_combout\,
	datac => \idbreg|Mux32~16_combout\,
	datad => \idbreg|Mux32~1_combout\,
	combout => \idbreg|Mux32~21_combout\);

-- Location: LCCOMB_X92_Y31_N12
\idbreg|Mux32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~12_combout\ = (\ifid_pipeline|instruction_out\(19) & (\ifid_pipeline|instruction_out\(18))) # (!\ifid_pipeline|instruction_out\(19) & ((\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[23][31]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(18) & ((\idbreg|reg[19][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|reg[23][31]~regout\,
	datad => \idbreg|reg[19][31]~regout\,
	combout => \idbreg|Mux32~12_combout\);

-- Location: LCCOMB_X92_Y31_N18
\idbreg|Mux32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~13_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux32~12_combout\ & ((\idbreg|reg[31][31]~regout\))) # (!\idbreg|Mux32~12_combout\ & (\idbreg|reg[27][31]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux32~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[27][31]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[31][31]~regout\,
	datad => \idbreg|Mux32~12_combout\,
	combout => \idbreg|Mux32~13_combout\);

-- Location: LCCOMB_X88_Y31_N14
\idbreg|Mux32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~5_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\ifid_pipeline|instruction_out\(19)) # ((\idbreg|reg[22][31]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[18][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|reg[18][31]~regout\,
	datad => \idbreg|reg[22][31]~regout\,
	combout => \idbreg|Mux32~5_combout\);

-- Location: LCCOMB_X88_Y31_N28
\idbreg|Mux32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~6_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux32~5_combout\ & ((\idbreg|reg[30][31]~regout\))) # (!\idbreg|Mux32~5_combout\ & (\idbreg|reg[26][31]~regout\)))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux32~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[26][31]~regout\,
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \idbreg|Mux32~5_combout\,
	datad => \idbreg|reg[30][31]~regout\,
	combout => \idbreg|Mux32~6_combout\);

-- Location: LCCOMB_X94_Y28_N24
\idbreg|Mux32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~7_combout\ = (\ifid_pipeline|instruction_out\(19) & (((\idbreg|reg[25][31]~regout\) # (\ifid_pipeline|instruction_out\(18))))) # (!\ifid_pipeline|instruction_out\(19) & (\idbreg|reg[17][31]~regout\ & 
-- ((!\ifid_pipeline|instruction_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[17][31]~regout\,
	datac => \idbreg|reg[25][31]~regout\,
	datad => \ifid_pipeline|instruction_out\(18),
	combout => \idbreg|Mux32~7_combout\);

-- Location: LCCOMB_X94_Y28_N22
\idbreg|Mux32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~8_combout\ = (\ifid_pipeline|instruction_out\(18) & ((\idbreg|Mux32~7_combout\ & ((\idbreg|reg[29][31]~regout\))) # (!\idbreg|Mux32~7_combout\ & (\idbreg|reg[21][31]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & 
-- (((\idbreg|Mux32~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[21][31]~regout\,
	datab => \ifid_pipeline|instruction_out\(18),
	datac => \idbreg|Mux32~7_combout\,
	datad => \idbreg|reg[29][31]~regout\,
	combout => \idbreg|Mux32~8_combout\);

-- Location: LCFF_X79_Y29_N21
\idbreg|reg[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux0~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][31]~regout\);

-- Location: LCCOMB_X78_Y29_N18
\idbreg|Mux32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~9_combout\ = (\ifid_pipeline|instruction_out\(18) & (((\ifid_pipeline|instruction_out\(19)) # (\idbreg|reg[20][31]~regout\)))) # (!\ifid_pipeline|instruction_out\(18) & (\idbreg|reg[16][31]~regout\ & (!\ifid_pipeline|instruction_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \idbreg|reg[16][31]~regout\,
	datac => \ifid_pipeline|instruction_out\(19),
	datad => \idbreg|reg[20][31]~regout\,
	combout => \idbreg|Mux32~9_combout\);

-- Location: LCCOMB_X79_Y29_N20
\idbreg|Mux32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~10_combout\ = (\ifid_pipeline|instruction_out\(19) & ((\idbreg|Mux32~9_combout\ & (\idbreg|reg[28][31]~regout\)) # (!\idbreg|Mux32~9_combout\ & ((\idbreg|reg[24][31]~regout\))))) # (!\ifid_pipeline|instruction_out\(19) & 
-- (((\idbreg|Mux32~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \idbreg|reg[28][31]~regout\,
	datac => \idbreg|reg[24][31]~regout\,
	datad => \idbreg|Mux32~9_combout\,
	combout => \idbreg|Mux32~10_combout\);

-- Location: LCCOMB_X87_Y28_N30
\idbreg|Mux32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~11_combout\ = (\ifid_pipeline|instruction_out\(17) & (\ifid_pipeline|instruction_out\(16))) # (!\ifid_pipeline|instruction_out\(17) & ((\ifid_pipeline|instruction_out\(16) & (\idbreg|Mux32~8_combout\)) # (!\ifid_pipeline|instruction_out\(16) 
-- & ((\idbreg|Mux32~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \idbreg|Mux32~8_combout\,
	datad => \idbreg|Mux32~10_combout\,
	combout => \idbreg|Mux32~11_combout\);

-- Location: LCCOMB_X87_Y28_N4
\idbreg|Mux32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~14_combout\ = (\ifid_pipeline|instruction_out\(17) & ((\idbreg|Mux32~11_combout\ & (\idbreg|Mux32~13_combout\)) # (!\idbreg|Mux32~11_combout\ & ((\idbreg|Mux32~6_combout\))))) # (!\ifid_pipeline|instruction_out\(17) & 
-- (((\idbreg|Mux32~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(17),
	datab => \idbreg|Mux32~13_combout\,
	datac => \idbreg|Mux32~6_combout\,
	datad => \idbreg|Mux32~11_combout\,
	combout => \idbreg|Mux32~14_combout\);

-- Location: LCCOMB_X90_Y26_N24
\idbreg|Mux32~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux32~24_combout\ = (\idbreg|Mux32~0_combout\ & ((\idbreg|Mux32~21_combout\ & (\idbreg|Mux32~23_combout\)) # (!\idbreg|Mux32~21_combout\ & ((\idbreg|Mux32~14_combout\))))) # (!\idbreg|Mux32~0_combout\ & (((\idbreg|Mux32~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux32~0_combout\,
	datab => \idbreg|Mux32~23_combout\,
	datac => \idbreg|Mux32~21_combout\,
	datad => \idbreg|Mux32~14_combout\,
	combout => \idbreg|Mux32~24_combout\);

-- Location: LCFF_X90_Y26_N27
\idex_pipeline|read_data2_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux32~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data2_out\(31));

-- Location: LCCOMB_X93_Y16_N8
\exula|ShiftRight1~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~84_combout\ = (\exula|ShiftLeft0~139_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(31))) # (!\exmux2_1|Z[1]~2_combout\ & ((\exula|ShiftRight1~36_combout\))))) # (!\exula|ShiftLeft0~139_combout\ & 
-- (\idex_pipeline|read_data2_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~139_combout\,
	datab => \idex_pipeline|read_data2_out\(31),
	datac => \exula|ShiftRight1~36_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight1~84_combout\);

-- Location: LCCOMB_X93_Y16_N22
\exula|ShiftRight1~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~100_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\exula|ShiftRight1~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight1~84_combout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exula|ShiftRight1~100_combout\);

-- Location: LCCOMB_X90_Y16_N28
\exula|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~4_combout\ = (\idex_pipeline|aluOP_out\(2) & (((!\exula|ShiftLeft0~140_combout\)))) # (!\idex_pipeline|aluOP_out\(2) & (\idex_pipeline|aluOP_out\(0) & (!\idex_pipeline|aluOP_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \idex_pipeline|aluOP_out\(1),
	datad => \exula|ShiftLeft0~140_combout\,
	combout => \exula|Mux2~4_combout\);

-- Location: LCCOMB_X90_Y16_N16
\exula|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux31~4_combout\ = (\idex_pipeline|aluOP_out\(1) & !\idex_pipeline|aluOP_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idex_pipeline|aluOP_out\(1),
	datad => \idex_pipeline|aluOP_out\(0),
	combout => \exula|Mux31~4_combout\);

-- Location: LCCOMB_X90_Y16_N14
\exula|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~5_combout\ = (!\idex_pipeline|aluOP_out\(2) & ((\exula|Mux2~4_combout\) # ((!\exula|ShiftLeft0~28_combout\) # (!\exula|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \exula|Mux2~4_combout\,
	datac => \exula|Mux31~4_combout\,
	datad => \exula|ShiftLeft0~28_combout\,
	combout => \exula|Mux2~5_combout\);

-- Location: LCCOMB_X90_Y16_N18
\exula|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~3_combout\ = (\idex_pipeline|aluOP_out\(1) & ((\exmux2_1|Z[4]~4_combout\) # (\idex_pipeline|aluOP_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[4]~4_combout\,
	datac => \idex_pipeline|aluOP_out\(1),
	datad => \idex_pipeline|aluOP_out\(0),
	combout => \exula|Mux2~3_combout\);

-- Location: LCCOMB_X94_Y15_N28
\exula|ShiftRight0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~69_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[31]~17_combout\ & ((!\exmux2_1|Z[0]~1_combout\)))) # (!\exmux2_1|Z[1]~2_combout\ & (((\exmux2_2|Z[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[31]~17_combout\,
	datab => \exmux2_2|Z[15]~1_combout\,
	datac => \exmux2_1|Z[1]~2_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight0~69_combout\);

-- Location: LCCOMB_X94_Y15_N6
\exula|ShiftRight0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~70_combout\ = (\exula|ShiftRight0~69_combout\) # ((!\exmux2_1|Z[1]~2_combout\ & (!\idex_pipeline|aluSRC2_out~regout\ & \exula|ShiftRight1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[1]~2_combout\,
	datab => \exula|ShiftRight0~69_combout\,
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exula|ShiftRight1~36_combout\,
	combout => \exula|ShiftRight0~70_combout\);

-- Location: LCCOMB_X90_Y15_N2
\exula|ShiftRight0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~112_combout\ = (\exula|ShiftRight0~70_combout\ & \exula|ShiftLeft0~139_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight0~70_combout\,
	datac => \exula|ShiftLeft0~139_combout\,
	combout => \exula|ShiftRight0~112_combout\);

-- Location: LCCOMB_X91_Y16_N2
\exula|a32~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~131_combout\ = (\exmux2_1|Z[29]~13_combout\) # ((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[29]~13_combout\,
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \idex_pipeline|read_data2_out\(29),
	combout => \exula|a32~131_combout\);

-- Location: LCCOMB_X90_Y16_N26
\exula|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~9_combout\ = (\exula|Mux2~2_combout\ & ((\exula|Mux2~3_combout\ & (\exula|ShiftRight0~112_combout\)) # (!\exula|Mux2~3_combout\ & ((!\exula|a32~131_combout\))))) # (!\exula|Mux2~2_combout\ & (!\exula|Mux2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux2~2_combout\,
	datab => \exula|Mux2~3_combout\,
	datac => \exula|ShiftRight0~112_combout\,
	datad => \exula|a32~131_combout\,
	combout => \exula|Mux2~9_combout\);

-- Location: LCCOMB_X87_Y15_N28
\exula|ShiftLeft0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~118_combout\ = (\exula|ShiftRight1~86_combout\ & ((\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(23))) # (!\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(23),
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exula|ShiftRight1~86_combout\,
	datad => \idex_pipeline|read_data2_out\(25),
	combout => \exula|ShiftLeft0~118_combout\);

-- Location: LCCOMB_X88_Y15_N26
\exula|ShiftLeft0~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~145_combout\ = (\exula|ShiftLeft0~119_combout\) # ((\exula|ShiftLeft0~118_combout\) # ((\idex_pipeline|aluSRC2_out~regout\ & \idex_pipeline|reg_rd_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~119_combout\,
	datab => \exula|ShiftLeft0~118_combout\,
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|ShiftLeft0~145_combout\);

-- Location: LCCOMB_X89_Y16_N14
\exula|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~8_combout\ = (\exula|Mux2~7_combout\ & (((\exula|ShiftLeft0~106_combout\) # (\exula|ShiftLeft0~139_combout\)))) # (!\exula|Mux2~7_combout\ & (\exula|ShiftLeft0~145_combout\ & ((!\exula|ShiftLeft0~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux2~7_combout\,
	datab => \exula|ShiftLeft0~145_combout\,
	datac => \exula|ShiftLeft0~106_combout\,
	datad => \exula|ShiftLeft0~139_combout\,
	combout => \exula|Mux2~8_combout\);

-- Location: LCCOMB_X90_Y16_N0
\exula|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~10_combout\ = (\exula|Mux2~9_combout\ & (((\exula|Mux2~8_combout\) # (!\exula|Mux31~4_combout\)))) # (!\exula|Mux2~9_combout\ & (\exula|ShiftLeft0~126_combout\ & (\exula|Mux31~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~126_combout\,
	datab => \exula|Mux2~9_combout\,
	datac => \exula|Mux31~4_combout\,
	datad => \exula|Mux2~8_combout\,
	combout => \exula|Mux2~10_combout\);

-- Location: LCCOMB_X90_Y16_N6
\exula|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~11_combout\ = (\exula|Mux2~4_combout\ & ((\exula|a32~132_combout\) # ((!\exula|Mux2~5_combout\)))) # (!\exula|Mux2~4_combout\ & (((\exula|Mux2~5_combout\ & \exula|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|a32~132_combout\,
	datab => \exula|Mux2~4_combout\,
	datac => \exula|Mux2~5_combout\,
	datad => \exula|Mux2~10_combout\,
	combout => \exula|Mux2~11_combout\);

-- Location: LCCOMB_X93_Y16_N14
\exula|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~12_combout\ = (\idex_pipeline|aluOP_out\(2) & ((\exula|Mux2~11_combout\ & (\exmux2_2|Z[31]~17_combout\)) # (!\exula|Mux2~11_combout\ & ((\exula|ShiftRight1~100_combout\))))) # (!\idex_pipeline|aluOP_out\(2) & (((\exula|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[31]~17_combout\,
	datab => \exula|ShiftRight1~100_combout\,
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \exula|Mux2~11_combout\,
	combout => \exula|Mux2~12_combout\);

-- Location: LCCOMB_X93_Y20_N20
\exula|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux2~15_combout\ = (\exula|Mux3~9_combout\ & ((\exula|Mux2~12_combout\) # ((!\idex_pipeline|aluOP_out\(3) & \exula|Mux2~14_combout\)))) # (!\exula|Mux3~9_combout\ & (!\idex_pipeline|aluOP_out\(3) & (\exula|Mux2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux3~9_combout\,
	datab => \idex_pipeline|aluOP_out\(3),
	datac => \exula|Mux2~14_combout\,
	datad => \exula|Mux2~12_combout\,
	combout => \exula|Mux2~15_combout\);

-- Location: LCFF_X93_Y20_N1
\exmem_pipeline|adress_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exula|Mux2~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(29));

-- Location: LCFF_X94_Y20_N15
\memwb_pipeline|data_ula_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(29));

-- Location: LCCOMB_X94_Y20_N14
\wbmux4|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux2~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(29))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(29),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(29),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux2~0_combout\);

-- Location: LCCOMB_X94_Y20_N24
\wbmux4|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux2~1_combout\ = (\wbmux4|Mux2~0_combout\) # ((\memwb_pipeline|write_data_breg_out\(29) & (\memwb_pipeline|mem_to_reg_out\(0) & !\memwb_pipeline|mem_to_reg_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|write_data_breg_out\(29),
	datab => \memwb_pipeline|mem_to_reg_out\(0),
	datac => \wbmux4|Mux2~0_combout\,
	datad => \memwb_pipeline|mem_to_reg_out\(1),
	combout => \wbmux4|Mux2~1_combout\);

-- Location: LCFF_X88_Y24_N19
\idbreg|reg[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[2][29]~regout\);

-- Location: LCCOMB_X82_Y24_N18
\idbreg|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~12_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[5][29]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[4][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[5][29]~regout\,
	datad => \idbreg|reg[4][29]~regout\,
	combout => \idbreg|Mux2~12_combout\);

-- Location: LCCOMB_X82_Y24_N14
\idbreg|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~13_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux2~12_combout\ & (\idbreg|reg[7][29]~regout\)) # (!\idbreg|Mux2~12_combout\ & ((\idbreg|reg[6][29]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[7][29]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[6][29]~regout\,
	datad => \idbreg|Mux2~12_combout\,
	combout => \idbreg|Mux2~13_combout\);

-- Location: LCCOMB_X87_Y24_N26
\idbreg|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux2~13_combout\)) # (!\idbreg|Mux31~17_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|Mux31~17_combout\ & ((\idbreg|reg[1][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~18_combout\,
	datab => \idbreg|Mux31~17_combout\,
	datac => \idbreg|Mux2~13_combout\,
	datad => \idbreg|reg[1][29]~regout\,
	combout => \idbreg|Mux2~14_combout\);

-- Location: LCCOMB_X90_Y23_N4
\idbreg|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux2~14_combout\ & (\idbreg|reg[3][29]~regout\)) # (!\idbreg|Mux2~14_combout\ & ((\idbreg|reg[2][29]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][29]~regout\,
	datab => \idbreg|Mux31~14_combout\,
	datac => \idbreg|reg[2][29]~regout\,
	datad => \idbreg|Mux2~14_combout\,
	combout => \idbreg|Mux2~15_combout\);

-- Location: LCCOMB_X90_Y23_N14
\idbreg|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~16_combout\ = (\idbreg|Mux31~13_combout\ & (((\idbreg|Mux31~2_combout\)))) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\ & (\idbreg|Mux2~11_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux2~11_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux2~15_combout\,
	datad => \idbreg|Mux31~2_combout\,
	combout => \idbreg|Mux2~16_combout\);

-- Location: LCFF_X87_Y29_N27
\idbreg|reg[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux2~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][29]~regout\);

-- Location: LCCOMB_X87_Y29_N26
\idbreg|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~0_combout\ = (\ifid_pipeline|instruction_out\(23) & (((\idbreg|reg[22][29]~regout\) # (\ifid_pipeline|instruction_out\(24))))) # (!\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[18][29]~regout\ & ((!\ifid_pipeline|instruction_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[18][29]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][29]~regout\,
	datad => \ifid_pipeline|instruction_out\(24),
	combout => \idbreg|Mux2~0_combout\);

-- Location: LCCOMB_X88_Y29_N20
\idbreg|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~1_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux2~0_combout\ & (\idbreg|reg[30][29]~regout\)) # (!\idbreg|Mux2~0_combout\ & ((\idbreg|reg[26][29]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[30][29]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[26][29]~regout\,
	datad => \idbreg|Mux2~0_combout\,
	combout => \idbreg|Mux2~1_combout\);

-- Location: LCCOMB_X92_Y31_N4
\idbreg|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][29]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][29]~regout\,
	datad => \idbreg|reg[19][29]~regout\,
	combout => \idbreg|Mux2~7_combout\);

-- Location: LCCOMB_X92_Y31_N10
\idbreg|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux2~7_combout\ & (\idbreg|reg[31][29]~regout\)) # (!\idbreg|Mux2~7_combout\ & ((\idbreg|reg[27][29]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (\idbreg|Mux2~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|Mux2~7_combout\,
	datac => \idbreg|reg[31][29]~regout\,
	datad => \idbreg|reg[27][29]~regout\,
	combout => \idbreg|Mux2~8_combout\);

-- Location: LCCOMB_X78_Y28_N0
\idbreg|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\ifid_pipeline|instruction_out\(23)) # (\idbreg|reg[24][29]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][29]~regout\ & (!\ifid_pipeline|instruction_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][29]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \ifid_pipeline|instruction_out\(23),
	datad => \idbreg|reg[24][29]~regout\,
	combout => \idbreg|Mux2~4_combout\);

-- Location: LCCOMB_X78_Y28_N20
\idbreg|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~5_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux2~4_combout\ & (\idbreg|reg[28][29]~regout\)) # (!\idbreg|Mux2~4_combout\ & ((\idbreg|reg[20][29]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[28][29]~regout\,
	datac => \idbreg|reg[20][29]~regout\,
	datad => \idbreg|Mux2~4_combout\,
	combout => \idbreg|Mux2~5_combout\);

-- Location: LCCOMB_X93_Y27_N2
\idbreg|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~3_combout\ = (\idbreg|Mux2~2_combout\ & (((\idbreg|reg[29][29]~regout\)) # (!\ifid_pipeline|instruction_out\(23)))) # (!\idbreg|Mux2~2_combout\ & (\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[21][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux2~2_combout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[29][29]~regout\,
	datad => \idbreg|reg[21][29]~regout\,
	combout => \idbreg|Mux2~3_combout\);

-- Location: LCCOMB_X90_Y23_N12
\idbreg|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~6_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux2~3_combout\))) # 
-- (!\ifid_pipeline|instruction_out\(21) & (\idbreg|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux2~5_combout\,
	datac => \idbreg|Mux2~3_combout\,
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux2~6_combout\);

-- Location: LCCOMB_X90_Y23_N10
\idbreg|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux2~6_combout\ & ((\idbreg|Mux2~8_combout\))) # (!\idbreg|Mux2~6_combout\ & (\idbreg|Mux2~1_combout\)))) # (!\ifid_pipeline|instruction_out\(22) & (((\idbreg|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux2~1_combout\,
	datac => \idbreg|Mux2~8_combout\,
	datad => \idbreg|Mux2~6_combout\,
	combout => \idbreg|Mux2~9_combout\);

-- Location: LCCOMB_X90_Y23_N16
\idbreg|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux2~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux2~16_combout\ & (\idbreg|Mux2~18_combout\)) # (!\idbreg|Mux2~16_combout\ & ((\idbreg|Mux2~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux2~18_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux2~16_combout\,
	datad => \idbreg|Mux2~9_combout\,
	combout => \idbreg|Mux2~19_combout\);

-- Location: LCFF_X90_Y22_N29
\idex_pipeline|read_data1_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux2~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(29));

-- Location: LCCOMB_X90_Y26_N20
\idex_pipeline|read_data1_out[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data1_out[30]~feeder_combout\ = \idbreg|Mux1~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux1~19_combout\,
	combout => \idex_pipeline|read_data1_out[30]~feeder_combout\);

-- Location: LCFF_X90_Y26_N21
\idex_pipeline|read_data1_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data1_out[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(30));

-- Location: LCCOMB_X90_Y18_N26
\exula|ShiftLeft0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~23_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|read_data1_out\(29)) # (\idex_pipeline|read_data1_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data1_out\(29),
	datac => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(30),
	combout => \exula|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X91_Y29_N2
\idbreg|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~0_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[9][22]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[8][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[8][22]~regout\,
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|reg[9][22]~regout\,
	combout => \idbreg|Mux9~0_combout\);

-- Location: LCCOMB_X91_Y29_N24
\idbreg|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~1_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux9~0_combout\ & ((\idbreg|reg[11][22]~regout\))) # (!\idbreg|Mux9~0_combout\ & (\idbreg|reg[10][22]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[10][22]~regout\,
	datac => \idbreg|reg[11][22]~regout\,
	datad => \idbreg|Mux9~0_combout\,
	combout => \idbreg|Mux9~1_combout\);

-- Location: LCCOMB_X91_Y30_N22
\idbreg|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~10_combout\ = (\idbreg|Mux9~9_combout\ & (((\idbreg|reg[31][22]~regout\)) # (!\ifid_pipeline|instruction_out\(24)))) # (!\idbreg|Mux9~9_combout\ & (\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[27][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux9~9_combout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[27][22]~regout\,
	datad => \idbreg|reg[31][22]~regout\,
	combout => \idbreg|Mux9~10_combout\);

-- Location: LCCOMB_X79_Y25_N2
\idbreg|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~6_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23)) # ((\idbreg|reg[24][22]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[16][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[24][22]~regout\,
	datad => \idbreg|reg[16][22]~regout\,
	combout => \idbreg|Mux9~6_combout\);

-- Location: LCCOMB_X79_Y25_N6
\idbreg|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux9~6_combout\ & ((\idbreg|reg[28][22]~regout\))) # (!\idbreg|Mux9~6_combout\ & (\idbreg|reg[20][22]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[20][22]~regout\,
	datac => \idbreg|reg[28][22]~regout\,
	datad => \idbreg|Mux9~6_combout\,
	combout => \idbreg|Mux9~7_combout\);

-- Location: LCCOMB_X86_Y31_N2
\idbreg|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][22]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][22]~regout\,
	datad => \idbreg|reg[18][22]~regout\,
	combout => \idbreg|Mux9~4_combout\);

-- Location: LCFF_X86_Y31_N13
\idbreg|reg[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][22]~regout\);

-- Location: LCCOMB_X86_Y31_N12
\idbreg|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux9~4_combout\ & ((\idbreg|reg[30][22]~regout\))) # (!\idbreg|Mux9~4_combout\ & (\idbreg|reg[26][22]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (\idbreg|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|Mux9~4_combout\,
	datac => \idbreg|reg[26][22]~regout\,
	datad => \idbreg|reg[30][22]~regout\,
	combout => \idbreg|Mux9~5_combout\);

-- Location: LCCOMB_X91_Y26_N24
\idbreg|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~8_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21)) # ((\idbreg|Mux9~5_combout\)))) # (!\ifid_pipeline|instruction_out\(22) & (!\ifid_pipeline|instruction_out\(21) & (\idbreg|Mux9~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|Mux9~7_combout\,
	datad => \idbreg|Mux9~5_combout\,
	combout => \idbreg|Mux9~8_combout\);

-- Location: LCFF_X94_Y26_N31
\idbreg|reg[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][22]~regout\);

-- Location: LCFF_X94_Y29_N13
\idbreg|reg[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][22]~regout\);

-- Location: LCFF_X94_Y27_N1
\idbreg|reg[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux9~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[17][22]~regout\);

-- Location: LCCOMB_X94_Y29_N12
\idbreg|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][22]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][22]~regout\,
	datad => \idbreg|reg[17][22]~regout\,
	combout => \idbreg|Mux9~2_combout\);

-- Location: LCCOMB_X94_Y26_N30
\idbreg|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux9~2_combout\ & (\idbreg|reg[29][22]~regout\)) # (!\idbreg|Mux9~2_combout\ & ((\idbreg|reg[21][22]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[29][22]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[21][22]~regout\,
	datad => \idbreg|Mux9~2_combout\,
	combout => \idbreg|Mux9~3_combout\);

-- Location: LCCOMB_X91_Y26_N14
\idbreg|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux9~8_combout\ & (\idbreg|Mux9~10_combout\)) # (!\idbreg|Mux9~8_combout\ & ((\idbreg|Mux9~3_combout\))))) # (!\ifid_pipeline|instruction_out\(21) & (((\idbreg|Mux9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux9~10_combout\,
	datac => \idbreg|Mux9~8_combout\,
	datad => \idbreg|Mux9~3_combout\,
	combout => \idbreg|Mux9~11_combout\);

-- Location: LCCOMB_X83_Y30_N18
\idbreg|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[6][22]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[4][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[6][22]~regout\,
	datad => \idbreg|reg[4][22]~regout\,
	combout => \idbreg|Mux9~12_combout\);

-- Location: LCCOMB_X87_Y30_N28
\idbreg|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux9~12_combout\ & (\idbreg|reg[7][22]~regout\)) # (!\idbreg|Mux9~12_combout\ & ((\idbreg|reg[5][22]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[7][22]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[5][22]~regout\,
	datad => \idbreg|Mux9~12_combout\,
	combout => \idbreg|Mux9~13_combout\);

-- Location: LCCOMB_X88_Y27_N28
\idbreg|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~14_combout\ = (\idbreg|Mux31~17_combout\ & ((\idbreg|Mux31~18_combout\ & ((\idbreg|Mux9~13_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][22]~regout\)))) # (!\idbreg|Mux31~17_combout\ & (\idbreg|Mux31~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~17_combout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|reg[1][22]~regout\,
	datad => \idbreg|Mux9~13_combout\,
	combout => \idbreg|Mux9~14_combout\);

-- Location: LCCOMB_X88_Y27_N6
\idbreg|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux9~14_combout\ & ((\idbreg|reg[3][22]~regout\))) # (!\idbreg|Mux9~14_combout\ & (\idbreg|reg[2][22]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[2][22]~regout\,
	datab => \idbreg|reg[3][22]~regout\,
	datac => \idbreg|Mux31~14_combout\,
	datad => \idbreg|Mux9~14_combout\,
	combout => \idbreg|Mux9~15_combout\);

-- Location: LCCOMB_X91_Y26_N12
\idbreg|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~16_combout\ = (\idbreg|Mux31~2_combout\ & (\idbreg|Mux31~13_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux31~13_combout\ & (\idbreg|Mux9~11_combout\)) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux9~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux9~11_combout\,
	datad => \idbreg|Mux9~15_combout\,
	combout => \idbreg|Mux9~16_combout\);

-- Location: LCCOMB_X91_Y26_N26
\idbreg|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux9~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux9~16_combout\ & (\idbreg|Mux9~18_combout\)) # (!\idbreg|Mux9~16_combout\ & ((\idbreg|Mux9~1_combout\))))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux9~18_combout\,
	datab => \idbreg|Mux9~1_combout\,
	datac => \idbreg|Mux31~2_combout\,
	datad => \idbreg|Mux9~16_combout\,
	combout => \idbreg|Mux9~19_combout\);

-- Location: LCFF_X91_Y26_N27
\idex_pipeline|read_data1_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux9~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(22));

-- Location: LCCOMB_X91_Y18_N18
\exmux2_1|Z[22]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[22]~7_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|read_data1_out\(22),
	combout => \exmux2_1|Z[22]~7_combout\);

-- Location: LCCOMB_X87_Y21_N28
\exula|ShiftLeft0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~24_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|read_data1_out\(19)) # ((\idex_pipeline|read_data1_out\(18)) # (\idex_pipeline|read_data1_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data1_out\(19),
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \idex_pipeline|read_data1_out\(18),
	datad => \idex_pipeline|read_data1_out\(17),
	combout => \exula|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X91_Y18_N16
\exula|ShiftLeft0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~25_combout\ = (\exmux2_1|Z[21]~6_combout\) # ((\exmux2_1|Z[22]~7_combout\) # ((\exula|ShiftLeft0~24_combout\) # (\exmux2_1|Z[20]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[21]~6_combout\,
	datab => \exmux2_1|Z[22]~7_combout\,
	datac => \exula|ShiftLeft0~24_combout\,
	datad => \exmux2_1|Z[20]~5_combout\,
	combout => \exula|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X86_Y30_N30
\idbreg|reg[11][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[11][26]~feeder_combout\ = \wbmux4|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux5~1_combout\,
	combout => \idbreg|reg[11][26]~feeder_combout\);

-- Location: LCFF_X86_Y30_N31
\idbreg|reg[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[11][26]~feeder_combout\,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][26]~regout\);

-- Location: LCCOMB_X86_Y30_N8
\idbreg|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~1_combout\ = (\idbreg|Mux5~0_combout\ & (((\idbreg|reg[11][26]~regout\)) # (!\ifid_pipeline|instruction_out\(22)))) # (!\idbreg|Mux5~0_combout\ & (\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[10][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux5~0_combout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[10][26]~regout\,
	datad => \idbreg|reg[11][26]~regout\,
	combout => \idbreg|Mux5~1_combout\);

-- Location: LCFF_X91_Y30_N15
\idbreg|reg[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][26]~regout\);

-- Location: LCCOMB_X90_Y30_N16
\idbreg|reg[19][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[19][26]~feeder_combout\ = \wbmux4|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux5~1_combout\,
	combout => \idbreg|reg[19][26]~feeder_combout\);

-- Location: LCFF_X90_Y30_N17
\idbreg|reg[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[19][26]~feeder_combout\,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][26]~regout\);

-- Location: LCCOMB_X91_Y30_N14
\idbreg|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~9_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][26]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][26]~regout\,
	datad => \idbreg|reg[19][26]~regout\,
	combout => \idbreg|Mux5~9_combout\);

-- Location: LCCOMB_X91_Y30_N24
\idbreg|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~10_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux5~9_combout\ & ((\idbreg|reg[31][26]~regout\))) # (!\idbreg|Mux5~9_combout\ & (\idbreg|reg[27][26]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (\idbreg|Mux5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|Mux5~9_combout\,
	datac => \idbreg|reg[27][26]~regout\,
	datad => \idbreg|reg[31][26]~regout\,
	combout => \idbreg|Mux5~10_combout\);

-- Location: LCCOMB_X89_Y29_N30
\idbreg|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][26]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][26]~regout\,
	datad => \idbreg|reg[18][26]~regout\,
	combout => \idbreg|Mux5~4_combout\);

-- Location: LCFF_X92_Y29_N29
\idbreg|reg[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux5~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[30][26]~regout\);

-- Location: LCCOMB_X92_Y29_N18
\idbreg|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux5~4_combout\ & ((\idbreg|reg[30][26]~regout\))) # (!\idbreg|Mux5~4_combout\ & (\idbreg|reg[26][26]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[26][26]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|Mux5~4_combout\,
	datad => \idbreg|reg[30][26]~regout\,
	combout => \idbreg|Mux5~5_combout\);

-- Location: LCCOMB_X79_Y28_N0
\idbreg|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~6_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[24][26]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[16][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][26]~regout\,
	datad => \idbreg|reg[16][26]~regout\,
	combout => \idbreg|Mux5~6_combout\);

-- Location: LCCOMB_X92_Y28_N12
\idbreg|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux5~6_combout\ & (\idbreg|reg[28][26]~regout\)) # (!\idbreg|Mux5~6_combout\ & ((\idbreg|reg[20][26]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[28][26]~regout\,
	datac => \idbreg|reg[20][26]~regout\,
	datad => \idbreg|Mux5~6_combout\,
	combout => \idbreg|Mux5~7_combout\);

-- Location: LCCOMB_X93_Y28_N12
\idbreg|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~8_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21)) # ((\idbreg|Mux5~5_combout\)))) # (!\ifid_pipeline|instruction_out\(22) & (!\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|Mux5~5_combout\,
	datad => \idbreg|Mux5~7_combout\,
	combout => \idbreg|Mux5~8_combout\);

-- Location: LCCOMB_X93_Y28_N10
\idbreg|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux5~8_combout\ & ((\idbreg|Mux5~10_combout\))) # (!\idbreg|Mux5~8_combout\ & (\idbreg|Mux5~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & (((\idbreg|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux5~3_combout\,
	datab => \idbreg|Mux5~10_combout\,
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|Mux5~8_combout\,
	combout => \idbreg|Mux5~11_combout\);

-- Location: LCCOMB_X89_Y24_N22
\idbreg|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~16_combout\ = (\idbreg|Mux31~13_combout\ & (((\idbreg|Mux31~2_combout\) # (\idbreg|Mux5~11_combout\)))) # (!\idbreg|Mux31~13_combout\ & (\idbreg|Mux5~15_combout\ & (!\idbreg|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux5~15_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux31~2_combout\,
	datad => \idbreg|Mux5~11_combout\,
	combout => \idbreg|Mux5~16_combout\);

-- Location: LCCOMB_X89_Y24_N12
\idbreg|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux5~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux5~16_combout\ & (\idbreg|Mux5~18_combout\)) # (!\idbreg|Mux5~16_combout\ & ((\idbreg|Mux5~1_combout\))))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux5~18_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux5~1_combout\,
	datad => \idbreg|Mux5~16_combout\,
	combout => \idbreg|Mux5~19_combout\);

-- Location: LCCOMB_X89_Y24_N24
\idex_pipeline|read_data1_out[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data1_out[26]~feeder_combout\ = \idbreg|Mux5~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux5~19_combout\,
	combout => \idex_pipeline|read_data1_out[26]~feeder_combout\);

-- Location: LCFF_X89_Y24_N25
\idex_pipeline|read_data1_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data1_out[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(26));

-- Location: LCCOMB_X89_Y16_N30
\exmux2_1|Z[26]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[26]~8_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(26),
	combout => \exmux2_1|Z[26]~8_combout\);

-- Location: LCCOMB_X80_Y23_N26
\idbreg|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~17_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21)) # ((\idbreg|reg[14][28]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & (!\ifid_pipeline|instruction_out\(21) & 
-- ((\idbreg|reg[12][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[14][28]~regout\,
	datad => \idbreg|reg[12][28]~regout\,
	combout => \idbreg|Mux3~17_combout\);

-- Location: LCCOMB_X91_Y23_N22
\idbreg|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~18_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux3~17_combout\ & ((\idbreg|reg[15][28]~regout\))) # (!\idbreg|Mux3~17_combout\ & (\idbreg|reg[13][28]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (\idbreg|Mux3~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux3~17_combout\,
	datac => \idbreg|reg[13][28]~regout\,
	datad => \idbreg|reg[15][28]~regout\,
	combout => \idbreg|Mux3~18_combout\);

-- Location: LCCOMB_X82_Y23_N18
\idbreg|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~1_combout\ = (\idbreg|Mux3~0_combout\ & (((\idbreg|reg[11][28]~regout\)) # (!\ifid_pipeline|instruction_out\(22)))) # (!\idbreg|Mux3~0_combout\ & (\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[10][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux3~0_combout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[11][28]~regout\,
	datad => \idbreg|reg[10][28]~regout\,
	combout => \idbreg|Mux3~1_combout\);

-- Location: LCFF_X94_Y26_N17
\idbreg|reg[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][28]~regout\);

-- Location: LCFF_X93_Y27_N27
\idbreg|reg[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][28]~regout\);

-- Location: LCCOMB_X93_Y27_N26
\idbreg|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~3_combout\ = (\idbreg|Mux3~2_combout\ & (((\idbreg|reg[29][28]~regout\) # (!\ifid_pipeline|instruction_out\(23))))) # (!\idbreg|Mux3~2_combout\ & (\idbreg|reg[21][28]~regout\ & ((\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux3~2_combout\,
	datab => \idbreg|reg[21][28]~regout\,
	datac => \idbreg|reg[29][28]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux3~3_combout\);

-- Location: LCCOMB_X91_Y30_N10
\idbreg|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~9_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][28]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][28]~regout\,
	datad => \idbreg|reg[19][28]~regout\,
	combout => \idbreg|Mux3~9_combout\);

-- Location: LCCOMB_X91_Y30_N12
\idbreg|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~10_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux3~9_combout\ & (\idbreg|reg[31][28]~regout\)) # (!\idbreg|Mux3~9_combout\ & ((\idbreg|reg[27][28]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[31][28]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[27][28]~regout\,
	datad => \idbreg|Mux3~9_combout\,
	combout => \idbreg|Mux3~10_combout\);

-- Location: LCCOMB_X81_Y28_N2
\idbreg|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~6_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[24][28]~regout\) # (\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][28]~regout\ & ((!\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][28]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][28]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux3~6_combout\);

-- Location: LCCOMB_X81_Y28_N16
\idbreg|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux3~6_combout\ & (\idbreg|reg[28][28]~regout\)) # (!\idbreg|Mux3~6_combout\ & ((\idbreg|reg[20][28]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[28][28]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[20][28]~regout\,
	datad => \idbreg|Mux3~6_combout\,
	combout => \idbreg|Mux3~7_combout\);

-- Location: LCCOMB_X86_Y31_N26
\idbreg|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][28]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][28]~regout\,
	datad => \idbreg|reg[18][28]~regout\,
	combout => \idbreg|Mux3~4_combout\);

-- Location: LCCOMB_X86_Y31_N8
\idbreg|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux3~4_combout\ & (\idbreg|reg[30][28]~regout\)) # (!\idbreg|Mux3~4_combout\ & ((\idbreg|reg[26][28]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[30][28]~regout\,
	datac => \idbreg|reg[26][28]~regout\,
	datad => \idbreg|Mux3~4_combout\,
	combout => \idbreg|Mux3~5_combout\);

-- Location: LCCOMB_X90_Y23_N26
\idbreg|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~8_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21)) # ((\idbreg|Mux3~5_combout\)))) # (!\ifid_pipeline|instruction_out\(22) & (!\ifid_pipeline|instruction_out\(21) & (\idbreg|Mux3~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|Mux3~7_combout\,
	datad => \idbreg|Mux3~5_combout\,
	combout => \idbreg|Mux3~8_combout\);

-- Location: LCCOMB_X91_Y23_N16
\idbreg|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux3~8_combout\ & ((\idbreg|Mux3~10_combout\))) # (!\idbreg|Mux3~8_combout\ & (\idbreg|Mux3~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & (((\idbreg|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux3~3_combout\,
	datac => \idbreg|Mux3~10_combout\,
	datad => \idbreg|Mux3~8_combout\,
	combout => \idbreg|Mux3~11_combout\);

-- Location: LCFF_X83_Y27_N17
\idbreg|reg[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux3~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[5][28]~regout\);

-- Location: LCCOMB_X86_Y27_N2
\idbreg|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[6][28]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[4][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[6][28]~regout\,
	datad => \idbreg|reg[4][28]~regout\,
	combout => \idbreg|Mux3~12_combout\);

-- Location: LCCOMB_X83_Y27_N16
\idbreg|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux3~12_combout\ & (\idbreg|reg[7][28]~regout\)) # (!\idbreg|Mux3~12_combout\ & ((\idbreg|reg[5][28]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[7][28]~regout\,
	datac => \idbreg|reg[5][28]~regout\,
	datad => \idbreg|Mux3~12_combout\,
	combout => \idbreg|Mux3~13_combout\);

-- Location: LCCOMB_X86_Y23_N28
\idbreg|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux3~13_combout\)) # (!\idbreg|Mux31~17_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|Mux31~17_combout\ & (\idbreg|reg[1][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~18_combout\,
	datab => \idbreg|Mux31~17_combout\,
	datac => \idbreg|reg[1][28]~regout\,
	datad => \idbreg|Mux3~13_combout\,
	combout => \idbreg|Mux3~14_combout\);

-- Location: LCCOMB_X86_Y23_N18
\idbreg|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux3~14_combout\ & (\idbreg|reg[3][28]~regout\)) # (!\idbreg|Mux3~14_combout\ & ((\idbreg|reg[2][28]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][28]~regout\,
	datab => \idbreg|reg[2][28]~regout\,
	datac => \idbreg|Mux31~14_combout\,
	datad => \idbreg|Mux3~14_combout\,
	combout => \idbreg|Mux3~15_combout\);

-- Location: LCCOMB_X91_Y23_N2
\idbreg|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~16_combout\ = (\idbreg|Mux31~2_combout\ & (\idbreg|Mux31~13_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux31~13_combout\ & (\idbreg|Mux3~11_combout\)) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux3~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux3~11_combout\,
	datad => \idbreg|Mux3~15_combout\,
	combout => \idbreg|Mux3~16_combout\);

-- Location: LCCOMB_X91_Y23_N12
\idbreg|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux3~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux3~16_combout\ & (\idbreg|Mux3~18_combout\)) # (!\idbreg|Mux3~16_combout\ & ((\idbreg|Mux3~1_combout\))))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux3~18_combout\,
	datac => \idbreg|Mux3~1_combout\,
	datad => \idbreg|Mux3~16_combout\,
	combout => \idbreg|Mux3~19_combout\);

-- Location: LCCOMB_X91_Y23_N28
\idex_pipeline|read_data1_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|read_data1_out[28]~feeder_combout\ = \idbreg|Mux3~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idbreg|Mux3~19_combout\,
	combout => \idex_pipeline|read_data1_out[28]~feeder_combout\);

-- Location: LCFF_X91_Y23_N29
\idex_pipeline|read_data1_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|read_data1_out[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(28));

-- Location: LCCOMB_X91_Y23_N18
\exmux2_1|Z[28]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[28]~10_combout\ = (\idex_pipeline|read_data1_out\(28) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data1_out\(28),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[28]~10_combout\);

-- Location: LCCOMB_X87_Y29_N24
\idbreg|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~0_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][25]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][25]~regout\,
	datad => \idbreg|reg[18][25]~regout\,
	combout => \idbreg|Mux6~0_combout\);

-- Location: LCCOMB_X88_Y29_N14
\idbreg|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~1_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux6~0_combout\ & (\idbreg|reg[30][25]~regout\)) # (!\idbreg|Mux6~0_combout\ & ((\idbreg|reg[26][25]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[30][25]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[26][25]~regout\,
	datad => \idbreg|Mux6~0_combout\,
	combout => \idbreg|Mux6~1_combout\);

-- Location: LCCOMB_X90_Y30_N4
\idbreg|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][25]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][25]~regout\,
	datad => \idbreg|reg[19][25]~regout\,
	combout => \idbreg|Mux6~7_combout\);

-- Location: LCCOMB_X89_Y30_N18
\idbreg|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux6~7_combout\ & ((\idbreg|reg[31][25]~regout\))) # (!\idbreg|Mux6~7_combout\ & (\idbreg|reg[27][25]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[27][25]~regout\,
	datac => \idbreg|reg[31][25]~regout\,
	datad => \idbreg|Mux6~7_combout\,
	combout => \idbreg|Mux6~8_combout\);

-- Location: LCCOMB_X93_Y27_N30
\idbreg|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][25]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][25]~regout\,
	datad => \idbreg|reg[17][25]~regout\,
	combout => \idbreg|Mux6~2_combout\);

-- Location: LCFF_X94_Y27_N15
\idbreg|reg[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][25]~regout\);

-- Location: LCCOMB_X93_Y27_N24
\idbreg|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux6~2_combout\ & (\idbreg|reg[29][25]~regout\)) # (!\idbreg|Mux6~2_combout\ & ((\idbreg|reg[21][25]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (\idbreg|Mux6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|Mux6~2_combout\,
	datac => \idbreg|reg[29][25]~regout\,
	datad => \idbreg|reg[21][25]~regout\,
	combout => \idbreg|Mux6~3_combout\);

-- Location: LCFF_X78_Y28_N17
\idbreg|reg[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[16][25]~regout\);

-- Location: LCCOMB_X77_Y28_N22
\idbreg|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~4_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[24][25]~regout\) # ((\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[16][25]~regout\ & !\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[24][25]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[16][25]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux6~4_combout\);

-- Location: LCCOMB_X77_Y28_N6
\idbreg|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~5_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux6~4_combout\ & (\idbreg|reg[28][25]~regout\)) # (!\idbreg|Mux6~4_combout\ & ((\idbreg|reg[20][25]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[28][25]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[20][25]~regout\,
	datad => \idbreg|Mux6~4_combout\,
	combout => \idbreg|Mux6~5_combout\);

-- Location: LCCOMB_X85_Y27_N26
\idbreg|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~6_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|Mux6~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux6~3_combout\,
	datad => \idbreg|Mux6~5_combout\,
	combout => \idbreg|Mux6~6_combout\);

-- Location: LCCOMB_X86_Y27_N18
\idbreg|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux6~6_combout\ & ((\idbreg|Mux6~8_combout\))) # (!\idbreg|Mux6~6_combout\ & (\idbreg|Mux6~1_combout\)))) # (!\ifid_pipeline|instruction_out\(22) & (((\idbreg|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux6~1_combout\,
	datac => \idbreg|Mux6~8_combout\,
	datad => \idbreg|Mux6~6_combout\,
	combout => \idbreg|Mux6~9_combout\);

-- Location: LCFF_X83_Y27_N25
\idbreg|reg[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux6~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[7][25]~regout\);

-- Location: LCCOMB_X83_Y27_N6
\idbreg|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\idbreg|reg[5][25]~regout\) # (\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[4][25]~regout\ & ((!\ifid_pipeline|instruction_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[4][25]~regout\,
	datab => \idbreg|reg[5][25]~regout\,
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \ifid_pipeline|instruction_out\(22),
	combout => \idbreg|Mux6~12_combout\);

-- Location: LCCOMB_X83_Y27_N24
\idbreg|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~13_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux6~12_combout\ & ((\idbreg|reg[7][25]~regout\))) # (!\idbreg|Mux6~12_combout\ & (\idbreg|reg[6][25]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[6][25]~regout\,
	datac => \idbreg|reg[7][25]~regout\,
	datad => \idbreg|Mux6~12_combout\,
	combout => \idbreg|Mux6~13_combout\);

-- Location: LCCOMB_X83_Y27_N22
\idbreg|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~14_combout\ = (\idbreg|Mux31~17_combout\ & ((\idbreg|Mux31~18_combout\ & (\idbreg|Mux6~13_combout\)) # (!\idbreg|Mux31~18_combout\ & ((\idbreg|reg[1][25]~regout\))))) # (!\idbreg|Mux31~17_combout\ & (\idbreg|Mux31~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~17_combout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|Mux6~13_combout\,
	datad => \idbreg|reg[1][25]~regout\,
	combout => \idbreg|Mux6~14_combout\);

-- Location: LCCOMB_X87_Y25_N22
\idbreg|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux6~14_combout\ & ((\idbreg|reg[3][25]~regout\))) # (!\idbreg|Mux6~14_combout\ & (\idbreg|reg[2][25]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~14_combout\,
	datab => \idbreg|reg[2][25]~regout\,
	datac => \idbreg|reg[3][25]~regout\,
	datad => \idbreg|Mux6~14_combout\,
	combout => \idbreg|Mux6~15_combout\);

-- Location: LCCOMB_X81_Y27_N26
\idbreg|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~10_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[10][25]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[8][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[8][25]~regout\,
	datad => \idbreg|reg[10][25]~regout\,
	combout => \idbreg|Mux6~10_combout\);

-- Location: LCCOMB_X81_Y27_N24
\idbreg|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux6~10_combout\ & (\idbreg|reg[11][25]~regout\)) # (!\idbreg|Mux6~10_combout\ & ((\idbreg|reg[9][25]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (\idbreg|Mux6~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux6~10_combout\,
	datac => \idbreg|reg[11][25]~regout\,
	datad => \idbreg|reg[9][25]~regout\,
	combout => \idbreg|Mux6~11_combout\);

-- Location: LCCOMB_X89_Y23_N30
\idbreg|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~16_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux31~13_combout\) # ((\idbreg|Mux6~11_combout\)))) # (!\idbreg|Mux31~2_combout\ & (!\idbreg|Mux31~13_combout\ & (\idbreg|Mux6~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux6~15_combout\,
	datad => \idbreg|Mux6~11_combout\,
	combout => \idbreg|Mux6~16_combout\);

-- Location: LCCOMB_X89_Y23_N4
\idbreg|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux6~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux6~16_combout\ & (\idbreg|Mux6~18_combout\)) # (!\idbreg|Mux6~16_combout\ & ((\idbreg|Mux6~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux6~18_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux6~9_combout\,
	datad => \idbreg|Mux6~16_combout\,
	combout => \idbreg|Mux6~19_combout\);

-- Location: LCFF_X89_Y23_N9
\idex_pipeline|read_data1_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idbreg|Mux6~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(25));

-- Location: LCCOMB_X87_Y19_N16
\exula|ShiftLeft0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~26_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|read_data1_out\(23)) # ((\idex_pipeline|read_data1_out\(24)) # (\idex_pipeline|read_data1_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data1_out\(23),
	datab => \idex_pipeline|read_data1_out\(24),
	datac => \idex_pipeline|read_data1_out\(25),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exula|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X88_Y18_N30
\exula|ShiftLeft0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~27_combout\ = (\exmux2_1|Z[27]~9_combout\) # ((\exmux2_1|Z[26]~8_combout\) # ((\exmux2_1|Z[28]~10_combout\) # (\exula|ShiftLeft0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[27]~9_combout\,
	datab => \exmux2_1|Z[26]~8_combout\,
	datac => \exmux2_1|Z[28]~10_combout\,
	datad => \exula|ShiftLeft0~26_combout\,
	combout => \exula|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X90_Y18_N16
\exula|ShiftLeft0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~28_combout\ = (\exula|ShiftLeft0~22_combout\) # ((\exula|ShiftLeft0~23_combout\) # ((\exula|ShiftLeft0~25_combout\) # (\exula|ShiftLeft0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~22_combout\,
	datab => \exula|ShiftLeft0~23_combout\,
	datac => \exula|ShiftLeft0~25_combout\,
	datad => \exula|ShiftLeft0~27_combout\,
	combout => \exula|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X91_Y17_N10
\exula|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux28~5_combout\ = (\idex_pipeline|aluOP_out\(2) & ((\exula|Mux28~3_combout\) # ((\exula|ShiftLeft0~28_combout\) # (\exmux2_1|Z[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \exula|Mux28~3_combout\,
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exmux2_1|Z[4]~4_combout\,
	combout => \exula|Mux28~5_combout\);

-- Location: LCCOMB_X90_Y20_N12
\exula|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux24~6_combout\ = (\idex_pipeline|aluOP_out\(3) & ((\exula|ShiftLeft0~28_combout\) # (!\exula|Mux28~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(3),
	datac => \exula|Mux28~5_combout\,
	datad => \exula|ShiftLeft0~28_combout\,
	combout => \exula|Mux24~6_combout\);

-- Location: LCCOMB_X90_Y18_N18
\exula|a32~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~109_combout\ = (\idex_pipeline|read_data1_out\(7) & (!\idex_pipeline|aluSRC1_out~regout\ & \exmux2_2|Z[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data1_out\(7),
	datac => \idex_pipeline|aluSRC1_out~regout\,
	datad => \exmux2_2|Z[7]~10_combout\,
	combout => \exula|a32~109_combout\);

-- Location: LCCOMB_X90_Y18_N28
\exula|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux24~13_combout\ = (\exula|Mux28~8_combout\ & (((\exula|Add0~24_combout\)) # (!\exula|Mux28~7_combout\))) # (!\exula|Mux28~8_combout\ & (\exula|Mux28~7_combout\ & ((!\exula|a32~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~8_combout\,
	datab => \exula|Mux28~7_combout\,
	datac => \exula|Add0~24_combout\,
	datad => \exula|a32~109_combout\,
	combout => \exula|Mux24~13_combout\);

-- Location: LCCOMB_X90_Y18_N30
\exula|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux24~14_combout\ = (\exmux2_2|Z[7]~10_combout\ & ((\exula|Mux24~13_combout\) # ((\exmux2_1|Z[7]~29_combout\ & !\exula|Mux28~9_combout\)))) # (!\exmux2_2|Z[7]~10_combout\ & (\exula|Mux24~13_combout\ & ((\exmux2_1|Z[7]~29_combout\) # 
-- (\exula|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[7]~10_combout\,
	datab => \exmux2_1|Z[7]~29_combout\,
	datac => \exula|Mux28~9_combout\,
	datad => \exula|Mux24~13_combout\,
	combout => \exula|Mux24~14_combout\);

-- Location: LCCOMB_X89_Y18_N28
\exula|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux24~15_combout\ = (\exula|Mux24~7_combout\ & (((\exula|ShiftRight1~94_combout\) # (\exula|Mux24~6_combout\)))) # (!\exula|Mux24~7_combout\ & (\exula|Mux24~14_combout\ & ((!\exula|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux24~7_combout\,
	datab => \exula|Mux24~14_combout\,
	datac => \exula|ShiftRight1~94_combout\,
	datad => \exula|Mux24~6_combout\,
	combout => \exula|Mux24~15_combout\);

-- Location: LCCOMB_X87_Y17_N0
\exula|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux24~8_combout\ = (\exula|ShiftLeft0~52_combout\ & (!\exmux2_1|Z[3]~3_combout\ & \exula|ShiftLeft0~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~52_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftLeft0~140_combout\,
	combout => \exula|Mux24~8_combout\);

-- Location: LCCOMB_X87_Y17_N26
\exula|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux24~9_combout\ = (\idex_pipeline|aluOP_out\(1) & (!\idex_pipeline|aluOP_out\(0))) # (!\idex_pipeline|aluOP_out\(1) & ((\idex_pipeline|aluOP_out\(0) & (\exmux2_2|Z[7]~10_combout\ $ (\exmux2_1|Z[7]~29_combout\))) # (!\idex_pipeline|aluOP_out\(0) & 
-- (!\exmux2_2|Z[7]~10_combout\ & !\exmux2_1|Z[7]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \exmux2_2|Z[7]~10_combout\,
	datad => \exmux2_1|Z[7]~29_combout\,
	combout => \exula|Mux24~9_combout\);

-- Location: LCCOMB_X87_Y17_N20
\exula|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux24~10_combout\ = (\exula|Mux28~6_combout\ & ((\exula|Mux24~9_combout\ & (\exula|Mux24~8_combout\)) # (!\exula|Mux24~9_combout\ & ((\exula|ShiftRight0~108_combout\))))) # (!\exula|Mux28~6_combout\ & (((\exula|Mux24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~6_combout\,
	datab => \exula|Mux24~8_combout\,
	datac => \exula|ShiftRight0~108_combout\,
	datad => \exula|Mux24~9_combout\,
	combout => \exula|Mux24~10_combout\);

-- Location: LCCOMB_X90_Y14_N22
\exula|ShiftRight0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~47_combout\ = (\exmux2_1|Z[1]~2_combout\ & (\exmux2_2|Z[10]~8_combout\)) # (!\exmux2_1|Z[1]~2_combout\ & ((\exmux2_2|Z[8]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_2|Z[10]~8_combout\,
	datac => \exmux2_2|Z[8]~9_combout\,
	datad => \exmux2_1|Z[1]~2_combout\,
	combout => \exula|ShiftRight0~47_combout\);

-- Location: LCCOMB_X91_Y14_N10
\exula|ShiftRight1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~62_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight0~47_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftRight1~44_combout\,
	datac => \exmux2_1|Z[0]~1_combout\,
	datad => \exula|ShiftRight0~47_combout\,
	combout => \exula|ShiftRight1~62_combout\);

-- Location: LCCOMB_X94_Y17_N28
\exula|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux24~11_combout\ = (\exula|Mux24~5_combout\ & (((\exula|Mux24~4_combout\)))) # (!\exula|Mux24~5_combout\ & ((\exula|Mux24~4_combout\ & (\exula|ShiftRight1~65_combout\)) # (!\exula|Mux24~4_combout\ & ((\exula|ShiftRight1~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~65_combout\,
	datab => \exula|Mux24~5_combout\,
	datac => \exula|ShiftRight1~62_combout\,
	datad => \exula|Mux24~4_combout\,
	combout => \exula|Mux24~11_combout\);

-- Location: LCCOMB_X94_Y17_N16
\exula|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux24~12_combout\ = (\exula|Mux24~5_combout\ & ((\exula|Mux24~11_combout\ & (\exula|ShiftRight0~126_combout\)) # (!\exula|Mux24~11_combout\ & ((\exula|Mux24~10_combout\))))) # (!\exula|Mux24~5_combout\ & (((\exula|Mux24~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~126_combout\,
	datab => \exula|Mux24~5_combout\,
	datac => \exula|Mux24~10_combout\,
	datad => \exula|Mux24~11_combout\,
	combout => \exula|Mux24~12_combout\);

-- Location: LCCOMB_X90_Y20_N10
\exula|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux24~16_combout\ = (\exula|Mux24~6_combout\ & ((\exula|Mux24~15_combout\ & (\exmux2_2|Z[31]~17_combout\)) # (!\exula|Mux24~15_combout\ & ((\exula|Mux24~12_combout\))))) # (!\exula|Mux24~6_combout\ & (((\exula|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[31]~17_combout\,
	datab => \exula|Mux24~6_combout\,
	datac => \exula|Mux24~15_combout\,
	datad => \exula|Mux24~12_combout\,
	combout => \exula|Mux24~16_combout\);

-- Location: LCCOMB_X83_Y20_N22
\exula|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux24~17_combout\ = (\exula|Mux24~16_combout\ & (((!\idex_pipeline|aluOP_out\(0) & !\idex_pipeline|aluOP_out\(1))) # (!\exula|Mux24~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux24~7_combout\,
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \idex_pipeline|aluOP_out\(1),
	datad => \exula|Mux24~16_combout\,
	combout => \exula|Mux24~17_combout\);

-- Location: LCFF_X83_Y20_N23
\exmem_pipeline|adress_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exula|Mux24~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|adress_out\(7));

-- Location: LCFF_X82_Y21_N23
\memwb_pipeline|data_ula_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(7));

-- Location: LCCOMB_X82_Y21_N22
\wbmux4|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux24~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(7))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \memwb_pipeline|PC4_shift_out\(7),
	datac => \memwb_pipeline|data_ula_out\(7),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux24~0_combout\);

-- Location: LCFF_X82_Y21_N21
\memwb_pipeline|write_data_breg_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(7));

-- Location: LCCOMB_X82_Y21_N26
\wbmux4|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux24~1_combout\ = (\wbmux4|Mux24~0_combout\) # ((!\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|write_data_breg_out\(7) & \memwb_pipeline|mem_to_reg_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(1),
	datab => \wbmux4|Mux24~0_combout\,
	datac => \memwb_pipeline|write_data_breg_out\(7),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux24~1_combout\);

-- Location: LCFF_X93_Y26_N5
\idbreg|reg[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[29][7]~regout\);

-- Location: LCFF_X94_Y25_N13
\idbreg|reg[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][7]~regout\);

-- Location: LCCOMB_X94_Y25_N12
\idbreg|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~2_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23)) # ((\idbreg|reg[25][7]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[17][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[25][7]~regout\,
	datad => \idbreg|reg[17][7]~regout\,
	combout => \idbreg|Mux24~2_combout\);

-- Location: LCCOMB_X93_Y26_N4
\idbreg|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux24~2_combout\ & ((\idbreg|reg[29][7]~regout\))) # (!\idbreg|Mux24~2_combout\ & (\idbreg|reg[21][7]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[21][7]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[29][7]~regout\,
	datad => \idbreg|Mux24~2_combout\,
	combout => \idbreg|Mux24~3_combout\);

-- Location: LCCOMB_X80_Y26_N24
\idbreg|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~5_combout\ = (\idbreg|Mux24~4_combout\ & (((\idbreg|reg[28][7]~regout\)) # (!\ifid_pipeline|instruction_out\(23)))) # (!\idbreg|Mux24~4_combout\ & (\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[20][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux24~4_combout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[20][7]~regout\,
	datad => \idbreg|reg[28][7]~regout\,
	combout => \idbreg|Mux24~5_combout\);

-- Location: LCCOMB_X81_Y26_N0
\idbreg|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~6_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|Mux24~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux24~3_combout\,
	datad => \idbreg|Mux24~5_combout\,
	combout => \idbreg|Mux24~6_combout\);

-- Location: LCCOMB_X89_Y29_N0
\idbreg|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][7]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][7]~regout\,
	datad => \idbreg|reg[19][7]~regout\,
	combout => \idbreg|Mux24~7_combout\);

-- Location: LCCOMB_X89_Y30_N22
\idbreg|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux24~7_combout\ & ((\idbreg|reg[31][7]~regout\))) # (!\idbreg|Mux24~7_combout\ & (\idbreg|reg[27][7]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (\idbreg|Mux24~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|Mux24~7_combout\,
	datac => \idbreg|reg[27][7]~regout\,
	datad => \idbreg|reg[31][7]~regout\,
	combout => \idbreg|Mux24~8_combout\);

-- Location: LCCOMB_X82_Y26_N20
\idbreg|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux24~6_combout\ & ((\idbreg|Mux24~8_combout\))) # (!\idbreg|Mux24~6_combout\ & (\idbreg|Mux24~1_combout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux24~1_combout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux24~6_combout\,
	datad => \idbreg|Mux24~8_combout\,
	combout => \idbreg|Mux24~9_combout\);

-- Location: LCFF_X82_Y30_N3
\idbreg|reg[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux24~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][7]~regout\);

-- Location: LCCOMB_X82_Y30_N2
\idbreg|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~10_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\idbreg|reg[10][7]~regout\) # (\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[8][7]~regout\ & ((!\ifid_pipeline|instruction_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[8][7]~regout\,
	datac => \idbreg|reg[10][7]~regout\,
	datad => \ifid_pipeline|instruction_out\(21),
	combout => \idbreg|Mux24~10_combout\);

-- Location: LCCOMB_X83_Y26_N6
\idbreg|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux24~10_combout\ & ((\idbreg|reg[11][7]~regout\))) # (!\idbreg|Mux24~10_combout\ & (\idbreg|reg[9][7]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[9][7]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[11][7]~regout\,
	datad => \idbreg|Mux24~10_combout\,
	combout => \idbreg|Mux24~11_combout\);

-- Location: LCCOMB_X81_Y26_N22
\idbreg|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~12_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[5][7]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[5][7]~regout\,
	datad => \idbreg|reg[4][7]~regout\,
	combout => \idbreg|Mux24~12_combout\);

-- Location: LCCOMB_X81_Y26_N16
\idbreg|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~13_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux24~12_combout\ & ((\idbreg|reg[7][7]~regout\))) # (!\idbreg|Mux24~12_combout\ & (\idbreg|reg[6][7]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[6][7]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[7][7]~regout\,
	datad => \idbreg|Mux24~12_combout\,
	combout => \idbreg|Mux24~13_combout\);

-- Location: LCCOMB_X82_Y25_N12
\idbreg|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux24~13_combout\)) # (!\idbreg|Mux31~17_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|Mux31~17_combout\ & (\idbreg|reg[1][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~18_combout\,
	datab => \idbreg|Mux31~17_combout\,
	datac => \idbreg|reg[1][7]~regout\,
	datad => \idbreg|Mux24~13_combout\,
	combout => \idbreg|Mux24~14_combout\);

-- Location: LCCOMB_X86_Y22_N6
\idbreg|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux24~14_combout\ & (\idbreg|reg[3][7]~regout\)) # (!\idbreg|Mux24~14_combout\ & ((\idbreg|reg[2][7]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][7]~regout\,
	datab => \idbreg|Mux31~14_combout\,
	datac => \idbreg|reg[2][7]~regout\,
	datad => \idbreg|Mux24~14_combout\,
	combout => \idbreg|Mux24~15_combout\);

-- Location: LCCOMB_X86_Y22_N28
\idbreg|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~16_combout\ = (\idbreg|Mux31~13_combout\ & (\idbreg|Mux31~2_combout\)) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\ & (\idbreg|Mux24~11_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux24~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux24~11_combout\,
	datad => \idbreg|Mux24~15_combout\,
	combout => \idbreg|Mux24~16_combout\);

-- Location: LCCOMB_X86_Y22_N14
\idbreg|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux24~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux24~16_combout\ & (\idbreg|Mux24~18_combout\)) # (!\idbreg|Mux24~16_combout\ & ((\idbreg|Mux24~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux24~18_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux24~9_combout\,
	datad => \idbreg|Mux24~16_combout\,
	combout => \idbreg|Mux24~19_combout\);

-- Location: LCCOMB_X86_Y22_N18
\ifmux4|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux24~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\ifid_pipeline|instruction_out\(5)) # (\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & (\ifsomador|result[7]~10_combout\ & ((!\sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifsomador|result[7]~10_combout\,
	datab => \ifid_pipeline|instruction_out\(5),
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux24~0_combout\);

-- Location: LCCOMB_X86_Y22_N20
\ifmux4|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux24~1_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\ifmux4|Mux24~0_combout\ & ((\idbreg|Mux24~19_combout\))) # (!\ifmux4|Mux24~0_combout\ & (\SUBTRATOR_EX|result[7]~8_combout\)))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifmux4|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[7]~8_combout\,
	datab => \idbreg|Mux24~19_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \ifmux4|Mux24~0_combout\,
	combout => \ifmux4|Mux24~1_combout\);

-- Location: LCFF_X86_Y22_N21
\ifpc|PC_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(7));

-- Location: LCFF_X88_Y22_N3
\ifid_pipeline|instruction_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(25));

-- Location: LCCOMB_X90_Y23_N20
\idbreg|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux31~2_combout\ = (!\ifid_pipeline|instruction_out\(25) & \ifid_pipeline|instruction_out\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ifid_pipeline|instruction_out\(25),
	datad => \ifid_pipeline|instruction_out\(24),
	combout => \idbreg|Mux31~2_combout\);

-- Location: LCCOMB_X82_Y23_N30
\idbreg|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~1_combout\ = (\idbreg|Mux25~0_combout\ & (((\idbreg|reg[11][6]~regout\)) # (!\ifid_pipeline|instruction_out\(22)))) # (!\idbreg|Mux25~0_combout\ & (\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[10][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux25~0_combout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[10][6]~regout\,
	datad => \idbreg|reg[11][6]~regout\,
	combout => \idbreg|Mux25~1_combout\);

-- Location: LCCOMB_X86_Y26_N4
\idbreg|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[6][6]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[4][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[6][6]~regout\,
	datad => \idbreg|reg[4][6]~regout\,
	combout => \idbreg|Mux25~12_combout\);

-- Location: LCCOMB_X86_Y25_N28
\idbreg|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux25~12_combout\ & (\idbreg|reg[7][6]~regout\)) # (!\idbreg|Mux25~12_combout\ & ((\idbreg|reg[5][6]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[7][6]~regout\,
	datac => \idbreg|reg[5][6]~regout\,
	datad => \idbreg|Mux25~12_combout\,
	combout => \idbreg|Mux25~13_combout\);

-- Location: LCCOMB_X86_Y25_N14
\idbreg|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux25~13_combout\) # (!\idbreg|Mux31~17_combout\)))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][6]~regout\ & (\idbreg|Mux31~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][6]~regout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|Mux31~17_combout\,
	datad => \idbreg|Mux25~13_combout\,
	combout => \idbreg|Mux25~14_combout\);

-- Location: LCCOMB_X87_Y25_N14
\idbreg|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux25~14_combout\ & (\idbreg|reg[3][6]~regout\)) # (!\idbreg|Mux25~14_combout\ & ((\idbreg|reg[2][6]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[3][6]~regout\,
	datab => \idbreg|Mux31~14_combout\,
	datac => \idbreg|reg[2][6]~regout\,
	datad => \idbreg|Mux25~14_combout\,
	combout => \idbreg|Mux25~15_combout\);

-- Location: LCCOMB_X89_Y29_N18
\idbreg|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~9_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[23][6]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[19][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[19][6]~regout\,
	datad => \idbreg|reg[23][6]~regout\,
	combout => \idbreg|Mux25~9_combout\);

-- Location: LCCOMB_X90_Y29_N22
\idbreg|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~10_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux25~9_combout\ & ((\idbreg|reg[31][6]~regout\))) # (!\idbreg|Mux25~9_combout\ & (\idbreg|reg[27][6]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[27][6]~regout\,
	datac => \idbreg|reg[31][6]~regout\,
	datad => \idbreg|Mux25~9_combout\,
	combout => \idbreg|Mux25~10_combout\);

-- Location: LCFF_X94_Y25_N21
\idbreg|reg[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[25][6]~regout\);

-- Location: LCCOMB_X94_Y25_N20
\idbreg|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~2_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23)) # ((\idbreg|reg[25][6]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[17][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[25][6]~regout\,
	datad => \idbreg|reg[17][6]~regout\,
	combout => \idbreg|Mux25~2_combout\);

-- Location: LCCOMB_X94_Y27_N16
\idbreg|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux25~2_combout\ & ((\idbreg|reg[29][6]~regout\))) # (!\idbreg|Mux25~2_combout\ & (\idbreg|reg[21][6]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[21][6]~regout\,
	datac => \idbreg|reg[29][6]~regout\,
	datad => \idbreg|Mux25~2_combout\,
	combout => \idbreg|Mux25~3_combout\);

-- Location: LCCOMB_X80_Y26_N4
\idbreg|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~6_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23)) # ((\idbreg|reg[24][6]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[16][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[24][6]~regout\,
	datad => \idbreg|reg[16][6]~regout\,
	combout => \idbreg|Mux25~6_combout\);

-- Location: LCCOMB_X80_Y26_N14
\idbreg|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~7_combout\ = (\idbreg|Mux25~6_combout\ & ((\idbreg|reg[28][6]~regout\) # ((!\ifid_pipeline|instruction_out\(23))))) # (!\idbreg|Mux25~6_combout\ & (((\ifid_pipeline|instruction_out\(23) & \idbreg|reg[20][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[28][6]~regout\,
	datab => \idbreg|Mux25~6_combout\,
	datac => \ifid_pipeline|instruction_out\(23),
	datad => \idbreg|reg[20][6]~regout\,
	combout => \idbreg|Mux25~7_combout\);

-- Location: LCFF_X86_Y29_N13
\idbreg|reg[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux25~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[26][6]~regout\);

-- Location: LCCOMB_X85_Y29_N18
\idbreg|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~4_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24)) # ((\idbreg|reg[22][6]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[22][6]~regout\,
	datad => \idbreg|reg[18][6]~regout\,
	combout => \idbreg|Mux25~4_combout\);

-- Location: LCCOMB_X81_Y29_N20
\idbreg|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux25~4_combout\ & (\idbreg|reg[30][6]~regout\)) # (!\idbreg|Mux25~4_combout\ & ((\idbreg|reg[26][6]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[30][6]~regout\,
	datac => \idbreg|reg[26][6]~regout\,
	datad => \idbreg|Mux25~4_combout\,
	combout => \idbreg|Mux25~5_combout\);

-- Location: LCCOMB_X80_Y26_N0
\idbreg|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~8_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21)) # ((\idbreg|Mux25~5_combout\)))) # (!\ifid_pipeline|instruction_out\(22) & (!\ifid_pipeline|instruction_out\(21) & (\idbreg|Mux25~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|Mux25~7_combout\,
	datad => \idbreg|Mux25~5_combout\,
	combout => \idbreg|Mux25~8_combout\);

-- Location: LCCOMB_X80_Y26_N22
\idbreg|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux25~8_combout\ & (\idbreg|Mux25~10_combout\)) # (!\idbreg|Mux25~8_combout\ & ((\idbreg|Mux25~3_combout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux25~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux25~10_combout\,
	datac => \idbreg|Mux25~3_combout\,
	datad => \idbreg|Mux25~8_combout\,
	combout => \idbreg|Mux25~11_combout\);

-- Location: LCCOMB_X86_Y22_N0
\idbreg|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~16_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\) # ((\idbreg|Mux25~11_combout\)))) # (!\idbreg|Mux31~13_combout\ & (!\idbreg|Mux31~2_combout\ & (\idbreg|Mux25~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux25~15_combout\,
	datad => \idbreg|Mux25~11_combout\,
	combout => \idbreg|Mux25~16_combout\);

-- Location: LCCOMB_X86_Y22_N2
\idbreg|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux25~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux25~16_combout\ & (\idbreg|Mux25~18_combout\)) # (!\idbreg|Mux25~16_combout\ & ((\idbreg|Mux25~1_combout\))))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux25~18_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux25~1_combout\,
	datad => \idbreg|Mux25~16_combout\,
	combout => \idbreg|Mux25~19_combout\);

-- Location: LCCOMB_X88_Y22_N12
\ifmux4|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux25~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & ((\sel_mux_pc[0]~2_combout\ & ((\SUBTRATOR_EX|result[6]~6_combout\))) # (!\sel_mux_pc[0]~2_combout\ & 
-- (\ifsomador|result[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifsomador|result[6]~8_combout\,
	datab => \SUBTRATOR_EX|result[6]~6_combout\,
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux25~0_combout\);

-- Location: LCCOMB_X88_Y22_N30
\ifmux4|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux25~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux25~0_combout\ & ((\idbreg|Mux25~19_combout\))) # (!\ifmux4|Mux25~0_combout\ & (\ifid_pipeline|instruction_out\(4))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(4),
	datab => \idbreg|Mux25~19_combout\,
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \ifmux4|Mux25~0_combout\,
	combout => \ifmux4|Mux25~1_combout\);

-- Location: LCFF_X88_Y22_N31
\ifpc|PC_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux25~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(6));

-- Location: LCCOMB_X83_Y22_N12
\ifid_pipeline|instruction_out[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|instruction_out[27]~feeder_combout\ = \ifmem|altsyncram_component|auto_generated|q_a\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifmem|altsyncram_component|auto_generated|q_a\(27),
	combout => \ifid_pipeline|instruction_out[27]~feeder_combout\);

-- Location: LCFF_X83_Y22_N13
\ifid_pipeline|instruction_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|instruction_out[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(27));

-- Location: LCCOMB_X88_Y22_N18
\idcontrole|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux8~3_combout\ = (\idcontrole|Mux21~0_combout\ & (\ifid_pipeline|instruction_out\(26) & \ifid_pipeline|instruction_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idcontrole|Mux21~0_combout\,
	datac => \ifid_pipeline|instruction_out\(26),
	datad => \ifid_pipeline|instruction_out\(27),
	combout => \idcontrole|Mux8~3_combout\);

-- Location: LCFF_X88_Y22_N19
\idex_pipeline|control_wb_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idcontrole|Mux8~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|control_wb_out\(1));

-- Location: LCCOMB_X92_Y22_N14
\exmem_pipeline|control_wb_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|control_wb_out[1]~feeder_combout\ = \idex_pipeline|control_wb_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|control_wb_out\(1),
	combout => \exmem_pipeline|control_wb_out[1]~feeder_combout\);

-- Location: LCFF_X92_Y22_N15
\exmem_pipeline|control_wb_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|control_wb_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|control_wb_out\(1));

-- Location: LCCOMB_X93_Y24_N16
\memwb_pipeline|mem_to_reg_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|mem_to_reg_out[1]~feeder_combout\ = \exmem_pipeline|control_wb_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|control_wb_out\(1),
	combout => \memwb_pipeline|mem_to_reg_out[1]~feeder_combout\);

-- Location: LCFF_X93_Y24_N17
\memwb_pipeline|mem_to_reg_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|mem_to_reg_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|mem_to_reg_out\(1));

-- Location: LCFF_X83_Y21_N5
\memwb_pipeline|data_ula_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|adress_out\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|data_ula_out\(5));

-- Location: LCCOMB_X83_Y21_N4
\wbmux4|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux26~0_combout\ = (!\memwb_pipeline|mem_to_reg_out\(0) & ((\memwb_pipeline|mem_to_reg_out\(1) & (\memwb_pipeline|PC4_shift_out\(5))) # (!\memwb_pipeline|mem_to_reg_out\(1) & ((\memwb_pipeline|data_ula_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|PC4_shift_out\(5),
	datab => \memwb_pipeline|mem_to_reg_out\(1),
	datac => \memwb_pipeline|data_ula_out\(5),
	datad => \memwb_pipeline|mem_to_reg_out\(0),
	combout => \wbmux4|Mux26~0_combout\);

-- Location: LCFF_X83_Y20_N3
\memwb_pipeline|write_data_breg_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mem_memdados|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|write_data_breg_out\(5));

-- Location: LCCOMB_X83_Y21_N26
\wbmux4|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \wbmux4|Mux26~1_combout\ = (\wbmux4|Mux26~0_combout\) # ((\memwb_pipeline|mem_to_reg_out\(0) & (\memwb_pipeline|write_data_breg_out\(5) & !\memwb_pipeline|mem_to_reg_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memwb_pipeline|mem_to_reg_out\(0),
	datab => \wbmux4|Mux26~0_combout\,
	datac => \memwb_pipeline|write_data_breg_out\(5),
	datad => \memwb_pipeline|mem_to_reg_out\(1),
	combout => \wbmux4|Mux26~1_combout\);

-- Location: LCFF_X79_Y27_N25
\idbreg|reg[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][5]~regout\);

-- Location: LCCOMB_X80_Y27_N12
\idbreg|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~17_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22)) # (\idbreg|reg[13][5]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[12][5]~regout\ & (!\ifid_pipeline|instruction_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[12][5]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[13][5]~regout\,
	combout => \idbreg|Mux26~17_combout\);

-- Location: LCCOMB_X83_Y24_N0
\idbreg|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~18_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux26~17_combout\ & (\idbreg|reg[15][5]~regout\)) # (!\idbreg|Mux26~17_combout\ & ((\idbreg|reg[14][5]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[15][5]~regout\,
	datac => \idbreg|reg[14][5]~regout\,
	datad => \idbreg|Mux26~17_combout\,
	combout => \idbreg|Mux26~18_combout\);

-- Location: LCCOMB_X80_Y25_N10
\idbreg|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~12_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[5][5]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[5][5]~regout\,
	datad => \idbreg|reg[4][5]~regout\,
	combout => \idbreg|Mux26~12_combout\);

-- Location: LCCOMB_X80_Y25_N18
\idbreg|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~13_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux26~12_combout\ & (\idbreg|reg[7][5]~regout\)) # (!\idbreg|Mux26~12_combout\ & ((\idbreg|reg[6][5]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[7][5]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[6][5]~regout\,
	datad => \idbreg|Mux26~12_combout\,
	combout => \idbreg|Mux26~13_combout\);

-- Location: LCCOMB_X88_Y25_N8
\idbreg|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~14_combout\ = (\idbreg|Mux31~17_combout\ & ((\idbreg|Mux31~18_combout\ & ((\idbreg|Mux26~13_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][5]~regout\)))) # (!\idbreg|Mux31~17_combout\ & (\idbreg|Mux31~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~17_combout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|reg[1][5]~regout\,
	datad => \idbreg|Mux26~13_combout\,
	combout => \idbreg|Mux26~14_combout\);

-- Location: LCCOMB_X87_Y25_N30
\idbreg|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux26~14_combout\ & (\idbreg|reg[3][5]~regout\)) # (!\idbreg|Mux26~14_combout\ & ((\idbreg|reg[2][5]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~14_combout\,
	datab => \idbreg|reg[3][5]~regout\,
	datac => \idbreg|Mux26~14_combout\,
	datad => \idbreg|reg[2][5]~regout\,
	combout => \idbreg|Mux26~15_combout\);

-- Location: LCFF_X82_Y23_N1
\idbreg|reg[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][5]~regout\);

-- Location: LCCOMB_X82_Y23_N26
\idbreg|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~10_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[10][5]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[8][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[10][5]~regout\,
	datad => \idbreg|reg[8][5]~regout\,
	combout => \idbreg|Mux26~10_combout\);

-- Location: LCCOMB_X82_Y23_N0
\idbreg|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux26~10_combout\ & ((\idbreg|reg[11][5]~regout\))) # (!\idbreg|Mux26~10_combout\ & (\idbreg|reg[9][5]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[9][5]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[11][5]~regout\,
	datad => \idbreg|Mux26~10_combout\,
	combout => \idbreg|Mux26~11_combout\);

-- Location: LCCOMB_X90_Y25_N14
\idbreg|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~16_combout\ = (\idbreg|Mux31~13_combout\ & (\idbreg|Mux31~2_combout\)) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\ & ((\idbreg|Mux26~11_combout\))) # (!\idbreg|Mux31~2_combout\ & (\idbreg|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux26~15_combout\,
	datad => \idbreg|Mux26~11_combout\,
	combout => \idbreg|Mux26~16_combout\);

-- Location: LCCOMB_X91_Y31_N20
\idbreg|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][5]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][5]~regout\,
	datad => \idbreg|reg[19][5]~regout\,
	combout => \idbreg|Mux26~7_combout\);

-- Location: LCCOMB_X92_Y31_N2
\idbreg|reg[31][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[31][5]~feeder_combout\ = \wbmux4|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux26~1_combout\,
	combout => \idbreg|reg[31][5]~feeder_combout\);

-- Location: LCFF_X92_Y31_N3
\idbreg|reg[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[31][5]~feeder_combout\,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][5]~regout\);

-- Location: LCCOMB_X92_Y31_N0
\idbreg|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux26~7_combout\ & ((\idbreg|reg[31][5]~regout\))) # (!\idbreg|Mux26~7_combout\ & (\idbreg|reg[27][5]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[27][5]~regout\,
	datac => \idbreg|Mux26~7_combout\,
	datad => \idbreg|reg[31][5]~regout\,
	combout => \idbreg|Mux26~8_combout\);

-- Location: LCCOMB_X93_Y28_N14
\idbreg|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~3_combout\ = (\idbreg|Mux26~2_combout\ & (((\idbreg|reg[29][5]~regout\)) # (!\ifid_pipeline|instruction_out\(23)))) # (!\idbreg|Mux26~2_combout\ & (\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[21][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux26~2_combout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[29][5]~regout\,
	datad => \idbreg|reg[21][5]~regout\,
	combout => \idbreg|Mux26~3_combout\);

-- Location: LCFF_X88_Y28_N21
\idbreg|reg[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][5]~regout\);

-- Location: LCFF_X79_Y28_N21
\idbreg|reg[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux26~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][5]~regout\);

-- Location: LCCOMB_X79_Y28_N20
\idbreg|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~4_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[24][5]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[16][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][5]~regout\,
	datad => \idbreg|reg[16][5]~regout\,
	combout => \idbreg|Mux26~4_combout\);

-- Location: LCCOMB_X88_Y28_N26
\idbreg|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~5_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux26~4_combout\ & (\idbreg|reg[28][5]~regout\)) # (!\idbreg|Mux26~4_combout\ & ((\idbreg|reg[20][5]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[28][5]~regout\,
	datac => \idbreg|reg[20][5]~regout\,
	datad => \idbreg|Mux26~4_combout\,
	combout => \idbreg|Mux26~5_combout\);

-- Location: LCCOMB_X93_Y28_N16
\idbreg|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~6_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & (\idbreg|Mux26~3_combout\)) # 
-- (!\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux26~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux26~3_combout\,
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|Mux26~5_combout\,
	combout => \idbreg|Mux26~6_combout\);

-- Location: LCCOMB_X86_Y31_N4
\idbreg|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~0_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][5]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][5]~regout\,
	datad => \idbreg|reg[18][5]~regout\,
	combout => \idbreg|Mux26~0_combout\);

-- Location: LCCOMB_X86_Y31_N18
\idbreg|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~1_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux26~0_combout\ & ((\idbreg|reg[30][5]~regout\))) # (!\idbreg|Mux26~0_combout\ & (\idbreg|reg[26][5]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (\idbreg|Mux26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|Mux26~0_combout\,
	datac => \idbreg|reg[26][5]~regout\,
	datad => \idbreg|reg[30][5]~regout\,
	combout => \idbreg|Mux26~1_combout\);

-- Location: LCCOMB_X93_Y28_N6
\idbreg|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux26~6_combout\ & (\idbreg|Mux26~8_combout\)) # (!\idbreg|Mux26~6_combout\ & ((\idbreg|Mux26~1_combout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux26~8_combout\,
	datac => \idbreg|Mux26~6_combout\,
	datad => \idbreg|Mux26~1_combout\,
	combout => \idbreg|Mux26~9_combout\);

-- Location: LCCOMB_X90_Y25_N8
\idbreg|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux26~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux26~16_combout\ & (\idbreg|Mux26~18_combout\)) # (!\idbreg|Mux26~16_combout\ & ((\idbreg|Mux26~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux26~18_combout\,
	datac => \idbreg|Mux26~16_combout\,
	datad => \idbreg|Mux26~9_combout\,
	combout => \idbreg|Mux26~19_combout\);

-- Location: LCCOMB_X90_Y25_N2
\ifmux4|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux26~0_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifid_pipeline|instruction_out\(3)) # ((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifsomador|result[5]~6_combout\ & !\sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(3),
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \ifsomador|result[5]~6_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux26~0_combout\);

-- Location: LCCOMB_X90_Y25_N28
\ifmux4|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux26~1_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\ifmux4|Mux26~0_combout\ & ((\idbreg|Mux26~19_combout\))) # (!\ifmux4|Mux26~0_combout\ & (\SUBTRATOR_EX|result[5]~4_combout\)))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifmux4|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[5]~4_combout\,
	datab => \idbreg|Mux26~19_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \ifmux4|Mux26~0_combout\,
	combout => \ifmux4|Mux26~1_combout\);

-- Location: LCFF_X90_Y25_N29
\ifpc|PC_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(5));

-- Location: LCFF_X91_Y21_N25
\ifid_pipeline|instruction_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(2));

-- Location: LCCOMB_X91_Y21_N2
\ifmux4|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux27~0_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\SUBTRATOR_EX|result[4]~2_combout\) # ((\sel_mux_pc[1]~4_combout\)))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifsomador|result[4]~4_combout\ & !\sel_mux_pc[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[4]~2_combout\,
	datab => \ifsomador|result[4]~4_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \sel_mux_pc[1]~4_combout\,
	combout => \ifmux4|Mux27~0_combout\);

-- Location: LCCOMB_X91_Y21_N0
\ifmux4|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux27~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux27~0_combout\ & (\idbreg|Mux27~19_combout\)) # (!\ifmux4|Mux27~0_combout\ & ((\ifid_pipeline|instruction_out\(2)))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux27~19_combout\,
	datab => \ifid_pipeline|instruction_out\(2),
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \ifmux4|Mux27~0_combout\,
	combout => \ifmux4|Mux27~1_combout\);

-- Location: LCFF_X91_Y21_N1
\ifpc|PC_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux27~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(4));

-- Location: LCCOMB_X85_Y21_N8
\ifid_pipeline|instruction_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|instruction_out[1]~feeder_combout\ = \ifmem|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifmem|altsyncram_component|auto_generated|q_a\(1),
	combout => \ifid_pipeline|instruction_out[1]~feeder_combout\);

-- Location: LCFF_X85_Y21_N9
\ifid_pipeline|instruction_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|instruction_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(1));

-- Location: LCCOMB_X85_Y22_N2
\ifmux4|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux28~0_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifid_pipeline|instruction_out\(1)) # ((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifsomador|result[3]~2_combout\ & !\sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_mux_pc[1]~4_combout\,
	datab => \ifid_pipeline|instruction_out\(1),
	datac => \ifsomador|result[3]~2_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux28~0_combout\);

-- Location: LCCOMB_X85_Y22_N8
\ifmux4|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux28~1_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\ifmux4|Mux28~0_combout\ & (\idbreg|Mux28~19_combout\)) # (!\ifmux4|Mux28~0_combout\ & ((\SUBTRATOR_EX|result[3]~0_combout\))))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifmux4|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux28~19_combout\,
	datab => \SUBTRATOR_EX|result[3]~0_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \ifmux4|Mux28~0_combout\,
	combout => \ifmux4|Mux28~1_combout\);

-- Location: LCFF_X85_Y22_N9
\ifpc|PC_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(3));

-- Location: LCFF_X85_Y20_N15
\ifid_pipeline|instruction_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(0));

-- Location: LCCOMB_X85_Y22_N10
\ifmux4|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux29~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & ((\sel_mux_pc[0]~2_combout\ & ((\exsomador|result[2]~0_combout\))) # (!\sel_mux_pc[0]~2_combout\ & 
-- (\ifsomador|result[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifsomador|result[2]~0_combout\,
	datab => \exsomador|result[2]~0_combout\,
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux29~0_combout\);

-- Location: LCCOMB_X85_Y22_N14
\ifmux4|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux29~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux29~0_combout\ & (\idbreg|Mux29~19_combout\)) # (!\ifmux4|Mux29~0_combout\ & ((\ifid_pipeline|instruction_out\(0)))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux29~19_combout\,
	datab => \ifid_pipeline|instruction_out\(0),
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \ifmux4|Mux29~0_combout\,
	combout => \ifmux4|Mux29~1_combout\);

-- Location: LCFF_X85_Y22_N15
\ifpc|PC_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(2));

-- Location: LCCOMB_X88_Y23_N16
\ifid_pipeline|instruction_out[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|instruction_out[26]~feeder_combout\ = \ifmem|altsyncram_component|auto_generated|q_a\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifmem|altsyncram_component|auto_generated|q_a\(26),
	combout => \ifid_pipeline|instruction_out[26]~feeder_combout\);

-- Location: LCFF_X88_Y23_N17
\ifid_pipeline|instruction_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|instruction_out[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(26));

-- Location: LCCOMB_X88_Y22_N6
\sel_mux_pc[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \sel_mux_pc[1]~3_combout\ = (!\ifid_pipeline|instruction_out\(4) & (!\ifid_pipeline|instruction_out\(26) & \idcontrole|Mux21~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(4),
	datab => \ifid_pipeline|instruction_out\(26),
	datad => \idcontrole|Mux21~2_combout\,
	combout => \sel_mux_pc[1]~3_combout\);

-- Location: LCCOMB_X88_Y22_N24
\sel_mux_pc[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \sel_mux_pc[1]~4_combout\ = (\idcontrole|Mux21~0_combout\ & ((\ifid_pipeline|instruction_out\(27)) # (\sel_mux_pc[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(27),
	datab => \idcontrole|Mux21~0_combout\,
	datad => \sel_mux_pc[1]~3_combout\,
	combout => \sel_mux_pc[1]~4_combout\);

-- Location: LCCOMB_X85_Y22_N4
\ifid_pipeline|pc4_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|pc4_out[1]~feeder_combout\ = \ifpc|PC_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifpc|PC_out\(1),
	combout => \ifid_pipeline|pc4_out[1]~feeder_combout\);

-- Location: LCFF_X85_Y22_N5
\ifid_pipeline|pc4_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|pc4_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(1));

-- Location: LCFF_X85_Y22_N7
\idex_pipeline|PC4_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(1));

-- Location: LCCOMB_X85_Y22_N6
\ifmux4|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux30~0_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\sel_mux_pc[1]~4_combout\ & (\idbreg|Mux30~19_combout\)) # (!\sel_mux_pc[1]~4_combout\ & ((\idex_pipeline|PC4_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux30~19_combout\,
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \idex_pipeline|PC4_out\(1),
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux30~0_combout\);

-- Location: LCCOMB_X85_Y22_N18
\ifmux4|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux30~1_combout\ = (\ifmux4|Mux30~0_combout\) # ((!\sel_mux_pc[1]~4_combout\ & (!\sel_mux_pc[0]~2_combout\ & \ifpc|PC_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_mux_pc[1]~4_combout\,
	datab => \sel_mux_pc[0]~2_combout\,
	datac => \ifpc|PC_out\(1),
	datad => \ifmux4|Mux30~0_combout\,
	combout => \ifmux4|Mux30~1_combout\);

-- Location: LCFF_X85_Y22_N19
\ifpc|PC_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux30~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(1));

-- Location: LCFF_X86_Y20_N21
\ifid_pipeline|instruction_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(28));

-- Location: LCFF_X86_Y20_N17
\ifid_pipeline|instruction_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifmem|altsyncram_component|auto_generated|q_a\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|instruction_out\(31));

-- Location: LCCOMB_X89_Y20_N4
\idcontrole|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux21~0_combout\ = (!\ifid_pipeline|instruction_out\(30) & (!\ifid_pipeline|instruction_out\(28) & (!\ifid_pipeline|instruction_out\(31) & !\ifid_pipeline|instruction_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(30),
	datab => \ifid_pipeline|instruction_out\(28),
	datac => \ifid_pipeline|instruction_out\(31),
	datad => \ifid_pipeline|instruction_out\(29),
	combout => \idcontrole|Mux21~0_combout\);

-- Location: LCCOMB_X88_Y22_N4
\idcontrole|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux21~1_combout\ = (!\ifid_pipeline|instruction_out\(27) & (\idcontrole|Mux21~0_combout\ & (!\ifid_pipeline|instruction_out\(26) & !\ifid_pipeline|instruction_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(27),
	datab => \idcontrole|Mux21~0_combout\,
	datac => \ifid_pipeline|instruction_out\(26),
	datad => \ifid_pipeline|instruction_out\(4),
	combout => \idcontrole|Mux21~1_combout\);

-- Location: LCFF_X90_Y30_N9
\idbreg|reg[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][27]~regout\);

-- Location: LCCOMB_X90_Y30_N22
\idbreg|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[23][27]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[19][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[19][27]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \ifid_pipeline|instruction_out\(23),
	datad => \idbreg|reg[23][27]~regout\,
	combout => \idbreg|Mux4~7_combout\);

-- Location: LCCOMB_X90_Y30_N8
\idbreg|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux4~7_combout\ & ((\idbreg|reg[31][27]~regout\))) # (!\idbreg|Mux4~7_combout\ & (\idbreg|reg[27][27]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[27][27]~regout\,
	datac => \idbreg|reg[31][27]~regout\,
	datad => \idbreg|Mux4~7_combout\,
	combout => \idbreg|Mux4~8_combout\);

-- Location: LCCOMB_X87_Y29_N22
\idbreg|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~0_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][27]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][27]~regout\,
	datad => \idbreg|reg[18][27]~regout\,
	combout => \idbreg|Mux4~0_combout\);

-- Location: LCCOMB_X87_Y29_N4
\idbreg|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~1_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux4~0_combout\ & (\idbreg|reg[30][27]~regout\)) # (!\idbreg|Mux4~0_combout\ & ((\idbreg|reg[26][27]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (\idbreg|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|Mux4~0_combout\,
	datac => \idbreg|reg[30][27]~regout\,
	datad => \idbreg|reg[26][27]~regout\,
	combout => \idbreg|Mux4~1_combout\);

-- Location: LCFF_X79_Y26_N9
\idbreg|reg[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[28][27]~regout\);

-- Location: LCCOMB_X79_Y26_N2
\idbreg|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~4_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23)) # ((\idbreg|reg[24][27]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[16][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[24][27]~regout\,
	datad => \idbreg|reg[16][27]~regout\,
	combout => \idbreg|Mux4~4_combout\);

-- Location: LCCOMB_X79_Y26_N22
\idbreg|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~5_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux4~4_combout\ & ((\idbreg|reg[28][27]~regout\))) # (!\idbreg|Mux4~4_combout\ & (\idbreg|reg[20][27]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[20][27]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[28][27]~regout\,
	datad => \idbreg|Mux4~4_combout\,
	combout => \idbreg|Mux4~5_combout\);

-- Location: LCCOMB_X94_Y28_N12
\idbreg|reg[21][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[21][27]~feeder_combout\ = \wbmux4|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux4~1_combout\,
	combout => \idbreg|reg[21][27]~feeder_combout\);

-- Location: LCFF_X94_Y28_N13
\idbreg|reg[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[21][27]~feeder_combout\,
	ena => \idbreg|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[21][27]~regout\);

-- Location: LCCOMB_X93_Y27_N12
\idbreg|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[25][27]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[17][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[17][27]~regout\,
	datad => \idbreg|reg[25][27]~regout\,
	combout => \idbreg|Mux4~2_combout\);

-- Location: LCCOMB_X93_Y27_N6
\idbreg|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux4~2_combout\ & ((\idbreg|reg[29][27]~regout\))) # (!\idbreg|Mux4~2_combout\ & (\idbreg|reg[21][27]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[21][27]~regout\,
	datac => \idbreg|reg[29][27]~regout\,
	datad => \idbreg|Mux4~2_combout\,
	combout => \idbreg|Mux4~3_combout\);

-- Location: LCCOMB_X88_Y26_N0
\idbreg|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~6_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22)) # (\idbreg|Mux4~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & (\idbreg|Mux4~5_combout\ & (!\ifid_pipeline|instruction_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux4~5_combout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|Mux4~3_combout\,
	combout => \idbreg|Mux4~6_combout\);

-- Location: LCCOMB_X88_Y26_N26
\idbreg|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux4~6_combout\ & (\idbreg|Mux4~8_combout\)) # (!\idbreg|Mux4~6_combout\ & ((\idbreg|Mux4~1_combout\))))) # (!\ifid_pipeline|instruction_out\(22) & (((\idbreg|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux4~8_combout\,
	datac => \idbreg|Mux4~1_combout\,
	datad => \idbreg|Mux4~6_combout\,
	combout => \idbreg|Mux4~9_combout\);

-- Location: LCFF_X83_Y29_N13
\idbreg|reg[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][27]~regout\);

-- Location: LCCOMB_X81_Y27_N16
\idbreg|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~10_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[10][27]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[8][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[10][27]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[8][27]~regout\,
	combout => \idbreg|Mux4~10_combout\);

-- Location: LCCOMB_X88_Y26_N14
\idbreg|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux4~10_combout\ & (\idbreg|reg[11][27]~regout\)) # (!\idbreg|Mux4~10_combout\ & ((\idbreg|reg[9][27]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[11][27]~regout\,
	datac => \idbreg|reg[9][27]~regout\,
	datad => \idbreg|Mux4~10_combout\,
	combout => \idbreg|Mux4~11_combout\);

-- Location: LCFF_X88_Y26_N29
\idbreg|reg[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux4~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[3][27]~regout\);

-- Location: LCCOMB_X83_Y24_N8
\idbreg|reg[6][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[6][27]~feeder_combout\ = \wbmux4|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux4~1_combout\,
	combout => \idbreg|reg[6][27]~feeder_combout\);

-- Location: LCFF_X83_Y24_N9
\idbreg|reg[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[6][27]~feeder_combout\,
	ena => \idbreg|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[6][27]~regout\);

-- Location: LCCOMB_X83_Y27_N18
\idbreg|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~12_combout\ = (\ifid_pipeline|instruction_out\(22) & (((\ifid_pipeline|instruction_out\(21))))) # (!\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[5][27]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[4][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[5][27]~regout\,
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|reg[4][27]~regout\,
	combout => \idbreg|Mux4~12_combout\);

-- Location: LCCOMB_X83_Y24_N6
\idbreg|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~13_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux4~12_combout\ & ((\idbreg|reg[7][27]~regout\))) # (!\idbreg|Mux4~12_combout\ & (\idbreg|reg[6][27]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[6][27]~regout\,
	datac => \idbreg|reg[7][27]~regout\,
	datad => \idbreg|Mux4~12_combout\,
	combout => \idbreg|Mux4~13_combout\);

-- Location: LCCOMB_X87_Y24_N8
\idbreg|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux4~13_combout\)) # (!\idbreg|Mux31~17_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|Mux31~17_combout\ & (\idbreg|reg[1][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~18_combout\,
	datab => \idbreg|Mux31~17_combout\,
	datac => \idbreg|reg[1][27]~regout\,
	datad => \idbreg|Mux4~13_combout\,
	combout => \idbreg|Mux4~14_combout\);

-- Location: LCCOMB_X88_Y26_N28
\idbreg|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux4~14_combout\ & ((\idbreg|reg[3][27]~regout\))) # (!\idbreg|Mux4~14_combout\ & (\idbreg|reg[2][27]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~14_combout\,
	datab => \idbreg|reg[2][27]~regout\,
	datac => \idbreg|reg[3][27]~regout\,
	datad => \idbreg|Mux4~14_combout\,
	combout => \idbreg|Mux4~15_combout\);

-- Location: LCCOMB_X88_Y26_N6
\idbreg|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~16_combout\ = (\idbreg|Mux31~13_combout\ & (\idbreg|Mux31~2_combout\)) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\ & (\idbreg|Mux4~11_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux4~11_combout\,
	datad => \idbreg|Mux4~15_combout\,
	combout => \idbreg|Mux4~16_combout\);

-- Location: LCCOMB_X89_Y24_N2
\idbreg|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux4~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux4~16_combout\ & (\idbreg|Mux4~18_combout\)) # (!\idbreg|Mux4~16_combout\ & ((\idbreg|Mux4~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux4~18_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux4~9_combout\,
	datad => \idbreg|Mux4~16_combout\,
	combout => \idbreg|Mux4~19_combout\);

-- Location: LCCOMB_X89_Y24_N26
\idcomparador|Equal0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~16_combout\ = (\idbreg|Mux36~19_combout\ & (\idbreg|Mux4~19_combout\ & (\idbreg|Mux37~19_combout\ $ (!\idbreg|Mux5~19_combout\)))) # (!\idbreg|Mux36~19_combout\ & (!\idbreg|Mux4~19_combout\ & (\idbreg|Mux37~19_combout\ $ 
-- (!\idbreg|Mux5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux36~19_combout\,
	datab => \idbreg|Mux4~19_combout\,
	datac => \idbreg|Mux37~19_combout\,
	datad => \idbreg|Mux5~19_combout\,
	combout => \idcomparador|Equal0~16_combout\);

-- Location: LCCOMB_X90_Y22_N14
\idcomparador|Equal0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~17_combout\ = (\idbreg|Mux34~19_combout\ & (\idbreg|Mux2~19_combout\ & (\idbreg|Mux35~19_combout\ $ (!\idbreg|Mux3~19_combout\)))) # (!\idbreg|Mux34~19_combout\ & (!\idbreg|Mux2~19_combout\ & (\idbreg|Mux35~19_combout\ $ 
-- (!\idbreg|Mux3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux34~19_combout\,
	datab => \idbreg|Mux35~19_combout\,
	datac => \idbreg|Mux2~19_combout\,
	datad => \idbreg|Mux3~19_combout\,
	combout => \idcomparador|Equal0~17_combout\);

-- Location: LCCOMB_X89_Y23_N18
\idcomparador|Equal0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~15_combout\ = (\idbreg|Mux38~19_combout\ & (\idbreg|Mux6~19_combout\ & (\idbreg|Mux7~19_combout\ $ (!\idbreg|Mux39~19_combout\)))) # (!\idbreg|Mux38~19_combout\ & (!\idbreg|Mux6~19_combout\ & (\idbreg|Mux7~19_combout\ $ 
-- (!\idbreg|Mux39~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux38~19_combout\,
	datab => \idbreg|Mux6~19_combout\,
	datac => \idbreg|Mux7~19_combout\,
	datad => \idbreg|Mux39~19_combout\,
	combout => \idcomparador|Equal0~15_combout\);

-- Location: LCCOMB_X90_Y22_N8
\idcomparador|Equal0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~19_combout\ = (\idcomparador|Equal0~18_combout\ & (\idcomparador|Equal0~16_combout\ & (\idcomparador|Equal0~17_combout\ & \idcomparador|Equal0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idcomparador|Equal0~18_combout\,
	datab => \idcomparador|Equal0~16_combout\,
	datac => \idcomparador|Equal0~17_combout\,
	datad => \idcomparador|Equal0~15_combout\,
	combout => \idcomparador|Equal0~19_combout\);

-- Location: LCCOMB_X91_Y26_N8
\idcomparador|Equal0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~13_combout\ = (\idbreg|Mux41~19_combout\ & (\idbreg|Mux9~19_combout\ & (\idbreg|Mux8~19_combout\ $ (!\idbreg|Mux40~19_combout\)))) # (!\idbreg|Mux41~19_combout\ & (!\idbreg|Mux9~19_combout\ & (\idbreg|Mux8~19_combout\ $ 
-- (!\idbreg|Mux40~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux41~19_combout\,
	datab => \idbreg|Mux8~19_combout\,
	datac => \idbreg|Mux40~19_combout\,
	datad => \idbreg|Mux9~19_combout\,
	combout => \idcomparador|Equal0~13_combout\);

-- Location: LCCOMB_X79_Y24_N2
\idbreg|reg[15][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[15][19]~feeder_combout\ = \wbmux4|Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux12~1_combout\,
	combout => \idbreg|reg[15][19]~feeder_combout\);

-- Location: LCFF_X79_Y24_N3
\idbreg|reg[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[15][19]~feeder_combout\,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][19]~regout\);

-- Location: LCCOMB_X79_Y24_N4
\idbreg|reg[14][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[14][19]~feeder_combout\ = \wbmux4|Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux12~1_combout\,
	combout => \idbreg|reg[14][19]~feeder_combout\);

-- Location: LCFF_X79_Y24_N5
\idbreg|reg[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[14][19]~feeder_combout\,
	ena => \idbreg|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[14][19]~regout\);

-- Location: LCFF_X80_Y24_N5
\idbreg|reg[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[12][19]~regout\);

-- Location: LCFF_X80_Y24_N19
\idbreg|reg[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[13][19]~regout\);

-- Location: LCCOMB_X80_Y24_N18
\idbreg|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~17_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\idbreg|reg[13][19]~regout\) # (\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[12][19]~regout\ & 
-- ((!\ifid_pipeline|instruction_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[12][19]~regout\,
	datac => \idbreg|reg[13][19]~regout\,
	datad => \ifid_pipeline|instruction_out\(22),
	combout => \idbreg|Mux12~17_combout\);

-- Location: LCCOMB_X79_Y24_N20
\idbreg|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~18_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux12~17_combout\ & (\idbreg|reg[15][19]~regout\)) # (!\idbreg|Mux12~17_combout\ & ((\idbreg|reg[14][19]~regout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[15][19]~regout\,
	datac => \idbreg|reg[14][19]~regout\,
	datad => \idbreg|Mux12~17_combout\,
	combout => \idbreg|Mux12~18_combout\);

-- Location: LCFF_X88_Y28_N15
\idbreg|reg[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][19]~regout\);

-- Location: LCCOMB_X89_Y31_N26
\idbreg|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][19]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[23][19]~regout\,
	datad => \idbreg|reg[19][19]~regout\,
	combout => \idbreg|Mux12~7_combout\);

-- Location: LCCOMB_X88_Y28_N4
\idbreg|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux12~7_combout\ & (\idbreg|reg[31][19]~regout\)) # (!\idbreg|Mux12~7_combout\ & ((\idbreg|reg[27][19]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[31][19]~regout\,
	datac => \idbreg|Mux12~7_combout\,
	datad => \idbreg|reg[27][19]~regout\,
	combout => \idbreg|Mux12~8_combout\);

-- Location: LCCOMB_X94_Y29_N30
\idbreg|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[25][19]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[17][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[25][19]~regout\,
	datad => \idbreg|reg[17][19]~regout\,
	combout => \idbreg|Mux12~2_combout\);

-- Location: LCCOMB_X93_Y26_N22
\idbreg|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux12~2_combout\ & ((\idbreg|reg[29][19]~regout\))) # (!\idbreg|Mux12~2_combout\ & (\idbreg|reg[21][19]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[21][19]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[29][19]~regout\,
	datad => \idbreg|Mux12~2_combout\,
	combout => \idbreg|Mux12~3_combout\);

-- Location: LCCOMB_X80_Y29_N8
\idbreg|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~4_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[24][19]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[16][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][19]~regout\,
	datad => \idbreg|reg[16][19]~regout\,
	combout => \idbreg|Mux12~4_combout\);

-- Location: LCCOMB_X80_Y29_N30
\idbreg|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~5_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux12~4_combout\ & ((\idbreg|reg[28][19]~regout\))) # (!\idbreg|Mux12~4_combout\ & (\idbreg|reg[20][19]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (\idbreg|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|Mux12~4_combout\,
	datac => \idbreg|reg[20][19]~regout\,
	datad => \idbreg|reg[28][19]~regout\,
	combout => \idbreg|Mux12~5_combout\);

-- Location: LCCOMB_X86_Y26_N30
\idbreg|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~6_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|Mux12~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux12~3_combout\,
	datad => \idbreg|Mux12~5_combout\,
	combout => \idbreg|Mux12~6_combout\);

-- Location: LCFF_X86_Y31_N23
\idbreg|reg[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[22][19]~regout\);

-- Location: LCFF_X87_Y31_N3
\idbreg|reg[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[18][19]~regout\);

-- Location: LCCOMB_X86_Y31_N22
\idbreg|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~0_combout\ = (\ifid_pipeline|instruction_out\(24) & (\ifid_pipeline|instruction_out\(23))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[22][19]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[18][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[22][19]~regout\,
	datad => \idbreg|reg[18][19]~regout\,
	combout => \idbreg|Mux12~0_combout\);

-- Location: LCCOMB_X85_Y23_N10
\idbreg|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~1_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux12~0_combout\ & (\idbreg|reg[30][19]~regout\)) # (!\idbreg|Mux12~0_combout\ & ((\idbreg|reg[26][19]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[30][19]~regout\,
	datac => \idbreg|reg[26][19]~regout\,
	datad => \idbreg|Mux12~0_combout\,
	combout => \idbreg|Mux12~1_combout\);

-- Location: LCCOMB_X87_Y26_N0
\idbreg|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux12~6_combout\ & (\idbreg|Mux12~8_combout\)) # (!\idbreg|Mux12~6_combout\ & ((\idbreg|Mux12~1_combout\))))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|Mux12~8_combout\,
	datac => \idbreg|Mux12~6_combout\,
	datad => \idbreg|Mux12~1_combout\,
	combout => \idbreg|Mux12~9_combout\);

-- Location: LCFF_X82_Y29_N9
\idbreg|reg[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][19]~regout\);

-- Location: LCCOMB_X82_Y29_N30
\idbreg|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~10_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[10][19]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[8][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[10][19]~regout\,
	datad => \idbreg|reg[8][19]~regout\,
	combout => \idbreg|Mux12~10_combout\);

-- Location: LCCOMB_X82_Y29_N22
\idbreg|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux12~10_combout\ & (\idbreg|reg[11][19]~regout\)) # (!\idbreg|Mux12~10_combout\ & ((\idbreg|reg[9][19]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[11][19]~regout\,
	datac => \idbreg|reg[9][19]~regout\,
	datad => \idbreg|Mux12~10_combout\,
	combout => \idbreg|Mux12~11_combout\);

-- Location: LCFF_X87_Y26_N13
\idbreg|reg[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux12~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[1][19]~regout\);

-- Location: LCCOMB_X88_Y30_N30
\idbreg|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22)) # (\idbreg|reg[5][19]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (\idbreg|reg[4][19]~regout\ & (!\ifid_pipeline|instruction_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[4][19]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[5][19]~regout\,
	combout => \idbreg|Mux12~12_combout\);

-- Location: LCCOMB_X81_Y26_N30
\idbreg|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~13_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux12~12_combout\ & ((\idbreg|reg[7][19]~regout\))) # (!\idbreg|Mux12~12_combout\ & (\idbreg|reg[6][19]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[6][19]~regout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[7][19]~regout\,
	datad => \idbreg|Mux12~12_combout\,
	combout => \idbreg|Mux12~13_combout\);

-- Location: LCCOMB_X86_Y26_N24
\idbreg|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux12~13_combout\)) # (!\idbreg|Mux31~17_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|Mux31~17_combout\ & (\idbreg|reg[1][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~18_combout\,
	datab => \idbreg|Mux31~17_combout\,
	datac => \idbreg|reg[1][19]~regout\,
	datad => \idbreg|Mux12~13_combout\,
	combout => \idbreg|Mux12~14_combout\);

-- Location: LCCOMB_X87_Y25_N10
\idbreg|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux12~14_combout\ & ((\idbreg|reg[3][19]~regout\))) # (!\idbreg|Mux12~14_combout\ & (\idbreg|reg[2][19]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[2][19]~regout\,
	datab => \idbreg|Mux31~14_combout\,
	datac => \idbreg|reg[3][19]~regout\,
	datad => \idbreg|Mux12~14_combout\,
	combout => \idbreg|Mux12~15_combout\);

-- Location: LCCOMB_X87_Y22_N12
\idbreg|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~16_combout\ = (\idbreg|Mux31~13_combout\ & (((\idbreg|Mux31~2_combout\)))) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\ & (\idbreg|Mux12~11_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux12~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux12~11_combout\,
	datac => \idbreg|Mux31~2_combout\,
	datad => \idbreg|Mux12~15_combout\,
	combout => \idbreg|Mux12~16_combout\);

-- Location: LCCOMB_X87_Y22_N26
\idbreg|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux12~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux12~16_combout\ & (\idbreg|Mux12~18_combout\)) # (!\idbreg|Mux12~16_combout\ & ((\idbreg|Mux12~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux12~18_combout\,
	datac => \idbreg|Mux12~9_combout\,
	datad => \idbreg|Mux12~16_combout\,
	combout => \idbreg|Mux12~19_combout\);

-- Location: LCCOMB_X87_Y22_N20
\idcomparador|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~11_combout\ = (\idbreg|Mux44~19_combout\ & (\idbreg|Mux12~19_combout\ & (\idbreg|Mux13~19_combout\ $ (!\idbreg|Mux45~19_combout\)))) # (!\idbreg|Mux44~19_combout\ & (!\idbreg|Mux12~19_combout\ & (\idbreg|Mux13~19_combout\ $ 
-- (!\idbreg|Mux45~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux44~19_combout\,
	datab => \idbreg|Mux13~19_combout\,
	datac => \idbreg|Mux45~19_combout\,
	datad => \idbreg|Mux12~19_combout\,
	combout => \idcomparador|Equal0~11_combout\);

-- Location: LCCOMB_X91_Y24_N4
\idcomparador|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~10_combout\ = (\idbreg|Mux46~19_combout\ & (\idbreg|Mux14~19_combout\ & (\idbreg|Mux15~19_combout\ $ (!\idbreg|Mux47~19_combout\)))) # (!\idbreg|Mux46~19_combout\ & (!\idbreg|Mux14~19_combout\ & (\idbreg|Mux15~19_combout\ $ 
-- (!\idbreg|Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux46~19_combout\,
	datab => \idbreg|Mux14~19_combout\,
	datac => \idbreg|Mux15~19_combout\,
	datad => \idbreg|Mux47~19_combout\,
	combout => \idcomparador|Equal0~10_combout\);

-- Location: LCCOMB_X90_Y22_N4
\idcomparador|Equal0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~14_combout\ = (\idcomparador|Equal0~12_combout\ & (\idcomparador|Equal0~13_combout\ & (\idcomparador|Equal0~11_combout\ & \idcomparador|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idcomparador|Equal0~12_combout\,
	datab => \idcomparador|Equal0~13_combout\,
	datac => \idcomparador|Equal0~11_combout\,
	datad => \idcomparador|Equal0~10_combout\,
	combout => \idcomparador|Equal0~14_combout\);

-- Location: LCFF_X82_Y30_N27
\idbreg|reg[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][10]~regout\);

-- Location: LCFF_X83_Y30_N3
\idbreg|reg[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][10]~regout\);

-- Location: LCCOMB_X83_Y30_N8
\idbreg|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~0_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[9][10]~regout\) # ((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & (((!\ifid_pipeline|instruction_out\(22) & \idbreg|reg[8][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[9][10]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[8][10]~regout\,
	combout => \idbreg|Mux21~0_combout\);

-- Location: LCCOMB_X86_Y30_N14
\idbreg|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~1_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux21~0_combout\ & ((\idbreg|reg[11][10]~regout\))) # (!\idbreg|Mux21~0_combout\ & (\idbreg|reg[10][10]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \idbreg|reg[10][10]~regout\,
	datac => \idbreg|reg[11][10]~regout\,
	datad => \idbreg|Mux21~0_combout\,
	combout => \idbreg|Mux21~1_combout\);

-- Location: LCFF_X92_Y26_N5
\idbreg|reg[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[15][10]~regout\);

-- Location: LCCOMB_X83_Y24_N24
\idbreg|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~17_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[14][10]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[12][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[12][10]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[14][10]~regout\,
	combout => \idbreg|Mux21~17_combout\);

-- Location: LCCOMB_X92_Y26_N22
\idbreg|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~18_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux21~17_combout\ & ((\idbreg|reg[15][10]~regout\))) # (!\idbreg|Mux21~17_combout\ & (\idbreg|reg[13][10]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[13][10]~regout\,
	datab => \idbreg|reg[15][10]~regout\,
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \idbreg|Mux21~17_combout\,
	combout => \idbreg|Mux21~18_combout\);

-- Location: LCFF_X90_Y31_N25
\idbreg|reg[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][10]~regout\);

-- Location: LCCOMB_X91_Y31_N14
\idbreg|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~9_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[23][10]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[19][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[23][10]~regout\,
	datac => \idbreg|reg[19][10]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux21~9_combout\);

-- Location: LCCOMB_X90_Y31_N8
\idbreg|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~10_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux21~9_combout\ & (\idbreg|reg[31][10]~regout\)) # (!\idbreg|Mux21~9_combout\ & ((\idbreg|reg[27][10]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[31][10]~regout\,
	datac => \idbreg|Mux21~9_combout\,
	datad => \idbreg|reg[27][10]~regout\,
	combout => \idbreg|Mux21~10_combout\);

-- Location: LCCOMB_X93_Y25_N28
\idbreg|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[25][10]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[17][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[17][10]~regout\,
	datad => \idbreg|reg[25][10]~regout\,
	combout => \idbreg|Mux21~2_combout\);

-- Location: LCCOMB_X93_Y25_N24
\idbreg|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux21~2_combout\ & (\idbreg|reg[29][10]~regout\)) # (!\idbreg|Mux21~2_combout\ & ((\idbreg|reg[21][10]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|reg[29][10]~regout\,
	datac => \idbreg|reg[21][10]~regout\,
	datad => \idbreg|Mux21~2_combout\,
	combout => \idbreg|Mux21~3_combout\);

-- Location: LCCOMB_X87_Y29_N2
\idbreg|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~4_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[22][10]~regout\) # ((\ifid_pipeline|instruction_out\(24))))) # (!\ifid_pipeline|instruction_out\(23) & (((!\ifid_pipeline|instruction_out\(24) & 
-- \idbreg|reg[18][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[22][10]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \ifid_pipeline|instruction_out\(24),
	datad => \idbreg|reg[18][10]~regout\,
	combout => \idbreg|Mux21~4_combout\);

-- Location: LCCOMB_X86_Y29_N4
\idbreg|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~5_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux21~4_combout\ & (\idbreg|reg[30][10]~regout\)) # (!\idbreg|Mux21~4_combout\ & ((\idbreg|reg[26][10]~regout\))))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[30][10]~regout\,
	datac => \idbreg|reg[26][10]~regout\,
	datad => \idbreg|Mux21~4_combout\,
	combout => \idbreg|Mux21~5_combout\);

-- Location: LCFF_X81_Y28_N1
\idbreg|reg[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[20][10]~regout\);

-- Location: LCFF_X81_Y28_N11
\idbreg|reg[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux21~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[24][10]~regout\);

-- Location: LCCOMB_X81_Y28_N10
\idbreg|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~6_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[24][10]~regout\) # (\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][10]~regout\ & 
-- ((!\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][10]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][10]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux21~6_combout\);

-- Location: LCCOMB_X81_Y28_N0
\idbreg|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~7_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux21~6_combout\ & (\idbreg|reg[28][10]~regout\)) # (!\idbreg|Mux21~6_combout\ & ((\idbreg|reg[20][10]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[28][10]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[20][10]~regout\,
	datad => \idbreg|Mux21~6_combout\,
	combout => \idbreg|Mux21~7_combout\);

-- Location: LCCOMB_X85_Y27_N24
\idbreg|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~8_combout\ = (\ifid_pipeline|instruction_out\(21) & (\ifid_pipeline|instruction_out\(22))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|Mux21~5_combout\)) # (!\ifid_pipeline|instruction_out\(22) 
-- & ((\idbreg|Mux21~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux21~5_combout\,
	datad => \idbreg|Mux21~7_combout\,
	combout => \idbreg|Mux21~8_combout\);

-- Location: LCCOMB_X86_Y27_N16
\idbreg|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux21~8_combout\ & (\idbreg|Mux21~10_combout\)) # (!\idbreg|Mux21~8_combout\ & ((\idbreg|Mux21~3_combout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|Mux21~10_combout\,
	datac => \idbreg|Mux21~3_combout\,
	datad => \idbreg|Mux21~8_combout\,
	combout => \idbreg|Mux21~11_combout\);

-- Location: LCCOMB_X80_Y27_N14
\idbreg|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~12_combout\ = (\ifid_pipeline|instruction_out\(21) & (((\ifid_pipeline|instruction_out\(22))))) # (!\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22) & (\idbreg|reg[6][10]~regout\)) # 
-- (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[4][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[6][10]~regout\,
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|reg[4][10]~regout\,
	combout => \idbreg|Mux21~12_combout\);

-- Location: LCCOMB_X83_Y27_N4
\idbreg|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~13_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux21~12_combout\ & (\idbreg|reg[7][10]~regout\)) # (!\idbreg|Mux21~12_combout\ & ((\idbreg|reg[5][10]~regout\))))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[7][10]~regout\,
	datac => \idbreg|reg[5][10]~regout\,
	datad => \idbreg|Mux21~12_combout\,
	combout => \idbreg|Mux21~13_combout\);

-- Location: LCCOMB_X92_Y27_N16
\idbreg|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux21~13_combout\)) # (!\idbreg|Mux31~17_combout\))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|Mux31~17_combout\ & (\idbreg|reg[1][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~18_combout\,
	datab => \idbreg|Mux31~17_combout\,
	datac => \idbreg|reg[1][10]~regout\,
	datad => \idbreg|Mux21~13_combout\,
	combout => \idbreg|Mux21~14_combout\);

-- Location: LCCOMB_X92_Y26_N26
\idbreg|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux21~14_combout\ & ((\idbreg|reg[3][10]~regout\))) # (!\idbreg|Mux21~14_combout\ & (\idbreg|reg[2][10]~regout\)))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~14_combout\,
	datab => \idbreg|reg[2][10]~regout\,
	datac => \idbreg|Mux21~14_combout\,
	datad => \idbreg|reg[3][10]~regout\,
	combout => \idbreg|Mux21~15_combout\);

-- Location: LCCOMB_X89_Y26_N12
\idbreg|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~16_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux21~11_combout\) # ((\idbreg|Mux31~2_combout\)))) # (!\idbreg|Mux31~13_combout\ & (((!\idbreg|Mux31~2_combout\ & \idbreg|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux21~11_combout\,
	datac => \idbreg|Mux31~2_combout\,
	datad => \idbreg|Mux21~15_combout\,
	combout => \idbreg|Mux21~16_combout\);

-- Location: LCCOMB_X89_Y26_N2
\idbreg|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux21~19_combout\ = (\idbreg|Mux31~2_combout\ & ((\idbreg|Mux21~16_combout\ & ((\idbreg|Mux21~18_combout\))) # (!\idbreg|Mux21~16_combout\ & (\idbreg|Mux21~1_combout\)))) # (!\idbreg|Mux31~2_combout\ & (((\idbreg|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~2_combout\,
	datab => \idbreg|Mux21~1_combout\,
	datac => \idbreg|Mux21~18_combout\,
	datad => \idbreg|Mux21~16_combout\,
	combout => \idbreg|Mux21~19_combout\);

-- Location: LCCOMB_X89_Y26_N8
\idcomparador|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~6_combout\ = (\idbreg|Mux20~19_combout\ & (\idbreg|Mux52~19_combout\ & (\idbreg|Mux53~19_combout\ $ (!\idbreg|Mux21~19_combout\)))) # (!\idbreg|Mux20~19_combout\ & (!\idbreg|Mux52~19_combout\ & (\idbreg|Mux53~19_combout\ $ 
-- (!\idbreg|Mux21~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux20~19_combout\,
	datab => \idbreg|Mux52~19_combout\,
	datac => \idbreg|Mux53~19_combout\,
	datad => \idbreg|Mux21~19_combout\,
	combout => \idcomparador|Equal0~6_combout\);

-- Location: LCCOMB_X89_Y23_N16
\idcomparador|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~7_combout\ = (\idbreg|Mux51~19_combout\ & (\idbreg|Mux19~19_combout\ & (\idbreg|Mux18~19_combout\ $ (!\idbreg|Mux50~19_combout\)))) # (!\idbreg|Mux51~19_combout\ & (!\idbreg|Mux19~19_combout\ & (\idbreg|Mux18~19_combout\ $ 
-- (!\idbreg|Mux50~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux51~19_combout\,
	datab => \idbreg|Mux18~19_combout\,
	datac => \idbreg|Mux50~19_combout\,
	datad => \idbreg|Mux19~19_combout\,
	combout => \idcomparador|Equal0~7_combout\);

-- Location: LCCOMB_X93_Y28_N2
\idbreg|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~2_combout\ = (\ifid_pipeline|instruction_out\(23) & (\ifid_pipeline|instruction_out\(24))) # (!\ifid_pipeline|instruction_out\(23) & ((\ifid_pipeline|instruction_out\(24) & ((\idbreg|reg[25][9]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[17][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[17][9]~regout\,
	datad => \idbreg|reg[25][9]~regout\,
	combout => \idbreg|Mux22~2_combout\);

-- Location: LCCOMB_X94_Y26_N24
\idbreg|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~3_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux22~2_combout\ & (\idbreg|reg[29][9]~regout\)) # (!\idbreg|Mux22~2_combout\ & ((\idbreg|reg[21][9]~regout\))))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (((\idbreg|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[29][9]~regout\,
	datab => \ifid_pipeline|instruction_out\(23),
	datac => \idbreg|reg[21][9]~regout\,
	datad => \idbreg|Mux22~2_combout\,
	combout => \idbreg|Mux22~3_combout\);

-- Location: LCCOMB_X81_Y28_N26
\idbreg|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~4_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\idbreg|reg[24][9]~regout\) # (\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & (\idbreg|reg[16][9]~regout\ & ((!\ifid_pipeline|instruction_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[16][9]~regout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \idbreg|reg[24][9]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux22~4_combout\);

-- Location: LCCOMB_X83_Y28_N0
\idbreg|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~5_combout\ = (\ifid_pipeline|instruction_out\(23) & ((\idbreg|Mux22~4_combout\ & ((\idbreg|reg[28][9]~regout\))) # (!\idbreg|Mux22~4_combout\ & (\idbreg|reg[20][9]~regout\)))) # (!\ifid_pipeline|instruction_out\(23) & 
-- (\idbreg|Mux22~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \idbreg|Mux22~4_combout\,
	datac => \idbreg|reg[20][9]~regout\,
	datad => \idbreg|reg[28][9]~regout\,
	combout => \idbreg|Mux22~5_combout\);

-- Location: LCCOMB_X91_Y25_N14
\idbreg|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~6_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|Mux22~3_combout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux22~3_combout\,
	datad => \idbreg|Mux22~5_combout\,
	combout => \idbreg|Mux22~6_combout\);

-- Location: LCFF_X91_Y29_N17
\idbreg|reg[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[27][9]~regout\);

-- Location: LCFF_X90_Y28_N9
\idbreg|reg[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[31][9]~regout\);

-- Location: LCFF_X92_Y31_N25
\idbreg|reg[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[19][9]~regout\);

-- Location: LCFF_X91_Y31_N25
\idbreg|reg[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[23][9]~regout\);

-- Location: LCCOMB_X91_Y31_N18
\idbreg|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~7_combout\ = (\ifid_pipeline|instruction_out\(24) & (((\ifid_pipeline|instruction_out\(23))))) # (!\ifid_pipeline|instruction_out\(24) & ((\ifid_pipeline|instruction_out\(23) & ((\idbreg|reg[23][9]~regout\))) # 
-- (!\ifid_pipeline|instruction_out\(23) & (\idbreg|reg[19][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[19][9]~regout\,
	datac => \idbreg|reg[23][9]~regout\,
	datad => \ifid_pipeline|instruction_out\(23),
	combout => \idbreg|Mux22~7_combout\);

-- Location: LCCOMB_X90_Y28_N8
\idbreg|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~8_combout\ = (\ifid_pipeline|instruction_out\(24) & ((\idbreg|Mux22~7_combout\ & ((\idbreg|reg[31][9]~regout\))) # (!\idbreg|Mux22~7_combout\ & (\idbreg|reg[27][9]~regout\)))) # (!\ifid_pipeline|instruction_out\(24) & 
-- (((\idbreg|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(24),
	datab => \idbreg|reg[27][9]~regout\,
	datac => \idbreg|reg[31][9]~regout\,
	datad => \idbreg|Mux22~7_combout\,
	combout => \idbreg|Mux22~8_combout\);

-- Location: LCCOMB_X91_Y25_N4
\idbreg|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~9_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux22~6_combout\ & ((\idbreg|Mux22~8_combout\))) # (!\idbreg|Mux22~6_combout\ & (\idbreg|Mux22~1_combout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux22~1_combout\,
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|Mux22~6_combout\,
	datad => \idbreg|Mux22~8_combout\,
	combout => \idbreg|Mux22~9_combout\);

-- Location: LCFF_X80_Y30_N29
\idbreg|reg[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[9][9]~regout\);

-- Location: LCFF_X80_Y30_N15
\idbreg|reg[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[10][9]~regout\);

-- Location: LCFF_X81_Y30_N29
\idbreg|reg[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[8][9]~regout\);

-- Location: LCCOMB_X80_Y30_N24
\idbreg|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~10_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\ifid_pipeline|instruction_out\(21)) # ((\idbreg|reg[10][9]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & (!\ifid_pipeline|instruction_out\(21) & ((\idbreg|reg[8][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \ifid_pipeline|instruction_out\(21),
	datac => \idbreg|reg[10][9]~regout\,
	datad => \idbreg|reg[8][9]~regout\,
	combout => \idbreg|Mux22~10_combout\);

-- Location: LCFF_X81_Y30_N19
\idbreg|reg[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	sdata => \wbmux4|Mux22~1_combout\,
	sload => VCC,
	ena => \idbreg|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[11][9]~regout\);

-- Location: LCCOMB_X80_Y30_N6
\idbreg|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~11_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\idbreg|Mux22~10_combout\ & ((\idbreg|reg[11][9]~regout\))) # (!\idbreg|Mux22~10_combout\ & (\idbreg|reg[9][9]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & 
-- (((\idbreg|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \idbreg|reg[9][9]~regout\,
	datac => \idbreg|Mux22~10_combout\,
	datad => \idbreg|reg[11][9]~regout\,
	combout => \idbreg|Mux22~11_combout\);

-- Location: LCCOMB_X81_Y25_N12
\idbreg|reg[4][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|reg[4][9]~feeder_combout\ = \wbmux4|Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \wbmux4|Mux22~1_combout\,
	combout => \idbreg|reg[4][9]~feeder_combout\);

-- Location: LCFF_X81_Y25_N13
\idbreg|reg[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~combout\,
	datain => \idbreg|reg[4][9]~feeder_combout\,
	ena => \idbreg|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idbreg|reg[4][9]~regout\);

-- Location: LCCOMB_X81_Y26_N4
\idbreg|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~12_combout\ = (\ifid_pipeline|instruction_out\(21) & ((\ifid_pipeline|instruction_out\(22)) # ((\idbreg|reg[5][9]~regout\)))) # (!\ifid_pipeline|instruction_out\(21) & (!\ifid_pipeline|instruction_out\(22) & ((\idbreg|reg[4][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(21),
	datab => \ifid_pipeline|instruction_out\(22),
	datac => \idbreg|reg[5][9]~regout\,
	datad => \idbreg|reg[4][9]~regout\,
	combout => \idbreg|Mux22~12_combout\);

-- Location: LCCOMB_X85_Y28_N16
\idbreg|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~13_combout\ = (\ifid_pipeline|instruction_out\(22) & ((\idbreg|Mux22~12_combout\ & ((\idbreg|reg[7][9]~regout\))) # (!\idbreg|Mux22~12_combout\ & (\idbreg|reg[6][9]~regout\)))) # (!\ifid_pipeline|instruction_out\(22) & 
-- (((\idbreg|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[6][9]~regout\,
	datab => \idbreg|reg[7][9]~regout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \idbreg|Mux22~12_combout\,
	combout => \idbreg|Mux22~13_combout\);

-- Location: LCCOMB_X85_Y26_N6
\idbreg|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~14_combout\ = (\idbreg|Mux31~18_combout\ & (((\idbreg|Mux22~13_combout\) # (!\idbreg|Mux31~17_combout\)))) # (!\idbreg|Mux31~18_combout\ & (\idbreg|reg[1][9]~regout\ & (\idbreg|Mux31~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|reg[1][9]~regout\,
	datab => \idbreg|Mux31~18_combout\,
	datac => \idbreg|Mux31~17_combout\,
	datad => \idbreg|Mux22~13_combout\,
	combout => \idbreg|Mux22~14_combout\);

-- Location: LCCOMB_X83_Y26_N30
\idbreg|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~15_combout\ = (\idbreg|Mux31~14_combout\ & ((\idbreg|Mux22~14_combout\ & (\idbreg|reg[3][9]~regout\)) # (!\idbreg|Mux22~14_combout\ & ((\idbreg|reg[2][9]~regout\))))) # (!\idbreg|Mux31~14_combout\ & (((\idbreg|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~14_combout\,
	datab => \idbreg|reg[3][9]~regout\,
	datac => \idbreg|reg[2][9]~regout\,
	datad => \idbreg|Mux22~14_combout\,
	combout => \idbreg|Mux22~15_combout\);

-- Location: LCCOMB_X83_Y26_N8
\idbreg|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~16_combout\ = (\idbreg|Mux31~13_combout\ & (\idbreg|Mux31~2_combout\)) # (!\idbreg|Mux31~13_combout\ & ((\idbreg|Mux31~2_combout\ & (\idbreg|Mux22~11_combout\)) # (!\idbreg|Mux31~2_combout\ & ((\idbreg|Mux22~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~13_combout\,
	datab => \idbreg|Mux31~2_combout\,
	datac => \idbreg|Mux22~11_combout\,
	datad => \idbreg|Mux22~15_combout\,
	combout => \idbreg|Mux22~16_combout\);

-- Location: LCCOMB_X91_Y25_N22
\idbreg|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \idbreg|Mux22~19_combout\ = (\idbreg|Mux31~13_combout\ & ((\idbreg|Mux22~16_combout\ & (\idbreg|Mux22~18_combout\)) # (!\idbreg|Mux22~16_combout\ & ((\idbreg|Mux22~9_combout\))))) # (!\idbreg|Mux31~13_combout\ & (((\idbreg|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux22~18_combout\,
	datab => \idbreg|Mux31~13_combout\,
	datac => \idbreg|Mux22~9_combout\,
	datad => \idbreg|Mux22~16_combout\,
	combout => \idbreg|Mux22~19_combout\);

-- Location: LCCOMB_X91_Y25_N18
\idcomparador|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~5_combout\ = (\idbreg|Mux23~19_combout\ & (\idbreg|Mux55~19_combout\ & (\idbreg|Mux54~19_combout\ $ (!\idbreg|Mux22~19_combout\)))) # (!\idbreg|Mux23~19_combout\ & (!\idbreg|Mux55~19_combout\ & (\idbreg|Mux54~19_combout\ $ 
-- (!\idbreg|Mux22~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux23~19_combout\,
	datab => \idbreg|Mux55~19_combout\,
	datac => \idbreg|Mux54~19_combout\,
	datad => \idbreg|Mux22~19_combout\,
	combout => \idcomparador|Equal0~5_combout\);

-- Location: LCCOMB_X90_Y22_N6
\idcomparador|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~9_combout\ = (\idcomparador|Equal0~8_combout\ & (\idcomparador|Equal0~6_combout\ & (\idcomparador|Equal0~7_combout\ & \idcomparador|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idcomparador|Equal0~8_combout\,
	datab => \idcomparador|Equal0~6_combout\,
	datac => \idcomparador|Equal0~7_combout\,
	datad => \idcomparador|Equal0~5_combout\,
	combout => \idcomparador|Equal0~9_combout\);

-- Location: LCCOMB_X90_Y22_N26
\idcomparador|Equal0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcomparador|Equal0~20_combout\ = (\idcomparador|Equal0~4_combout\ & (\idcomparador|Equal0~19_combout\ & (\idcomparador|Equal0~14_combout\ & \idcomparador|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idcomparador|Equal0~4_combout\,
	datab => \idcomparador|Equal0~19_combout\,
	datac => \idcomparador|Equal0~14_combout\,
	datad => \idcomparador|Equal0~9_combout\,
	combout => \idcomparador|Equal0~20_combout\);

-- Location: LCCOMB_X90_Y22_N0
\sel_mux_pc[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \sel_mux_pc[0]~1_combout\ = (!\ifid_pipeline|instruction_out\(30) & (\ifid_pipeline|instruction_out\(26) $ (\idcomparador|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(26),
	datac => \ifid_pipeline|instruction_out\(30),
	datad => \idcomparador|Equal0~20_combout\,
	combout => \sel_mux_pc[0]~1_combout\);

-- Location: LCCOMB_X90_Y22_N30
\sel_mux_pc[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \sel_mux_pc[0]~2_combout\ = (\sel_mux_pc~0_combout\ & ((\sel_mux_pc[0]~1_combout\) # ((\idcontrole|Mux21~1_combout\ & \idcontrole|Mux21~2_combout\)))) # (!\sel_mux_pc~0_combout\ & (\idcontrole|Mux21~1_combout\ & (\idcontrole|Mux21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_mux_pc~0_combout\,
	datab => \idcontrole|Mux21~1_combout\,
	datac => \idcontrole|Mux21~2_combout\,
	datad => \sel_mux_pc[0]~1_combout\,
	combout => \sel_mux_pc[0]~2_combout\);

-- Location: LCCOMB_X90_Y24_N14
\ifid_pipeline|pc4_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifid_pipeline|pc4_out[0]~feeder_combout\ = \ifpc|PC_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifpc|PC_out\(0),
	combout => \ifid_pipeline|pc4_out[0]~feeder_combout\);

-- Location: LCFF_X90_Y24_N15
\ifid_pipeline|pc4_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifid_pipeline|pc4_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(0));

-- Location: LCFF_X90_Y24_N1
\idex_pipeline|PC4_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(0));

-- Location: LCCOMB_X90_Y24_N0
\ifmux4|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux31~0_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\sel_mux_pc[1]~4_combout\ & (\idbreg|Mux31~24_combout\)) # (!\sel_mux_pc[1]~4_combout\ & ((\idex_pipeline|PC4_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux31~24_combout\,
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \idex_pipeline|PC4_out\(0),
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux31~0_combout\);

-- Location: LCCOMB_X90_Y24_N28
\ifmux4|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux31~1_combout\ = (\ifmux4|Mux31~0_combout\) # ((!\sel_mux_pc[0]~2_combout\ & (!\sel_mux_pc[1]~4_combout\ & \ifpc|PC_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_mux_pc[0]~2_combout\,
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \ifpc|PC_out\(0),
	datad => \ifmux4|Mux31~0_combout\,
	combout => \ifmux4|Mux31~1_combout\);

-- Location: LCCOMB_X90_Y20_N6
\ifmux4|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux23~0_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\SUBTRATOR_EX|result[8]~10_combout\) # ((\sel_mux_pc[1]~4_combout\)))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifsomador|result[8]~12_combout\ & !\sel_mux_pc[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[8]~10_combout\,
	datab => \ifsomador|result[8]~12_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \sel_mux_pc[1]~4_combout\,
	combout => \ifmux4|Mux23~0_combout\);

-- Location: LCCOMB_X90_Y20_N4
\ifmux4|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux23~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux23~0_combout\ & ((\idbreg|Mux23~19_combout\))) # (!\ifmux4|Mux23~0_combout\ & (\ifid_pipeline|instruction_out\(6))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(6),
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \idbreg|Mux23~19_combout\,
	datad => \ifmux4|Mux23~0_combout\,
	combout => \ifmux4|Mux23~1_combout\);

-- Location: LCCOMB_X91_Y25_N2
\ifmux4|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux21~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & ((\sel_mux_pc[0]~2_combout\ & ((\SUBTRATOR_EX|result[10]~14_combout\))) # (!\sel_mux_pc[0]~2_combout\ & 
-- (\ifsomador|result[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_mux_pc[1]~4_combout\,
	datab => \ifsomador|result[10]~16_combout\,
	datac => \SUBTRATOR_EX|result[10]~14_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux21~0_combout\);

-- Location: LCCOMB_X91_Y25_N24
\ifmux4|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux21~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux21~0_combout\ & (\idbreg|Mux21~19_combout\)) # (!\ifmux4|Mux21~0_combout\ & ((\ifid_pipeline|instruction_out\(8)))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_mux_pc[1]~4_combout\,
	datab => \idbreg|Mux21~19_combout\,
	datac => \ifid_pipeline|instruction_out\(8),
	datad => \ifmux4|Mux21~0_combout\,
	combout => \ifmux4|Mux21~1_combout\);

-- Location: LCCOMB_X91_Y22_N12
\ifmux4|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux20~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\ifid_pipeline|instruction_out\(9)) # (\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & (\ifsomador|result[11]~18_combout\ & ((!\sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifsomador|result[11]~18_combout\,
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \ifid_pipeline|instruction_out\(9),
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux20~0_combout\);

-- Location: LCCOMB_X91_Y22_N10
\ifmux4|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux20~1_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\ifmux4|Mux20~0_combout\ & (\idbreg|Mux20~19_combout\)) # (!\ifmux4|Mux20~0_combout\ & ((\SUBTRATOR_EX|result[11]~16_combout\))))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifmux4|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux20~19_combout\,
	datab => \SUBTRATOR_EX|result[11]~16_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \ifmux4|Mux20~0_combout\,
	combout => \ifmux4|Mux20~1_combout\);

-- Location: LCCOMB_X91_Y19_N30
\ifmux4|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux19~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & ((\sel_mux_pc[0]~2_combout\ & ((\SUBTRATOR_EX|result[12]~18_combout\))) # (!\sel_mux_pc[0]~2_combout\ & 
-- (\ifsomador|result[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_mux_pc[1]~4_combout\,
	datab => \ifsomador|result[12]~20_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \SUBTRATOR_EX|result[12]~18_combout\,
	combout => \ifmux4|Mux19~0_combout\);

-- Location: LCCOMB_X91_Y19_N0
\ifmux4|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux19~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux19~0_combout\ & (\idbreg|Mux19~19_combout\)) # (!\ifmux4|Mux19~0_combout\ & ((\ifid_pipeline|instruction_out\(10)))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_mux_pc[1]~4_combout\,
	datab => \idbreg|Mux19~19_combout\,
	datac => \ifid_pipeline|instruction_out\(10),
	datad => \ifmux4|Mux19~0_combout\,
	combout => \ifmux4|Mux19~1_combout\);

-- Location: LCCOMB_X91_Y22_N0
\ifmux4|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux18~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\ifid_pipeline|instruction_out\(11)) # (\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & (\ifsomador|result[13]~22_combout\ & ((!\sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifsomador|result[13]~22_combout\,
	datab => \ifid_pipeline|instruction_out\(11),
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux18~0_combout\);

-- Location: LCCOMB_X91_Y22_N16
\ifmux4|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux18~1_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\ifmux4|Mux18~0_combout\ & ((\idbreg|Mux18~19_combout\))) # (!\ifmux4|Mux18~0_combout\ & (\SUBTRATOR_EX|result[13]~20_combout\)))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifmux4|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[13]~20_combout\,
	datab => \idbreg|Mux18~19_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \ifmux4|Mux18~0_combout\,
	combout => \ifmux4|Mux18~1_combout\);

-- Location: LCCOMB_X90_Y21_N26
\ifmux4|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux17~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & ((\sel_mux_pc[0]~2_combout\ & ((\SUBTRATOR_EX|result[14]~22_combout\))) # (!\sel_mux_pc[0]~2_combout\ & 
-- (\ifsomador|result[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_mux_pc[1]~4_combout\,
	datab => \ifsomador|result[14]~24_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \SUBTRATOR_EX|result[14]~22_combout\,
	combout => \ifmux4|Mux17~0_combout\);

-- Location: LCCOMB_X90_Y21_N16
\ifmux4|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux17~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux17~0_combout\ & ((\idbreg|Mux17~19_combout\))) # (!\ifmux4|Mux17~0_combout\ & (\ifid_pipeline|instruction_out\(12))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(12),
	datab => \idbreg|Mux17~19_combout\,
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \ifmux4|Mux17~0_combout\,
	combout => \ifmux4|Mux17~1_combout\);

-- Location: LCCOMB_X92_Y22_N26
\ifmux4|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux12~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\ifid_pipeline|instruction_out\(17)) # (\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & (\ifsomador|result[19]~34_combout\ & ((!\sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifsomador|result[19]~34_combout\,
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux12~0_combout\);

-- Location: LCCOMB_X92_Y22_N20
\ifmux4|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux12~1_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\ifmux4|Mux12~0_combout\ & ((\idbreg|Mux12~19_combout\))) # (!\ifmux4|Mux12~0_combout\ & (\SUBTRATOR_EX|result[19]~32_combout\)))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifmux4|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[19]~32_combout\,
	datab => \idbreg|Mux12~19_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \ifmux4|Mux12~0_combout\,
	combout => \ifmux4|Mux12~1_combout\);

-- Location: LCCOMB_X93_Y22_N28
\ifmux4|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux10~0_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifid_pipeline|instruction_out\(19)) # ((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifsomador|result[21]~38_combout\ & !\sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(19),
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \ifsomador|result[21]~38_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux10~0_combout\);

-- Location: LCCOMB_X93_Y22_N10
\ifmux4|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux10~1_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\ifmux4|Mux10~0_combout\ & ((\idbreg|Mux10~19_combout\))) # (!\ifmux4|Mux10~0_combout\ & (\SUBTRATOR_EX|result[21]~36_combout\)))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifmux4|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[21]~36_combout\,
	datab => \idbreg|Mux10~19_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \ifmux4|Mux10~0_combout\,
	combout => \ifmux4|Mux10~1_combout\);

-- Location: LCCOMB_X93_Y22_N26
\ifmux4|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux7~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & ((\sel_mux_pc[0]~2_combout\ & (\SUBTRATOR_EX|result[24]~42_combout\)) # (!\sel_mux_pc[0]~2_combout\ & 
-- ((\ifsomador|result[24]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[24]~42_combout\,
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \ifsomador|result[24]~44_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux7~0_combout\);

-- Location: LCCOMB_X93_Y22_N20
\ifmux4|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux7~1_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifmux4|Mux7~0_combout\ & (\idbreg|Mux7~19_combout\)) # (!\ifmux4|Mux7~0_combout\ & ((\ifid_pipeline|instruction_out\(22)))))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifmux4|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux7~19_combout\,
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \ifid_pipeline|instruction_out\(22),
	datad => \ifmux4|Mux7~0_combout\,
	combout => \ifmux4|Mux7~1_combout\);

-- Location: LCCOMB_X93_Y22_N30
\ifmux4|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux6~0_combout\ = (\sel_mux_pc[1]~4_combout\ & ((\ifid_pipeline|instruction_out\(23)) # ((\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & (((\ifsomador|result[25]~46_combout\ & !\sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(23),
	datab => \sel_mux_pc[1]~4_combout\,
	datac => \ifsomador|result[25]~46_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux6~0_combout\);

-- Location: LCCOMB_X93_Y22_N12
\ifmux4|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux6~1_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\ifmux4|Mux6~0_combout\ & (\idbreg|Mux6~19_combout\)) # (!\ifmux4|Mux6~0_combout\ & ((\SUBTRATOR_EX|result[25]~44_combout\))))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifmux4|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idbreg|Mux6~19_combout\,
	datab => \SUBTRATOR_EX|result[25]~44_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \ifmux4|Mux6~0_combout\,
	combout => \ifmux4|Mux6~1_combout\);

-- Location: LCCOMB_X90_Y23_N28
\ifmux4|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux4~0_combout\ = (\sel_mux_pc[1]~4_combout\ & (((\ifid_pipeline|instruction_out\(25)) # (\sel_mux_pc[0]~2_combout\)))) # (!\sel_mux_pc[1]~4_combout\ & (\ifsomador|result[27]~50_combout\ & ((!\sel_mux_pc[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifsomador|result[27]~50_combout\,
	datab => \ifid_pipeline|instruction_out\(25),
	datac => \sel_mux_pc[1]~4_combout\,
	datad => \sel_mux_pc[0]~2_combout\,
	combout => \ifmux4|Mux4~0_combout\);

-- Location: LCCOMB_X90_Y23_N30
\ifmux4|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ifmux4|Mux4~1_combout\ = (\sel_mux_pc[0]~2_combout\ & ((\ifmux4|Mux4~0_combout\ & ((\idbreg|Mux4~19_combout\))) # (!\ifmux4|Mux4~0_combout\ & (\SUBTRATOR_EX|result[27]~48_combout\)))) # (!\sel_mux_pc[0]~2_combout\ & (((\ifmux4|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SUBTRATOR_EX|result[27]~48_combout\,
	datab => \idbreg|Mux4~19_combout\,
	datac => \sel_mux_pc[0]~2_combout\,
	datad => \ifmux4|Mux4~0_combout\,
	combout => \ifmux4|Mux4~1_combout\);

-- Location: LCCOMB_X86_Y20_N26
\idcontrole|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \idcontrole|Mux11~0_combout\ = (\ifid_pipeline|instruction_out\(31) & (\idcontrole|Mux18~2_combout\ & (\ifid_pipeline|instruction_out\(29) & \idcontrole|Mux8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(31),
	datab => \idcontrole|Mux18~2_combout\,
	datac => \ifid_pipeline|instruction_out\(29),
	datad => \idcontrole|Mux8~2_combout\,
	combout => \idcontrole|Mux11~0_combout\);

-- Location: LCFF_X91_Y25_N23
\idex_pipeline|read_data1_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux22~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(9));

-- Location: LCCOMB_X90_Y19_N22
\exula|a32~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~111_combout\ = (\exmux2_2|Z[9]~7_combout\ & (\idex_pipeline|read_data1_out\(9) & !\idex_pipeline|aluSRC1_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[9]~7_combout\,
	datac => \idex_pipeline|read_data1_out\(9),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exula|a32~111_combout\);

-- Location: LCCOMB_X90_Y19_N26
\exula|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux22~0_combout\ = (\exula|Mux28~8_combout\ & (((\exula|Add0~30_combout\)) # (!\exula|Mux28~7_combout\))) # (!\exula|Mux28~8_combout\ & (\exula|Mux28~7_combout\ & ((!\exula|a32~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~8_combout\,
	datab => \exula|Mux28~7_combout\,
	datac => \exula|Add0~30_combout\,
	datad => \exula|a32~111_combout\,
	combout => \exula|Mux22~0_combout\);

-- Location: LCCOMB_X90_Y19_N28
\exmux2_1|Z[9]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[9]~27_combout\ = (\idex_pipeline|read_data1_out\(9) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data1_out\(9),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[9]~27_combout\);

-- Location: LCCOMB_X90_Y19_N24
\exula|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux22~1_combout\ = (\exula|Mux28~9_combout\ & (\exula|Mux22~0_combout\)) # (!\exula|Mux28~9_combout\ & ((\exula|Mux22~0_combout\ & ((\exmux2_2|Z[9]~7_combout\) # (\exmux2_1|Z[9]~27_combout\))) # (!\exula|Mux22~0_combout\ & 
-- (\exmux2_2|Z[9]~7_combout\ & \exmux2_1|Z[9]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~9_combout\,
	datab => \exula|Mux22~0_combout\,
	datac => \exmux2_2|Z[9]~7_combout\,
	datad => \exmux2_1|Z[9]~27_combout\,
	combout => \exula|Mux22~1_combout\);

-- Location: LCCOMB_X92_Y19_N20
\exula|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux22~2_combout\ = (\idex_pipeline|aluOP_out\(3) & (\exula|ShiftRight0~75_combout\ & ((\exula|Mux23~5_combout\)))) # (!\idex_pipeline|aluOP_out\(3) & (((\exula|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(3),
	datab => \exula|ShiftRight0~75_combout\,
	datac => \exula|Mux22~1_combout\,
	datad => \exula|Mux23~5_combout\,
	combout => \exula|Mux22~2_combout\);

-- Location: LCCOMB_X90_Y15_N22
\exula|ShiftRight0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~68_combout\ = (\exula|ShiftRight0~67_combout\ & ((\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftRight1~35_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftRight0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~33_combout\,
	datab => \exula|ShiftRight1~35_combout\,
	datac => \exula|ShiftRight0~67_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftRight0~68_combout\);

-- Location: LCCOMB_X90_Y15_N20
\exula|ShiftRight0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~71_combout\ = (\exula|ShiftRight0~120_combout\) # ((\exula|ShiftRight0~68_combout\) # ((\exmux2_1|Z[2]~0_combout\ & \exula|ShiftRight0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exula|ShiftRight0~120_combout\,
	datac => \exula|ShiftRight0~70_combout\,
	datad => \exula|ShiftRight0~68_combout\,
	combout => \exula|ShiftRight0~71_combout\);

-- Location: LCCOMB_X86_Y18_N8
\exula|ShiftRight0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~128_combout\ = (\exula|ShiftRight0~71_combout\ & ((\idex_pipeline|aluSRC1_out~regout\ & ((!\idex_pipeline|shamnt_out\(3)))) # (!\idex_pipeline|aluSRC1_out~regout\ & (!\idex_pipeline|read_data1_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data1_out\(3),
	datab => \idex_pipeline|aluSRC1_out~regout\,
	datac => \exula|ShiftRight0~71_combout\,
	datad => \idex_pipeline|shamnt_out\(3),
	combout => \exula|ShiftRight0~128_combout\);

-- Location: LCCOMB_X89_Y17_N2
\exula|ShiftLeft0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~60_combout\ = (\exula|ShiftLeft0~30_combout\ & ((\exula|ShiftLeft0~49_combout\) # ((!\exmux2_1|Z[3]~3_combout\ & \exula|ShiftLeft0~59_combout\)))) # (!\exula|ShiftLeft0~30_combout\ & (!\exmux2_1|Z[3]~3_combout\ & 
-- (\exula|ShiftLeft0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~30_combout\,
	datab => \exmux2_1|Z[3]~3_combout\,
	datac => \exula|ShiftLeft0~59_combout\,
	datad => \exula|ShiftLeft0~49_combout\,
	combout => \exula|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X89_Y17_N0
\exula|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux22~3_combout\ = (\exula|ShiftLeft0~140_combout\ & \exula|ShiftLeft0~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \exula|ShiftLeft0~140_combout\,
	datad => \exula|ShiftLeft0~60_combout\,
	combout => \exula|Mux22~3_combout\);

-- Location: LCCOMB_X88_Y18_N28
\exula|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux22~5_combout\ = (\exula|Mux22~4_combout\ & (((\exula|Mux22~3_combout\) # (!\exula|Mux28~6_combout\)))) # (!\exula|Mux22~4_combout\ & (\exula|ShiftRight0~128_combout\ & (\exula|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux22~4_combout\,
	datab => \exula|ShiftRight0~128_combout\,
	datac => \exula|Mux28~6_combout\,
	datad => \exula|Mux22~3_combout\,
	combout => \exula|Mux22~5_combout\);

-- Location: LCCOMB_X93_Y16_N12
\exula|ShiftRight1~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~80_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exmux2_1|Z[3]~3_combout\ & (\idex_pipeline|read_data2_out\(31))) # (!\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftRight1~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datab => \idex_pipeline|read_data2_out\(31),
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftRight1~41_combout\,
	combout => \exula|ShiftRight1~80_combout\);

-- Location: LCCOMB_X93_Y16_N10
\exula|ShiftRight1~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~96_combout\ = (\exula|ShiftRight1~80_combout\) # ((\idex_pipeline|aluSRC2_out~regout\ & \idex_pipeline|reg_rd_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \exula|ShiftRight1~80_combout\,
	combout => \exula|ShiftRight1~96_combout\);

-- Location: LCCOMB_X92_Y19_N26
\exula|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux22~6_combout\ = (\exula|Mux28~4_combout\ & (\exula|Mux28~5_combout\)) # (!\exula|Mux28~4_combout\ & ((\exula|Mux28~5_combout\ & ((\exula|ShiftRight1~96_combout\))) # (!\exula|Mux28~5_combout\ & (\exula|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~4_combout\,
	datab => \exula|Mux28~5_combout\,
	datac => \exula|Mux22~5_combout\,
	datad => \exula|ShiftRight1~96_combout\,
	combout => \exula|Mux22~6_combout\);

-- Location: LCCOMB_X92_Y19_N16
\exula|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux22~7_combout\ = (\exula|Mux28~4_combout\ & ((\exula|Mux22~6_combout\ & (\exmux2_2|Z[31]~17_combout\)) # (!\exula|Mux22~6_combout\ & ((\exula|ShiftRight0~65_combout\))))) # (!\exula|Mux28~4_combout\ & (((\exula|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~4_combout\,
	datab => \exmux2_2|Z[31]~17_combout\,
	datac => \exula|ShiftRight0~65_combout\,
	datad => \exula|Mux22~6_combout\,
	combout => \exula|Mux22~7_combout\);

-- Location: LCCOMB_X92_Y19_N28
\exula|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux22~9_combout\ = (\exula|Mux22~2_combout\) # ((\exula|Mux22~7_combout\ & \exula|Mux22~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux22~2_combout\,
	datac => \exula|Mux22~7_combout\,
	datad => \exula|Mux22~8_combout\,
	combout => \exula|Mux22~9_combout\);

-- Location: LCCOMB_X89_Y19_N22
\exula|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux19~0_combout\ = (\exula|Mux28~7_combout\ & ((\exula|Mux28~8_combout\ & ((\exula|Add0~39_combout\))) # (!\exula|Mux28~8_combout\ & (!\exula|a32~114_combout\)))) # (!\exula|Mux28~7_combout\ & (((\exula|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|a32~114_combout\,
	datab => \exula|Mux28~7_combout\,
	datac => \exula|Mux28~8_combout\,
	datad => \exula|Add0~39_combout\,
	combout => \exula|Mux19~0_combout\);

-- Location: LCCOMB_X89_Y19_N0
\exula|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux19~1_combout\ = (\exmux2_1|Z[12]~24_combout\ & ((\exula|Mux19~0_combout\) # ((\exmux2_2|Z[12]~5_combout\ & !\exula|Mux28~9_combout\)))) # (!\exmux2_1|Z[12]~24_combout\ & (\exula|Mux19~0_combout\ & ((\exmux2_2|Z[12]~5_combout\) # 
-- (\exula|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[12]~24_combout\,
	datab => \exula|Mux19~0_combout\,
	datac => \exmux2_2|Z[12]~5_combout\,
	datad => \exula|Mux28~9_combout\,
	combout => \exula|Mux19~1_combout\);

-- Location: LCCOMB_X92_Y19_N0
\exula|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux19~2_combout\ = (\idex_pipeline|aluOP_out\(3) & (((\exula|ShiftRight0~93_combout\ & \exula|Mux22~10_combout\)))) # (!\idex_pipeline|aluOP_out\(3) & ((\exula|Mux19~1_combout\) # ((\exula|ShiftRight0~93_combout\ & \exula|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(3),
	datab => \exula|Mux19~1_combout\,
	datac => \exula|ShiftRight0~93_combout\,
	datad => \exula|Mux22~10_combout\,
	combout => \exula|Mux19~2_combout\);

-- Location: LCCOMB_X87_Y16_N20
\exula|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux19~3_combout\ = (\exula|ShiftLeft0~140_combout\ & ((\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftLeft0~41_combout\))) # (!\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftLeft0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~73_combout\,
	datab => \exula|ShiftLeft0~41_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exula|ShiftLeft0~140_combout\,
	combout => \exula|Mux19~3_combout\);

-- Location: LCCOMB_X91_Y16_N30
\exula|ShiftRight0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight0~130_combout\ = (\exula|ShiftLeft0~139_combout\ & ((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftRight0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~139_combout\,
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \exula|ShiftRight0~32_combout\,
	combout => \exula|ShiftRight0~130_combout\);

-- Location: LCCOMB_X90_Y16_N2
\exula|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux19~5_combout\ = (\exula|Mux19~4_combout\ & (((\exula|Mux19~3_combout\)) # (!\exula|Mux28~6_combout\))) # (!\exula|Mux19~4_combout\ & (\exula|Mux28~6_combout\ & ((\exula|ShiftRight0~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux19~4_combout\,
	datab => \exula|Mux28~6_combout\,
	datac => \exula|Mux19~3_combout\,
	datad => \exula|ShiftRight0~130_combout\,
	combout => \exula|Mux19~5_combout\);

-- Location: LCCOMB_X92_Y17_N26
\exula|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux19~6_combout\ = (\exula|Mux28~4_combout\ & ((\exula|ShiftRight0~97_combout\) # ((\exula|Mux28~5_combout\)))) # (!\exula|Mux28~4_combout\ & (((\exula|Mux19~5_combout\ & !\exula|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~4_combout\,
	datab => \exula|ShiftRight0~97_combout\,
	datac => \exula|Mux19~5_combout\,
	datad => \exula|Mux28~5_combout\,
	combout => \exula|Mux19~6_combout\);

-- Location: LCCOMB_X92_Y16_N14
\exula|ShiftRight1~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~83_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exula|ShiftLeft0~139_combout\ & ((\exula|ShiftRight0~32_combout\))) # (!\exula|ShiftLeft0~139_combout\ & (\idex_pipeline|read_data2_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~139_combout\,
	datab => \idex_pipeline|read_data2_out\(31),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exula|ShiftRight0~32_combout\,
	combout => \exula|ShiftRight1~83_combout\);

-- Location: LCCOMB_X93_Y16_N20
\exula|ShiftRight1~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftRight1~99_combout\ = (\exula|ShiftRight1~83_combout\) # ((\idex_pipeline|aluSRC2_out~regout\ & \idex_pipeline|reg_rd_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|reg_rd_out\(4),
	datad => \exula|ShiftRight1~83_combout\,
	combout => \exula|ShiftRight1~99_combout\);

-- Location: LCCOMB_X93_Y20_N8
\exula|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux19~7_combout\ = (\exula|Mux28~5_combout\ & ((\exula|Mux19~6_combout\ & ((\exmux2_2|Z[31]~17_combout\))) # (!\exula|Mux19~6_combout\ & (\exula|ShiftRight1~99_combout\)))) # (!\exula|Mux28~5_combout\ & (\exula|Mux19~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~5_combout\,
	datab => \exula|Mux19~6_combout\,
	datac => \exula|ShiftRight1~99_combout\,
	datad => \exmux2_2|Z[31]~17_combout\,
	combout => \exula|Mux19~7_combout\);

-- Location: LCCOMB_X94_Y20_N6
\exula|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux19~8_combout\ = (\exula|Mux19~2_combout\) # ((\exula|Mux22~8_combout\ & \exula|Mux19~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|Mux22~8_combout\,
	datac => \exula|Mux19~2_combout\,
	datad => \exula|Mux19~7_combout\,
	combout => \exula|Mux19~8_combout\);

-- Location: LCCOMB_X93_Y19_N6
\exula|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux9~4_combout\ = (\exula|Mux14~1_combout\) # ((\exula|Mux9~3_combout\ & !\idex_pipeline|aluOP_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux9~3_combout\,
	datab => \exula|Mux14~1_combout\,
	datac => \idex_pipeline|aluOP_out\(3),
	combout => \exula|Mux9~4_combout\);

-- Location: LCCOMB_X90_Y17_N2
\exula|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux9~10_combout\ = (\exula|Mux11~12_combout\ & ((\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~34_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exula|ShiftLeft0~34_combout\,
	datac => \exula|ShiftLeft0~47_combout\,
	datad => \exula|Mux11~12_combout\,
	combout => \exula|Mux9~10_combout\);

-- Location: LCCOMB_X90_Y17_N24
\exula|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux9~5_combout\ = (\exula|Mux12~1_combout\ & (\exula|Mux12~0_combout\ & (\exula|ShiftRight0~104_combout\))) # (!\exula|Mux12~1_combout\ & (((\exula|Mux9~10_combout\)) # (!\exula|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux12~1_combout\,
	datab => \exula|Mux12~0_combout\,
	datac => \exula|ShiftRight0~104_combout\,
	datad => \exula|Mux9~10_combout\,
	combout => \exula|Mux9~5_combout\);

-- Location: LCCOMB_X91_Y15_N30
\exula|ShiftLeft0~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~143_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\exula|ShiftLeft0~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~110_combout\,
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|ShiftLeft0~143_combout\);

-- Location: LCCOMB_X90_Y15_N10
\exula|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux9~6_combout\ = (\exula|Mux28~20_combout\ & (((\exula|Mux9~5_combout\)))) # (!\exula|Mux28~20_combout\ & ((\exula|Mux9~5_combout\ & ((\exula|ShiftLeft0~143_combout\))) # (!\exula|Mux9~5_combout\ & (\exula|ShiftLeft0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~20_combout\,
	datab => \exula|ShiftLeft0~79_combout\,
	datac => \exula|Mux9~5_combout\,
	datad => \exula|ShiftLeft0~143_combout\,
	combout => \exula|Mux9~6_combout\);

-- Location: LCCOMB_X93_Y19_N4
\exula|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux9~7_combout\ = (\exula|Mux12~2_combout\ & ((\exula|Mux12~3_combout\ & (\exula|ShiftRight1~93_combout\)) # (!\exula|Mux12~3_combout\ & ((\exula|Mux9~6_combout\))))) # (!\exula|Mux12~2_combout\ & (((!\exula|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~93_combout\,
	datab => \exula|Mux12~2_combout\,
	datac => \exula|Mux12~3_combout\,
	datad => \exula|Mux9~6_combout\,
	combout => \exula|Mux9~7_combout\);

-- Location: LCCOMB_X93_Y19_N14
\exula|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux9~8_combout\ = (\exula|Mux28~9_combout\ & (((\exula|Mux9~7_combout\)))) # (!\exula|Mux28~9_combout\ & ((\exmux2_2|Z[22]~26_combout\ & (!\exula|Mux9~7_combout\ & !\exmux2_1|Z[22]~7_combout\)) # (!\exmux2_2|Z[22]~26_combout\ & 
-- (\exula|Mux9~7_combout\ $ (\exmux2_1|Z[22]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[22]~26_combout\,
	datab => \exula|Mux28~9_combout\,
	datac => \exula|Mux9~7_combout\,
	datad => \exmux2_1|Z[22]~7_combout\,
	combout => \exula|Mux9~8_combout\);

-- Location: LCCOMB_X93_Y19_N28
\exula|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux9~9_combout\ = (\exula|Mux9~4_combout\) # ((\exula|Mux9~8_combout\ & \exula|Mux14~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux9~4_combout\,
	datac => \exula|Mux9~8_combout\,
	datad => \exula|Mux14~10_combout\,
	combout => \exula|Mux9~9_combout\);

-- Location: LCCOMB_X93_Y20_N22
\exula|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~15_combout\ = (\idex_pipeline|aluOP_out\(3) & ((\exula|ShiftLeft0~28_combout\) # ((\exmux2_1|Z[4]~4_combout\) # (!\idex_pipeline|aluOP_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~28_combout\,
	datab => \exmux2_1|Z[4]~4_combout\,
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \idex_pipeline|aluOP_out\(3),
	combout => \exula|Mux7~15_combout\);

-- Location: LCCOMB_X87_Y19_N0
\exula|a32~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~124_combout\ = (\exmux2_1|Z[24]~15_combout\ & ((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(24),
	datab => \exmux2_1|Z[24]~15_combout\,
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|a32~124_combout\);

-- Location: LCCOMB_X86_Y18_N12
\exula|Add0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~71_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(2),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|read_data2_out\(23),
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|Add0~71_combout\);

-- Location: LCCOMB_X88_Y18_N2
\exula|Add0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~75_combout\ = (\exula|Add0~74_combout\ & ((\exmux2_1|Z[24]~15_combout\ & (\exula|Add0~73\ & VCC)) # (!\exmux2_1|Z[24]~15_combout\ & (!\exula|Add0~73\)))) # (!\exula|Add0~74_combout\ & ((\exmux2_1|Z[24]~15_combout\ & (!\exula|Add0~73\)) # 
-- (!\exmux2_1|Z[24]~15_combout\ & ((\exula|Add0~73\) # (GND)))))
-- \exula|Add0~76\ = CARRY((\exula|Add0~74_combout\ & (!\exmux2_1|Z[24]~15_combout\ & !\exula|Add0~73\)) # (!\exula|Add0~74_combout\ & ((!\exula|Add0~73\) # (!\exmux2_1|Z[24]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~74_combout\,
	datab => \exmux2_1|Z[24]~15_combout\,
	datad => VCC,
	cin => \exula|Add0~73\,
	combout => \exula|Add0~75_combout\,
	cout => \exula|Add0~76\);

-- Location: LCCOMB_X87_Y19_N2
\exula|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~17_combout\ = (\exula|Mux28~8_combout\ & (((\exula|Add0~75_combout\)) # (!\exula|Mux28~7_combout\))) # (!\exula|Mux28~8_combout\ & (\exula|Mux28~7_combout\ & (!\exula|a32~124_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~8_combout\,
	datab => \exula|Mux28~7_combout\,
	datac => \exula|a32~124_combout\,
	datad => \exula|Add0~75_combout\,
	combout => \exula|Mux7~17_combout\);

-- Location: LCCOMB_X86_Y18_N2
\exmux2_2|Z[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[24]~24_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(24),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exmux2_2|Z[24]~24_combout\);

-- Location: LCCOMB_X87_Y20_N6
\exula|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~18_combout\ = (\exmux2_1|Z[24]~15_combout\ & ((\exula|Mux7~17_combout\) # ((!\exula|Mux28~9_combout\ & \exmux2_2|Z[24]~24_combout\)))) # (!\exmux2_1|Z[24]~15_combout\ & (\exula|Mux7~17_combout\ & ((\exula|Mux28~9_combout\) # 
-- (\exmux2_2|Z[24]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[24]~15_combout\,
	datab => \exula|Mux28~9_combout\,
	datac => \exula|Mux7~17_combout\,
	datad => \exmux2_2|Z[24]~24_combout\,
	combout => \exula|Mux7~18_combout\);

-- Location: LCCOMB_X87_Y20_N20
\exula|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~19_combout\ = (\exula|Mux7~16_combout\ & ((\exula|ShiftRight1~95_combout\) # ((\exula|Mux7~15_combout\)))) # (!\exula|Mux7~16_combout\ & (((!\exula|Mux7~15_combout\ & \exula|Mux7~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~95_combout\,
	datab => \exula|Mux7~16_combout\,
	datac => \exula|Mux7~15_combout\,
	datad => \exula|Mux7~18_combout\,
	combout => \exula|Mux7~19_combout\);

-- Location: LCCOMB_X87_Y20_N0
\exula|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~13_combout\ = (\idex_pipeline|aluOP_out\(1) & (((!\idex_pipeline|aluOP_out\(0))))) # (!\idex_pipeline|aluOP_out\(1) & ((\exmux2_1|Z[24]~15_combout\ & (\idex_pipeline|aluOP_out\(0) & !\exmux2_2|Z[24]~24_combout\)) # 
-- (!\exmux2_1|Z[24]~15_combout\ & (\idex_pipeline|aluOP_out\(0) $ (!\exmux2_2|Z[24]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[24]~15_combout\,
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \exmux2_2|Z[24]~24_combout\,
	combout => \exula|Mux7~13_combout\);

-- Location: LCCOMB_X87_Y18_N18
\exula|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~12_combout\ = (\idex_pipeline|aluOP_out\(1) & (((!\exmux2_1|Z[4]~4_combout\ & !\exula|ShiftLeft0~28_combout\)) # (!\idex_pipeline|aluOP_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datab => \exmux2_1|Z[4]~4_combout\,
	datac => \idex_pipeline|aluOP_out\(0),
	datad => \exula|ShiftLeft0~28_combout\,
	combout => \exula|Mux7~12_combout\);

-- Location: LCCOMB_X87_Y15_N16
\exula|ShiftLeft0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~116_combout\ = (\exula|ShiftRight1~86_combout\ & ((\exmux2_1|Z[1]~2_combout\ & ((\idex_pipeline|read_data2_out\(22)))) # (!\exmux2_1|Z[1]~2_combout\ & (\idex_pipeline|read_data2_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(24),
	datab => \exmux2_1|Z[1]~2_combout\,
	datac => \exula|ShiftRight1~86_combout\,
	datad => \idex_pipeline|read_data2_out\(22),
	combout => \exula|ShiftLeft0~116_combout\);

-- Location: LCCOMB_X88_Y15_N0
\exula|ShiftLeft0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~117_combout\ = (\exmux2_2|Z[15]~1_combout\) # ((\exula|ShiftLeft0~116_combout\) # ((\exula|ShiftLeft0~113_combout\ & \exula|ShiftRight1~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~113_combout\,
	datab => \exula|ShiftRight1~87_combout\,
	datac => \exmux2_2|Z[15]~1_combout\,
	datad => \exula|ShiftLeft0~116_combout\,
	combout => \exula|ShiftLeft0~117_combout\);

-- Location: LCCOMB_X91_Y18_N10
\exula|Mux7~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~21_combout\ = (\exmux2_1|Z[3]~3_combout\) # ((\idex_pipeline|aluSRC1_out~regout\ & (\idex_pipeline|shamnt_out\(4))) # (!\idex_pipeline|aluSRC1_out~regout\ & ((\idex_pipeline|read_data1_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \idex_pipeline|shamnt_out\(4),
	datac => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(4),
	combout => \exula|Mux7~21_combout\);

-- Location: LCCOMB_X88_Y15_N30
\exula|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~8_combout\ = (\exmux2_1|Z[4]~4_combout\) # ((!\exmux2_1|Z[3]~3_combout\ & \exmux2_1|Z[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[4]~4_combout\,
	datac => \exmux2_1|Z[3]~3_combout\,
	datad => \exmux2_1|Z[2]~0_combout\,
	combout => \exula|Mux7~8_combout\);

-- Location: LCCOMB_X88_Y15_N22
\exula|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~9_combout\ = (\exula|Mux7~21_combout\ & (((\exula|Mux7~8_combout\)))) # (!\exula|Mux7~21_combout\ & ((\exula|Mux7~8_combout\ & (\exula|ShiftLeft0~102_combout\)) # (!\exula|Mux7~8_combout\ & ((\exula|ShiftLeft0~117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~102_combout\,
	datab => \exula|ShiftLeft0~117_combout\,
	datac => \exula|Mux7~21_combout\,
	datad => \exula|Mux7~8_combout\,
	combout => \exula|Mux7~9_combout\);

-- Location: LCCOMB_X90_Y14_N18
\exula|ShiftLeft0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~72_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftLeft0~66_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftLeft0~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \exula|ShiftLeft0~71_combout\,
	datad => \exula|ShiftLeft0~66_combout\,
	combout => \exula|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X87_Y16_N16
\exula|ShiftLeft0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~88_combout\ = (\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~72_combout\)) # (!\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exmux2_1|Z[2]~0_combout\,
	datac => \exula|ShiftLeft0~72_combout\,
	datad => \exula|ShiftLeft0~87_combout\,
	combout => \exula|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X88_Y15_N4
\exula|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~10_combout\ = (\exula|Mux7~9_combout\ & ((\exula|ShiftLeft0~56_combout\) # ((!\exula|Mux7~21_combout\)))) # (!\exula|Mux7~9_combout\ & (((\exula|Mux7~21_combout\ & \exula|ShiftLeft0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~56_combout\,
	datab => \exula|Mux7~9_combout\,
	datac => \exula|Mux7~21_combout\,
	datad => \exula|ShiftLeft0~88_combout\,
	combout => \exula|Mux7~10_combout\);

-- Location: LCCOMB_X87_Y15_N22
\exula|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~11_combout\ = (!\exula|ShiftLeft0~28_combout\ & \exula|Mux7~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \exula|ShiftLeft0~28_combout\,
	datad => \exula|Mux7~10_combout\,
	combout => \exula|Mux7~11_combout\);

-- Location: LCCOMB_X87_Y20_N10
\exula|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~14_combout\ = (\exula|Mux7~13_combout\ & (((\exula|Mux7~11_combout\) # (!\exula|Mux7~12_combout\)))) # (!\exula|Mux7~13_combout\ & (\exula|ShiftRight0~127_combout\ & (\exula|Mux7~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~127_combout\,
	datab => \exula|Mux7~13_combout\,
	datac => \exula|Mux7~12_combout\,
	datad => \exula|Mux7~11_combout\,
	combout => \exula|Mux7~14_combout\);

-- Location: LCCOMB_X87_Y20_N18
\exula|Mux7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~20_combout\ = (\exula|Mux7~15_combout\ & ((\exula|Mux7~19_combout\ & (\exmux2_2|Z[31]~17_combout\)) # (!\exula|Mux7~19_combout\ & ((\exula|Mux7~14_combout\))))) # (!\exula|Mux7~15_combout\ & (((\exula|Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux7~15_combout\,
	datab => \exmux2_2|Z[31]~17_combout\,
	datac => \exula|Mux7~19_combout\,
	datad => \exula|Mux7~14_combout\,
	combout => \exula|Mux7~20_combout\);

-- Location: LCCOMB_X87_Y20_N8
\exula|Mux7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux7~22_combout\ = (\exula|Mux7~20_combout\ & (((!\idex_pipeline|aluOP_out\(0) & !\idex_pipeline|aluOP_out\(1))) # (!\exula|Mux7~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(0),
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \exula|Mux7~16_combout\,
	datad => \exula|Mux7~20_combout\,
	combout => \exula|Mux7~22_combout\);

-- Location: LCCOMB_X87_Y19_N10
\exmux2_1|Z[25]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[25]~14_combout\ = (\idex_pipeline|read_data1_out\(25) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idex_pipeline|read_data1_out\(25),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[25]~14_combout\);

-- Location: LCCOMB_X88_Y18_N4
\exula|Add0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~78_combout\ = ((\exula|Add0~77_combout\ $ (\exmux2_1|Z[25]~14_combout\ $ (!\exula|Add0~76\)))) # (GND)
-- \exula|Add0~79\ = CARRY((\exula|Add0~77_combout\ & ((\exmux2_1|Z[25]~14_combout\) # (!\exula|Add0~76\))) # (!\exula|Add0~77_combout\ & (\exmux2_1|Z[25]~14_combout\ & !\exula|Add0~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Add0~77_combout\,
	datab => \exmux2_1|Z[25]~14_combout\,
	datad => VCC,
	cin => \exula|Add0~76\,
	combout => \exula|Add0~78_combout\,
	cout => \exula|Add0~79\);

-- Location: LCCOMB_X87_Y19_N30
\exula|a32~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~125_combout\ = (\exmux2_1|Z[25]~14_combout\ & ((\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|reg_rd_out\(4))) # (!\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|read_data2_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[25]~14_combout\,
	datab => \idex_pipeline|reg_rd_out\(4),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \idex_pipeline|read_data2_out\(25),
	combout => \exula|a32~125_combout\);

-- Location: LCCOMB_X87_Y19_N24
\exula|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux6~9_combout\ = (\exula|Mux28~8_combout\ & (((\exula|Add0~78_combout\)) # (!\exula|Mux28~7_combout\))) # (!\exula|Mux28~8_combout\ & (\exula|Mux28~7_combout\ & ((!\exula|a32~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~8_combout\,
	datab => \exula|Mux28~7_combout\,
	datac => \exula|Add0~78_combout\,
	datad => \exula|a32~125_combout\,
	combout => \exula|Mux6~9_combout\);

-- Location: LCCOMB_X87_Y19_N22
\exula|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux6~10_combout\ = (\exmux2_2|Z[25]~23_combout\ & ((\exula|Mux6~9_combout\) # ((!\exula|Mux28~9_combout\ & \exmux2_1|Z[25]~14_combout\)))) # (!\exmux2_2|Z[25]~23_combout\ & (\exula|Mux6~9_combout\ & ((\exula|Mux28~9_combout\) # 
-- (\exmux2_1|Z[25]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_2|Z[25]~23_combout\,
	datab => \exula|Mux28~9_combout\,
	datac => \exula|Mux6~9_combout\,
	datad => \exmux2_1|Z[25]~14_combout\,
	combout => \exula|Mux6~10_combout\);

-- Location: LCCOMB_X87_Y20_N16
\exula|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux6~11_combout\ = (\exula|Mux7~15_combout\ & (((\exula|Mux7~16_combout\)))) # (!\exula|Mux7~15_combout\ & ((\exula|Mux7~16_combout\ & ((\exula|ShiftRight1~96_combout\))) # (!\exula|Mux7~16_combout\ & (\exula|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux7~15_combout\,
	datab => \exula|Mux6~10_combout\,
	datac => \exula|Mux7~16_combout\,
	datad => \exula|ShiftRight1~96_combout\,
	combout => \exula|Mux6~11_combout\);

-- Location: LCCOMB_X87_Y18_N22
\exula|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux6~7_combout\ = (\idex_pipeline|aluOP_out\(1) & (!\idex_pipeline|aluOP_out\(0))) # (!\idex_pipeline|aluOP_out\(1) & ((\idex_pipeline|aluOP_out\(0) & (\exmux2_2|Z[25]~23_combout\ $ (\exmux2_1|Z[25]~14_combout\))) # (!\idex_pipeline|aluOP_out\(0) & 
-- (!\exmux2_2|Z[25]~23_combout\ & !\exmux2_1|Z[25]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \exmux2_2|Z[25]~23_combout\,
	datad => \exmux2_1|Z[25]~14_combout\,
	combout => \exula|Mux6~7_combout\);

-- Location: LCCOMB_X88_Y15_N2
\exula|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux6~4_combout\ = (\exula|Mux7~21_combout\ & ((\exula|ShiftLeft0~93_combout\) # ((\exula|Mux7~8_combout\)))) # (!\exula|Mux7~21_combout\ & (((\exula|ShiftLeft0~145_combout\ & !\exula|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~93_combout\,
	datab => \exula|ShiftLeft0~145_combout\,
	datac => \exula|Mux7~21_combout\,
	datad => \exula|Mux7~8_combout\,
	combout => \exula|Mux6~4_combout\);

-- Location: LCCOMB_X87_Y15_N0
\exula|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux6~5_combout\ = (\exula|Mux7~8_combout\ & ((\exula|Mux6~4_combout\ & ((\exula|ShiftLeft0~60_combout\))) # (!\exula|Mux6~4_combout\ & (\exula|ShiftLeft0~142_combout\)))) # (!\exula|Mux7~8_combout\ & (((\exula|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~142_combout\,
	datab => \exula|Mux7~8_combout\,
	datac => \exula|ShiftLeft0~60_combout\,
	datad => \exula|Mux6~4_combout\,
	combout => \exula|Mux6~5_combout\);

-- Location: LCCOMB_X87_Y18_N20
\exula|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux6~6_combout\ = (\exula|Mux6~5_combout\ & !\exula|ShiftLeft0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \exula|Mux6~5_combout\,
	datad => \exula|ShiftLeft0~28_combout\,
	combout => \exula|Mux6~6_combout\);

-- Location: LCCOMB_X87_Y18_N8
\exula|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux6~8_combout\ = (\exula|Mux6~7_combout\ & (((\exula|Mux6~6_combout\) # (!\exula|Mux7~12_combout\)))) # (!\exula|Mux6~7_combout\ & (\exula|ShiftRight0~128_combout\ & ((\exula|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~128_combout\,
	datab => \exula|Mux6~7_combout\,
	datac => \exula|Mux6~6_combout\,
	datad => \exula|Mux7~12_combout\,
	combout => \exula|Mux6~8_combout\);

-- Location: LCCOMB_X87_Y20_N30
\exula|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux6~12_combout\ = (\exula|Mux7~15_combout\ & ((\exula|Mux6~11_combout\ & (\exmux2_2|Z[31]~17_combout\)) # (!\exula|Mux6~11_combout\ & ((\exula|Mux6~8_combout\))))) # (!\exula|Mux7~15_combout\ & (((\exula|Mux6~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux7~15_combout\,
	datab => \exmux2_2|Z[31]~17_combout\,
	datac => \exula|Mux6~11_combout\,
	datad => \exula|Mux6~8_combout\,
	combout => \exula|Mux6~12_combout\);

-- Location: LCCOMB_X87_Y20_N14
\exula|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux6~13_combout\ = (\exula|Mux6~12_combout\ & (((!\idex_pipeline|aluOP_out\(0) & !\idex_pipeline|aluOP_out\(1))) # (!\exula|Mux7~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(0),
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \exula|Mux7~16_combout\,
	datad => \exula|Mux6~12_combout\,
	combout => \exula|Mux6~13_combout\);

-- Location: LCCOMB_X87_Y20_N28
\exula|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux4~12_combout\ = (\exula|Mux7~16_combout\ & (((\exula|Mux7~15_combout\) # (\exula|ShiftRight1~98_combout\)))) # (!\exula|Mux7~16_combout\ & (\exula|Mux4~11_combout\ & (!\exula|Mux7~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux4~11_combout\,
	datab => \exula|Mux7~16_combout\,
	datac => \exula|Mux7~15_combout\,
	datad => \exula|ShiftRight1~98_combout\,
	combout => \exula|Mux4~12_combout\);

-- Location: LCCOMB_X90_Y15_N18
\exula|ShiftLeft0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~99_combout\ = (\exula|ShiftRight0~67_combout\ & ((\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftLeft0~95_combout\)) # (!\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftLeft0~98_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~95_combout\,
	datab => \exula|ShiftLeft0~98_combout\,
	datac => \exula|ShiftRight0~67_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X90_Y15_N16
\exula|ShiftLeft0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~100_combout\ = (\exula|ShiftLeft0~99_combout\) # ((\exula|ShiftRight0~120_combout\) # ((\exmux2_1|Z[2]~0_combout\ & \exula|ShiftLeft0~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[2]~0_combout\,
	datab => \exula|ShiftLeft0~99_combout\,
	datac => \exula|ShiftRight0~120_combout\,
	datad => \exula|ShiftLeft0~81_combout\,
	combout => \exula|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X88_Y15_N18
\exula|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux4~6_combout\ = (\exula|Mux7~8_combout\ & (\exula|ShiftLeft0~69_combout\)) # (!\exula|Mux7~8_combout\ & ((\exula|ShiftLeft0~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~69_combout\,
	datab => \exula|Mux7~8_combout\,
	datad => \exula|ShiftLeft0~100_combout\,
	combout => \exula|Mux4~6_combout\);

-- Location: LCCOMB_X88_Y15_N8
\exula|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux4~7_combout\ = (!\exula|ShiftLeft0~28_combout\ & ((\exula|Mux7~21_combout\ & ((\exula|Mux4~6_combout\))) # (!\exula|Mux7~21_combout\ & (\exula|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux4~5_combout\,
	datab => \exula|Mux4~6_combout\,
	datac => \exula|Mux7~21_combout\,
	datad => \exula|ShiftLeft0~28_combout\,
	combout => \exula|Mux4~7_combout\);

-- Location: LCFF_X89_Y24_N3
\idex_pipeline|read_data1_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux4~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(27));

-- Location: LCCOMB_X89_Y18_N4
\exmux2_1|Z[27]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[27]~9_combout\ = (\idex_pipeline|read_data1_out\(27) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idex_pipeline|read_data1_out\(27),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[27]~9_combout\);

-- Location: LCCOMB_X89_Y18_N30
\exula|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux4~8_combout\ = (\idex_pipeline|aluOP_out\(1) & (!\idex_pipeline|aluOP_out\(0))) # (!\idex_pipeline|aluOP_out\(1) & ((\idex_pipeline|aluOP_out\(0) & (\exmux2_1|Z[27]~9_combout\ $ (\exmux2_2|Z[27]~21_combout\))) # (!\idex_pipeline|aluOP_out\(0) & 
-- (!\exmux2_1|Z[27]~9_combout\ & !\exmux2_2|Z[27]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(1),
	datab => \idex_pipeline|aluOP_out\(0),
	datac => \exmux2_1|Z[27]~9_combout\,
	datad => \exmux2_2|Z[27]~21_combout\,
	combout => \exula|Mux4~8_combout\);

-- Location: LCCOMB_X87_Y18_N14
\exula|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux4~9_combout\ = (\exula|Mux7~12_combout\ & ((\exula|Mux4~8_combout\ & ((\exula|Mux4~7_combout\))) # (!\exula|Mux4~8_combout\ & (\exula|ShiftRight0~129_combout\)))) # (!\exula|Mux7~12_combout\ & (((\exula|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight0~129_combout\,
	datab => \exula|Mux7~12_combout\,
	datac => \exula|Mux4~7_combout\,
	datad => \exula|Mux4~8_combout\,
	combout => \exula|Mux4~9_combout\);

-- Location: LCCOMB_X87_Y20_N2
\exula|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux4~13_combout\ = (\exula|Mux7~15_combout\ & ((\exula|Mux4~12_combout\ & (\exmux2_2|Z[31]~17_combout\)) # (!\exula|Mux4~12_combout\ & ((\exula|Mux4~9_combout\))))) # (!\exula|Mux7~15_combout\ & (\exula|Mux4~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux7~15_combout\,
	datab => \exula|Mux4~12_combout\,
	datac => \exmux2_2|Z[31]~17_combout\,
	datad => \exula|Mux4~9_combout\,
	combout => \exula|Mux4~13_combout\);

-- Location: LCCOMB_X87_Y20_N26
\exula|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux4~14_combout\ = (\exula|Mux4~13_combout\ & (((!\idex_pipeline|aluOP_out\(0) & !\idex_pipeline|aluOP_out\(1))) # (!\exula|Mux7~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(0),
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \exula|Mux7~16_combout\,
	datad => \exula|Mux4~13_combout\,
	combout => \exula|Mux4~14_combout\);

-- Location: LCCOMB_X93_Y20_N30
\exula|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux3~9_combout\ = (\idex_pipeline|aluOP_out\(3) & (((!\idex_pipeline|aluOP_out\(0) & !\idex_pipeline|aluOP_out\(1))) # (!\idex_pipeline|aluOP_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(0),
	datab => \idex_pipeline|aluOP_out\(1),
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \idex_pipeline|aluOP_out\(3),
	combout => \exula|Mux3~9_combout\);

-- Location: LCCOMB_X91_Y16_N12
\exula|a32~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|a32~128_combout\ = (\exmux2_1|Z[28]~10_combout\) # ((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(28),
	datab => \idex_pipeline|reg_rd_out\(4),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exmux2_1|Z[28]~10_combout\,
	combout => \exula|a32~128_combout\);

-- Location: LCCOMB_X90_Y16_N8
\exula|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux3~5_combout\ = (\exula|Mux2~2_combout\ & ((\exula|Mux2~3_combout\ & ((\exula|ShiftRight0~130_combout\))) # (!\exula|Mux2~3_combout\ & (!\exula|a32~128_combout\)))) # (!\exula|Mux2~2_combout\ & (!\exula|Mux2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux2~2_combout\,
	datab => \exula|Mux2~3_combout\,
	datac => \exula|a32~128_combout\,
	datad => \exula|ShiftRight0~130_combout\,
	combout => \exula|Mux3~5_combout\);

-- Location: LCCOMB_X86_Y16_N16
\exula|ShiftLeft0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~70_combout\ = (\exmux2_1|Z[0]~1_combout\ & ((\exula|ShiftLeft0~50_combout\))) # (!\exmux2_1|Z[0]~1_combout\ & (\exula|ShiftLeft0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~53_combout\,
	datac => \exula|ShiftLeft0~50_combout\,
	datad => \exmux2_1|Z[0]~1_combout\,
	combout => \exula|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X87_Y16_N10
\exula|ShiftLeft0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~73_combout\ = (\exmux2_1|Z[2]~0_combout\ & ((\exula|ShiftLeft0~70_combout\))) # (!\exmux2_1|Z[2]~0_combout\ & (\exula|ShiftLeft0~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \exula|ShiftLeft0~72_combout\,
	datac => \exmux2_1|Z[2]~0_combout\,
	datad => \exula|ShiftLeft0~70_combout\,
	combout => \exula|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X87_Y16_N8
\exula|ShiftLeft0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~124_combout\ = (\exmux2_1|Z[3]~3_combout\ & (\exula|ShiftLeft0~41_combout\)) # (!\exmux2_1|Z[3]~3_combout\ & ((\exula|ShiftLeft0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exmux2_1|Z[3]~3_combout\,
	datab => \exula|ShiftLeft0~41_combout\,
	datad => \exula|ShiftLeft0~73_combout\,
	combout => \exula|ShiftLeft0~124_combout\);

-- Location: LCCOMB_X89_Y16_N28
\exula|ShiftLeft0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|ShiftLeft0~125_combout\ = (!\idex_pipeline|aluSRC2_out~regout\ & ((\exmux2_1|Z[0]~1_combout\ & (\idex_pipeline|read_data2_out\(25))) # (!\exmux2_1|Z[0]~1_combout\ & ((\idex_pipeline|read_data2_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(25),
	datab => \exmux2_1|Z[0]~1_combout\,
	datac => \idex_pipeline|read_data2_out\(26),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exula|ShiftLeft0~125_combout\);

-- Location: LCCOMB_X89_Y16_N20
\exula|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux3~13_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & (((\idex_pipeline|reg_rd_out\(4))))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\exula|Mux3~2_combout\ & ((!\exula|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux3~2_combout\,
	datab => \idex_pipeline|reg_rd_out\(4),
	datac => \idex_pipeline|aluSRC2_out~regout\,
	datad => \exula|Mux28~2_combout\,
	combout => \exula|Mux3~13_combout\);

-- Location: LCCOMB_X89_Y16_N8
\exula|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux3~3_combout\ = (\exula|ShiftLeft0~139_combout\ & ((\exula|Mux3~13_combout\) # ((\exula|ShiftLeft0~125_combout\ & \exula|Mux28~2_combout\)))) # (!\exula|ShiftLeft0~139_combout\ & (((\exula|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~139_combout\,
	datab => \exula|ShiftLeft0~125_combout\,
	datac => \exula|Mux3~13_combout\,
	datad => \exula|Mux28~2_combout\,
	combout => \exula|Mux3~3_combout\);

-- Location: LCCOMB_X89_Y16_N2
\exula|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux3~4_combout\ = (\exula|Mux3~3_combout\ & (((\exula|ShiftLeft0~103_combout\) # (\exula|ShiftLeft0~139_combout\)))) # (!\exula|Mux3~3_combout\ & (\exula|ShiftLeft0~117_combout\ & ((!\exula|ShiftLeft0~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftLeft0~117_combout\,
	datab => \exula|Mux3~3_combout\,
	datac => \exula|ShiftLeft0~103_combout\,
	datad => \exula|ShiftLeft0~139_combout\,
	combout => \exula|Mux3~4_combout\);

-- Location: LCCOMB_X90_Y16_N22
\exula|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux3~6_combout\ = (\exula|Mux31~4_combout\ & ((\exula|Mux3~5_combout\ & ((\exula|Mux3~4_combout\))) # (!\exula|Mux3~5_combout\ & (\exula|ShiftLeft0~124_combout\)))) # (!\exula|Mux31~4_combout\ & (\exula|Mux3~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux31~4_combout\,
	datab => \exula|Mux3~5_combout\,
	datac => \exula|ShiftLeft0~124_combout\,
	datad => \exula|Mux3~4_combout\,
	combout => \exula|Mux3~6_combout\);

-- Location: LCCOMB_X90_Y16_N4
\exula|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux3~7_combout\ = (\exula|Mux2~4_combout\ & ((\exula|a32~129_combout\) # ((!\exula|Mux2~5_combout\)))) # (!\exula|Mux2~4_combout\ & (((\exula|Mux2~5_combout\ & \exula|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|a32~129_combout\,
	datab => \exula|Mux2~4_combout\,
	datac => \exula|Mux2~5_combout\,
	datad => \exula|Mux3~6_combout\,
	combout => \exula|Mux3~7_combout\);

-- Location: LCCOMB_X93_Y20_N16
\exula|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux3~8_combout\ = (\idex_pipeline|aluOP_out\(2) & ((\exula|Mux3~7_combout\ & ((\exmux2_2|Z[31]~17_combout\))) # (!\exula|Mux3~7_combout\ & (\exula|ShiftRight1~99_combout\)))) # (!\idex_pipeline|aluOP_out\(2) & (((\exula|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|ShiftRight1~99_combout\,
	datab => \idex_pipeline|aluOP_out\(2),
	datac => \exula|Mux3~7_combout\,
	datad => \exmux2_2|Z[31]~17_combout\,
	combout => \exula|Mux3~8_combout\);

-- Location: LCCOMB_X91_Y19_N10
\exula|Add0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~86_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(28),
	datab => \idex_pipeline|reg_rd_out\(4),
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \idex_pipeline|aluSRC2_out~regout\,
	combout => \exula|Add0~86_combout\);

-- Location: LCCOMB_X89_Y16_N6
\exula|Add0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Add0~83_combout\ = \idex_pipeline|aluOP_out\(2) $ (((\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|read_data2_out\(27),
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|aluOP_out\(2),
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exula|Add0~83_combout\);

-- Location: LCCOMB_X91_Y19_N24
\exula|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux3~10_combout\ = (\exula|Mux28~7_combout\ & ((\exula|Mux28~8_combout\ & ((\exula|Add0~87_combout\))) # (!\exula|Mux28~8_combout\ & (!\exula|a32~130_combout\)))) # (!\exula|Mux28~7_combout\ & (((\exula|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|a32~130_combout\,
	datab => \exula|Mux28~7_combout\,
	datac => \exula|Mux28~8_combout\,
	datad => \exula|Add0~87_combout\,
	combout => \exula|Mux3~10_combout\);

-- Location: LCCOMB_X91_Y23_N24
\exula|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux3~11_combout\ = (\exula|Mux28~9_combout\ & (\exula|Mux3~10_combout\)) # (!\exula|Mux28~9_combout\ & ((\exula|Mux3~10_combout\ & ((\exmux2_2|Z[28]~20_combout\) # (\exmux2_1|Z[28]~10_combout\))) # (!\exula|Mux3~10_combout\ & 
-- (\exmux2_2|Z[28]~20_combout\ & \exmux2_1|Z[28]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~9_combout\,
	datab => \exula|Mux3~10_combout\,
	datac => \exmux2_2|Z[28]~20_combout\,
	datad => \exmux2_1|Z[28]~10_combout\,
	combout => \exula|Mux3~11_combout\);

-- Location: LCCOMB_X92_Y20_N30
\exula|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exula|Mux3~12_combout\ = (\idex_pipeline|aluOP_out\(3) & (\exula|Mux3~9_combout\ & (\exula|Mux3~8_combout\))) # (!\idex_pipeline|aluOP_out\(3) & ((\exula|Mux3~11_combout\) # ((\exula|Mux3~9_combout\ & \exula|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \idex_pipeline|aluOP_out\(3),
	datab => \exula|Mux3~9_combout\,
	datac => \exula|Mux3~8_combout\,
	datad => \exula|Mux3~11_combout\,
	combout => \exula|Mux3~12_combout\);

-- Location: LCFF_X86_Y20_N27
\idex_pipeline|control_mem_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idcontrole|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|control_mem_out\(0));

-- Location: LCCOMB_X83_Y22_N0
\exmem_pipeline|mem_write_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|mem_write_out~feeder_combout\ = \idex_pipeline|control_mem_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|control_mem_out\(0),
	combout => \exmem_pipeline|mem_write_out~feeder_combout\);

-- Location: LCFF_X83_Y22_N1
\exmem_pipeline|mem_write_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|mem_write_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|mem_write_out~regout\);

-- Location: LCFF_X87_Y22_N27
\idex_pipeline|read_data1_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idbreg|Mux12~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|read_data1_out\(19));

-- Location: LCCOMB_X88_Y21_N12
\exmux2_1|Z[19]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[19]~17_combout\ = (\idex_pipeline|read_data1_out\(19) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idex_pipeline|read_data1_out\(19),
	datad => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[19]~17_combout\);

-- Location: LCCOMB_X90_Y18_N20
\exmux2_1|Z[29]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[29]~13_combout\ = (\idex_pipeline|read_data1_out\(29) & !\idex_pipeline|aluSRC1_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|read_data1_out\(29),
	datac => \idex_pipeline|aluSRC1_out~regout\,
	combout => \exmux2_1|Z[29]~13_combout\);

-- Location: LCCOMB_X90_Y18_N6
\exmux2_1|Z[30]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_1|Z[30]~12_combout\ = (!\idex_pipeline|aluSRC1_out~regout\ & \idex_pipeline|read_data1_out\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \idex_pipeline|aluSRC1_out~regout\,
	datad => \idex_pipeline|read_data1_out\(30),
	combout => \exmux2_1|Z[30]~12_combout\);

-- Location: LCCOMB_X92_Y15_N28
\exmux2_2|Z[20]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[20]~28_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|read_data2_out\(20),
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exmux2_2|Z[20]~28_combout\);

-- Location: LCCOMB_X86_Y18_N6
\exmux2_2|Z[23]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmux2_2|Z[23]~25_combout\ = (\idex_pipeline|aluSRC2_out~regout\ & ((\idex_pipeline|reg_rd_out\(4)))) # (!\idex_pipeline|aluSRC2_out~regout\ & (\idex_pipeline|read_data2_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \idex_pipeline|aluSRC2_out~regout\,
	datac => \idex_pipeline|read_data2_out\(23),
	datad => \idex_pipeline|reg_rd_out\(4),
	combout => \exmux2_2|Z[23]~25_combout\);

-- Location: LCFF_X90_Y24_N19
\exmem_pipeline|PC4_shift_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(0));

-- Location: LCCOMB_X90_Y24_N2
\memwb_pipeline|PC4_shift_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[0]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(0),
	combout => \memwb_pipeline|PC4_shift_out[0]~feeder_combout\);

-- Location: LCFF_X90_Y24_N3
\memwb_pipeline|PC4_shift_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(0));

-- Location: LCFF_X85_Y22_N17
\exmem_pipeline|PC4_shift_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(1));

-- Location: LCFF_X85_Y21_N13
\memwb_pipeline|PC4_shift_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|PC4_shift_out\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(1));

-- Location: LCFF_X92_Y21_N23
\ifid_pipeline|pc4_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifsomador|result[2]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(2));

-- Location: LCFF_X92_Y21_N11
\idex_pipeline|PC4_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(2));

-- Location: LCFF_X92_Y21_N31
\exmem_pipeline|PC4_shift_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(2));

-- Location: LCCOMB_X85_Y21_N24
\memwb_pipeline|PC4_shift_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[2]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(2),
	combout => \memwb_pipeline|PC4_shift_out[2]~feeder_combout\);

-- Location: LCFF_X85_Y21_N25
\memwb_pipeline|PC4_shift_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(2));

-- Location: LCFF_X94_Y23_N5
\ifid_pipeline|pc4_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(3));

-- Location: LCFF_X92_Y23_N9
\idex_pipeline|PC4_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(3));

-- Location: LCFF_X92_Y21_N21
\exmem_pipeline|PC4_shift_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(3));

-- Location: LCCOMB_X83_Y21_N10
\memwb_pipeline|PC4_shift_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[3]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(3),
	combout => \memwb_pipeline|PC4_shift_out[3]~feeder_combout\);

-- Location: LCFF_X83_Y21_N11
\memwb_pipeline|PC4_shift_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(3));

-- Location: LCFF_X94_Y23_N7
\ifid_pipeline|pc4_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(4));

-- Location: LCFF_X92_Y21_N13
\idex_pipeline|PC4_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(4));

-- Location: LCFF_X91_Y21_N19
\exmem_pipeline|PC4_shift_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(4));

-- Location: LCFF_X83_Y21_N31
\memwb_pipeline|PC4_shift_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \exmem_pipeline|PC4_shift_out\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(4));

-- Location: LCFF_X94_Y23_N9
\ifid_pipeline|pc4_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(5));

-- Location: LCCOMB_X93_Y21_N28
\idex_pipeline|PC4_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|PC4_out[5]~feeder_combout\ = \ifid_pipeline|pc4_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|pc4_out\(5),
	combout => \idex_pipeline|PC4_out[5]~feeder_combout\);

-- Location: LCFF_X93_Y21_N29
\idex_pipeline|PC4_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|PC4_out[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(5));

-- Location: LCFF_X92_Y21_N5
\exmem_pipeline|PC4_shift_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(5));

-- Location: LCCOMB_X83_Y21_N22
\memwb_pipeline|PC4_shift_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[5]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(5),
	combout => \memwb_pipeline|PC4_shift_out[5]~feeder_combout\);

-- Location: LCFF_X83_Y21_N23
\memwb_pipeline|PC4_shift_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(5));

-- Location: LCFF_X91_Y21_N29
\exmem_pipeline|PC4_shift_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(6));

-- Location: LCCOMB_X83_Y21_N12
\memwb_pipeline|PC4_shift_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[6]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(6),
	combout => \memwb_pipeline|PC4_shift_out[6]~feeder_combout\);

-- Location: LCFF_X83_Y21_N13
\memwb_pipeline|PC4_shift_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(6));

-- Location: LCFF_X92_Y21_N25
\exmem_pipeline|PC4_shift_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(9));

-- Location: LCCOMB_X92_Y27_N20
\memwb_pipeline|PC4_shift_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[9]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(9),
	combout => \memwb_pipeline|PC4_shift_out[9]~feeder_combout\);

-- Location: LCFF_X92_Y27_N21
\memwb_pipeline|PC4_shift_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(9));

-- Location: LCCOMB_X93_Y21_N2
\exmem_pipeline|PC4_shift_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|PC4_shift_out[10]~feeder_combout\ = \idex_pipeline|PC4_out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|PC4_out\(10),
	combout => \exmem_pipeline|PC4_shift_out[10]~feeder_combout\);

-- Location: LCFF_X93_Y21_N3
\exmem_pipeline|PC4_shift_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|PC4_shift_out[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(10));

-- Location: LCCOMB_X93_Y21_N12
\memwb_pipeline|PC4_shift_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[10]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(10),
	combout => \memwb_pipeline|PC4_shift_out[10]~feeder_combout\);

-- Location: LCFF_X93_Y21_N13
\memwb_pipeline|PC4_shift_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(10));

-- Location: LCFF_X94_Y23_N21
\ifid_pipeline|pc4_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(11));

-- Location: LCCOMB_X93_Y23_N26
\idex_pipeline|PC4_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \idex_pipeline|PC4_out[11]~feeder_combout\ = \ifid_pipeline|pc4_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ifid_pipeline|pc4_out\(11),
	combout => \idex_pipeline|PC4_out[11]~feeder_combout\);

-- Location: LCFF_X93_Y23_N27
\idex_pipeline|PC4_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \idex_pipeline|PC4_out[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(11));

-- Location: LCFF_X93_Y20_N11
\exmem_pipeline|PC4_shift_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(11));

-- Location: LCCOMB_X94_Y20_N8
\memwb_pipeline|PC4_shift_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[11]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(11),
	combout => \memwb_pipeline|PC4_shift_out[11]~feeder_combout\);

-- Location: LCFF_X94_Y20_N9
\memwb_pipeline|PC4_shift_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(11));

-- Location: LCCOMB_X92_Y23_N0
\exmem_pipeline|PC4_shift_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|PC4_shift_out[12]~feeder_combout\ = \idex_pipeline|PC4_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|PC4_out\(12),
	combout => \exmem_pipeline|PC4_shift_out[12]~feeder_combout\);

-- Location: LCFF_X92_Y23_N1
\exmem_pipeline|PC4_shift_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|PC4_shift_out[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(12));

-- Location: LCCOMB_X92_Y23_N2
\memwb_pipeline|PC4_shift_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[12]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(12),
	combout => \memwb_pipeline|PC4_shift_out[12]~feeder_combout\);

-- Location: LCFF_X92_Y23_N3
\memwb_pipeline|PC4_shift_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(12));

-- Location: LCFF_X94_Y23_N27
\ifid_pipeline|pc4_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[14]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(14));

-- Location: LCFF_X94_Y23_N3
\idex_pipeline|PC4_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(14));

-- Location: LCCOMB_X92_Y23_N26
\exmem_pipeline|PC4_shift_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|PC4_shift_out[14]~feeder_combout\ = \idex_pipeline|PC4_out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|PC4_out\(14),
	combout => \exmem_pipeline|PC4_shift_out[14]~feeder_combout\);

-- Location: LCFF_X92_Y23_N27
\exmem_pipeline|PC4_shift_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|PC4_shift_out[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(14));

-- Location: LCCOMB_X92_Y23_N28
\memwb_pipeline|PC4_shift_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[14]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(14),
	combout => \memwb_pipeline|PC4_shift_out[14]~feeder_combout\);

-- Location: LCFF_X92_Y23_N29
\memwb_pipeline|PC4_shift_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(14));

-- Location: LCFF_X92_Y20_N11
\exmem_pipeline|PC4_shift_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(18));

-- Location: LCCOMB_X92_Y23_N20
\memwb_pipeline|PC4_shift_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[18]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(18),
	combout => \memwb_pipeline|PC4_shift_out[18]~feeder_combout\);

-- Location: LCFF_X92_Y23_N21
\memwb_pipeline|PC4_shift_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(18));

-- Location: LCCOMB_X93_Y23_N30
\exmem_pipeline|PC4_shift_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|PC4_shift_out[20]~feeder_combout\ = \idex_pipeline|PC4_out\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|PC4_out\(20),
	combout => \exmem_pipeline|PC4_shift_out[20]~feeder_combout\);

-- Location: LCFF_X93_Y23_N31
\exmem_pipeline|PC4_shift_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|PC4_shift_out[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(20));

-- Location: LCCOMB_X92_Y23_N12
\memwb_pipeline|PC4_shift_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[20]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(20),
	combout => \memwb_pipeline|PC4_shift_out[20]~feeder_combout\);

-- Location: LCFF_X92_Y23_N13
\memwb_pipeline|PC4_shift_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(20));

-- Location: LCFF_X94_Y24_N19
\exmem_pipeline|PC4_shift_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(22));

-- Location: LCCOMB_X94_Y24_N12
\memwb_pipeline|PC4_shift_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[22]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(22),
	combout => \memwb_pipeline|PC4_shift_out[22]~feeder_combout\);

-- Location: LCFF_X94_Y24_N13
\memwb_pipeline|PC4_shift_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(22));

-- Location: LCFF_X93_Y22_N19
\ifid_pipeline|pc4_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifsomador|result[24]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(24));

-- Location: LCFF_X92_Y20_N25
\idex_pipeline|PC4_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(24));

-- Location: LCFF_X92_Y20_N21
\exmem_pipeline|PC4_shift_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(24));

-- Location: LCCOMB_X93_Y23_N10
\memwb_pipeline|PC4_shift_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[24]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(24),
	combout => \memwb_pipeline|PC4_shift_out[24]~feeder_combout\);

-- Location: LCFF_X93_Y23_N11
\memwb_pipeline|PC4_shift_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(24));

-- Location: LCFF_X93_Y22_N31
\ifid_pipeline|pc4_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifsomador|result[25]~46_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(25));

-- Location: LCFF_X94_Y22_N5
\idex_pipeline|PC4_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(25));

-- Location: LCCOMB_X94_Y24_N24
\exmem_pipeline|PC4_shift_out[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|PC4_shift_out[25]~feeder_combout\ = \idex_pipeline|PC4_out\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|PC4_out\(25),
	combout => \exmem_pipeline|PC4_shift_out[25]~feeder_combout\);

-- Location: LCFF_X94_Y24_N25
\exmem_pipeline|PC4_shift_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|PC4_shift_out[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(25));

-- Location: LCCOMB_X93_Y24_N4
\memwb_pipeline|PC4_shift_out[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[25]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(25),
	combout => \memwb_pipeline|PC4_shift_out[25]~feeder_combout\);

-- Location: LCFF_X93_Y24_N5
\memwb_pipeline|PC4_shift_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(25));

-- Location: LCFF_X94_Y22_N21
\ifid_pipeline|pc4_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifsomador|result[27]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifid_pipeline|pc4_out\(27));

-- Location: LCFF_X93_Y20_N3
\idex_pipeline|PC4_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(27));

-- Location: LCFF_X93_Y20_N25
\exmem_pipeline|PC4_shift_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(27));

-- Location: LCCOMB_X94_Y24_N30
\memwb_pipeline|PC4_shift_out[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[27]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(27),
	combout => \memwb_pipeline|PC4_shift_out[27]~feeder_combout\);

-- Location: LCFF_X94_Y24_N31
\memwb_pipeline|PC4_shift_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(27));

-- Location: LCFF_X92_Y20_N23
\idex_pipeline|PC4_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(28));

-- Location: LCFF_X92_Y20_N13
\exmem_pipeline|PC4_shift_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \idex_pipeline|PC4_out\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(28));

-- Location: LCCOMB_X94_Y20_N12
\memwb_pipeline|PC4_shift_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[28]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(28),
	combout => \memwb_pipeline|PC4_shift_out[28]~feeder_combout\);

-- Location: LCFF_X94_Y20_N13
\memwb_pipeline|PC4_shift_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(28));

-- Location: LCFF_X92_Y20_N3
\idex_pipeline|PC4_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ifid_pipeline|pc4_out\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \idex_pipeline|PC4_out\(29));

-- Location: LCCOMB_X93_Y20_N18
\exmem_pipeline|PC4_shift_out[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \exmem_pipeline|PC4_shift_out[29]~feeder_combout\ = \idex_pipeline|PC4_out\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \idex_pipeline|PC4_out\(29),
	combout => \exmem_pipeline|PC4_shift_out[29]~feeder_combout\);

-- Location: LCFF_X93_Y20_N19
\exmem_pipeline|PC4_shift_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \exmem_pipeline|PC4_shift_out[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \exmem_pipeline|PC4_shift_out\(29));

-- Location: LCCOMB_X94_Y20_N28
\memwb_pipeline|PC4_shift_out[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \memwb_pipeline|PC4_shift_out[29]~feeder_combout\ = \exmem_pipeline|PC4_shift_out\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \exmem_pipeline|PC4_shift_out\(29),
	combout => \memwb_pipeline|PC4_shift_out[29]~feeder_combout\);

-- Location: LCFF_X94_Y20_N29
\memwb_pipeline|PC4_shift_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \memwb_pipeline|PC4_shift_out[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memwb_pipeline|PC4_shift_out\(29));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\sel_saida_chaves[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_sel_saida_chaves(0),
	combout => \sel_saida_chaves~combout\(0));

-- Location: LCCOMB_X85_Y20_N0
\mux4_saida_FPGA|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux28~0_combout\ = (\sel_saida_chaves~combout\(1) & (\sel_saida_chaves~combout\(0))) # (!\sel_saida_chaves~combout\(1) & ((\sel_saida_chaves~combout\(0) & (\ifid_pipeline|instruction_out\(3))) # (!\sel_saida_chaves~combout\(0) & 
-- ((\ifpc|PC_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(1),
	datab => \sel_saida_chaves~combout\(0),
	datac => \ifid_pipeline|instruction_out\(3),
	datad => \ifpc|PC_out\(3),
	combout => \mux4_saida_FPGA|Mux28~0_combout\);

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\sel_saida_chaves[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_sel_saida_chaves(1),
	combout => \sel_saida_chaves~combout\(1));

-- Location: LCCOMB_X85_Y20_N20
\mux4_saida_FPGA|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux28~1_combout\ = (\mux4_saida_FPGA|Mux28~0_combout\ & ((\exula|Mux28~19_combout\) # ((!\sel_saida_chaves~combout\(1))))) # (!\mux4_saida_FPGA|Mux28~0_combout\ & (((\mem_memdados|altsyncram_component|auto_generated|q_a\(3) & 
-- \sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux28~19_combout\,
	datab => \mux4_saida_FPGA|Mux28~0_combout\,
	datac => \mem_memdados|altsyncram_component|auto_generated|q_a\(3),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux28~1_combout\);

-- Location: LCCOMB_X85_Y20_N26
\mux4_saida_FPGA|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux29~1_combout\ = (\mux4_saida_FPGA|Mux29~0_combout\ & (((\exula|Mux29~9_combout\)) # (!\sel_saida_chaves~combout\(0)))) # (!\mux4_saida_FPGA|Mux29~0_combout\ & (\sel_saida_chaves~combout\(0) & ((\ifid_pipeline|instruction_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux29~0_combout\,
	datab => \sel_saida_chaves~combout\(0),
	datac => \exula|Mux29~9_combout\,
	datad => \ifid_pipeline|instruction_out\(2),
	combout => \mux4_saida_FPGA|Mux29~1_combout\);

-- Location: LCCOMB_X85_Y20_N30
\mux4_saida_FPGA|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux31~0_combout\ = (\sel_saida_chaves~combout\(0) & (((\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & ((\sel_saida_chaves~combout\(1) & (\mem_memdados|altsyncram_component|auto_generated|q_a\(0))) # 
-- (!\sel_saida_chaves~combout\(1) & ((\ifpc|PC_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_memdados|altsyncram_component|auto_generated|q_a\(0),
	datab => \ifpc|PC_out\(0),
	datac => \sel_saida_chaves~combout\(0),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux31~0_combout\);

-- Location: LCCOMB_X85_Y20_N14
\mux4_saida_FPGA|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux31~1_combout\ = (\sel_saida_chaves~combout\(0) & ((\mux4_saida_FPGA|Mux31~0_combout\ & (\exula|Mux31~10_combout\)) # (!\mux4_saida_FPGA|Mux31~0_combout\ & ((\ifid_pipeline|instruction_out\(0)))))) # (!\sel_saida_chaves~combout\(0) & 
-- (((\mux4_saida_FPGA|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux31~10_combout\,
	datab => \sel_saida_chaves~combout\(0),
	datac => \ifid_pipeline|instruction_out\(0),
	datad => \mux4_saida_FPGA|Mux31~0_combout\,
	combout => \mux4_saida_FPGA|Mux31~1_combout\);

-- Location: LCCOMB_X85_Y20_N8
\mux4_saida_FPGA|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux30~0_combout\ = (\sel_saida_chaves~combout\(0) & ((\ifid_pipeline|instruction_out\(1)) # ((\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & (((\ifpc|PC_out\(1) & !\sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(1),
	datab => \sel_saida_chaves~combout\(0),
	datac => \ifpc|PC_out\(1),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux30~0_combout\);

-- Location: LCCOMB_X85_Y20_N18
\mux4_saida_FPGA|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux30~1_combout\ = (\mux4_saida_FPGA|Mux30~0_combout\ & ((\exula|Mux30~7_combout\) # ((!\sel_saida_chaves~combout\(1))))) # (!\mux4_saida_FPGA|Mux30~0_combout\ & (((\mem_memdados|altsyncram_component|auto_generated|q_a\(1) & 
-- \sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux30~7_combout\,
	datab => \mem_memdados|altsyncram_component|auto_generated|q_a\(1),
	datac => \mux4_saida_FPGA|Mux30~0_combout\,
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux30~1_combout\);

-- Location: LCCOMB_X85_Y20_N2
\conversor_0|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_0|Mux6~0_combout\ = (\mux4_saida_FPGA|Mux31~1_combout\ & ((\mux4_saida_FPGA|Mux28~1_combout\) # (\mux4_saida_FPGA|Mux29~1_combout\ $ (\mux4_saida_FPGA|Mux30~1_combout\)))) # (!\mux4_saida_FPGA|Mux31~1_combout\ & 
-- ((\mux4_saida_FPGA|Mux30~1_combout\) # (\mux4_saida_FPGA|Mux28~1_combout\ $ (\mux4_saida_FPGA|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux28~1_combout\,
	datab => \mux4_saida_FPGA|Mux29~1_combout\,
	datac => \mux4_saida_FPGA|Mux31~1_combout\,
	datad => \mux4_saida_FPGA|Mux30~1_combout\,
	combout => \conversor_0|Mux6~0_combout\);

-- Location: LCCOMB_X85_Y20_N28
\conversor_0|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_0|Mux5~0_combout\ = (\mux4_saida_FPGA|Mux29~1_combout\ & (\mux4_saida_FPGA|Mux31~1_combout\ & (\mux4_saida_FPGA|Mux28~1_combout\ $ (\mux4_saida_FPGA|Mux30~1_combout\)))) # (!\mux4_saida_FPGA|Mux29~1_combout\ & 
-- (!\mux4_saida_FPGA|Mux28~1_combout\ & ((\mux4_saida_FPGA|Mux31~1_combout\) # (\mux4_saida_FPGA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux28~1_combout\,
	datab => \mux4_saida_FPGA|Mux29~1_combout\,
	datac => \mux4_saida_FPGA|Mux31~1_combout\,
	datad => \mux4_saida_FPGA|Mux30~1_combout\,
	combout => \conversor_0|Mux5~0_combout\);

-- Location: LCCOMB_X85_Y20_N10
\conversor_0|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_0|Mux4~0_combout\ = (\mux4_saida_FPGA|Mux30~1_combout\ & (!\mux4_saida_FPGA|Mux28~1_combout\ & ((\mux4_saida_FPGA|Mux31~1_combout\)))) # (!\mux4_saida_FPGA|Mux30~1_combout\ & ((\mux4_saida_FPGA|Mux29~1_combout\ & 
-- (!\mux4_saida_FPGA|Mux28~1_combout\)) # (!\mux4_saida_FPGA|Mux29~1_combout\ & ((\mux4_saida_FPGA|Mux31~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux28~1_combout\,
	datab => \mux4_saida_FPGA|Mux29~1_combout\,
	datac => \mux4_saida_FPGA|Mux31~1_combout\,
	datad => \mux4_saida_FPGA|Mux30~1_combout\,
	combout => \conversor_0|Mux4~0_combout\);

-- Location: LCCOMB_X85_Y20_N4
\conversor_0|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_0|Mux3~0_combout\ = (\mux4_saida_FPGA|Mux30~1_combout\ & ((\mux4_saida_FPGA|Mux29~1_combout\ & ((\mux4_saida_FPGA|Mux31~1_combout\))) # (!\mux4_saida_FPGA|Mux29~1_combout\ & (\mux4_saida_FPGA|Mux28~1_combout\ & 
-- !\mux4_saida_FPGA|Mux31~1_combout\)))) # (!\mux4_saida_FPGA|Mux30~1_combout\ & (!\mux4_saida_FPGA|Mux28~1_combout\ & (\mux4_saida_FPGA|Mux29~1_combout\ $ (\mux4_saida_FPGA|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux28~1_combout\,
	datab => \mux4_saida_FPGA|Mux29~1_combout\,
	datac => \mux4_saida_FPGA|Mux31~1_combout\,
	datad => \mux4_saida_FPGA|Mux30~1_combout\,
	combout => \conversor_0|Mux3~0_combout\);

-- Location: LCCOMB_X85_Y20_N6
\conversor_0|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_0|Mux2~0_combout\ = (\mux4_saida_FPGA|Mux28~1_combout\ & (\mux4_saida_FPGA|Mux29~1_combout\ & ((\mux4_saida_FPGA|Mux30~1_combout\) # (!\mux4_saida_FPGA|Mux31~1_combout\)))) # (!\mux4_saida_FPGA|Mux28~1_combout\ & 
-- (!\mux4_saida_FPGA|Mux29~1_combout\ & (!\mux4_saida_FPGA|Mux31~1_combout\ & \mux4_saida_FPGA|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux28~1_combout\,
	datab => \mux4_saida_FPGA|Mux29~1_combout\,
	datac => \mux4_saida_FPGA|Mux31~1_combout\,
	datad => \mux4_saida_FPGA|Mux30~1_combout\,
	combout => \conversor_0|Mux2~0_combout\);

-- Location: LCCOMB_X85_Y20_N24
\conversor_0|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_0|Mux1~0_combout\ = (\mux4_saida_FPGA|Mux28~1_combout\ & ((\mux4_saida_FPGA|Mux31~1_combout\ & ((\mux4_saida_FPGA|Mux30~1_combout\))) # (!\mux4_saida_FPGA|Mux31~1_combout\ & (\mux4_saida_FPGA|Mux29~1_combout\)))) # 
-- (!\mux4_saida_FPGA|Mux28~1_combout\ & (\mux4_saida_FPGA|Mux29~1_combout\ & (\mux4_saida_FPGA|Mux31~1_combout\ $ (\mux4_saida_FPGA|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux28~1_combout\,
	datab => \mux4_saida_FPGA|Mux29~1_combout\,
	datac => \mux4_saida_FPGA|Mux31~1_combout\,
	datad => \mux4_saida_FPGA|Mux30~1_combout\,
	combout => \conversor_0|Mux1~0_combout\);

-- Location: LCCOMB_X85_Y20_N22
\conversor_0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_0|Mux0~0_combout\ = (\mux4_saida_FPGA|Mux28~1_combout\ & (\mux4_saida_FPGA|Mux31~1_combout\ & (\mux4_saida_FPGA|Mux29~1_combout\ $ (\mux4_saida_FPGA|Mux30~1_combout\)))) # (!\mux4_saida_FPGA|Mux28~1_combout\ & 
-- (!\mux4_saida_FPGA|Mux30~1_combout\ & (\mux4_saida_FPGA|Mux29~1_combout\ $ (\mux4_saida_FPGA|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux28~1_combout\,
	datab => \mux4_saida_FPGA|Mux29~1_combout\,
	datac => \mux4_saida_FPGA|Mux31~1_combout\,
	datad => \mux4_saida_FPGA|Mux30~1_combout\,
	combout => \conversor_0|Mux0~0_combout\);

-- Location: LCCOMB_X83_Y20_N0
\mux4_saida_FPGA|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux27~0_combout\ = (\sel_saida_chaves~combout\(1) & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(4)) # ((\sel_saida_chaves~combout\(0))))) # (!\sel_saida_chaves~combout\(1) & (((!\sel_saida_chaves~combout\(0) & 
-- \ifpc|PC_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(1),
	datab => \mem_memdados|altsyncram_component|auto_generated|q_a\(4),
	datac => \sel_saida_chaves~combout\(0),
	datad => \ifpc|PC_out\(4),
	combout => \mux4_saida_FPGA|Mux27~0_combout\);

-- Location: LCCOMB_X83_Y20_N12
\mux4_saida_FPGA|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux27~1_combout\ = (\sel_saida_chaves~combout\(0) & ((\mux4_saida_FPGA|Mux27~0_combout\ & (\exula|Mux27~13_combout\)) # (!\mux4_saida_FPGA|Mux27~0_combout\ & ((\ifid_pipeline|instruction_out\(4)))))) # (!\sel_saida_chaves~combout\(0) & 
-- (((\mux4_saida_FPGA|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux27~13_combout\,
	datab => \sel_saida_chaves~combout\(0),
	datac => \ifid_pipeline|instruction_out\(4),
	datad => \mux4_saida_FPGA|Mux27~0_combout\,
	combout => \mux4_saida_FPGA|Mux27~1_combout\);

-- Location: LCCOMB_X90_Y21_N20
\mux4_saida_FPGA|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux24~0_combout\ = (\sel_saida_chaves~combout\(0) & ((\ifid_pipeline|instruction_out\(7)) # ((\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & (((!\sel_saida_chaves~combout\(1) & \ifpc|PC_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(0),
	datab => \ifid_pipeline|instruction_out\(7),
	datac => \sel_saida_chaves~combout\(1),
	datad => \ifpc|PC_out\(7),
	combout => \mux4_saida_FPGA|Mux24~0_combout\);

-- Location: LCCOMB_X83_Y20_N14
\mux4_saida_FPGA|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux24~1_combout\ = (\sel_saida_chaves~combout\(1) & ((\mux4_saida_FPGA|Mux24~0_combout\ & (\exula|Mux24~17_combout\)) # (!\mux4_saida_FPGA|Mux24~0_combout\ & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(7)))))) # 
-- (!\sel_saida_chaves~combout\(1) & (((\mux4_saida_FPGA|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(1),
	datab => \exula|Mux24~17_combout\,
	datac => \mem_memdados|altsyncram_component|auto_generated|q_a\(7),
	datad => \mux4_saida_FPGA|Mux24~0_combout\,
	combout => \mux4_saida_FPGA|Mux24~1_combout\);

-- Location: LCCOMB_X83_Y20_N26
\mux4_saida_FPGA|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux26~0_combout\ = (\sel_saida_chaves~combout\(1) & (((\sel_saida_chaves~combout\(0))))) # (!\sel_saida_chaves~combout\(1) & ((\sel_saida_chaves~combout\(0) & ((\ifid_pipeline|instruction_out\(5)))) # (!\sel_saida_chaves~combout\(0) & 
-- (\ifpc|PC_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(1),
	datab => \ifpc|PC_out\(5),
	datac => \sel_saida_chaves~combout\(0),
	datad => \ifid_pipeline|instruction_out\(5),
	combout => \mux4_saida_FPGA|Mux26~0_combout\);

-- Location: LCCOMB_X83_Y20_N24
\mux4_saida_FPGA|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux26~1_combout\ = (\sel_saida_chaves~combout\(1) & ((\mux4_saida_FPGA|Mux26~0_combout\ & ((\exula|Mux26~13_combout\))) # (!\mux4_saida_FPGA|Mux26~0_combout\ & (\mem_memdados|altsyncram_component|auto_generated|q_a\(5))))) # 
-- (!\sel_saida_chaves~combout\(1) & (((\mux4_saida_FPGA|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(1),
	datab => \mem_memdados|altsyncram_component|auto_generated|q_a\(5),
	datac => \exula|Mux26~13_combout\,
	datad => \mux4_saida_FPGA|Mux26~0_combout\,
	combout => \mux4_saida_FPGA|Mux26~1_combout\);

-- Location: LCCOMB_X90_Y20_N2
\mux4_saida_FPGA|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux25~0_combout\ = (\sel_saida_chaves~combout\(1) & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(6)) # ((\sel_saida_chaves~combout\(0))))) # (!\sel_saida_chaves~combout\(1) & (((!\sel_saida_chaves~combout\(0) & 
-- \ifpc|PC_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(1),
	datab => \mem_memdados|altsyncram_component|auto_generated|q_a\(6),
	datac => \sel_saida_chaves~combout\(0),
	datad => \ifpc|PC_out\(6),
	combout => \mux4_saida_FPGA|Mux25~0_combout\);

-- Location: LCCOMB_X90_Y20_N16
\mux4_saida_FPGA|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux25~1_combout\ = (\mux4_saida_FPGA|Mux25~0_combout\ & (((\exula|Mux25~14_combout\) # (!\sel_saida_chaves~combout\(0))))) # (!\mux4_saida_FPGA|Mux25~0_combout\ & (\ifid_pipeline|instruction_out\(6) & (\sel_saida_chaves~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(6),
	datab => \mux4_saida_FPGA|Mux25~0_combout\,
	datac => \sel_saida_chaves~combout\(0),
	datad => \exula|Mux25~14_combout\,
	combout => \mux4_saida_FPGA|Mux25~1_combout\);

-- Location: LCCOMB_X83_Y20_N16
\conversor_1|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_1|Mux6~0_combout\ = (\mux4_saida_FPGA|Mux27~1_combout\ & ((\mux4_saida_FPGA|Mux24~1_combout\) # (\mux4_saida_FPGA|Mux26~1_combout\ $ (\mux4_saida_FPGA|Mux25~1_combout\)))) # (!\mux4_saida_FPGA|Mux27~1_combout\ & 
-- ((\mux4_saida_FPGA|Mux26~1_combout\) # (\mux4_saida_FPGA|Mux24~1_combout\ $ (\mux4_saida_FPGA|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux27~1_combout\,
	datab => \mux4_saida_FPGA|Mux24~1_combout\,
	datac => \mux4_saida_FPGA|Mux26~1_combout\,
	datad => \mux4_saida_FPGA|Mux25~1_combout\,
	combout => \conversor_1|Mux6~0_combout\);

-- Location: LCCOMB_X83_Y20_N18
\conversor_1|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_1|Mux5~0_combout\ = (\mux4_saida_FPGA|Mux27~1_combout\ & (\mux4_saida_FPGA|Mux24~1_combout\ $ (((\mux4_saida_FPGA|Mux26~1_combout\) # (!\mux4_saida_FPGA|Mux25~1_combout\))))) # (!\mux4_saida_FPGA|Mux27~1_combout\ & 
-- (!\mux4_saida_FPGA|Mux24~1_combout\ & (\mux4_saida_FPGA|Mux26~1_combout\ & !\mux4_saida_FPGA|Mux25~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux27~1_combout\,
	datab => \mux4_saida_FPGA|Mux24~1_combout\,
	datac => \mux4_saida_FPGA|Mux26~1_combout\,
	datad => \mux4_saida_FPGA|Mux25~1_combout\,
	combout => \conversor_1|Mux5~0_combout\);

-- Location: LCCOMB_X83_Y20_N8
\conversor_1|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_1|Mux4~0_combout\ = (\mux4_saida_FPGA|Mux26~1_combout\ & (\mux4_saida_FPGA|Mux27~1_combout\ & (!\mux4_saida_FPGA|Mux24~1_combout\))) # (!\mux4_saida_FPGA|Mux26~1_combout\ & ((\mux4_saida_FPGA|Mux25~1_combout\ & 
-- ((!\mux4_saida_FPGA|Mux24~1_combout\))) # (!\mux4_saida_FPGA|Mux25~1_combout\ & (\mux4_saida_FPGA|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux27~1_combout\,
	datab => \mux4_saida_FPGA|Mux24~1_combout\,
	datac => \mux4_saida_FPGA|Mux26~1_combout\,
	datad => \mux4_saida_FPGA|Mux25~1_combout\,
	combout => \conversor_1|Mux4~0_combout\);

-- Location: LCCOMB_X83_Y20_N6
\conversor_1|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_1|Mux3~0_combout\ = (\mux4_saida_FPGA|Mux26~1_combout\ & ((\mux4_saida_FPGA|Mux27~1_combout\ & ((\mux4_saida_FPGA|Mux25~1_combout\))) # (!\mux4_saida_FPGA|Mux27~1_combout\ & (\mux4_saida_FPGA|Mux24~1_combout\ & 
-- !\mux4_saida_FPGA|Mux25~1_combout\)))) # (!\mux4_saida_FPGA|Mux26~1_combout\ & (!\mux4_saida_FPGA|Mux24~1_combout\ & (\mux4_saida_FPGA|Mux27~1_combout\ $ (\mux4_saida_FPGA|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux27~1_combout\,
	datab => \mux4_saida_FPGA|Mux24~1_combout\,
	datac => \mux4_saida_FPGA|Mux26~1_combout\,
	datad => \mux4_saida_FPGA|Mux25~1_combout\,
	combout => \conversor_1|Mux3~0_combout\);

-- Location: LCCOMB_X83_Y20_N20
\conversor_1|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_1|Mux2~0_combout\ = (\mux4_saida_FPGA|Mux24~1_combout\ & (\mux4_saida_FPGA|Mux25~1_combout\ & ((\mux4_saida_FPGA|Mux26~1_combout\) # (!\mux4_saida_FPGA|Mux27~1_combout\)))) # (!\mux4_saida_FPGA|Mux24~1_combout\ & 
-- (!\mux4_saida_FPGA|Mux27~1_combout\ & (\mux4_saida_FPGA|Mux26~1_combout\ & !\mux4_saida_FPGA|Mux25~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux27~1_combout\,
	datab => \mux4_saida_FPGA|Mux24~1_combout\,
	datac => \mux4_saida_FPGA|Mux26~1_combout\,
	datad => \mux4_saida_FPGA|Mux25~1_combout\,
	combout => \conversor_1|Mux2~0_combout\);

-- Location: LCCOMB_X83_Y20_N30
\conversor_1|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_1|Mux1~0_combout\ = (\mux4_saida_FPGA|Mux24~1_combout\ & ((\mux4_saida_FPGA|Mux27~1_combout\ & (\mux4_saida_FPGA|Mux26~1_combout\)) # (!\mux4_saida_FPGA|Mux27~1_combout\ & ((\mux4_saida_FPGA|Mux25~1_combout\))))) # 
-- (!\mux4_saida_FPGA|Mux24~1_combout\ & (\mux4_saida_FPGA|Mux25~1_combout\ & (\mux4_saida_FPGA|Mux27~1_combout\ $ (\mux4_saida_FPGA|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux27~1_combout\,
	datab => \mux4_saida_FPGA|Mux24~1_combout\,
	datac => \mux4_saida_FPGA|Mux26~1_combout\,
	datad => \mux4_saida_FPGA|Mux25~1_combout\,
	combout => \conversor_1|Mux1~0_combout\);

-- Location: LCCOMB_X83_Y20_N28
\conversor_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_1|Mux0~0_combout\ = (\mux4_saida_FPGA|Mux24~1_combout\ & (\mux4_saida_FPGA|Mux27~1_combout\ & (\mux4_saida_FPGA|Mux26~1_combout\ $ (\mux4_saida_FPGA|Mux25~1_combout\)))) # (!\mux4_saida_FPGA|Mux24~1_combout\ & 
-- (!\mux4_saida_FPGA|Mux26~1_combout\ & (\mux4_saida_FPGA|Mux27~1_combout\ $ (\mux4_saida_FPGA|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux27~1_combout\,
	datab => \mux4_saida_FPGA|Mux24~1_combout\,
	datac => \mux4_saida_FPGA|Mux26~1_combout\,
	datad => \mux4_saida_FPGA|Mux25~1_combout\,
	combout => \conversor_1|Mux0~0_combout\);

-- Location: LCFF_X91_Y25_N25
\ifpc|PC_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(10));

-- Location: LCCOMB_X91_Y19_N14
\mux4_saida_FPGA|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux21~0_combout\ = (\sel_saida_chaves~combout\(0) & (((\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & ((\sel_saida_chaves~combout\(1) & (\mem_memdados|altsyncram_component|auto_generated|q_a\(10))) # 
-- (!\sel_saida_chaves~combout\(1) & ((\ifpc|PC_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(0),
	datab => \mem_memdados|altsyncram_component|auto_generated|q_a\(10),
	datac => \sel_saida_chaves~combout\(1),
	datad => \ifpc|PC_out\(10),
	combout => \mux4_saida_FPGA|Mux21~0_combout\);

-- Location: LCCOMB_X91_Y19_N28
\mux4_saida_FPGA|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux21~1_combout\ = (\sel_saida_chaves~combout\(0) & ((\mux4_saida_FPGA|Mux21~0_combout\ & ((\exula|Mux21~8_combout\))) # (!\mux4_saida_FPGA|Mux21~0_combout\ & (\ifid_pipeline|instruction_out\(10))))) # (!\sel_saida_chaves~combout\(0) & 
-- (((\mux4_saida_FPGA|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(0),
	datab => \ifid_pipeline|instruction_out\(10),
	datac => \mux4_saida_FPGA|Mux21~0_combout\,
	datad => \exula|Mux21~8_combout\,
	combout => \mux4_saida_FPGA|Mux21~1_combout\);

-- Location: LCFF_X90_Y20_N5
\ifpc|PC_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(8));

-- Location: LCCOMB_X90_Y20_N22
\mux4_saida_FPGA|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux23~0_combout\ = (\sel_saida_chaves~combout\(1) & (((\sel_saida_chaves~combout\(0)) # (\mem_memdados|altsyncram_component|auto_generated|q_a\(8))))) # (!\sel_saida_chaves~combout\(1) & (\ifpc|PC_out\(8) & 
-- (!\sel_saida_chaves~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(1),
	datab => \ifpc|PC_out\(8),
	datac => \sel_saida_chaves~combout\(0),
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(8),
	combout => \mux4_saida_FPGA|Mux23~0_combout\);

-- Location: LCCOMB_X92_Y18_N8
\mux4_saida_FPGA|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux23~1_combout\ = (\mux4_saida_FPGA|Mux23~0_combout\ & ((\exula|Mux23~12_combout\) # ((!\sel_saida_chaves~combout\(0))))) # (!\mux4_saida_FPGA|Mux23~0_combout\ & (((\ifid_pipeline|instruction_out\(8) & \sel_saida_chaves~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux23~12_combout\,
	datab => \ifid_pipeline|instruction_out\(8),
	datac => \mux4_saida_FPGA|Mux23~0_combout\,
	datad => \sel_saida_chaves~combout\(0),
	combout => \mux4_saida_FPGA|Mux23~1_combout\);

-- Location: LCCOMB_X91_Y22_N26
\mux4_saida_FPGA|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux22~0_combout\ = (\sel_saida_chaves~combout\(0) & (((\ifid_pipeline|instruction_out\(9)) # (\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & (\ifpc|PC_out\(9) & ((!\sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(9),
	datab => \sel_saida_chaves~combout\(0),
	datac => \ifid_pipeline|instruction_out\(9),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux22~0_combout\);

-- Location: LCCOMB_X92_Y19_N4
\mux4_saida_FPGA|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux22~1_combout\ = (\sel_saida_chaves~combout\(1) & ((\mux4_saida_FPGA|Mux22~0_combout\ & ((\exula|Mux22~9_combout\))) # (!\mux4_saida_FPGA|Mux22~0_combout\ & (\mem_memdados|altsyncram_component|auto_generated|q_a\(9))))) # 
-- (!\sel_saida_chaves~combout\(1) & (((\mux4_saida_FPGA|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_memdados|altsyncram_component|auto_generated|q_a\(9),
	datab => \exula|Mux22~9_combout\,
	datac => \sel_saida_chaves~combout\(1),
	datad => \mux4_saida_FPGA|Mux22~0_combout\,
	combout => \mux4_saida_FPGA|Mux22~1_combout\);

-- Location: LCCOMB_X92_Y19_N22
\mux4_saida_FPGA|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux20~1_combout\ = (\mux4_saida_FPGA|Mux20~0_combout\ & ((\exula|Mux20~8_combout\) # ((!\sel_saida_chaves~combout\(1))))) # (!\mux4_saida_FPGA|Mux20~0_combout\ & (((\sel_saida_chaves~combout\(1) & 
-- \mem_memdados|altsyncram_component|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux20~0_combout\,
	datab => \exula|Mux20~8_combout\,
	datac => \sel_saida_chaves~combout\(1),
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(11),
	combout => \mux4_saida_FPGA|Mux20~1_combout\);

-- Location: LCCOMB_X72_Y4_N8
\conversor_2|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_2|Mux6~0_combout\ = (\mux4_saida_FPGA|Mux23~1_combout\ & ((\mux4_saida_FPGA|Mux20~1_combout\) # (\mux4_saida_FPGA|Mux21~1_combout\ $ (\mux4_saida_FPGA|Mux22~1_combout\)))) # (!\mux4_saida_FPGA|Mux23~1_combout\ & 
-- ((\mux4_saida_FPGA|Mux22~1_combout\) # (\mux4_saida_FPGA|Mux21~1_combout\ $ (\mux4_saida_FPGA|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux21~1_combout\,
	datab => \mux4_saida_FPGA|Mux23~1_combout\,
	datac => \mux4_saida_FPGA|Mux22~1_combout\,
	datad => \mux4_saida_FPGA|Mux20~1_combout\,
	combout => \conversor_2|Mux6~0_combout\);

-- Location: LCCOMB_X72_Y4_N26
\conversor_2|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_2|Mux5~0_combout\ = (\mux4_saida_FPGA|Mux21~1_combout\ & (\mux4_saida_FPGA|Mux23~1_combout\ & (\mux4_saida_FPGA|Mux22~1_combout\ $ (\mux4_saida_FPGA|Mux20~1_combout\)))) # (!\mux4_saida_FPGA|Mux21~1_combout\ & 
-- (!\mux4_saida_FPGA|Mux20~1_combout\ & ((\mux4_saida_FPGA|Mux23~1_combout\) # (\mux4_saida_FPGA|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux21~1_combout\,
	datab => \mux4_saida_FPGA|Mux23~1_combout\,
	datac => \mux4_saida_FPGA|Mux22~1_combout\,
	datad => \mux4_saida_FPGA|Mux20~1_combout\,
	combout => \conversor_2|Mux5~0_combout\);

-- Location: LCCOMB_X72_Y4_N16
\conversor_2|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_2|Mux4~0_combout\ = (\mux4_saida_FPGA|Mux22~1_combout\ & (((\mux4_saida_FPGA|Mux23~1_combout\ & !\mux4_saida_FPGA|Mux20~1_combout\)))) # (!\mux4_saida_FPGA|Mux22~1_combout\ & ((\mux4_saida_FPGA|Mux21~1_combout\ & 
-- ((!\mux4_saida_FPGA|Mux20~1_combout\))) # (!\mux4_saida_FPGA|Mux21~1_combout\ & (\mux4_saida_FPGA|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux21~1_combout\,
	datab => \mux4_saida_FPGA|Mux23~1_combout\,
	datac => \mux4_saida_FPGA|Mux22~1_combout\,
	datad => \mux4_saida_FPGA|Mux20~1_combout\,
	combout => \conversor_2|Mux4~0_combout\);

-- Location: LCCOMB_X72_Y4_N10
\conversor_2|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_2|Mux3~0_combout\ = (\mux4_saida_FPGA|Mux22~1_combout\ & ((\mux4_saida_FPGA|Mux21~1_combout\ & (\mux4_saida_FPGA|Mux23~1_combout\)) # (!\mux4_saida_FPGA|Mux21~1_combout\ & (!\mux4_saida_FPGA|Mux23~1_combout\ & 
-- \mux4_saida_FPGA|Mux20~1_combout\)))) # (!\mux4_saida_FPGA|Mux22~1_combout\ & (!\mux4_saida_FPGA|Mux20~1_combout\ & (\mux4_saida_FPGA|Mux21~1_combout\ $ (\mux4_saida_FPGA|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux21~1_combout\,
	datab => \mux4_saida_FPGA|Mux23~1_combout\,
	datac => \mux4_saida_FPGA|Mux22~1_combout\,
	datad => \mux4_saida_FPGA|Mux20~1_combout\,
	combout => \conversor_2|Mux3~0_combout\);

-- Location: LCCOMB_X72_Y4_N12
\conversor_2|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_2|Mux2~0_combout\ = (\mux4_saida_FPGA|Mux21~1_combout\ & (\mux4_saida_FPGA|Mux20~1_combout\ & ((\mux4_saida_FPGA|Mux22~1_combout\) # (!\mux4_saida_FPGA|Mux23~1_combout\)))) # (!\mux4_saida_FPGA|Mux21~1_combout\ & 
-- (!\mux4_saida_FPGA|Mux23~1_combout\ & (\mux4_saida_FPGA|Mux22~1_combout\ & !\mux4_saida_FPGA|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux21~1_combout\,
	datab => \mux4_saida_FPGA|Mux23~1_combout\,
	datac => \mux4_saida_FPGA|Mux22~1_combout\,
	datad => \mux4_saida_FPGA|Mux20~1_combout\,
	combout => \conversor_2|Mux2~0_combout\);

-- Location: LCCOMB_X72_Y4_N22
\conversor_2|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_2|Mux1~0_combout\ = (\mux4_saida_FPGA|Mux22~1_combout\ & ((\mux4_saida_FPGA|Mux23~1_combout\ & ((\mux4_saida_FPGA|Mux20~1_combout\))) # (!\mux4_saida_FPGA|Mux23~1_combout\ & (\mux4_saida_FPGA|Mux21~1_combout\)))) # 
-- (!\mux4_saida_FPGA|Mux22~1_combout\ & (\mux4_saida_FPGA|Mux21~1_combout\ & (\mux4_saida_FPGA|Mux23~1_combout\ $ (\mux4_saida_FPGA|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux21~1_combout\,
	datab => \mux4_saida_FPGA|Mux23~1_combout\,
	datac => \mux4_saida_FPGA|Mux22~1_combout\,
	datad => \mux4_saida_FPGA|Mux20~1_combout\,
	combout => \conversor_2|Mux1~0_combout\);

-- Location: LCCOMB_X72_Y4_N4
\conversor_2|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_2|Mux0~0_combout\ = (\mux4_saida_FPGA|Mux21~1_combout\ & (!\mux4_saida_FPGA|Mux22~1_combout\ & (\mux4_saida_FPGA|Mux23~1_combout\ $ (!\mux4_saida_FPGA|Mux20~1_combout\)))) # (!\mux4_saida_FPGA|Mux21~1_combout\ & 
-- (\mux4_saida_FPGA|Mux23~1_combout\ & (\mux4_saida_FPGA|Mux22~1_combout\ $ (!\mux4_saida_FPGA|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux21~1_combout\,
	datab => \mux4_saida_FPGA|Mux23~1_combout\,
	datac => \mux4_saida_FPGA|Mux22~1_combout\,
	datad => \mux4_saida_FPGA|Mux20~1_combout\,
	combout => \conversor_2|Mux0~0_combout\);

-- Location: LCCOMB_X91_Y22_N8
\mux4_saida_FPGA|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux18~0_combout\ = (\sel_saida_chaves~combout\(0) & (((\ifid_pipeline|instruction_out\(13)) # (\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & (\ifpc|PC_out\(13) & ((!\sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(13),
	datab => \sel_saida_chaves~combout\(0),
	datac => \ifid_pipeline|instruction_out\(13),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux18~0_combout\);

-- Location: LCCOMB_X93_Y21_N20
\mux4_saida_FPGA|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux18~1_combout\ = (\sel_saida_chaves~combout\(1) & ((\mux4_saida_FPGA|Mux18~0_combout\ & (\exula|Mux18~8_combout\)) # (!\mux4_saida_FPGA|Mux18~0_combout\ & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(13)))))) # 
-- (!\sel_saida_chaves~combout\(1) & (((\mux4_saida_FPGA|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(1),
	datab => \exula|Mux18~8_combout\,
	datac => \mem_memdados|altsyncram_component|auto_generated|q_a\(13),
	datad => \mux4_saida_FPGA|Mux18~0_combout\,
	combout => \mux4_saida_FPGA|Mux18~1_combout\);

-- Location: LCCOMB_X90_Y21_N12
\mux4_saida_FPGA|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux16~0_combout\ = (\sel_saida_chaves~combout\(1) & (((\sel_saida_chaves~combout\(0))))) # (!\sel_saida_chaves~combout\(1) & ((\sel_saida_chaves~combout\(0) & (\ifid_pipeline|instruction_out\(15))) # (!\sel_saida_chaves~combout\(0) & 
-- ((\ifpc|PC_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(15),
	datab => \ifpc|PC_out\(15),
	datac => \sel_saida_chaves~combout\(1),
	datad => \sel_saida_chaves~combout\(0),
	combout => \mux4_saida_FPGA|Mux16~0_combout\);

-- Location: LCCOMB_X90_Y21_N22
\mux4_saida_FPGA|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux16~1_combout\ = (\sel_saida_chaves~combout\(1) & ((\mux4_saida_FPGA|Mux16~0_combout\ & (\exula|Mux16~9_combout\)) # (!\mux4_saida_FPGA|Mux16~0_combout\ & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(15)))))) # 
-- (!\sel_saida_chaves~combout\(1) & (((\mux4_saida_FPGA|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux16~9_combout\,
	datab => \mem_memdados|altsyncram_component|auto_generated|q_a\(15),
	datac => \sel_saida_chaves~combout\(1),
	datad => \mux4_saida_FPGA|Mux16~0_combout\,
	combout => \mux4_saida_FPGA|Mux16~1_combout\);

-- Location: LCCOMB_X89_Y22_N2
\mux4_saida_FPGA|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux17~0_combout\ = (\sel_saida_chaves~combout\(0) & (((\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & ((\sel_saida_chaves~combout\(1) & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(14)))) # 
-- (!\sel_saida_chaves~combout\(1) & (\ifpc|PC_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(14),
	datab => \sel_saida_chaves~combout\(0),
	datac => \sel_saida_chaves~combout\(1),
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(14),
	combout => \mux4_saida_FPGA|Mux17~0_combout\);

-- Location: LCCOMB_X89_Y22_N20
\mux4_saida_FPGA|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux17~1_combout\ = (\sel_saida_chaves~combout\(0) & ((\mux4_saida_FPGA|Mux17~0_combout\ & (\exula|Mux17~8_combout\)) # (!\mux4_saida_FPGA|Mux17~0_combout\ & ((\ifid_pipeline|instruction_out\(14)))))) # (!\sel_saida_chaves~combout\(0) & 
-- (((\mux4_saida_FPGA|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux17~8_combout\,
	datab => \ifid_pipeline|instruction_out\(14),
	datac => \sel_saida_chaves~combout\(0),
	datad => \mux4_saida_FPGA|Mux17~0_combout\,
	combout => \mux4_saida_FPGA|Mux17~1_combout\);

-- Location: LCFF_X91_Y19_N1
\ifpc|PC_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux19~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(12));

-- Location: LCCOMB_X91_Y19_N2
\mux4_saida_FPGA|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux19~0_combout\ = (\sel_saida_chaves~combout\(1) & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(12)) # ((\sel_saida_chaves~combout\(0))))) # (!\sel_saida_chaves~combout\(1) & (((\ifpc|PC_out\(12) & 
-- !\sel_saida_chaves~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_memdados|altsyncram_component|auto_generated|q_a\(12),
	datab => \ifpc|PC_out\(12),
	datac => \sel_saida_chaves~combout\(1),
	datad => \sel_saida_chaves~combout\(0),
	combout => \mux4_saida_FPGA|Mux19~0_combout\);

-- Location: LCCOMB_X90_Y21_N2
\mux4_saida_FPGA|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux19~1_combout\ = (\sel_saida_chaves~combout\(0) & ((\mux4_saida_FPGA|Mux19~0_combout\ & (\exula|Mux19~8_combout\)) # (!\mux4_saida_FPGA|Mux19~0_combout\ & ((\ifid_pipeline|instruction_out\(12)))))) # (!\sel_saida_chaves~combout\(0) & 
-- (\mux4_saida_FPGA|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(0),
	datab => \mux4_saida_FPGA|Mux19~0_combout\,
	datac => \exula|Mux19~8_combout\,
	datad => \ifid_pipeline|instruction_out\(12),
	combout => \mux4_saida_FPGA|Mux19~1_combout\);

-- Location: LCCOMB_X90_Y21_N28
\conversor_3|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_3|Mux6~0_combout\ = (\mux4_saida_FPGA|Mux19~1_combout\ & ((\mux4_saida_FPGA|Mux16~1_combout\) # (\mux4_saida_FPGA|Mux18~1_combout\ $ (\mux4_saida_FPGA|Mux17~1_combout\)))) # (!\mux4_saida_FPGA|Mux19~1_combout\ & 
-- ((\mux4_saida_FPGA|Mux18~1_combout\) # (\mux4_saida_FPGA|Mux16~1_combout\ $ (\mux4_saida_FPGA|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux18~1_combout\,
	datab => \mux4_saida_FPGA|Mux16~1_combout\,
	datac => \mux4_saida_FPGA|Mux17~1_combout\,
	datad => \mux4_saida_FPGA|Mux19~1_combout\,
	combout => \conversor_3|Mux6~0_combout\);

-- Location: LCCOMB_X90_Y21_N6
\conversor_3|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_3|Mux5~0_combout\ = (\mux4_saida_FPGA|Mux18~1_combout\ & (!\mux4_saida_FPGA|Mux16~1_combout\ & ((\mux4_saida_FPGA|Mux19~1_combout\) # (!\mux4_saida_FPGA|Mux17~1_combout\)))) # (!\mux4_saida_FPGA|Mux18~1_combout\ & 
-- (\mux4_saida_FPGA|Mux19~1_combout\ & (\mux4_saida_FPGA|Mux16~1_combout\ $ (!\mux4_saida_FPGA|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux18~1_combout\,
	datab => \mux4_saida_FPGA|Mux16~1_combout\,
	datac => \mux4_saida_FPGA|Mux17~1_combout\,
	datad => \mux4_saida_FPGA|Mux19~1_combout\,
	combout => \conversor_3|Mux5~0_combout\);

-- Location: LCCOMB_X90_Y21_N24
\conversor_3|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_3|Mux4~0_combout\ = (\mux4_saida_FPGA|Mux18~1_combout\ & (!\mux4_saida_FPGA|Mux16~1_combout\ & ((\mux4_saida_FPGA|Mux19~1_combout\)))) # (!\mux4_saida_FPGA|Mux18~1_combout\ & ((\mux4_saida_FPGA|Mux17~1_combout\ & 
-- (!\mux4_saida_FPGA|Mux16~1_combout\)) # (!\mux4_saida_FPGA|Mux17~1_combout\ & ((\mux4_saida_FPGA|Mux19~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux18~1_combout\,
	datab => \mux4_saida_FPGA|Mux16~1_combout\,
	datac => \mux4_saida_FPGA|Mux17~1_combout\,
	datad => \mux4_saida_FPGA|Mux19~1_combout\,
	combout => \conversor_3|Mux4~0_combout\);

-- Location: LCCOMB_X90_Y21_N18
\conversor_3|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_3|Mux3~0_combout\ = (\mux4_saida_FPGA|Mux18~1_combout\ & ((\mux4_saida_FPGA|Mux17~1_combout\ & ((\mux4_saida_FPGA|Mux19~1_combout\))) # (!\mux4_saida_FPGA|Mux17~1_combout\ & (\mux4_saida_FPGA|Mux16~1_combout\ & 
-- !\mux4_saida_FPGA|Mux19~1_combout\)))) # (!\mux4_saida_FPGA|Mux18~1_combout\ & (!\mux4_saida_FPGA|Mux16~1_combout\ & (\mux4_saida_FPGA|Mux17~1_combout\ $ (\mux4_saida_FPGA|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux18~1_combout\,
	datab => \mux4_saida_FPGA|Mux16~1_combout\,
	datac => \mux4_saida_FPGA|Mux17~1_combout\,
	datad => \mux4_saida_FPGA|Mux19~1_combout\,
	combout => \conversor_3|Mux3~0_combout\);

-- Location: LCCOMB_X90_Y21_N8
\conversor_3|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_3|Mux2~0_combout\ = (\mux4_saida_FPGA|Mux16~1_combout\ & (\mux4_saida_FPGA|Mux17~1_combout\ & ((\mux4_saida_FPGA|Mux18~1_combout\) # (!\mux4_saida_FPGA|Mux19~1_combout\)))) # (!\mux4_saida_FPGA|Mux16~1_combout\ & 
-- (\mux4_saida_FPGA|Mux18~1_combout\ & (!\mux4_saida_FPGA|Mux17~1_combout\ & !\mux4_saida_FPGA|Mux19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux18~1_combout\,
	datab => \mux4_saida_FPGA|Mux16~1_combout\,
	datac => \mux4_saida_FPGA|Mux17~1_combout\,
	datad => \mux4_saida_FPGA|Mux19~1_combout\,
	combout => \conversor_3|Mux2~0_combout\);

-- Location: LCCOMB_X90_Y21_N14
\conversor_3|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_3|Mux1~0_combout\ = (\mux4_saida_FPGA|Mux18~1_combout\ & ((\mux4_saida_FPGA|Mux19~1_combout\ & (\mux4_saida_FPGA|Mux16~1_combout\)) # (!\mux4_saida_FPGA|Mux19~1_combout\ & ((\mux4_saida_FPGA|Mux17~1_combout\))))) # 
-- (!\mux4_saida_FPGA|Mux18~1_combout\ & (\mux4_saida_FPGA|Mux17~1_combout\ & (\mux4_saida_FPGA|Mux16~1_combout\ $ (\mux4_saida_FPGA|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux18~1_combout\,
	datab => \mux4_saida_FPGA|Mux16~1_combout\,
	datac => \mux4_saida_FPGA|Mux17~1_combout\,
	datad => \mux4_saida_FPGA|Mux19~1_combout\,
	combout => \conversor_3|Mux1~0_combout\);

-- Location: LCCOMB_X90_Y21_N4
\conversor_3|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_3|Mux0~0_combout\ = (\mux4_saida_FPGA|Mux16~1_combout\ & (\mux4_saida_FPGA|Mux19~1_combout\ & (\mux4_saida_FPGA|Mux18~1_combout\ $ (\mux4_saida_FPGA|Mux17~1_combout\)))) # (!\mux4_saida_FPGA|Mux16~1_combout\ & 
-- (!\mux4_saida_FPGA|Mux18~1_combout\ & (\mux4_saida_FPGA|Mux17~1_combout\ $ (\mux4_saida_FPGA|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux18~1_combout\,
	datab => \mux4_saida_FPGA|Mux16~1_combout\,
	datac => \mux4_saida_FPGA|Mux17~1_combout\,
	datad => \mux4_saida_FPGA|Mux19~1_combout\,
	combout => \conversor_3|Mux0~0_combout\);

-- Location: LCCOMB_X92_Y22_N18
\mux4_saida_FPGA|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux13~0_combout\ = (\sel_saida_chaves~combout\(0) & (((\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & ((\sel_saida_chaves~combout\(1) & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\sel_saida_chaves~combout\(1) & (\ifpc|PC_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(18),
	datab => \mem_memdados|altsyncram_component|auto_generated|q_a\(18),
	datac => \sel_saida_chaves~combout\(0),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux13~0_combout\);

-- Location: LCCOMB_X92_Y22_N12
\mux4_saida_FPGA|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux13~1_combout\ = (\mux4_saida_FPGA|Mux13~0_combout\ & (((\exula|Mux13~8_combout\) # (!\sel_saida_chaves~combout\(0))))) # (!\mux4_saida_FPGA|Mux13~0_combout\ & (\ifid_pipeline|instruction_out\(18) & (\sel_saida_chaves~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(18),
	datab => \mux4_saida_FPGA|Mux13~0_combout\,
	datac => \sel_saida_chaves~combout\(0),
	datad => \exula|Mux13~8_combout\,
	combout => \mux4_saida_FPGA|Mux13~1_combout\);

-- Location: LCCOMB_X92_Y22_N22
\mux4_saida_FPGA|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux14~0_combout\ = (\sel_saida_chaves~combout\(0) & (((\ifid_pipeline|instruction_out\(17)) # (\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & (\ifpc|PC_out\(17) & ((!\sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(17),
	datab => \ifid_pipeline|instruction_out\(17),
	datac => \sel_saida_chaves~combout\(0),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux14~0_combout\);

-- Location: LCCOMB_X92_Y22_N0
\mux4_saida_FPGA|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux14~1_combout\ = (\mux4_saida_FPGA|Mux14~0_combout\ & (((\exula|Mux14~11_combout\) # (!\sel_saida_chaves~combout\(1))))) # (!\mux4_saida_FPGA|Mux14~0_combout\ & (\mem_memdados|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_memdados|altsyncram_component|auto_generated|q_a\(17),
	datab => \mux4_saida_FPGA|Mux14~0_combout\,
	datac => \exula|Mux14~11_combout\,
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux14~1_combout\);

-- Location: LCCOMB_X92_Y22_N30
\mux4_saida_FPGA|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux12~0_combout\ = (\sel_saida_chaves~combout\(0) & (((\ifid_pipeline|instruction_out\(19)) # (\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & (\ifpc|PC_out\(19) & ((!\sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(19),
	datab => \ifid_pipeline|instruction_out\(19),
	datac => \sel_saida_chaves~combout\(0),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux12~0_combout\);

-- Location: LCCOMB_X92_Y22_N4
\mux4_saida_FPGA|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux12~1_combout\ = (\mux4_saida_FPGA|Mux12~0_combout\ & ((\exula|Mux12~12_combout\) # ((!\sel_saida_chaves~combout\(1))))) # (!\mux4_saida_FPGA|Mux12~0_combout\ & (((\mem_memdados|altsyncram_component|auto_generated|q_a\(19) & 
-- \sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux12~12_combout\,
	datab => \mux4_saida_FPGA|Mux12~0_combout\,
	datac => \mem_memdados|altsyncram_component|auto_generated|q_a\(19),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux12~1_combout\);

-- Location: LCCOMB_X89_Y22_N30
\mux4_saida_FPGA|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux15~0_combout\ = (\sel_saida_chaves~combout\(0) & (((\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & ((\sel_saida_chaves~combout\(1) & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (!\sel_saida_chaves~combout\(1) & (\ifpc|PC_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(16),
	datab => \sel_saida_chaves~combout\(0),
	datac => \mem_memdados|altsyncram_component|auto_generated|q_a\(16),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux15~0_combout\);

-- Location: LCCOMB_X92_Y22_N28
\mux4_saida_FPGA|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux15~1_combout\ = (\sel_saida_chaves~combout\(0) & ((\mux4_saida_FPGA|Mux15~0_combout\ & (\exula|Mux15~10_combout\)) # (!\mux4_saida_FPGA|Mux15~0_combout\ & ((\ifid_pipeline|instruction_out\(16)))))) # (!\sel_saida_chaves~combout\(0) & 
-- (((\mux4_saida_FPGA|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux15~10_combout\,
	datab => \ifid_pipeline|instruction_out\(16),
	datac => \sel_saida_chaves~combout\(0),
	datad => \mux4_saida_FPGA|Mux15~0_combout\,
	combout => \mux4_saida_FPGA|Mux15~1_combout\);

-- Location: LCCOMB_X92_Y22_N10
\conversor_4|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_4|Mux6~0_combout\ = (\mux4_saida_FPGA|Mux15~1_combout\ & ((\mux4_saida_FPGA|Mux12~1_combout\) # (\mux4_saida_FPGA|Mux13~1_combout\ $ (\mux4_saida_FPGA|Mux14~1_combout\)))) # (!\mux4_saida_FPGA|Mux15~1_combout\ & 
-- ((\mux4_saida_FPGA|Mux14~1_combout\) # (\mux4_saida_FPGA|Mux13~1_combout\ $ (\mux4_saida_FPGA|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux13~1_combout\,
	datab => \mux4_saida_FPGA|Mux14~1_combout\,
	datac => \mux4_saida_FPGA|Mux12~1_combout\,
	datad => \mux4_saida_FPGA|Mux15~1_combout\,
	combout => \conversor_4|Mux6~0_combout\);

-- Location: LCCOMB_X92_Y22_N16
\conversor_4|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_4|Mux5~0_combout\ = (\mux4_saida_FPGA|Mux13~1_combout\ & (\mux4_saida_FPGA|Mux15~1_combout\ & (\mux4_saida_FPGA|Mux14~1_combout\ $ (\mux4_saida_FPGA|Mux12~1_combout\)))) # (!\mux4_saida_FPGA|Mux13~1_combout\ & 
-- (!\mux4_saida_FPGA|Mux12~1_combout\ & ((\mux4_saida_FPGA|Mux14~1_combout\) # (\mux4_saida_FPGA|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux13~1_combout\,
	datab => \mux4_saida_FPGA|Mux14~1_combout\,
	datac => \mux4_saida_FPGA|Mux12~1_combout\,
	datad => \mux4_saida_FPGA|Mux15~1_combout\,
	combout => \conversor_4|Mux5~0_combout\);

-- Location: LCCOMB_X92_Y22_N6
\conversor_4|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_4|Mux4~0_combout\ = (\mux4_saida_FPGA|Mux14~1_combout\ & (((!\mux4_saida_FPGA|Mux12~1_combout\ & \mux4_saida_FPGA|Mux15~1_combout\)))) # (!\mux4_saida_FPGA|Mux14~1_combout\ & ((\mux4_saida_FPGA|Mux13~1_combout\ & 
-- (!\mux4_saida_FPGA|Mux12~1_combout\)) # (!\mux4_saida_FPGA|Mux13~1_combout\ & ((\mux4_saida_FPGA|Mux15~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux13~1_combout\,
	datab => \mux4_saida_FPGA|Mux14~1_combout\,
	datac => \mux4_saida_FPGA|Mux12~1_combout\,
	datad => \mux4_saida_FPGA|Mux15~1_combout\,
	combout => \conversor_4|Mux4~0_combout\);

-- Location: LCCOMB_X92_Y22_N24
\conversor_4|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_4|Mux3~0_combout\ = (\mux4_saida_FPGA|Mux14~1_combout\ & ((\mux4_saida_FPGA|Mux13~1_combout\ & ((\mux4_saida_FPGA|Mux15~1_combout\))) # (!\mux4_saida_FPGA|Mux13~1_combout\ & (\mux4_saida_FPGA|Mux12~1_combout\ & 
-- !\mux4_saida_FPGA|Mux15~1_combout\)))) # (!\mux4_saida_FPGA|Mux14~1_combout\ & (!\mux4_saida_FPGA|Mux12~1_combout\ & (\mux4_saida_FPGA|Mux13~1_combout\ $ (\mux4_saida_FPGA|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux13~1_combout\,
	datab => \mux4_saida_FPGA|Mux14~1_combout\,
	datac => \mux4_saida_FPGA|Mux12~1_combout\,
	datad => \mux4_saida_FPGA|Mux15~1_combout\,
	combout => \conversor_4|Mux3~0_combout\);

-- Location: LCCOMB_X92_Y22_N2
\conversor_4|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_4|Mux2~0_combout\ = (\mux4_saida_FPGA|Mux13~1_combout\ & (\mux4_saida_FPGA|Mux12~1_combout\ & ((\mux4_saida_FPGA|Mux14~1_combout\) # (!\mux4_saida_FPGA|Mux15~1_combout\)))) # (!\mux4_saida_FPGA|Mux13~1_combout\ & 
-- (\mux4_saida_FPGA|Mux14~1_combout\ & (!\mux4_saida_FPGA|Mux12~1_combout\ & !\mux4_saida_FPGA|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux13~1_combout\,
	datab => \mux4_saida_FPGA|Mux14~1_combout\,
	datac => \mux4_saida_FPGA|Mux12~1_combout\,
	datad => \mux4_saida_FPGA|Mux15~1_combout\,
	combout => \conversor_4|Mux2~0_combout\);

-- Location: LCCOMB_X92_Y22_N8
\conversor_4|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_4|Mux1~0_combout\ = (\mux4_saida_FPGA|Mux14~1_combout\ & ((\mux4_saida_FPGA|Mux15~1_combout\ & ((\mux4_saida_FPGA|Mux12~1_combout\))) # (!\mux4_saida_FPGA|Mux15~1_combout\ & (\mux4_saida_FPGA|Mux13~1_combout\)))) # 
-- (!\mux4_saida_FPGA|Mux14~1_combout\ & (\mux4_saida_FPGA|Mux13~1_combout\ & (\mux4_saida_FPGA|Mux12~1_combout\ $ (\mux4_saida_FPGA|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux13~1_combout\,
	datab => \mux4_saida_FPGA|Mux14~1_combout\,
	datac => \mux4_saida_FPGA|Mux12~1_combout\,
	datad => \mux4_saida_FPGA|Mux15~1_combout\,
	combout => \conversor_4|Mux1~0_combout\);

-- Location: LCCOMB_X94_Y22_N30
\conversor_4|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_4|Mux0~0_combout\ = (\mux4_saida_FPGA|Mux13~1_combout\ & (!\mux4_saida_FPGA|Mux14~1_combout\ & (\mux4_saida_FPGA|Mux12~1_combout\ $ (!\mux4_saida_FPGA|Mux15~1_combout\)))) # (!\mux4_saida_FPGA|Mux13~1_combout\ & 
-- (\mux4_saida_FPGA|Mux15~1_combout\ & (\mux4_saida_FPGA|Mux14~1_combout\ $ (!\mux4_saida_FPGA|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux14~1_combout\,
	datab => \mux4_saida_FPGA|Mux13~1_combout\,
	datac => \mux4_saida_FPGA|Mux12~1_combout\,
	datad => \mux4_saida_FPGA|Mux15~1_combout\,
	combout => \conversor_4|Mux0~0_combout\);

-- Location: LCFF_X93_Y22_N11
\ifpc|PC_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(21));

-- Location: LCCOMB_X89_Y21_N2
\mux4_saida_FPGA|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux10~0_combout\ = (\sel_saida_chaves~combout\(0) & ((\sel_saida_chaves~combout\(1)) # ((\ifid_pipeline|instruction_out\(21))))) # (!\sel_saida_chaves~combout\(0) & (!\sel_saida_chaves~combout\(1) & ((\ifpc|PC_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(0),
	datab => \sel_saida_chaves~combout\(1),
	datac => \ifid_pipeline|instruction_out\(21),
	datad => \ifpc|PC_out\(21),
	combout => \mux4_saida_FPGA|Mux10~0_combout\);

-- Location: LCCOMB_X89_Y21_N24
\mux4_saida_FPGA|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux10~1_combout\ = (\mux4_saida_FPGA|Mux10~0_combout\ & (((\exula|Mux10~8_combout\) # (!\sel_saida_chaves~combout\(1))))) # (!\mux4_saida_FPGA|Mux10~0_combout\ & (\mem_memdados|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_memdados|altsyncram_component|auto_generated|q_a\(21),
	datab => \mux4_saida_FPGA|Mux10~0_combout\,
	datac => \exula|Mux10~8_combout\,
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux10~1_combout\);

-- Location: LCCOMB_X86_Y21_N6
\mux4_saida_FPGA|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux8~1_combout\ = (\mux4_saida_FPGA|Mux8~0_combout\ & (((\exula|Mux8~8_combout\)) # (!\sel_saida_chaves~combout\(1)))) # (!\mux4_saida_FPGA|Mux8~0_combout\ & (\sel_saida_chaves~combout\(1) & 
-- ((\mem_memdados|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux8~0_combout\,
	datab => \sel_saida_chaves~combout\(1),
	datac => \exula|Mux8~8_combout\,
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(23),
	combout => \mux4_saida_FPGA|Mux8~1_combout\);

-- Location: LCCOMB_X89_Y21_N14
\mux4_saida_FPGA|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux9~0_combout\ = (\sel_saida_chaves~combout\(0) & (\sel_saida_chaves~combout\(1))) # (!\sel_saida_chaves~combout\(0) & ((\sel_saida_chaves~combout\(1) & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\sel_saida_chaves~combout\(1) & (\ifpc|PC_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(0),
	datab => \sel_saida_chaves~combout\(1),
	datac => \ifpc|PC_out\(22),
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(22),
	combout => \mux4_saida_FPGA|Mux9~0_combout\);

-- Location: LCCOMB_X89_Y21_N8
\mux4_saida_FPGA|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux9~1_combout\ = (\mux4_saida_FPGA|Mux9~0_combout\ & (((\exula|Mux9~9_combout\) # (!\sel_saida_chaves~combout\(0))))) # (!\mux4_saida_FPGA|Mux9~0_combout\ & (\ifid_pipeline|instruction_out\(22) & ((\sel_saida_chaves~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(22),
	datab => \exula|Mux9~9_combout\,
	datac => \mux4_saida_FPGA|Mux9~0_combout\,
	datad => \sel_saida_chaves~combout\(0),
	combout => \mux4_saida_FPGA|Mux9~1_combout\);

-- Location: LCCOMB_X89_Y21_N4
\mux4_saida_FPGA|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux11~0_combout\ = (\sel_saida_chaves~combout\(0) & (\sel_saida_chaves~combout\(1))) # (!\sel_saida_chaves~combout\(0) & ((\sel_saida_chaves~combout\(1) & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\sel_saida_chaves~combout\(1) & (\ifpc|PC_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(0),
	datab => \sel_saida_chaves~combout\(1),
	datac => \ifpc|PC_out\(20),
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(20),
	combout => \mux4_saida_FPGA|Mux11~0_combout\);

-- Location: LCCOMB_X90_Y21_N30
\mux4_saida_FPGA|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux11~1_combout\ = (\sel_saida_chaves~combout\(0) & ((\mux4_saida_FPGA|Mux11~0_combout\ & (\exula|Mux11~11_combout\)) # (!\mux4_saida_FPGA|Mux11~0_combout\ & ((\ifid_pipeline|instruction_out\(20)))))) # (!\sel_saida_chaves~combout\(0) & 
-- (((\mux4_saida_FPGA|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(0),
	datab => \exula|Mux11~11_combout\,
	datac => \mux4_saida_FPGA|Mux11~0_combout\,
	datad => \ifid_pipeline|instruction_out\(20),
	combout => \mux4_saida_FPGA|Mux11~1_combout\);

-- Location: LCCOMB_X89_Y21_N26
\conversor_5|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_5|Mux6~0_combout\ = (\mux4_saida_FPGA|Mux11~1_combout\ & ((\mux4_saida_FPGA|Mux8~1_combout\) # (\mux4_saida_FPGA|Mux10~1_combout\ $ (\mux4_saida_FPGA|Mux9~1_combout\)))) # (!\mux4_saida_FPGA|Mux11~1_combout\ & 
-- ((\mux4_saida_FPGA|Mux10~1_combout\) # (\mux4_saida_FPGA|Mux8~1_combout\ $ (\mux4_saida_FPGA|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux10~1_combout\,
	datab => \mux4_saida_FPGA|Mux8~1_combout\,
	datac => \mux4_saida_FPGA|Mux9~1_combout\,
	datad => \mux4_saida_FPGA|Mux11~1_combout\,
	combout => \conversor_5|Mux6~0_combout\);

-- Location: LCCOMB_X89_Y21_N12
\conversor_5|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_5|Mux5~0_combout\ = (\mux4_saida_FPGA|Mux10~1_combout\ & (!\mux4_saida_FPGA|Mux8~1_combout\ & ((\mux4_saida_FPGA|Mux11~1_combout\) # (!\mux4_saida_FPGA|Mux9~1_combout\)))) # (!\mux4_saida_FPGA|Mux10~1_combout\ & 
-- (\mux4_saida_FPGA|Mux11~1_combout\ & (\mux4_saida_FPGA|Mux8~1_combout\ $ (!\mux4_saida_FPGA|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux10~1_combout\,
	datab => \mux4_saida_FPGA|Mux8~1_combout\,
	datac => \mux4_saida_FPGA|Mux9~1_combout\,
	datad => \mux4_saida_FPGA|Mux11~1_combout\,
	combout => \conversor_5|Mux5~0_combout\);

-- Location: LCCOMB_X89_Y21_N6
\conversor_5|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_5|Mux4~0_combout\ = (\mux4_saida_FPGA|Mux10~1_combout\ & (!\mux4_saida_FPGA|Mux8~1_combout\ & ((\mux4_saida_FPGA|Mux11~1_combout\)))) # (!\mux4_saida_FPGA|Mux10~1_combout\ & ((\mux4_saida_FPGA|Mux9~1_combout\ & 
-- (!\mux4_saida_FPGA|Mux8~1_combout\)) # (!\mux4_saida_FPGA|Mux9~1_combout\ & ((\mux4_saida_FPGA|Mux11~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux10~1_combout\,
	datab => \mux4_saida_FPGA|Mux8~1_combout\,
	datac => \mux4_saida_FPGA|Mux9~1_combout\,
	datad => \mux4_saida_FPGA|Mux11~1_combout\,
	combout => \conversor_5|Mux4~0_combout\);

-- Location: LCCOMB_X89_Y21_N28
\conversor_5|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_5|Mux3~0_combout\ = (\mux4_saida_FPGA|Mux10~1_combout\ & ((\mux4_saida_FPGA|Mux9~1_combout\ & ((\mux4_saida_FPGA|Mux11~1_combout\))) # (!\mux4_saida_FPGA|Mux9~1_combout\ & (\mux4_saida_FPGA|Mux8~1_combout\ & 
-- !\mux4_saida_FPGA|Mux11~1_combout\)))) # (!\mux4_saida_FPGA|Mux10~1_combout\ & (!\mux4_saida_FPGA|Mux8~1_combout\ & (\mux4_saida_FPGA|Mux9~1_combout\ $ (\mux4_saida_FPGA|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux10~1_combout\,
	datab => \mux4_saida_FPGA|Mux8~1_combout\,
	datac => \mux4_saida_FPGA|Mux9~1_combout\,
	datad => \mux4_saida_FPGA|Mux11~1_combout\,
	combout => \conversor_5|Mux3~0_combout\);

-- Location: LCCOMB_X89_Y21_N18
\conversor_5|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_5|Mux2~0_combout\ = (\mux4_saida_FPGA|Mux8~1_combout\ & (\mux4_saida_FPGA|Mux9~1_combout\ & ((\mux4_saida_FPGA|Mux10~1_combout\) # (!\mux4_saida_FPGA|Mux11~1_combout\)))) # (!\mux4_saida_FPGA|Mux8~1_combout\ & (\mux4_saida_FPGA|Mux10~1_combout\ 
-- & (!\mux4_saida_FPGA|Mux9~1_combout\ & !\mux4_saida_FPGA|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux10~1_combout\,
	datab => \mux4_saida_FPGA|Mux8~1_combout\,
	datac => \mux4_saida_FPGA|Mux9~1_combout\,
	datad => \mux4_saida_FPGA|Mux11~1_combout\,
	combout => \conversor_5|Mux2~0_combout\);

-- Location: LCCOMB_X89_Y21_N0
\conversor_5|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_5|Mux1~0_combout\ = (\mux4_saida_FPGA|Mux10~1_combout\ & ((\mux4_saida_FPGA|Mux11~1_combout\ & (\mux4_saida_FPGA|Mux8~1_combout\)) # (!\mux4_saida_FPGA|Mux11~1_combout\ & ((\mux4_saida_FPGA|Mux9~1_combout\))))) # 
-- (!\mux4_saida_FPGA|Mux10~1_combout\ & (\mux4_saida_FPGA|Mux9~1_combout\ & (\mux4_saida_FPGA|Mux8~1_combout\ $ (\mux4_saida_FPGA|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux10~1_combout\,
	datab => \mux4_saida_FPGA|Mux8~1_combout\,
	datac => \mux4_saida_FPGA|Mux9~1_combout\,
	datad => \mux4_saida_FPGA|Mux11~1_combout\,
	combout => \conversor_5|Mux1~0_combout\);

-- Location: LCCOMB_X89_Y21_N10
\conversor_5|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_5|Mux0~0_combout\ = (\mux4_saida_FPGA|Mux8~1_combout\ & (\mux4_saida_FPGA|Mux11~1_combout\ & (\mux4_saida_FPGA|Mux10~1_combout\ $ (\mux4_saida_FPGA|Mux9~1_combout\)))) # (!\mux4_saida_FPGA|Mux8~1_combout\ & (!\mux4_saida_FPGA|Mux10~1_combout\ & 
-- (\mux4_saida_FPGA|Mux9~1_combout\ $ (\mux4_saida_FPGA|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux10~1_combout\,
	datab => \mux4_saida_FPGA|Mux8~1_combout\,
	datac => \mux4_saida_FPGA|Mux9~1_combout\,
	datad => \mux4_saida_FPGA|Mux11~1_combout\,
	combout => \conversor_5|Mux0~0_combout\);

-- Location: LCFF_X90_Y23_N31
\ifpc|PC_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(27));

-- Location: LCCOMB_X83_Y22_N30
\mux4_saida_FPGA|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux4~0_combout\ = (\sel_saida_chaves~combout\(0) & ((\ifid_pipeline|instruction_out\(27)) # ((\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & (((\ifpc|PC_out\(27) & !\sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(27),
	datab => \sel_saida_chaves~combout\(0),
	datac => \ifpc|PC_out\(27),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux4~0_combout\);

-- Location: LCCOMB_X78_Y23_N6
\mux4_saida_FPGA|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux4~1_combout\ = (\mux4_saida_FPGA|Mux4~0_combout\ & (((\exula|Mux4~14_combout\) # (!\sel_saida_chaves~combout\(1))))) # (!\mux4_saida_FPGA|Mux4~0_combout\ & (\mem_memdados|altsyncram_component|auto_generated|q_a\(27) & 
-- ((\sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_memdados|altsyncram_component|auto_generated|q_a\(27),
	datab => \mux4_saida_FPGA|Mux4~0_combout\,
	datac => \exula|Mux4~14_combout\,
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux4~1_combout\);

-- Location: LCCOMB_X78_Y23_N30
\mux4_saida_FPGA|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux5~0_combout\ = (\sel_saida_chaves~combout\(0) & (((\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & ((\sel_saida_chaves~combout\(1) & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(26)))) # 
-- (!\sel_saida_chaves~combout\(1) & (\ifpc|PC_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(0),
	datab => \ifpc|PC_out\(26),
	datac => \mem_memdados|altsyncram_component|auto_generated|q_a\(26),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux5~0_combout\);

-- Location: LCCOMB_X78_Y23_N8
\mux4_saida_FPGA|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux5~1_combout\ = (\sel_saida_chaves~combout\(0) & ((\mux4_saida_FPGA|Mux5~0_combout\ & ((\exula|Mux5~15_combout\))) # (!\mux4_saida_FPGA|Mux5~0_combout\ & (\ifid_pipeline|instruction_out\(26))))) # (!\sel_saida_chaves~combout\(0) & 
-- (\mux4_saida_FPGA|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(0),
	datab => \mux4_saida_FPGA|Mux5~0_combout\,
	datac => \ifid_pipeline|instruction_out\(26),
	datad => \exula|Mux5~15_combout\,
	combout => \mux4_saida_FPGA|Mux5~1_combout\);

-- Location: LCFF_X93_Y22_N13
\ifpc|PC_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(25));

-- Location: LCCOMB_X90_Y23_N22
\mux4_saida_FPGA|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux6~0_combout\ = (\sel_saida_chaves~combout\(0) & (((\sel_saida_chaves~combout\(1)) # (\ifid_pipeline|instruction_out\(25))))) # (!\sel_saida_chaves~combout\(0) & (\ifpc|PC_out\(25) & (!\sel_saida_chaves~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(0),
	datab => \ifpc|PC_out\(25),
	datac => \sel_saida_chaves~combout\(1),
	datad => \ifid_pipeline|instruction_out\(25),
	combout => \mux4_saida_FPGA|Mux6~0_combout\);

-- Location: LCCOMB_X78_Y23_N4
\mux4_saida_FPGA|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux6~1_combout\ = (\mux4_saida_FPGA|Mux6~0_combout\ & (((\exula|Mux6~13_combout\) # (!\sel_saida_chaves~combout\(1))))) # (!\mux4_saida_FPGA|Mux6~0_combout\ & (\mem_memdados|altsyncram_component|auto_generated|q_a\(25) & 
-- ((\sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem_memdados|altsyncram_component|auto_generated|q_a\(25),
	datab => \mux4_saida_FPGA|Mux6~0_combout\,
	datac => \exula|Mux6~13_combout\,
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux6~1_combout\);

-- Location: LCFF_X93_Y22_N21
\ifpc|PC_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ifmux4|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ifpc|PC_out\(24));

-- Location: LCCOMB_X78_Y23_N24
\mux4_saida_FPGA|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux7~0_combout\ = (\sel_saida_chaves~combout\(0) & (\sel_saida_chaves~combout\(1))) # (!\sel_saida_chaves~combout\(0) & ((\sel_saida_chaves~combout\(1) & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (!\sel_saida_chaves~combout\(1) & (\ifpc|PC_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(0),
	datab => \sel_saida_chaves~combout\(1),
	datac => \ifpc|PC_out\(24),
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(24),
	combout => \mux4_saida_FPGA|Mux7~0_combout\);

-- Location: LCCOMB_X78_Y23_N18
\mux4_saida_FPGA|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux7~1_combout\ = (\mux4_saida_FPGA|Mux7~0_combout\ & ((\exula|Mux7~22_combout\) # ((!\sel_saida_chaves~combout\(0))))) # (!\mux4_saida_FPGA|Mux7~0_combout\ & (((\ifid_pipeline|instruction_out\(24) & \sel_saida_chaves~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux7~22_combout\,
	datab => \ifid_pipeline|instruction_out\(24),
	datac => \mux4_saida_FPGA|Mux7~0_combout\,
	datad => \sel_saida_chaves~combout\(0),
	combout => \mux4_saida_FPGA|Mux7~1_combout\);

-- Location: LCCOMB_X78_Y23_N0
\conversor_6|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_6|Mux6~0_combout\ = (\mux4_saida_FPGA|Mux7~1_combout\ & ((\mux4_saida_FPGA|Mux4~1_combout\) # (\mux4_saida_FPGA|Mux5~1_combout\ $ (\mux4_saida_FPGA|Mux6~1_combout\)))) # (!\mux4_saida_FPGA|Mux7~1_combout\ & ((\mux4_saida_FPGA|Mux6~1_combout\) # 
-- (\mux4_saida_FPGA|Mux4~1_combout\ $ (\mux4_saida_FPGA|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux4~1_combout\,
	datab => \mux4_saida_FPGA|Mux5~1_combout\,
	datac => \mux4_saida_FPGA|Mux6~1_combout\,
	datad => \mux4_saida_FPGA|Mux7~1_combout\,
	combout => \conversor_6|Mux6~0_combout\);

-- Location: LCCOMB_X78_Y23_N26
\conversor_6|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_6|Mux5~0_combout\ = (\mux4_saida_FPGA|Mux5~1_combout\ & (\mux4_saida_FPGA|Mux7~1_combout\ & (\mux4_saida_FPGA|Mux4~1_combout\ $ (\mux4_saida_FPGA|Mux6~1_combout\)))) # (!\mux4_saida_FPGA|Mux5~1_combout\ & (!\mux4_saida_FPGA|Mux4~1_combout\ & 
-- ((\mux4_saida_FPGA|Mux6~1_combout\) # (\mux4_saida_FPGA|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux4~1_combout\,
	datab => \mux4_saida_FPGA|Mux5~1_combout\,
	datac => \mux4_saida_FPGA|Mux6~1_combout\,
	datad => \mux4_saida_FPGA|Mux7~1_combout\,
	combout => \conversor_6|Mux5~0_combout\);

-- Location: LCCOMB_X78_Y23_N16
\conversor_6|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_6|Mux4~0_combout\ = (\mux4_saida_FPGA|Mux6~1_combout\ & (!\mux4_saida_FPGA|Mux4~1_combout\ & ((\mux4_saida_FPGA|Mux7~1_combout\)))) # (!\mux4_saida_FPGA|Mux6~1_combout\ & ((\mux4_saida_FPGA|Mux5~1_combout\ & (!\mux4_saida_FPGA|Mux4~1_combout\)) 
-- # (!\mux4_saida_FPGA|Mux5~1_combout\ & ((\mux4_saida_FPGA|Mux7~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux4~1_combout\,
	datab => \mux4_saida_FPGA|Mux5~1_combout\,
	datac => \mux4_saida_FPGA|Mux6~1_combout\,
	datad => \mux4_saida_FPGA|Mux7~1_combout\,
	combout => \conversor_6|Mux4~0_combout\);

-- Location: LCCOMB_X78_Y23_N10
\conversor_6|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_6|Mux3~0_combout\ = (\mux4_saida_FPGA|Mux6~1_combout\ & ((\mux4_saida_FPGA|Mux5~1_combout\ & ((\mux4_saida_FPGA|Mux7~1_combout\))) # (!\mux4_saida_FPGA|Mux5~1_combout\ & (\mux4_saida_FPGA|Mux4~1_combout\ & !\mux4_saida_FPGA|Mux7~1_combout\)))) 
-- # (!\mux4_saida_FPGA|Mux6~1_combout\ & (!\mux4_saida_FPGA|Mux4~1_combout\ & (\mux4_saida_FPGA|Mux5~1_combout\ $ (\mux4_saida_FPGA|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux4~1_combout\,
	datab => \mux4_saida_FPGA|Mux5~1_combout\,
	datac => \mux4_saida_FPGA|Mux6~1_combout\,
	datad => \mux4_saida_FPGA|Mux7~1_combout\,
	combout => \conversor_6|Mux3~0_combout\);

-- Location: LCCOMB_X78_Y23_N28
\conversor_6|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_6|Mux2~0_combout\ = (\mux4_saida_FPGA|Mux4~1_combout\ & (\mux4_saida_FPGA|Mux5~1_combout\ & ((\mux4_saida_FPGA|Mux6~1_combout\) # (!\mux4_saida_FPGA|Mux7~1_combout\)))) # (!\mux4_saida_FPGA|Mux4~1_combout\ & (!\mux4_saida_FPGA|Mux5~1_combout\ & 
-- (\mux4_saida_FPGA|Mux6~1_combout\ & !\mux4_saida_FPGA|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux4~1_combout\,
	datab => \mux4_saida_FPGA|Mux5~1_combout\,
	datac => \mux4_saida_FPGA|Mux6~1_combout\,
	datad => \mux4_saida_FPGA|Mux7~1_combout\,
	combout => \conversor_6|Mux2~0_combout\);

-- Location: LCCOMB_X78_Y23_N2
\conversor_6|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_6|Mux1~0_combout\ = (\mux4_saida_FPGA|Mux4~1_combout\ & ((\mux4_saida_FPGA|Mux7~1_combout\ & ((\mux4_saida_FPGA|Mux6~1_combout\))) # (!\mux4_saida_FPGA|Mux7~1_combout\ & (\mux4_saida_FPGA|Mux5~1_combout\)))) # (!\mux4_saida_FPGA|Mux4~1_combout\ 
-- & (\mux4_saida_FPGA|Mux5~1_combout\ & (\mux4_saida_FPGA|Mux6~1_combout\ $ (\mux4_saida_FPGA|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux4~1_combout\,
	datab => \mux4_saida_FPGA|Mux5~1_combout\,
	datac => \mux4_saida_FPGA|Mux6~1_combout\,
	datad => \mux4_saida_FPGA|Mux7~1_combout\,
	combout => \conversor_6|Mux1~0_combout\);

-- Location: LCCOMB_X78_Y23_N20
\conversor_6|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_6|Mux0~0_combout\ = (\mux4_saida_FPGA|Mux4~1_combout\ & (\mux4_saida_FPGA|Mux7~1_combout\ & (\mux4_saida_FPGA|Mux5~1_combout\ $ (\mux4_saida_FPGA|Mux6~1_combout\)))) # (!\mux4_saida_FPGA|Mux4~1_combout\ & (!\mux4_saida_FPGA|Mux6~1_combout\ & 
-- (\mux4_saida_FPGA|Mux5~1_combout\ $ (\mux4_saida_FPGA|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux4~1_combout\,
	datab => \mux4_saida_FPGA|Mux5~1_combout\,
	datac => \mux4_saida_FPGA|Mux6~1_combout\,
	datad => \mux4_saida_FPGA|Mux7~1_combout\,
	combout => \conversor_6|Mux0~0_combout\);

-- Location: LCCOMB_X89_Y20_N2
\mux4_saida_FPGA|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux3~0_combout\ = (\sel_saida_chaves~combout\(0) & (((\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & ((\sel_saida_chaves~combout\(1) & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(28)))) # 
-- (!\sel_saida_chaves~combout\(1) & (\ifpc|PC_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(28),
	datab => \mem_memdados|altsyncram_component|auto_generated|q_a\(28),
	datac => \sel_saida_chaves~combout\(0),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux3~0_combout\);

-- Location: LCCOMB_X89_Y20_N20
\mux4_saida_FPGA|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux3~1_combout\ = (\sel_saida_chaves~combout\(0) & ((\mux4_saida_FPGA|Mux3~0_combout\ & ((\exula|Mux3~12_combout\))) # (!\mux4_saida_FPGA|Mux3~0_combout\ & (\ifid_pipeline|instruction_out\(28))))) # (!\sel_saida_chaves~combout\(0) & 
-- (\mux4_saida_FPGA|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(0),
	datab => \mux4_saida_FPGA|Mux3~0_combout\,
	datac => \ifid_pipeline|instruction_out\(28),
	datad => \exula|Mux3~12_combout\,
	combout => \mux4_saida_FPGA|Mux3~1_combout\);

-- Location: LCCOMB_X89_Y20_N30
\mux4_saida_FPGA|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux2~0_combout\ = (\sel_saida_chaves~combout\(1) & (((\sel_saida_chaves~combout\(0))))) # (!\sel_saida_chaves~combout\(1) & ((\sel_saida_chaves~combout\(0) & (\ifid_pipeline|instruction_out\(29))) # (!\sel_saida_chaves~combout\(0) & 
-- ((\ifpc|PC_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(1),
	datab => \ifid_pipeline|instruction_out\(29),
	datac => \sel_saida_chaves~combout\(0),
	datad => \ifpc|PC_out\(29),
	combout => \mux4_saida_FPGA|Mux2~0_combout\);

-- Location: LCCOMB_X89_Y20_N8
\mux4_saida_FPGA|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux2~1_combout\ = (\mux4_saida_FPGA|Mux2~0_combout\ & ((\exula|Mux2~15_combout\) # ((!\sel_saida_chaves~combout\(1))))) # (!\mux4_saida_FPGA|Mux2~0_combout\ & (((\mem_memdados|altsyncram_component|auto_generated|q_a\(29) & 
-- \sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux2~15_combout\,
	datab => \mux4_saida_FPGA|Mux2~0_combout\,
	datac => \mem_memdados|altsyncram_component|auto_generated|q_a\(29),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux2~1_combout\);

-- Location: LCCOMB_X89_Y21_N20
\mux4_saida_FPGA|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux1~0_combout\ = (\sel_saida_chaves~combout\(1) & (((\mem_memdados|altsyncram_component|auto_generated|q_a\(30)) # (\sel_saida_chaves~combout\(0))))) # (!\sel_saida_chaves~combout\(1) & (\ifpc|PC_out\(30) & 
-- ((!\sel_saida_chaves~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifpc|PC_out\(30),
	datab => \sel_saida_chaves~combout\(1),
	datac => \mem_memdados|altsyncram_component|auto_generated|q_a\(30),
	datad => \sel_saida_chaves~combout\(0),
	combout => \mux4_saida_FPGA|Mux1~0_combout\);

-- Location: LCCOMB_X89_Y21_N22
\mux4_saida_FPGA|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux1~1_combout\ = (\mux4_saida_FPGA|Mux1~0_combout\ & ((\exula|Mux1~7_combout\) # ((!\sel_saida_chaves~combout\(0))))) # (!\mux4_saida_FPGA|Mux1~0_combout\ & (((\ifid_pipeline|instruction_out\(30) & \sel_saida_chaves~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \exula|Mux1~7_combout\,
	datab => \ifid_pipeline|instruction_out\(30),
	datac => \mux4_saida_FPGA|Mux1~0_combout\,
	datad => \sel_saida_chaves~combout\(0),
	combout => \mux4_saida_FPGA|Mux1~1_combout\);

-- Location: LCCOMB_X89_Y20_N26
\mux4_saida_FPGA|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux0~0_combout\ = (\sel_saida_chaves~combout\(0) & ((\ifid_pipeline|instruction_out\(31)) # ((\sel_saida_chaves~combout\(1))))) # (!\sel_saida_chaves~combout\(0) & (((\ifpc|PC_out\(31) & !\sel_saida_chaves~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ifid_pipeline|instruction_out\(31),
	datab => \sel_saida_chaves~combout\(0),
	datac => \ifpc|PC_out\(31),
	datad => \sel_saida_chaves~combout\(1),
	combout => \mux4_saida_FPGA|Mux0~0_combout\);

-- Location: LCCOMB_X89_Y20_N28
\mux4_saida_FPGA|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux4_saida_FPGA|Mux0~1_combout\ = (\sel_saida_chaves~combout\(1) & ((\mux4_saida_FPGA|Mux0~0_combout\ & (\exula|Mux0~5_combout\)) # (!\mux4_saida_FPGA|Mux0~0_combout\ & ((\mem_memdados|altsyncram_component|auto_generated|q_a\(31)))))) # 
-- (!\sel_saida_chaves~combout\(1) & (\mux4_saida_FPGA|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_saida_chaves~combout\(1),
	datab => \mux4_saida_FPGA|Mux0~0_combout\,
	datac => \exula|Mux0~5_combout\,
	datad => \mem_memdados|altsyncram_component|auto_generated|q_a\(31),
	combout => \mux4_saida_FPGA|Mux0~1_combout\);

-- Location: LCCOMB_X89_Y20_N18
\conversor_7|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_7|Mux6~0_combout\ = (\mux4_saida_FPGA|Mux3~1_combout\ & ((\mux4_saida_FPGA|Mux0~1_combout\) # (\mux4_saida_FPGA|Mux2~1_combout\ $ (\mux4_saida_FPGA|Mux1~1_combout\)))) # (!\mux4_saida_FPGA|Mux3~1_combout\ & ((\mux4_saida_FPGA|Mux2~1_combout\) # 
-- (\mux4_saida_FPGA|Mux1~1_combout\ $ (\mux4_saida_FPGA|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux3~1_combout\,
	datab => \mux4_saida_FPGA|Mux2~1_combout\,
	datac => \mux4_saida_FPGA|Mux1~1_combout\,
	datad => \mux4_saida_FPGA|Mux0~1_combout\,
	combout => \conversor_7|Mux6~0_combout\);

-- Location: LCCOMB_X89_Y20_N12
\conversor_7|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_7|Mux5~0_combout\ = (\mux4_saida_FPGA|Mux3~1_combout\ & (\mux4_saida_FPGA|Mux0~1_combout\ $ (((\mux4_saida_FPGA|Mux2~1_combout\) # (!\mux4_saida_FPGA|Mux1~1_combout\))))) # (!\mux4_saida_FPGA|Mux3~1_combout\ & (\mux4_saida_FPGA|Mux2~1_combout\ 
-- & (!\mux4_saida_FPGA|Mux1~1_combout\ & !\mux4_saida_FPGA|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux3~1_combout\,
	datab => \mux4_saida_FPGA|Mux2~1_combout\,
	datac => \mux4_saida_FPGA|Mux1~1_combout\,
	datad => \mux4_saida_FPGA|Mux0~1_combout\,
	combout => \conversor_7|Mux5~0_combout\);

-- Location: LCCOMB_X89_Y20_N10
\conversor_7|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_7|Mux4~0_combout\ = (\mux4_saida_FPGA|Mux2~1_combout\ & (\mux4_saida_FPGA|Mux3~1_combout\ & ((!\mux4_saida_FPGA|Mux0~1_combout\)))) # (!\mux4_saida_FPGA|Mux2~1_combout\ & ((\mux4_saida_FPGA|Mux1~1_combout\ & 
-- ((!\mux4_saida_FPGA|Mux0~1_combout\))) # (!\mux4_saida_FPGA|Mux1~1_combout\ & (\mux4_saida_FPGA|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux3~1_combout\,
	datab => \mux4_saida_FPGA|Mux2~1_combout\,
	datac => \mux4_saida_FPGA|Mux1~1_combout\,
	datad => \mux4_saida_FPGA|Mux0~1_combout\,
	combout => \conversor_7|Mux4~0_combout\);

-- Location: LCCOMB_X89_Y20_N16
\conversor_7|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_7|Mux3~0_combout\ = (\mux4_saida_FPGA|Mux2~1_combout\ & ((\mux4_saida_FPGA|Mux3~1_combout\ & (\mux4_saida_FPGA|Mux1~1_combout\)) # (!\mux4_saida_FPGA|Mux3~1_combout\ & (!\mux4_saida_FPGA|Mux1~1_combout\ & \mux4_saida_FPGA|Mux0~1_combout\)))) # 
-- (!\mux4_saida_FPGA|Mux2~1_combout\ & (!\mux4_saida_FPGA|Mux0~1_combout\ & (\mux4_saida_FPGA|Mux3~1_combout\ $ (\mux4_saida_FPGA|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux3~1_combout\,
	datab => \mux4_saida_FPGA|Mux2~1_combout\,
	datac => \mux4_saida_FPGA|Mux1~1_combout\,
	datad => \mux4_saida_FPGA|Mux0~1_combout\,
	combout => \conversor_7|Mux3~0_combout\);

-- Location: LCCOMB_X89_Y20_N14
\conversor_7|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_7|Mux2~0_combout\ = (\mux4_saida_FPGA|Mux1~1_combout\ & (\mux4_saida_FPGA|Mux0~1_combout\ & ((\mux4_saida_FPGA|Mux2~1_combout\) # (!\mux4_saida_FPGA|Mux3~1_combout\)))) # (!\mux4_saida_FPGA|Mux1~1_combout\ & (!\mux4_saida_FPGA|Mux3~1_combout\ & 
-- (\mux4_saida_FPGA|Mux2~1_combout\ & !\mux4_saida_FPGA|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux3~1_combout\,
	datab => \mux4_saida_FPGA|Mux2~1_combout\,
	datac => \mux4_saida_FPGA|Mux1~1_combout\,
	datad => \mux4_saida_FPGA|Mux0~1_combout\,
	combout => \conversor_7|Mux2~0_combout\);

-- Location: LCCOMB_X89_Y20_N24
\conversor_7|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_7|Mux1~0_combout\ = (\mux4_saida_FPGA|Mux2~1_combout\ & ((\mux4_saida_FPGA|Mux3~1_combout\ & ((\mux4_saida_FPGA|Mux0~1_combout\))) # (!\mux4_saida_FPGA|Mux3~1_combout\ & (\mux4_saida_FPGA|Mux1~1_combout\)))) # (!\mux4_saida_FPGA|Mux2~1_combout\ 
-- & (\mux4_saida_FPGA|Mux1~1_combout\ & (\mux4_saida_FPGA|Mux3~1_combout\ $ (\mux4_saida_FPGA|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux3~1_combout\,
	datab => \mux4_saida_FPGA|Mux2~1_combout\,
	datac => \mux4_saida_FPGA|Mux1~1_combout\,
	datad => \mux4_saida_FPGA|Mux0~1_combout\,
	combout => \conversor_7|Mux1~0_combout\);

-- Location: LCCOMB_X89_Y20_N22
\conversor_7|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \conversor_7|Mux0~0_combout\ = (\mux4_saida_FPGA|Mux1~1_combout\ & (!\mux4_saida_FPGA|Mux2~1_combout\ & (\mux4_saida_FPGA|Mux3~1_combout\ $ (!\mux4_saida_FPGA|Mux0~1_combout\)))) # (!\mux4_saida_FPGA|Mux1~1_combout\ & (\mux4_saida_FPGA|Mux3~1_combout\ & 
-- (\mux4_saida_FPGA|Mux2~1_combout\ $ (!\mux4_saida_FPGA|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux4_saida_FPGA|Mux3~1_combout\,
	datab => \mux4_saida_FPGA|Mux2~1_combout\,
	datac => \mux4_saida_FPGA|Mux1~1_combout\,
	datad => \mux4_saida_FPGA|Mux0~1_combout\,
	combout => \conversor_7|Mux0~0_combout\);

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(0));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux30~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(1));

-- Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(2));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(3));

-- Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux27~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(4));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(5));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux25~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(6));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(7));

-- Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(8));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(9));

-- Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(10));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(11));

-- Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux19~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(12));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(13));

-- Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux17~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(14));

-- Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(15));

-- Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(16));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(17));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(18));

-- Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(19));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(20));

-- Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(21));

-- Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(22));

-- Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(23));

-- Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(24));

-- Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(25));

-- Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(26));

-- Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(27));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(28));

-- Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(29));

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(30));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Muxpc_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmux4|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Muxpc_out(31));

-- Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(0));

-- Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(1));

-- Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(2));

-- Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(3));

-- Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(4));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(5));

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(6));

-- Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(7));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(8));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(9));

-- Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(10));

-- Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(11));

-- Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(12));

-- Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(13));

-- Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(14));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(15));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(16));

-- Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(17));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(18));

-- Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(19));

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(20));

-- Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(21));

-- Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(22));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(23));

-- Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(24));

-- Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(25));

-- Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(26));

-- Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(27));

-- Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(28));

-- Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(29));

-- Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(30));

-- Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMI_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ifmem|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMI_out(31));

-- Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux31~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(0));

-- Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux30~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(1));

-- Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux29~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(2));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux28~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(3));

-- Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux27~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(4));

-- Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux26~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(5));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux25~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(6));

-- Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux24~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(7));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux23~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(8));

-- Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux22~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(9));

-- Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux21~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(10));

-- Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux20~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(11));

-- Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux19~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(12));

-- Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux18~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(13));

-- Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux17~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(14));

-- Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux16~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(15));

-- Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux15~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(16));

-- Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(17));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux13~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(18));

-- Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux12~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(19));

-- Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux11~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(20));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux10~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(21));

-- Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux9~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(22));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux8~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(23));

-- Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(24));

-- Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux6~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(25));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux5~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(26));

-- Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux4~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(27));

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux3~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(28));

-- Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux2~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(29));

-- Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(30));

-- Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrs_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrs_out(31));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux63~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(0));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux62~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(1));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux61~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(2));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux60~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(3));

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux59~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(4));

-- Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux58~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(5));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux57~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(6));

-- Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux56~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(7));

-- Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux55~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(8));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux54~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(9));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux53~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(10));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux52~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(11));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux51~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(12));

-- Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux50~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(13));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux49~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(14));

-- Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux48~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(15));

-- Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux47~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(16));

-- Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux46~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(17));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux45~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(18));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux44~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(19));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux43~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(20));

-- Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux42~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(21));

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux41~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(22));

-- Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux40~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(23));

-- Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux39~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(24));

-- Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux38~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(25));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux37~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(26));

-- Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux36~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(27));

-- Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux35~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(28));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux34~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(29));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux33~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(30));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREGrt_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idbreg|Mux32~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREGrt_out(31));

-- Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\WB_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idcontrole|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_WB_out(0));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\WB_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idcontrole|Mux8~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_WB_out(1));

-- Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\WB_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idcontrole|Mux7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_WB_out(2));

-- Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\EXE_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idcontrole|Mux19~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_EXE_out(0));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\EXE_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idcontrole|Mux18~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_EXE_out(1));

-- Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\EXE_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idcontrole|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_EXE_out(2));

-- Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\EXE_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idcontrole|Mux16~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_EXE_out(3));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\EXE_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idcontrole|Mux15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_EXE_out(4));

-- Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\EXE_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idcontrole|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_EXE_out(5));

-- Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\EXE_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idcontrole|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_EXE_out(6));

-- Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\EXE_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idcontrole|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_EXE_out(7));

-- Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEM_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idcontrole|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEM_out(0));

-- Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEM_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \idcontrole|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEM_out(1));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux31~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(0));

-- Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux30~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(1));

-- Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux29~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(2));

-- Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux28~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(3));

-- Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux27~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(4));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux26~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(5));

-- Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux25~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(6));

-- Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux24~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(7));

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux23~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(8));

-- Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux22~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(9));

-- Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux21~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(10));

-- Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux20~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(11));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux19~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(12));

-- Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux18~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(13));

-- Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux17~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(14));

-- Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux16~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(15));

-- Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux15~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(16));

-- Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux14~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(17));

-- Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux13~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(18));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux12~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(19));

-- Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux11~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(20));

-- Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux10~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(21));

-- Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux9~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(22));

-- Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux8~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(23));

-- Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux7~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(24));

-- Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux6~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(25));

-- Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux5~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(26));

-- Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux4~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(27));

-- Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(28));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(29));

-- Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(30));

-- Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ULA_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exula|Mux0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ULA_out(31));

-- Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXindice_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux4_indice|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXindice_out(0));

-- Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXindice_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux4_indice|Mux30~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXindice_out(1));

-- Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXindice_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux4_indice|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXindice_out(2));

-- Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXindice_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux4_indice|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXindice_out(3));

-- Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXindice_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux4_indice|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXindice_out(4));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(0));

-- Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(1));

-- Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(2));

-- Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(3));

-- Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(4));

-- Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(5));

-- Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(6));

-- Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(7));

-- Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(8));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(9));

-- Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(10));

-- Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(11));

-- Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(12));

-- Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(13));

-- Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(14));

-- Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(15));

-- Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(16));

-- Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(17));

-- Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(18));

-- Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(19));

-- Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(20));

-- Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(21));

-- Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(22));

-- Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(23));

-- Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(24));

-- Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(25));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(26));

-- Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(27));

-- Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(28));

-- Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(29));

-- Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(30));

-- Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMD_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mem_memdados|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMD_out(31));

-- Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(0));

-- Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux30~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(1));

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(2));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(3));

-- Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux27~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(4));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(5));

-- Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux25~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(6));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(7));

-- Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(8));

-- Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(9));

-- Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(10));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(11));

-- Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux19~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(12));

-- Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(13));

-- Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux17~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(14));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(15));

-- Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(16));

-- Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(17));

-- Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(18));

-- Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(19));

-- Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(20));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(21));

-- Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(22));

-- Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(23));

-- Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(24));

-- Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(25));

-- Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(26));

-- Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(27));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(28));

-- Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(29));

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(30));

-- Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MUXdado_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \wbmux4|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MUXdado_out(31));

-- Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(0));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(1));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(2));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(3));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(4));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(5));

-- Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(6));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(7));

-- Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(8));

-- Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[9]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(9));

-- Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(10));

-- Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[11]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(11));

-- Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[12]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(12));

-- Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[13]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(13));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[14]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(14));

-- Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(15));

-- Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[16]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(16));

-- Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(17));

-- Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(18));

-- Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[19]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(19));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[20]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(20));

-- Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[21]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(21));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[22]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(22));

-- Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(23));

-- Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[24]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(24));

-- Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[25]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(25));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[26]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(26));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[27]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(27));

-- Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[28]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(28));

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[29]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(29));

-- Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[30]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(30));

-- Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux1_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_1|Z[31]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux1_out(31));

-- Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(0));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[1]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(1));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(2));

-- Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(3));

-- Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(4));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(5));

-- Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(6));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(7));

-- Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[8]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(8));

-- Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[9]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(9));

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(10));

-- Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[11]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(11));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[12]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(12));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(13));

-- Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[14]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(14));

-- Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(15));

-- Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(16));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[17]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(17));

-- Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(18));

-- Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(19));

-- Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(20));

-- Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(21));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[22]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(22));

-- Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[23]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(23));

-- Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(24));

-- Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[25]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(25));

-- Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[26]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(26));

-- Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[27]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(27));

-- Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[28]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(28));

-- Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[29]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(29));

-- Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[30]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(30));

-- Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\mux2_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \exmux2_2|Z[31]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_mux2_out(31));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(0));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(1));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(2));

-- Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(3));

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(4));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(5));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(6));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(7));

-- Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(8));

-- Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(9));

-- Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(10));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(11));

-- Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(12));

-- Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(13));

-- Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(14));

-- Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(15));

-- Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(16));

-- Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(17));

-- Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(18));

-- Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(19));

-- Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(20));

-- Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(21));

-- Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(22));

-- Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(23));

-- Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(24));

-- Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(25));

-- Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(26));

-- Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(27));

-- Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(28));

-- Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(29));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(30));

-- Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCendwb[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \memwb_pipeline|PC4_shift_out\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCendwb(31));

-- Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxS0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sel_mux_pc[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxS0);

-- Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\muxS1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sel_mux_pc[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_muxS1);

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_0|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor0(6));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_0|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor0(5));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_0|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor0(4));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_0|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor0(3));

-- Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_0|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor0(2));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_0|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor0(1));

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_0|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor0(0));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_1|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor1(6));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_1|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor1(5));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_1|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor1(4));

-- Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_1|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor1(3));

-- Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_1|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor1(2));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_1|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor1(1));

-- Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_1|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor1(0));

-- Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_2|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor2(6));

-- Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_2|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor2(5));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_2|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor2(4));

-- Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_2|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor2(3));

-- Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_2|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor2(2));

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_2|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor2(1));

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_2|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor2(0));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_3|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor3(6));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_3|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor3(5));

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_3|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor3(4));

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_3|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor3(3));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_3|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor3(2));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_3|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor3(1));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_3|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor3(0));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor4[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_4|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor4(6));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor4[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_4|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor4(5));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor4[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_4|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor4(4));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor4[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_4|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor4(3));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor4[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_4|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor4(2));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor4[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_4|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor4(1));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor4[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_4|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor4(0));

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor5[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_5|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor5(6));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor5[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_5|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor5(5));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor5[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_5|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor5(4));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor5[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_5|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor5(3));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor5[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_5|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor5(2));

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor5[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_5|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor5(1));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor5[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_5|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor5(0));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor6[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_6|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor6(6));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor6[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_6|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor6(5));

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor6[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_6|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor6(4));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor6[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_6|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor6(3));

-- Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor6[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_6|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor6(2));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor6[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_6|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor6(1));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor6[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_6|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor6(0));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor7[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_7|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor7(6));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor7[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_7|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor7(5));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor7[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_7|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor7(4));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor7[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_7|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor7(3));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor7[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_7|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor7(2));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor7[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_7|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor7(1));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\saida_conversor7[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \conversor_7|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_saida_conversor7(0));
END structure;


