
*** Running vivado
    with args -log base.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat May  3 18:14:06 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source base.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/utils_1/imports/synth_1/base.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/utils_1/imports/synth_1/base.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top base -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Vivado_Tcl 4-1809] The reference checkpoint is from an old version of Vivado; A full resynthesis flow will be run
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 522844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1922.770 ; gain = 418.828 ; free physical = 80735 ; free virtual = 123234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base' [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/base.v:23]
INFO: [Synth 8-6157] synthesizing module 'design_4_wrapper' [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.gen/sources_1/bd/design_4/hdl/design_4_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_4' [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.gen/sources_1/bd/design_4/synth/design_4.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_4_clk_wiz_0_0' [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.runs/synth_1/.Xil/Vivado-522818-pop-os/realtime/design_4_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_4_clk_wiz_0_0' (0#1) [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.runs/synth_1/.Xil/Vivado-522818-pop-os/realtime/design_4_clk_wiz_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'locked' of module 'design_4_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.gen/sources_1/bd/design_4/synth/design_4.v:26]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_4_clk_wiz_0_0' has 4 connections declared, but only 3 given [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.gen/sources_1/bd/design_4/synth/design_4.v:26]
INFO: [Synth 8-6155] done synthesizing module 'design_4' (0#1) [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.gen/sources_1/bd/design_4/synth/design_4.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_4_wrapper' (0#1) [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.gen/sources_1/bd/design_4/hdl/design_4_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'spi_camera_axis_wrapper' [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/spi_camera_axis_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'yuv422_2_gray8' [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/yuv422_2_gray8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'yuv422_2_gray8' (0#1) [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/yuv422_2_gray8.v:23]
INFO: [Synth 8-6157] synthesizing module 'decimate' [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/decimate.v:23]
	Parameter ROW_MAX bound to: 96 - type: integer 
	Parameter COL_MAX bound to: 96 - type: integer 
	Parameter N_BYTES bound to: 4900 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decimate' (0#1) [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/decimate.v:23]
WARNING: [Synth 8-7071] port 'row' of module 'decimate' is unconnected for instance 'dec' [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/spi_camera_axis_wrapper.v:81]
WARNING: [Synth 8-7071] port 'col' of module 'decimate' is unconnected for instance 'dec' [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/spi_camera_axis_wrapper.v:81]
WARNING: [Synth 8-7023] instance 'dec' of module 'decimate' has 11 connections declared, but only 9 given [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/spi_camera_axis_wrapper.v:81]
INFO: [Synth 8-6157] synthesizing module 'spi_camera_controller' [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/imports/SPI-Controller/spi_camera_controller.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/imports/SPI-Controller/spi_camera_controller.v:218]
INFO: [Synth 8-638] synthesizing module 'SPI_MASTER' [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/spi_master.vhd:43]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQ bound to: 5000000 - type: integer 
	Parameter WORD_SIZE bound to: 8 - type: integer 
	Parameter SLAVE_COUNT bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'DIN_ADDR' ignored [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/spi_master.vhd:33]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/spi_master.vhd:52]
WARNING: [Synth 8-3919] null assignment ignored [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/spi_master.vhd:137]
WARNING: [Synth 8-3919] null assignment ignored [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/spi_master.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'SPI_MASTER' (0#1) [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/spi_master.vhd:43]
INFO: [Synth 8-6155] done synthesizing module 'spi_camera_controller' (0#1) [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/imports/SPI-Controller/spi_camera_controller.v:8]
INFO: [Synth 8-6157] synthesizing module 'spi_camera_stream_bridge' [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/spi_camera_stream_bridge.v:1]
	Parameter FIFO_DEPTH bound to: 4900 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_camera_stream_bridge' (0#1) [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/spi_camera_stream_bridge.v:1]
INFO: [Synth 8-6155] done synthesizing module 'spi_camera_axis_wrapper' (0#1) [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/spi_camera_axis_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce_pulse' [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/debounce_pulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce_pulse' (0#1) [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/debounce_pulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'base' (0#1) [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/new/base.v:23]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/imports/SPI-Controller/spi_camera_controller.v:205]
WARNING: [Synth 8-6014] Unused sequential element col_reg was removed.  [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/imports/SPI-Controller/spi_camera_controller.v:206]
WARNING: [Synth 8-7129] Port data_in_last in module decimate is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2004.707 ; gain = 500.766 ; free physical = 80734 ; free virtual = 123234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2016.582 ; gain = 512.641 ; free physical = 80734 ; free virtual = 123234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2016.582 ; gain = 512.641 ; free physical = 80734 ; free virtual = 123234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2016.582 ; gain = 0.000 ; free physical = 80734 ; free virtual = 123234
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.gen/sources_1/bd/design_4/ip/design_4_clk_wiz_0_0/design_4_clk_wiz_0_0/design_4_clk_wiz_0_0_in_context.xdc] for cell 'design_4/design_4_i/clk_wiz_0'
Finished Parsing XDC File [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.gen/sources_1/bd/design_4/ip/design_4_clk_wiz_0_0/design_4_clk_wiz_0_0/design_4_clk_wiz_0_0_in_context.xdc] for cell 'design_4/design_4_i/clk_wiz_0'
Parsing XDC File [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/constrs_1/new/master.xdc]
Finished Parsing XDC File [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/constrs_1/new/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/constrs_1/new/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.320 ; gain = 0.000 ; free physical = 80728 ; free virtual = 123229
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.320 ; gain = 0.000 ; free physical = 80728 ; free virtual = 123229
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2141.320 ; gain = 637.379 ; free physical = 80724 ; free virtual = 123225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2149.324 ; gain = 645.383 ; free physical = 80724 ; free virtual = 123225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.gen/sources_1/bd/design_4/ip/design_4_clk_wiz_0_0/design_4_clk_wiz_0_0/design_4_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.gen/sources_1/bd/design_4/ip/design_4_clk_wiz_0_0/design_4_clk_wiz_0_0/design_4_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_4/design_4_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_4/design_4_i/clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2149.324 ; gain = 645.383 ; free physical = 80724 ; free virtual = 123225
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'SPI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
              first_edge |                            00010 |                              001
             second_edge |                            00100 |                              010
            transmit_end |                            01000 |                              011
            transmit_gap |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'SPI_MASTER'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2149.324 ; gain = 645.383 ; free physical = 80722 ; free virtual = 123224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input   13 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---RAMs : 
	              38K Bit	(4900 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 36    
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_addr_buf_reg' and it is trimmed from '8' to '7' bits. [/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.srcs/sources_1/imports/SPI-Controller/spi_camera_controller.v:281]
WARNING: [Synth 8-6014] Unused sequential element spi_camera/bridge/fifo_data_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2149.324 ; gain = 645.383 ; free physical = 80687 ; free virtual = 123197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------------+--------------+---------------+----------------+
|Module Name           | RTL Object   | Depth x Width | Implemented As | 
+----------------------+--------------+---------------+----------------+
|spi_camera_controller | return_state | 128x1         | LUT            | 
+----------------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2172.324 ; gain = 668.383 ; free physical = 80608 ; free virtual = 123118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2215.371 ; gain = 711.430 ; free physical = 80569 ; free virtual = 123079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2223.379 ; gain = 719.438 ; free physical = 80553 ; free virtual = 123063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.191 ; gain = 856.250 ; free physical = 80443 ; free virtual = 122953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.191 ; gain = 856.250 ; free physical = 80443 ; free virtual = 122953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.191 ; gain = 856.250 ; free physical = 80443 ; free virtual = 122953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.191 ; gain = 856.250 ; free physical = 80443 ; free virtual = 122953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.191 ; gain = 856.250 ; free physical = 80443 ; free virtual = 122953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.191 ; gain = 856.250 ; free physical = 80443 ; free virtual = 122953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |design_4_clk_wiz_0_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |design_4_clk_wiz_0 |     1|
|2     |CARRY4             |    36|
|3     |LUT1               |    25|
|4     |LUT2               |    67|
|5     |LUT3               |    22|
|6     |LUT4               |    59|
|7     |LUT5               |    38|
|8     |LUT6               |   132|
|9     |MUXF7              |     1|
|10    |FDRE               |   215|
|11    |IBUF               |     2|
|12    |OBUF               |     4|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.191 ; gain = 856.250 ; free physical = 80443 ; free virtual = 122953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.191 ; gain = 731.512 ; free physical = 80443 ; free virtual = 122953
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.199 ; gain = 856.250 ; free physical = 80443 ; free virtual = 122953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.199 ; gain = 0.000 ; free physical = 80443 ; free virtual = 122953
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2416.219 ; gain = 0.000 ; free physical = 80516 ; free virtual = 123026
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bc0a0256
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2416.219 ; gain = 992.793 ; free physical = 80516 ; free virtual = 123026
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1566.205; main = 1566.205; forked = 268.934
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3095.152; main = 2416.223; forked = 945.824
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.230 ; gain = 0.000 ; free physical = 80515 ; free virtual = 123025
INFO: [Common 17-1381] The checkpoint '/home/petertso/Documents/753-FPGA/spi-controller-cmod-a7-2024.2/spi-controller-cmod-a7-2024.2.runs/synth_1/base.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file base_utilization_synth.rpt -pb base_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  3 18:14:24 2025...
