INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Vivado Projects/D_FLIP_FLOP/D_FLIP_FLOP.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FLIP_FLOP
INFO: [VRFC 10-311] analyzing module MUX21
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Vivado Projects/D_FLIP_FLOP/D_FLIP_FLOP.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
