module partsel_00466(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire signed [5:25] x4;
  wire [0:30] x5;
  wire signed [27:6] x6;
  wire [29:3] x7;
  wire [25:1] x8;
  wire [27:0] x9;
  wire signed [5:31] x10;
  wire signed [28:4] x11;
  wire [31:4] x12;
  wire [31:4] x13;
  wire [1:29] x14;
  wire [3:27] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [6:31] p0 = 318560606;
  localparam [7:24] p1 = 627978723;
  localparam [6:30] p2 = 240830337;
  localparam signed [0:30] p3 = 125693068;
  assign x4 = x1[15 + s2];
  assign x5 = ({2{x4[8 + s2]}} + p0[14 +: 2]);
  assign x6 = {(p3[31 + s3 -: 4] | (p1[18 + s1 +: 3] | x2)), (x3[16 -: 3] + x0[18 -: 1])};
  assign x7 = ({2{x4}} & p2);
  assign x8 = ({2{{2{{(x4[21 -: 1] & x4), (p3[22 -: 3] | p1[8 + s0 -: 7])}}}}} & ({2{((((x3[8] ^ p1) ^ p1) & x2[7 + s3]) - (x0[20 -: 3] ^ x2[12 + s2]))}} - (x6[11 + s1 +: 5] | ((p2[18] & x3[24 + s0 +: 2]) & x7))));
  assign x9 = p2[23 -: 2];
  assign x10 = p3[8 +: 2];
  assign x11 = (x5[19 +: 2] + {2{x3[5 + s1 +: 1]}});
  assign x12 = p2[9 + s3 -: 5];
  assign x13 = ((((!ctrl[2] || !ctrl[3] || ctrl[1] ? (ctrl[1] || !ctrl[2] || !ctrl[1] ? p3[6 + s3] : p3) : ((x11 + p1[4 + s3 +: 2]) & p0)) | x4[17 + s0]) | {(x0[2 + s1 +: 5] & (x9[8 + s1 +: 6] | p1)), x9}) - p1[9 + s1 -: 8]);
  assign x14 = {{(p1[15] - ((p1[22 -: 3] ^ p2[0 + s0 -: 5]) | {(p0[19 +: 2] & ((p2[15 + s0] | p1) & p0)), x12[12 +: 2]})), p3}, x0[10 + s1]};
  assign x15 = x5[18];
  assign y0 = (p0[13 + s2 +: 2] | (((p2[15 -: 2] & p3[5 + s2]) & p2) & ({2{(x0[14] | (p3[23] & p3))}} ^ {x6[20 + s0 +: 6], x7[14 +: 4]})));
  assign y1 = {2{{({2{x11[20 -: 3]}} & x0[8]), x8}}};
  assign y2 = ((p1[11 + s3 +: 3] | (ctrl[2] || ctrl[0] || !ctrl[3] ? x3[14 + s2] : x5[18 -: 1])) | p1);
  assign y3 = {2{x4[14 -: 4]}};
endmodule
