#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a3b180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a3b310 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a2d2d0 .functor NOT 1, L_0x1a8f870, C4<0>, C4<0>, C4<0>;
L_0x1a8f650 .functor XOR 2, L_0x1a8f4f0, L_0x1a8f5b0, C4<00>, C4<00>;
L_0x1a8f760 .functor XOR 2, L_0x1a8f650, L_0x1a8f6c0, C4<00>, C4<00>;
v0x1a897e0_0 .net *"_ivl_10", 1 0, L_0x1a8f6c0;  1 drivers
v0x1a898e0_0 .net *"_ivl_12", 1 0, L_0x1a8f760;  1 drivers
v0x1a899c0_0 .net *"_ivl_2", 1 0, L_0x1a8cba0;  1 drivers
v0x1a89a80_0 .net *"_ivl_4", 1 0, L_0x1a8f4f0;  1 drivers
v0x1a89b60_0 .net *"_ivl_6", 1 0, L_0x1a8f5b0;  1 drivers
v0x1a89c90_0 .net *"_ivl_8", 1 0, L_0x1a8f650;  1 drivers
v0x1a89d70_0 .net "a", 0 0, v0x1a85a30_0;  1 drivers
v0x1a89e10_0 .net "b", 0 0, v0x1a85ad0_0;  1 drivers
v0x1a89eb0_0 .net "c", 0 0, v0x1a85b70_0;  1 drivers
v0x1a89f50_0 .var "clk", 0 0;
v0x1a89ff0_0 .net "d", 0 0, v0x1a85cb0_0;  1 drivers
v0x1a8a090_0 .net "out_pos_dut", 0 0, L_0x1a8f200;  1 drivers
v0x1a8a130_0 .net "out_pos_ref", 0 0, L_0x1a8b660;  1 drivers
v0x1a8a1d0_0 .net "out_sop_dut", 0 0, L_0x1a8c5c0;  1 drivers
v0x1a8a270_0 .net "out_sop_ref", 0 0, L_0x1a601e0;  1 drivers
v0x1a8a310_0 .var/2u "stats1", 223 0;
v0x1a8a3b0_0 .var/2u "strobe", 0 0;
v0x1a8a450_0 .net "tb_match", 0 0, L_0x1a8f870;  1 drivers
v0x1a8a520_0 .net "tb_mismatch", 0 0, L_0x1a2d2d0;  1 drivers
v0x1a8a5c0_0 .net "wavedrom_enable", 0 0, v0x1a85f80_0;  1 drivers
v0x1a8a690_0 .net "wavedrom_title", 511 0, v0x1a86020_0;  1 drivers
L_0x1a8cba0 .concat [ 1 1 0 0], L_0x1a8b660, L_0x1a601e0;
L_0x1a8f4f0 .concat [ 1 1 0 0], L_0x1a8b660, L_0x1a601e0;
L_0x1a8f5b0 .concat [ 1 1 0 0], L_0x1a8f200, L_0x1a8c5c0;
L_0x1a8f6c0 .concat [ 1 1 0 0], L_0x1a8b660, L_0x1a601e0;
L_0x1a8f870 .cmp/eeq 2, L_0x1a8cba0, L_0x1a8f760;
S_0x1a3b4a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a3b310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a2d6b0 .functor AND 1, v0x1a85b70_0, v0x1a85cb0_0, C4<1>, C4<1>;
L_0x1a2da90 .functor NOT 1, v0x1a85a30_0, C4<0>, C4<0>, C4<0>;
L_0x1a2de70 .functor NOT 1, v0x1a85ad0_0, C4<0>, C4<0>, C4<0>;
L_0x1a2e0f0 .functor AND 1, L_0x1a2da90, L_0x1a2de70, C4<1>, C4<1>;
L_0x1a45d90 .functor AND 1, L_0x1a2e0f0, v0x1a85b70_0, C4<1>, C4<1>;
L_0x1a601e0 .functor OR 1, L_0x1a2d6b0, L_0x1a45d90, C4<0>, C4<0>;
L_0x1a8aae0 .functor NOT 1, v0x1a85ad0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8ab50 .functor OR 1, L_0x1a8aae0, v0x1a85cb0_0, C4<0>, C4<0>;
L_0x1a8ac60 .functor AND 1, v0x1a85b70_0, L_0x1a8ab50, C4<1>, C4<1>;
L_0x1a8ad20 .functor NOT 1, v0x1a85a30_0, C4<0>, C4<0>, C4<0>;
L_0x1a8adf0 .functor OR 1, L_0x1a8ad20, v0x1a85ad0_0, C4<0>, C4<0>;
L_0x1a8ae60 .functor AND 1, L_0x1a8ac60, L_0x1a8adf0, C4<1>, C4<1>;
L_0x1a8afe0 .functor NOT 1, v0x1a85ad0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8b050 .functor OR 1, L_0x1a8afe0, v0x1a85cb0_0, C4<0>, C4<0>;
L_0x1a8af70 .functor AND 1, v0x1a85b70_0, L_0x1a8b050, C4<1>, C4<1>;
L_0x1a8b1e0 .functor NOT 1, v0x1a85a30_0, C4<0>, C4<0>, C4<0>;
L_0x1a8b2e0 .functor OR 1, L_0x1a8b1e0, v0x1a85cb0_0, C4<0>, C4<0>;
L_0x1a8b3a0 .functor AND 1, L_0x1a8af70, L_0x1a8b2e0, C4<1>, C4<1>;
L_0x1a8b550 .functor XNOR 1, L_0x1a8ae60, L_0x1a8b3a0, C4<0>, C4<0>;
v0x1a2cc00_0 .net *"_ivl_0", 0 0, L_0x1a2d6b0;  1 drivers
v0x1a2d000_0 .net *"_ivl_12", 0 0, L_0x1a8aae0;  1 drivers
v0x1a2d3e0_0 .net *"_ivl_14", 0 0, L_0x1a8ab50;  1 drivers
v0x1a2d7c0_0 .net *"_ivl_16", 0 0, L_0x1a8ac60;  1 drivers
v0x1a2dba0_0 .net *"_ivl_18", 0 0, L_0x1a8ad20;  1 drivers
v0x1a2df80_0 .net *"_ivl_2", 0 0, L_0x1a2da90;  1 drivers
v0x1a2e200_0 .net *"_ivl_20", 0 0, L_0x1a8adf0;  1 drivers
v0x1a83fa0_0 .net *"_ivl_24", 0 0, L_0x1a8afe0;  1 drivers
v0x1a84080_0 .net *"_ivl_26", 0 0, L_0x1a8b050;  1 drivers
v0x1a84160_0 .net *"_ivl_28", 0 0, L_0x1a8af70;  1 drivers
v0x1a84240_0 .net *"_ivl_30", 0 0, L_0x1a8b1e0;  1 drivers
v0x1a84320_0 .net *"_ivl_32", 0 0, L_0x1a8b2e0;  1 drivers
v0x1a84400_0 .net *"_ivl_36", 0 0, L_0x1a8b550;  1 drivers
L_0x7f9a17448018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a844c0_0 .net *"_ivl_38", 0 0, L_0x7f9a17448018;  1 drivers
v0x1a845a0_0 .net *"_ivl_4", 0 0, L_0x1a2de70;  1 drivers
v0x1a84680_0 .net *"_ivl_6", 0 0, L_0x1a2e0f0;  1 drivers
v0x1a84760_0 .net *"_ivl_8", 0 0, L_0x1a45d90;  1 drivers
v0x1a84840_0 .net "a", 0 0, v0x1a85a30_0;  alias, 1 drivers
v0x1a84900_0 .net "b", 0 0, v0x1a85ad0_0;  alias, 1 drivers
v0x1a849c0_0 .net "c", 0 0, v0x1a85b70_0;  alias, 1 drivers
v0x1a84a80_0 .net "d", 0 0, v0x1a85cb0_0;  alias, 1 drivers
v0x1a84b40_0 .net "out_pos", 0 0, L_0x1a8b660;  alias, 1 drivers
v0x1a84c00_0 .net "out_sop", 0 0, L_0x1a601e0;  alias, 1 drivers
v0x1a84cc0_0 .net "pos0", 0 0, L_0x1a8ae60;  1 drivers
v0x1a84d80_0 .net "pos1", 0 0, L_0x1a8b3a0;  1 drivers
L_0x1a8b660 .functor MUXZ 1, L_0x7f9a17448018, L_0x1a8ae60, L_0x1a8b550, C4<>;
S_0x1a84f00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a3b310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a85a30_0 .var "a", 0 0;
v0x1a85ad0_0 .var "b", 0 0;
v0x1a85b70_0 .var "c", 0 0;
v0x1a85c10_0 .net "clk", 0 0, v0x1a89f50_0;  1 drivers
v0x1a85cb0_0 .var "d", 0 0;
v0x1a85da0_0 .var/2u "fail", 0 0;
v0x1a85e40_0 .var/2u "fail1", 0 0;
v0x1a85ee0_0 .net "tb_match", 0 0, L_0x1a8f870;  alias, 1 drivers
v0x1a85f80_0 .var "wavedrom_enable", 0 0;
v0x1a86020_0 .var "wavedrom_title", 511 0;
E_0x1a39af0/0 .event negedge, v0x1a85c10_0;
E_0x1a39af0/1 .event posedge, v0x1a85c10_0;
E_0x1a39af0 .event/or E_0x1a39af0/0, E_0x1a39af0/1;
S_0x1a85230 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a84f00;
 .timescale -12 -12;
v0x1a85470_0 .var/2s "i", 31 0;
E_0x1a39990 .event posedge, v0x1a85c10_0;
S_0x1a85570 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a84f00;
 .timescale -12 -12;
v0x1a85770_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a85850 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a84f00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a86200 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a3b310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a8b810 .functor NOT 1, v0x1a85ad0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8b9b0 .functor AND 1, v0x1a85a30_0, L_0x1a8b810, C4<1>, C4<1>;
L_0x1a8ba90 .functor NOT 1, v0x1a85b70_0, C4<0>, C4<0>, C4<0>;
L_0x1a8bc10 .functor AND 1, L_0x1a8b9b0, L_0x1a8ba90, C4<1>, C4<1>;
L_0x1a8bd50 .functor NOT 1, v0x1a85cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8bed0 .functor AND 1, L_0x1a8bc10, L_0x1a8bd50, C4<1>, C4<1>;
L_0x1a8c020 .functor NOT 1, v0x1a85a30_0, C4<0>, C4<0>, C4<0>;
L_0x1a8c1a0 .functor AND 1, L_0x1a8c020, v0x1a85ad0_0, C4<1>, C4<1>;
L_0x1a8c2b0 .functor AND 1, L_0x1a8c1a0, v0x1a85b70_0, C4<1>, C4<1>;
L_0x1a8c370 .functor AND 1, L_0x1a8c2b0, v0x1a85cb0_0, C4<1>, C4<1>;
L_0x1a8c490 .functor OR 1, L_0x1a8bed0, L_0x1a8c370, C4<0>, C4<0>;
L_0x1a8c550 .functor AND 1, v0x1a85a30_0, v0x1a85ad0_0, C4<1>, C4<1>;
L_0x1a8c630 .functor AND 1, L_0x1a8c550, v0x1a85b70_0, C4<1>, C4<1>;
L_0x1a8c6f0 .functor AND 1, L_0x1a8c630, v0x1a85cb0_0, C4<1>, C4<1>;
L_0x1a8c5c0 .functor OR 1, L_0x1a8c490, L_0x1a8c6f0, C4<0>, C4<0>;
L_0x1a8c920 .functor NOT 1, v0x1a85a30_0, C4<0>, C4<0>, C4<0>;
L_0x1a8ca20 .functor NOT 1, v0x1a85ad0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8ca90 .functor OR 1, L_0x1a8c920, L_0x1a8ca20, C4<0>, C4<0>;
L_0x1a8cc40 .functor NOT 1, v0x1a85a30_0, C4<0>, C4<0>, C4<0>;
L_0x1a8ccb0 .functor NOT 1, v0x1a85b70_0, C4<0>, C4<0>, C4<0>;
L_0x1a8cdd0 .functor OR 1, L_0x1a8cc40, L_0x1a8ccb0, C4<0>, C4<0>;
L_0x1a8cee0 .functor AND 1, L_0x1a8ca90, L_0x1a8cdd0, C4<1>, C4<1>;
L_0x1a8d0b0 .functor NOT 1, v0x1a85a30_0, C4<0>, C4<0>, C4<0>;
L_0x1a8d120 .functor NOT 1, v0x1a85cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8d260 .functor OR 1, L_0x1a8d0b0, L_0x1a8d120, C4<0>, C4<0>;
L_0x1a8d370 .functor AND 1, L_0x1a8cee0, L_0x1a8d260, C4<1>, C4<1>;
L_0x1a8d560 .functor NOT 1, v0x1a85ad0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8d5d0 .functor OR 1, v0x1a85a30_0, L_0x1a8d560, C4<0>, C4<0>;
L_0x1a8d780 .functor NOT 1, v0x1a85b70_0, C4<0>, C4<0>, C4<0>;
L_0x1a8d7f0 .functor OR 1, L_0x1a8d5d0, L_0x1a8d780, C4<0>, C4<0>;
L_0x1a8da00 .functor NOT 1, v0x1a85cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8da70 .functor OR 1, L_0x1a8d7f0, L_0x1a8da00, C4<0>, C4<0>;
L_0x1a8dc90 .functor AND 1, L_0x1a8d370, L_0x1a8da70, C4<1>, C4<1>;
L_0x1a8dda0 .functor OR 1, v0x1a85a30_0, v0x1a85ad0_0, C4<0>, C4<0>;
L_0x1a8df30 .functor NOT 1, v0x1a85b70_0, C4<0>, C4<0>, C4<0>;
L_0x1a8dfa0 .functor OR 1, L_0x1a8dda0, L_0x1a8df30, C4<0>, C4<0>;
L_0x1a8e1e0 .functor NOT 1, v0x1a85cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8e250 .functor OR 1, L_0x1a8dfa0, L_0x1a8e1e0, C4<0>, C4<0>;
L_0x1a8e0b0 .functor AND 1, L_0x1a8dc90, L_0x1a8e250, C4<1>, C4<1>;
L_0x1a8e4a0 .functor OR 1, v0x1a85a30_0, v0x1a85ad0_0, C4<0>, C4<0>;
L_0x1a8e660 .functor OR 1, L_0x1a8e4a0, v0x1a85b70_0, C4<0>, C4<0>;
L_0x1a8e720 .functor NOT 1, v0x1a85cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8e8f0 .functor OR 1, L_0x1a8e660, L_0x1a8e720, C4<0>, C4<0>;
L_0x1a8ea00 .functor AND 1, L_0x1a8e0b0, L_0x1a8e8f0, C4<1>, C4<1>;
L_0x1a8ec80 .functor OR 1, v0x1a85a30_0, v0x1a85ad0_0, C4<0>, C4<0>;
L_0x1a8ef00 .functor OR 1, L_0x1a8ec80, v0x1a85b70_0, C4<0>, C4<0>;
L_0x1a8f140 .functor OR 1, L_0x1a8ef00, v0x1a85cb0_0, C4<0>, C4<0>;
L_0x1a8f200 .functor AND 1, L_0x1a8ea00, L_0x1a8f140, C4<1>, C4<1>;
v0x1a863c0_0 .net *"_ivl_0", 0 0, L_0x1a8b810;  1 drivers
v0x1a864a0_0 .net *"_ivl_10", 0 0, L_0x1a8bed0;  1 drivers
v0x1a86580_0 .net *"_ivl_12", 0 0, L_0x1a8c020;  1 drivers
v0x1a86670_0 .net *"_ivl_14", 0 0, L_0x1a8c1a0;  1 drivers
v0x1a86750_0 .net *"_ivl_16", 0 0, L_0x1a8c2b0;  1 drivers
v0x1a86880_0 .net *"_ivl_18", 0 0, L_0x1a8c370;  1 drivers
v0x1a86960_0 .net *"_ivl_2", 0 0, L_0x1a8b9b0;  1 drivers
v0x1a86a40_0 .net *"_ivl_20", 0 0, L_0x1a8c490;  1 drivers
v0x1a86b20_0 .net *"_ivl_22", 0 0, L_0x1a8c550;  1 drivers
v0x1a86c90_0 .net *"_ivl_24", 0 0, L_0x1a8c630;  1 drivers
v0x1a86d70_0 .net *"_ivl_26", 0 0, L_0x1a8c6f0;  1 drivers
v0x1a86e50_0 .net *"_ivl_30", 0 0, L_0x1a8c920;  1 drivers
v0x1a86f30_0 .net *"_ivl_32", 0 0, L_0x1a8ca20;  1 drivers
v0x1a87010_0 .net *"_ivl_34", 0 0, L_0x1a8ca90;  1 drivers
v0x1a870f0_0 .net *"_ivl_36", 0 0, L_0x1a8cc40;  1 drivers
v0x1a871d0_0 .net *"_ivl_38", 0 0, L_0x1a8ccb0;  1 drivers
v0x1a872b0_0 .net *"_ivl_4", 0 0, L_0x1a8ba90;  1 drivers
v0x1a874a0_0 .net *"_ivl_40", 0 0, L_0x1a8cdd0;  1 drivers
v0x1a87580_0 .net *"_ivl_42", 0 0, L_0x1a8cee0;  1 drivers
v0x1a87660_0 .net *"_ivl_44", 0 0, L_0x1a8d0b0;  1 drivers
v0x1a87740_0 .net *"_ivl_46", 0 0, L_0x1a8d120;  1 drivers
v0x1a87820_0 .net *"_ivl_48", 0 0, L_0x1a8d260;  1 drivers
v0x1a87900_0 .net *"_ivl_50", 0 0, L_0x1a8d370;  1 drivers
v0x1a879e0_0 .net *"_ivl_52", 0 0, L_0x1a8d560;  1 drivers
v0x1a87ac0_0 .net *"_ivl_54", 0 0, L_0x1a8d5d0;  1 drivers
v0x1a87ba0_0 .net *"_ivl_56", 0 0, L_0x1a8d780;  1 drivers
v0x1a87c80_0 .net *"_ivl_58", 0 0, L_0x1a8d7f0;  1 drivers
v0x1a87d60_0 .net *"_ivl_6", 0 0, L_0x1a8bc10;  1 drivers
v0x1a87e40_0 .net *"_ivl_60", 0 0, L_0x1a8da00;  1 drivers
v0x1a87f20_0 .net *"_ivl_62", 0 0, L_0x1a8da70;  1 drivers
v0x1a88000_0 .net *"_ivl_64", 0 0, L_0x1a8dc90;  1 drivers
v0x1a880e0_0 .net *"_ivl_66", 0 0, L_0x1a8dda0;  1 drivers
v0x1a881c0_0 .net *"_ivl_68", 0 0, L_0x1a8df30;  1 drivers
v0x1a884b0_0 .net *"_ivl_70", 0 0, L_0x1a8dfa0;  1 drivers
v0x1a88590_0 .net *"_ivl_72", 0 0, L_0x1a8e1e0;  1 drivers
v0x1a88670_0 .net *"_ivl_74", 0 0, L_0x1a8e250;  1 drivers
v0x1a88750_0 .net *"_ivl_76", 0 0, L_0x1a8e0b0;  1 drivers
v0x1a88830_0 .net *"_ivl_78", 0 0, L_0x1a8e4a0;  1 drivers
v0x1a88910_0 .net *"_ivl_8", 0 0, L_0x1a8bd50;  1 drivers
v0x1a889f0_0 .net *"_ivl_80", 0 0, L_0x1a8e660;  1 drivers
v0x1a88ad0_0 .net *"_ivl_82", 0 0, L_0x1a8e720;  1 drivers
v0x1a88bb0_0 .net *"_ivl_84", 0 0, L_0x1a8e8f0;  1 drivers
v0x1a88c90_0 .net *"_ivl_86", 0 0, L_0x1a8ea00;  1 drivers
v0x1a88d70_0 .net *"_ivl_88", 0 0, L_0x1a8ec80;  1 drivers
v0x1a88e50_0 .net *"_ivl_90", 0 0, L_0x1a8ef00;  1 drivers
v0x1a88f30_0 .net *"_ivl_92", 0 0, L_0x1a8f140;  1 drivers
v0x1a89010_0 .net "a", 0 0, v0x1a85a30_0;  alias, 1 drivers
v0x1a890b0_0 .net "b", 0 0, v0x1a85ad0_0;  alias, 1 drivers
v0x1a891a0_0 .net "c", 0 0, v0x1a85b70_0;  alias, 1 drivers
v0x1a89290_0 .net "d", 0 0, v0x1a85cb0_0;  alias, 1 drivers
v0x1a89380_0 .net "out_pos", 0 0, L_0x1a8f200;  alias, 1 drivers
v0x1a89440_0 .net "out_sop", 0 0, L_0x1a8c5c0;  alias, 1 drivers
S_0x1a895c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a3b310;
 .timescale -12 -12;
E_0x1a229f0 .event anyedge, v0x1a8a3b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a8a3b0_0;
    %nor/r;
    %assign/vec4 v0x1a8a3b0_0, 0;
    %wait E_0x1a229f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a84f00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a85da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a85e40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a84f00;
T_4 ;
    %wait E_0x1a39af0;
    %load/vec4 v0x1a85ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a85da0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a84f00;
T_5 ;
    %wait E_0x1a39990;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a85cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85ad0_0, 0;
    %assign/vec4 v0x1a85a30_0, 0;
    %wait E_0x1a39990;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a85cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85ad0_0, 0;
    %assign/vec4 v0x1a85a30_0, 0;
    %wait E_0x1a39990;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a85cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85ad0_0, 0;
    %assign/vec4 v0x1a85a30_0, 0;
    %wait E_0x1a39990;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a85cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85ad0_0, 0;
    %assign/vec4 v0x1a85a30_0, 0;
    %wait E_0x1a39990;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a85cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85ad0_0, 0;
    %assign/vec4 v0x1a85a30_0, 0;
    %wait E_0x1a39990;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a85cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85ad0_0, 0;
    %assign/vec4 v0x1a85a30_0, 0;
    %wait E_0x1a39990;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a85cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85ad0_0, 0;
    %assign/vec4 v0x1a85a30_0, 0;
    %wait E_0x1a39990;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a85cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85ad0_0, 0;
    %assign/vec4 v0x1a85a30_0, 0;
    %wait E_0x1a39990;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a85cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85ad0_0, 0;
    %assign/vec4 v0x1a85a30_0, 0;
    %wait E_0x1a39990;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a85cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85ad0_0, 0;
    %assign/vec4 v0x1a85a30_0, 0;
    %wait E_0x1a39990;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a85cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85ad0_0, 0;
    %assign/vec4 v0x1a85a30_0, 0;
    %wait E_0x1a39990;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a85cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85ad0_0, 0;
    %assign/vec4 v0x1a85a30_0, 0;
    %wait E_0x1a39990;
    %load/vec4 v0x1a85da0_0;
    %store/vec4 v0x1a85e40_0, 0, 1;
    %fork t_1, S_0x1a85230;
    %jmp t_0;
    .scope S_0x1a85230;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a85470_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a85470_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a39990;
    %load/vec4 v0x1a85470_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a85cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85ad0_0, 0;
    %assign/vec4 v0x1a85a30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a85470_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a85470_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a84f00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a39af0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a85cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a85ad0_0, 0;
    %assign/vec4 v0x1a85a30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a85da0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a85e40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a3b310;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a89f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a8a3b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a3b310;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a89f50_0;
    %inv;
    %store/vec4 v0x1a89f50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a3b310;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a85c10_0, v0x1a8a520_0, v0x1a89d70_0, v0x1a89e10_0, v0x1a89eb0_0, v0x1a89ff0_0, v0x1a8a270_0, v0x1a8a1d0_0, v0x1a8a130_0, v0x1a8a090_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a3b310;
T_9 ;
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a3b310;
T_10 ;
    %wait E_0x1a39af0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a8a310_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8a310_0, 4, 32;
    %load/vec4 v0x1a8a450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8a310_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a8a310_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8a310_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a8a270_0;
    %load/vec4 v0x1a8a270_0;
    %load/vec4 v0x1a8a1d0_0;
    %xor;
    %load/vec4 v0x1a8a270_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8a310_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8a310_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a8a130_0;
    %load/vec4 v0x1a8a130_0;
    %load/vec4 v0x1a8a090_0;
    %xor;
    %load/vec4 v0x1a8a130_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8a310_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a8a310_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a8a310_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/ece241_2013_q2/iter0/response0/top_module.sv";
