--------------- Build Started: 06/01/2020 13:48:52 Project: ASSIGNMENT_finale_4, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\indya\AppData\Local\Cypress Semiconductor\PSoC Creator\4.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\indya\Desktop\master\FINAL_ASSIGNMENT_group4\ASSIGNMENT_finale_4.cydsn\ASSIGNMENT_finale_4.cyprj -d CY8C5888LTI-LP097 -s C:\Users\indya\Desktop\master\FINAL_ASSIGNMENT_group4\ASSIGNMENT_finale_4.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Info: plm.M0038: The pin named pin_INT_ACC(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Analog Placement...
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 06/01/2020 13:49:04 ---------------
