Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  4 18:16:10 2020
| Host         : DESKTOP-JLICD6R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xczu9eg
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   810 |
| Unused register locations in slices containing registers |   786 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           13 |
|      2 |           47 |
|      3 |           29 |
|      4 |          101 |
|      5 |           24 |
|      6 |           26 |
|      7 |            8 |
|      8 |           58 |
|      9 |           12 |
|     10 |           74 |
|     11 |            8 |
|     12 |           21 |
|     13 |            7 |
|     14 |            6 |
|     15 |            7 |
|    16+ |          369 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1990 |          511 |
| No           | No                    | Yes                    |             488 |          146 |
| No           | Yes                   | No                     |             858 |          367 |
| Yes          | No                    | No                     |            9174 |         1841 |
| Yes          | No                    | Yes                    |           18268 |         2542 |
| Yes          | Yes                   | No                     |            3860 |          984 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                                                Enable Signal                                                                                                                                               |                                                                                                                    Set/Reset Signal                                                                                                                    | Slice Load Count | Bel Load Count |
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                  |                1 |              1 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                   |                1 |              1 |
|  syspll_0/inst/clk_out2                 | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                   |                1 |              1 |
|  syspll_0/inst/clk_out2                 | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                  | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                   |                1 |              1 |
|  syspll_0/inst/clk_out2                 | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                            |                1 |              1 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                   |                1 |              1 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                   |                1 |              1 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i[127]_i_1_n_0                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              1 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              1 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              2 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                 |                2 |              2 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                       |                1 |              2 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                       |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                            |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                    | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                     |                2 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                            |                2 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0                                                                                                   |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg[0]                                                                                                                                     |                1 |              2 |
|  syspll_0/inst/clk_out1                 | delay_1                                                                                                                                                                                                                                                                                                    | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0                                                                                                   |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/axi_awready0                                                                                                                                                                                                         | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              2 |
|  clk_wiz_0/inst/clk_out1                | afcdac_if_0/r_dac_ld[1]_i_1_n_0                                                                                                                                                                                                                                                                            | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/axi_arready0                                                                                                                                                                                                         | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                            |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Out_BRAM_Ctrl_0/FSM_sequential_STATE[1]_i_1_n_0                                                                                                                                                                                                                                             | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                        | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                      | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                       |                1 |              2 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                1 |              2 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                            |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/PSS_FSM_0/FSM_sequential_STATE[1]_i_1__0_n_0                                                                                                                                                                                                                                                | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                1 |              2 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                        | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                      | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              2 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/E[0]                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                              |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                    | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                     |                1 |              2 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_1[0]                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                    | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                     |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Out_BRAM_Ctrl_0/buf_sel                                                                                                                                                                                                                                                                     | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                1 |              2 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0                                                                                                   |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                        | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                            |                2 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                    | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                     |                1 |              2 |
|  syspll_0/inst/clk_out2                 | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                  |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                      | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  syspll_0/inst/clk_out1                 | delay_2                                                                                                                                                                                                                                                                                                    | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                      | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | vio_0/inst/PROBE_OUT_WIDTH_INST/SS[0]                                                                                                                                                                                                                  |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                        | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              2 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0                                                                                                   |                1 |              2 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                              |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                |                1 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                          | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              3 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Seq_BRAM_Ctrl_0/STATE0                                                                                                                                                                                                                                                                      | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                2 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                          | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                          | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                                                                                                      | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                                                                                                      | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                          | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                                                                                                      | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                                                                                                      | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              3 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                1 |              3 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0][0]                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                2 |              3 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                1 |              3 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                |                1 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                        |                2 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                   | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                        |                1 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              3 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                |                1 |              3 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                 | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                  | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]                                                                                                | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[41][0]                                                                                               | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[57][0]                                                                                               | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                   |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                   |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                   |                2 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                  |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                  |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                  |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                 |                2 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                  |                2 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                   |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[17][0]                                                                                               | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[25][0]                                                                                               | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0]                                                                                               | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Seq_BRAM_Ctrl_0/count                                                                                                                                                                                                                                                                       | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                    | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                         |                2 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                    | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                        | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                   |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                    | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                         |                2 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                        | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                   |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                                                               |                4 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                     |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                    | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                         |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                  |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                   |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[33][0]                                                                                               | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                   |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                            |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                        | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                            |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                            |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                         | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                     |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                            |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                    | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                         |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                    |                2 |              4 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                2 |              4 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                4 |              4 |
|  clk_wiz_0/inst/clk_out1                | vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                              |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                | vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                        | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              4 |
|  clk_wiz_0/inst/clk_out1                | vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                                                                                              | vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                | vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                                                                                              | vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                          |                3 |              4 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                4 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                   |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[32][0]                                                                                                                                                             | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                                                               |                3 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                   |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              4 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                4 |              4 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                4 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[27]_0[0]                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                                             | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                             |                2 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11]_0[0]                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                                                               |                4 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[1][0]                                                                                                | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                        |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[4].w_issuing_cnt_reg[35]_0[0]                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                 |                1 |              4 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                                                               |                4 |              4 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                                        |                3 |              5 |
|  clk_wiz_0/inst/clk_out2                | afcdac_if_0/rpi_cnt                                                                                                                                                                                                                                                                                        | afcdac_if_0/rpi_cnt[4]_i_1_n_0                                                                                                                                                                                                                         |                2 |              5 |
|  clk_wiz_0/inst/clk_out2                | fpga_tx_0/rpi_cnt[4]_i_2_n_0                                                                                                                                                                                                                                                                               | fpga_tx_0/rpi_cnt[4]_i_1_n_0                                                                                                                                                                                                                           |                1 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              5 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Out_BRAM_Ctrl_0/enb_1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                3 |              5 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Out_BRAM_Ctrl_0/enb_3                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                3 |              5 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Out_BRAM_Ctrl_0/enb_2                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                2 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                               |                                                                                                                                                                                                                                                        |                4 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_ready_d_reg[0]                                                                                                                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg                                                                    |                1 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg_0                                                                                                                       | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg                                                                     |                1 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[1]                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                            |                3 |              5 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | vio_0/inst/DECODER_INST/Read_int_i_5                                                                                                                                                                                                                   |                1 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[1]                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                            |                1 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[1]                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                            |                3 |              5 |
|  clk_wiz_0/inst/clk_out1                | afcdac_if_0/dac_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                             | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                2 |              5 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Out_BRAM_Ctrl_0/accumulation_count[4]_i_1__0_n_0                                                                                                                                                                                                                                            | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                2 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                        |                2 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                       | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                        |                3 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                        |                3 |              5 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              6 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                        |                1 |              6 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                           |                1 |              6 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              6 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              6 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              6 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              6 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              6 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_2[0]                                                                                                                                                             | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              6 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Seq_BRAM_Ctrl_0/accumulation_count[5]_i_1_n_0                                                                                                                                                                                                                                               | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                3 |              6 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |              6 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              6 |
|  syspll_0/inst/clk_out2                 | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                                                         | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                               |                2 |              6 |
|  syspll_0/inst/clk_out2                 |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                          |                3 |              6 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                           | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                            |                2 |              6 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                      | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              6 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              6 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              6 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              6 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              6 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              6 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                1 |              6 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                  |                1 |              7 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                          |                1 |              7 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[3]                                                                                                                                                                                |                4 |              7 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Seq_BRAM_Ctrl_0/seq[6]_i_1_n_0                                                                                                                                                                                                                                                              | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                2 |              7 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                  |                2 |              7 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Seq_BRAM_Ctrl_0/addrb_reg                                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                4 |              7 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                           |                3 |              7 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[55]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[63]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg1[55]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg1[39]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg2[47]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_int_reg_0[0]                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg2[39]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                 |                1 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg1[63]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              8 |
|  syspll_0/inst/clk_out2                 | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                                                         | fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                    |                4 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/GEN_AWREADY.axi_awready_int_reg[0]                                                                                               | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[63]_i_2_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[63]_i_1_n_0                                                                                                                                             |                2 |              8 |
|  syspll_0/inst/clk_out2                 | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                                                         | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_0                                                                                                                                        |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                        |                1 |              8 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                 |                1 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg1[47]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |              8 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                                  |                4 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                 | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_int_reg_0[0]                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[39]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[63]_i_1_n_0                                                                                                                                             |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[63]_i_1_n_0                                                                                                                                             |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/GEN_AWREADY.axi_awready_int_reg[0]                                                                                               | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                1 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                5 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_int_reg_0[0]                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/GEN_AWREADY.axi_awready_int_reg[0]                                                                                               | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[63]_i_1_n_0                                                                                                                                             |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_int_reg_0[0]                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                   |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                5 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/p_1_in[47]                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                     |                1 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/p_1_in[39]                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                             |                1 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg2[63]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                2 |              8 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                5 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg2[55]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/p_1_in[55]                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/GEN_AWREADY.axi_awready_int_reg[0]                                                                                               | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[47]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[63]_i_1_n_0                                                                                                                                             |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[63]_i_1_n_0                                                                                                                                             |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg0[63]_i_1_n_0                                                                                                                                             |                2 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/p_1_in[63]                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |              8 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                        |                2 |              9 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                        |                1 |              9 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                        |                2 |              9 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                        |                3 |              9 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                          | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                  |                3 |              9 |
|  syspll_0/inst/clk_out1                 |                                                                                                                                                                                                                                                                                                            | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                3 |              9 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                        |                1 |              9 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                        |                1 |              9 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                        |                3 |              9 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                        |                1 |              9 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                        |                3 |              9 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                        |                1 |              9 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[222][4]_i_1__0_n_0                                                                                                                                                                                                                                               | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                8 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[223][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                8 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[224][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                5 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[207][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                6 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[30][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                8 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                            |                4 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[72][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                8 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[95][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                6 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                        |                7 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                            |                4 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                        |                4 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[95][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               10 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[0][4]_i_1_n_0                                                                                                                                                                                                                                                    | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                4 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[159][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                8 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[225][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                5 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[223][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                4 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[191][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                7 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[226][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                7 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                7 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[33][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                5 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[6][4]_i_1_n_0                                                                                                                                                                                                                                                    | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                8 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[8][4]_i_1_n_0                                                                                                                                                                                                                                                    | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                7 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[98][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                8 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[0][4]_i_1__0_n_0                                                                                                                                                                                                                                                 | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                7 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[112][4]_i_1__0_n_0                                                                                                                                                                                                                                               | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                7 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[165][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                5 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                        |                6 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[159][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                6 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[63][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                8 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[238][4]_i_1__0_n_0                                                                                                                                                                                                                                               | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                6 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[63][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                7 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[242][4]_i_1__0_n_0                                                                                                                                                                                                                                               | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                7 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                            |                4 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[79][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                6 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[127][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                6 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[38][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                8 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[125][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                9 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[118][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                 |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                            |                5 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                        |                5 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[184][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                7 |             10 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[186][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               10 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                         |                1 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                5 |             11 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                5 |             11 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |             11 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_int_reg_0[0]                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                5 |             11 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |             11 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |             11 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/GEN_AWREADY.axi_awready_int_reg[0]                                                                                               | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                7 |             11 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                             |                4 |             11 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                 |                1 |             12 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                             |                6 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                 |                1 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                         |                7 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                         |                6 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                5 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | vio_0/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[15]_i_1_n_0                                                                                                                                                                                            |                5 |             12 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                5 |             13 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                      | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                8 |             13 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                6 |             13 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                              |                6 |             13 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                5 |             13 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                5 |             13 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                6 |             13 |
|  syspll_0/inst/clk_out2                 | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                     |                3 |             14 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Out_BRAM_Ctrl_0/addr_mode_1[14]_i_1_n_0                                                                                                                                                                                                                                                     | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                6 |             14 |
|  syspll_0/inst/clk_out2                 | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                               |                3 |             14 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                    | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                8 |             14 |
|  syspll_0/inst/clk_out2                 | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                5 |             14 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                3 |             14 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_3[0]                                                                                          | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                7 |             15 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Out_BRAM_Ctrl_0/addrb_reg[14]_i_1_n_0                                                                                                                                                                                                                                                       | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                4 |             15 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_1[0]                                                                                                                 | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                6 |             15 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_3[0]                                                                                          | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |             15 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_3[0]                                                                                          | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                6 |             15 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Out_BRAM_Ctrl_0/idx                                                                                                                                                                                                                                                                         | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                5 |             15 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_3[0]                                                                                          | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                7 |             15 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                9 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                9 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               11 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                8 |             16 |
|  clk_wiz_0/inst/clk_out1                | vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                                              | vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                          |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                | vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                                                                                                              | vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                          |                7 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                        |                1 |             16 |
|  clk_wiz_0/inst/clk_out1                | vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               11 |             16 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                  |                                                                                                                                                                                                                                                        |                3 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                6 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                8 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/GEN_AWREADY.axi_awready_int_reg[0]                                                                                               | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                8 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                       | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               10 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                        | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4__0                                                                                 |                                                                                                                                                                                                                                                        |               12 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                6 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                        |                1 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_int_reg_0[0]                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                7 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                4 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                        |                1 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                5 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                3 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                7 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/GEN_AWREADY.axi_awready_int_reg[0]                                                                                               | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                6 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                        |                1 |             16 |
|  clk_wiz_0/inst/clk_out2                | afcdac_if_0/afcdac_16b[15]_i_1_n_0                                                                                                                                                                                                                                                                         | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                             |                7 |             16 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                             |                6 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                 |                2 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_int_reg_0[0]                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                7 |             16 |
|  clk_wiz_0/inst/clk_out1                | afcdac_if_0/dac_val[15]_i_1_n_0                                                                                                                                                                                                                                                                            | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                8 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                7 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               10 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                 |                2 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                9 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                9 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                7 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                8 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                7 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/GEN_AWREADY.axi_awready_int_reg[0]                                                                                               | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                7 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                8 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               12 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               10 |             16 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                9 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_int_reg_0[0]                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                       |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                   |                                                                                                                                                                                                                                                        |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                          |                                                                                                                                                                                                                                                        |                6 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                        |                1 |             16 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                5 |             17 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                        |                8 |             17 |
|  syspll_0/inst/clk_out2                 | fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             17 |
|  syspll_0/inst/clk_out2                 | fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             17 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                        |                5 |             17 |
|  syspll_0/inst/clk_out2                 | fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                3 |             17 |
|  clk_wiz_0/inst/clk_out2                |                                                                                                                                                                                                                                                                                                            | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                7 |             17 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             17 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                3 |             17 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                3 |             17 |
|  syspll_0/inst/clk_out2                 | fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             17 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen7__1                                                                                 |                                                                                                                                                                                                                                                        |                7 |             18 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen416_in                                                                               |                                                                                                                                                                                                                                                        |                9 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                 |                3 |             18 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                      | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               11 |             18 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                      | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               10 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                2 |             18 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                4 |             18 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen55_in                                                                                |                                                                                                                                                                                                                                                        |                7 |             18 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen62_in                                                                                |                                                                                                                                                                                                                                                        |                8 |             18 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen70_in                                                                                |                                                                                                                                                                                                                                                        |               10 |             18 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                 |                3 |             18 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                      | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               10 |             18 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                              | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                7 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                    | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               10 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                             | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                             | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                             | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                             | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                             | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                              | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                8 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                              | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                    | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                9 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                              | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                    | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               11 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                        |                4 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                             | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                        |                3 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                        |                4 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                              | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                8 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                              | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                              | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                             | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                7 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                        |                3 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                             | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             19 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                              | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             19 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[32][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               10 |             20 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[255][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               14 |             20 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/ce_reg_reg_n_0_[7]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                3 |             20 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[24][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               19 |             20 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[196][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               16 |             20 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[184][4]_i_1__0_n_0                                                                                                                                                                                                                                               | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               18 |             20 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Out_BRAM_Ctrl_0/data[19]_i_1_n_0                                                                                                                                                                                                                                                            | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               11 |             20 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Out_BRAM_Ctrl_0/dina_reg[19]_i_1_n_0                                                                                                                                                                                                                                                        | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               11 |             20 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[119][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               13 |             20 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[192][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               16 |             20 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                4 |             20 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[160][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               14 |             20 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[62][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               15 |             20 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[208][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               15 |             20 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[222][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               18 |             20 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                         | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_den_r_reg                                                                                                                                                   |                5 |             20 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/ce_reg_reg_n_0_[7]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                3 |             20 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |               11 |             22 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Seq_BRAM_Ctrl_0/seq_valid                                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               17 |             23 |
|  clk_wiz_0/inst/clk_out1                | vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                                    | vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                          |                5 |             24 |
|  syspll_0/inst/clk_out1                 | adc_q                                                                                                                                                                                                                                                                                                      | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               16 |             24 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                9 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               12 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               11 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                8 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               11 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               11 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               11 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                9 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               12 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               10 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                9 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               10 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               11 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                7 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               11 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               10 |             25 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             25 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld63_out                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               11 |             26 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe[2]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                        |               10 |             26 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                        |                3 |             28 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                        |                3 |             28 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                        |                8 |             28 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                4 |             28 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                        |                3 |             28 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                        |                9 |             28 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                        |                6 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                |                2 |             28 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                        |                3 |             28 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                        |                3 |             28 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                        |                5 |             28 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                        |                7 |             28 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                        |                9 |             29 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                        |                3 |             29 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                        |                8 |             29 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                        |                7 |             29 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                        |                3 |             29 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                        |                9 |             29 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                        |                3 |             29 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                        |                7 |             29 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                        |                3 |             29 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                        |                3 |             29 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[120][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               28 |             30 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[166][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               19 |             30 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[93][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               20 |             30 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[107][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               27 |             30 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe[2]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                        |               14 |             31 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld63_out                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               14 |             31 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA0_2                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                6 |             31 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe[2]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                        |               17 |             31 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe[2]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                        |               14 |             31 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld63_out                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               12 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                 |                6 |             31 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld63_out                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               11 |             31 |
|  clk_wiz_0/inst/clk_out1                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                  |                                                                                                                                                                                                                                                        |                2 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_1[0]                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               24 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_2[0]                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               23 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                            |               10 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                   | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               10 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0[0]                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               21 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg[0]                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               21 |             32 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/PSS_Timer_0/sel0[32]                                                                                                                                                                                                                                                                        | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                6 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               20 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0[0]                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               18 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_2[0]                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               20 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg[0]                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               21 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_1[0]                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               18 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_2[0]                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               23 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0[0]                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               23 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               19 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg[0]                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               24 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                   |                9 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                            |                9 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                   | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |                8 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               19 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                            |               12 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               21 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                   | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                  |                                                                                                                                                                                                                                                        |                2 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0[0]                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               18 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                            |                5 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg[0]                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               19 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                            |               10 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_2[0]                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               18 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                   | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               10 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_1[0]                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               21 |             32 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_1[0]                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               23 |             32 |
|  syspll_0/inst/clk_out2                 |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                               |                6 |             32 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               12 |             34 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                8 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                            |                5 |             34 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               12 |             34 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                9 |             34 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                        |               17 |             36 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                        |               13 |             36 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               16 |             38 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[130][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               33 |             40 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[193][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               30 |             40 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[104][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               34 |             40 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/PSS_FSM_0/FSM_sequential_STATE_reg[0]_1                                                                                                                                                                                                                                                     | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               16 |             40 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[96][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               27 |             40 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[228][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               28 |             40 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                        |               19 |             41 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                        |               18 |             41 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/ce_reg_reg_n_0_[4]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                6 |             42 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/ce_reg_reg_n_0_[4]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                6 |             42 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                  |               37 |             42 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/PSS_FSM_0/FSM_sequential_STATE_reg[0]_0                                                                                                                                                                                                                                                     | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               19 |             43 |
|  syspll_0/inst/clk_out2                 |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                               |               14 |             44 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                        |               23 |             46 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               11 |             46 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                        |               20 |             46 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               12 |             46 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                        |               20 |             46 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                        |               24 |             46 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                        |               27 |             46 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                        |               25 |             46 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                        |                3 |             48 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                        |                3 |             48 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                        |                3 |             48 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                        |                3 |             48 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                        |                3 |             48 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                        |                3 |             48 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                        |                3 |             48 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                        |                3 |             48 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                        |                3 |             48 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                        |                3 |             48 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[229][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               43 |             50 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[109][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               38 |             50 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[198][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               37 |             50 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[112][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               34 |             50 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[83][4]_i_1__0_n_0                                                                                                                                                                                                                                                | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               40 |             50 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[77][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               34 |             50 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/ce_reg_reg_n_0_[5]                                                                                                                                                                                                                                                         | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                8 |             50 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[126][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               36 |             50 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/ce_reg_reg[5]__1                                                                                                                                                                                                                                                           | reset_IBUF_inst/O                                                                                                                                                                                                                                      |                8 |             50 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               19 |             56 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               18 |             56 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/ce_reg_reg_n_0_[6]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               10 |             56 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/ce_reg_reg_n_0_[6]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               10 |             56 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q__0                                                                                                                                                                                                                                                               | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               47 |             60 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[31][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               44 |             60 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[27][4]_i_1__0_n_0                                                                                                                                                                                                                                                | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               43 |             60 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[79][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               41 |             60 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               20 |             63 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               20 |             63 |
|  syspll_0/inst/clk_out2                 |                                                                                                                                                                                                                                                                                                            | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                               |               16 |             64 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                   | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               25 |             64 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_0[0]                                                                                                                 | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               25 |             64 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                        |               11 |             64 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                8 |             64 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                8 |             64 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/AXI_Slave_for_SFR_0/inst/AXI_Slave_for_SFR_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               29 |             64 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               10 |             65 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                        |               10 |             65 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               24 |             65 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               26 |             68 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               24 |             68 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               24 |             68 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               24 |             68 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               22 |             68 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |               27 |             68 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[148][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               54 |             70 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[62][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               54 |             70 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[163][4]_i_1__0_n_0                                                                                                                                                                                                                                               | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               55 |             70 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[158][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               67 |             70 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[7][4]_i_1_n_0                                                                                                                                                                                                                                                    | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               61 |             70 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[58][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               46 |             70 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[99][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               49 |             70 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[2][4]_i_1_n_0                                                                                                                                                                                                                                                    | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               57 |             70 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[156][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               51 |             70 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[194][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               57 |             80 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[180][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               61 |             80 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/ce_reg_reg_n_0_[3]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               12 |             80 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[64][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               55 |             80 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[127][4]_i_1__0_n_0                                                                                                                                                                                                                                               | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               55 |             80 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/ce_reg_reg_n_0_[3]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               12 |             80 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[163][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               64 |             90 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[66][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               64 |             90 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[15][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               82 |             90 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[51][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               56 |             90 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[136][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               69 |             90 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[60][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               63 |             90 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[27][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               62 |            100 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[64][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               72 |            100 |
|  clk_wiz_0/inst/clk_out1                | fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               22 |            103 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               46 |            108 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[192][4]_i_1__0_n_0                                                                                                                                                                                                                                               | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               81 |            110 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[167][4]_i_1__0_n_0                                                                                                                                                                                                                                               | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               74 |            110 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[57][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               81 |            120 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[35][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               79 |            120 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[30][4]_i_1__0_n_0                                                                                                                                                                                                                                                | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               92 |            120 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[174][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               91 |            120 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[221][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               99 |            120 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[212][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               85 |            120 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_i[126][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               82 |            130 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[131][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               91 |            130 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_q[76][4]_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                                      |               95 |            140 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                        |               44 |            147 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               47 |            147 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                        |               38 |            147 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                        |               47 |            147 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                        |               37 |            147 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               43 |            147 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                        |               44 |            147 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               41 |            147 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                        |               42 |            147 |
|  clk_rf_2x_reg_BUFG                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                                    |                                                                                                                                                                                                                                                        |               44 |            147 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[129][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |              103 |            150 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/ce_reg_reg_n_0_[2]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               24 |            152 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/ce_reg_reg_n_0_[2]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               24 |            152 |
|  syspll_0/inst/clk_out2                 |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               38 |            189 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/seq_reg_q[234][4]_i_1_n_0                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |              151 |            220 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |              119 |            223 |
|  clk_rf_2x_reg_BUFG                     |                                                                                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/rst_clk_wiz_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                              |              146 |            228 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/seq_reg_i[234][4]_i_1__0_n_0                                                                                                                                                                                                                                               | reset_IBUF_inst/O                                                                                                                                                                                                                                      |              138 |            260 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/ce_reg_reg_n_0_[1]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               48 |            288 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/ce_reg_reg_n_0_[1]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               48 |            288 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/ce_reg_reg_n_0_[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               96 |            544 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/ce_reg_reg_n_0_[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               96 |            544 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_1/STATE                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |              222 |           1024 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/Matched_Filter_2/STATE                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |              221 |           1024 |
|  clk_wiz_0/inst/clk_out1                |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |              340 |           1553 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/PSS_FSM_0/E[0]                                                                                                                                                                                                                                                                              | reset_IBUF_inst/O                                                                                                                                                                                                                                      |              649 |           6164 |
|  clk_rf_2x_reg_BUFG                     | PSS_Searcher_0/PSS_FSM_0/FSM_sequential_STATE_reg[0]_2[0]                                                                                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                                                                      |              716 |           6164 |
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


