aag 1080 36 50 1 994
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74 1
76 30
78 10
80 66
82 1421
84 56
86 52
88 1769
90 12
92 54
94 50
96 58
98 14
100 64
102 1787
104 48
106 62
108 16
110 46
112 18
114 68
116 44
118 20
120 72
122 60
124 42
126 22
128 2
130 1809
132 36
134 40
136 24
138 4
140 1989
142 1995
144 2001
146 2007
148 2013
150 6
152 2149
154 2155
156 2161
158 38
160 26
162 34
164 541
166 28
168 8
170 32
172 70
1372
174 171 74
176 170 74
178 175 74
180 91 74
182 90 74
184 181 74
186 185 176
188 186 33
190 182 32
192 191 189
194 163 74
196 162 74
198 195 74
200 99 74
202 98 74
204 201 74
206 205 196
208 206 35
210 209 192
212 202 34
214 213 210
216 159 74
218 158 74
220 217 74
222 109 74
224 108 74
226 223 74
228 227 218
230 228 39
232 231 214
234 224 38
236 235 232
238 135 74
240 134 74
242 239 74
244 113 74
246 112 74
248 245 74
250 249 240
252 250 41
254 253 236
256 246 40
258 257 254
260 125 74
262 124 74
264 261 74
266 119 74
268 118 74
270 267 74
272 271 262
274 272 43
276 275 258
278 268 42
280 279 276
282 117 74
284 116 74
286 283 74
288 127 74
290 126 74
292 289 74
294 293 284
296 294 45
298 297 280
300 290 44
302 301 298
304 111 74
306 110 74
308 305 74
310 137 74
312 136 74
314 311 74
316 315 306
318 316 47
320 319 302
322 312 46
324 323 320
326 105 74
328 104 74
330 327 74
332 161 74
334 160 74
336 333 74
338 337 328
340 338 49
342 341 324
344 334 48
346 345 342
348 95 74
350 94 74
352 349 74
354 167 74
356 166 74
358 355 74
360 359 350
362 360 51
364 363 346
366 356 50
368 367 364
370 87 74
372 86 74
374 371 74
376 77 74
378 76 74
380 377 74
382 381 372
384 382 53
386 385 368
388 378 52
390 389 386
392 93 74
394 92 74
396 393 74
398 97 74
400 96 74
402 399 74
404 403 394
406 404 55
408 407 390
410 400 54
412 411 408
414 85 74
416 84 74
418 415 74
420 107 74
422 106 74
424 421 74
426 425 416
428 426 57
430 429 412
432 422 56
434 433 430
436 169 74
438 168 74
440 437 74
442 441 70
444 443 434
446 173 74
448 172 74
450 447 74
452 448 438
454 452 71
456 455 444
458 79 74
460 78 74
462 459 74
464 463 66
466 465 456
468 81 74
470 80 74
472 469 74
474 470 460
476 474 67
478 477 466
480 123 74
482 122 74
484 481 74
486 151 74
488 150 74
490 487 74
492 491 482
494 492 65
496 495 478
498 488 485
500 498 36
502 501 496
504 499 493
506 133 74
508 132 74
510 507 74
512 511 36
514 508 37
516 515 513
518 101 74
520 100 74
522 519 74
524 523 64
526 520 65
528 527 525
530 528 516
532 531 504
534 533 502
536 165 74
538 537 74
540 539 534
542 179 32
544 542 12
546 185 179
548 546 12
550 549 545
552 182 176
554 552 13
556 555 550
558 14 12
560 559 556
562 16 12
564 563 560
566 18 12
568 567 564
570 20 12
572 571 568
574 22 12
576 575 572
578 24 12
580 579 576
582 26 12
584 583 580
586 28 12
588 587 584
590 30 12
592 591 588
594 58 12
596 595 592
598 62 12
600 599 596
602 199 34
604 602 14
606 605 600
608 205 199
610 608 14
612 611 606
614 202 196
616 614 15
618 617 612
620 16 14
622 621 618
624 18 14
626 625 622
628 20 14
630 629 626
632 22 14
634 633 630
636 24 14
638 637 634
640 26 14
642 641 638
644 28 14
646 645 642
648 30 14
650 649 646
652 58 14
654 653 650
656 62 14
658 657 654
660 221 38
662 660 16
664 663 658
666 227 221
668 666 16
670 669 664
672 224 218
674 672 17
676 675 670
678 18 16
680 679 676
682 20 16
684 683 680
686 22 16
688 687 684
690 24 16
692 691 688
694 26 16
696 695 692
698 28 16
700 699 696
702 30 16
704 703 700
706 58 16
708 707 704
710 62 16
712 711 708
714 243 40
716 714 18
718 717 712
720 249 243
722 720 18
724 723 718
726 246 240
728 726 19
730 729 724
732 20 18
734 733 730
736 22 18
738 737 734
740 24 18
742 741 738
744 26 18
746 745 742
748 28 18
750 749 746
752 30 18
754 753 750
756 58 18
758 757 754
760 62 18
762 761 758
764 265 42
766 764 20
768 767 762
770 271 265
772 770 20
774 773 768
776 268 262
778 776 21
780 779 774
782 22 20
784 783 780
786 24 20
788 787 784
790 26 20
792 791 788
794 28 20
796 795 792
798 30 20
800 799 796
802 58 20
804 803 800
806 62 20
808 807 804
810 287 44
812 810 22
814 813 808
816 293 287
818 816 22
820 819 814
822 290 284
824 822 23
826 825 820
828 24 22
830 829 826
832 26 22
834 833 830
836 28 22
838 837 834
840 30 22
842 841 838
844 58 22
846 845 842
848 62 22
850 849 846
852 309 46
854 852 24
856 855 850
858 315 309
860 858 24
862 861 856
864 312 306
866 864 25
868 867 862
870 26 24
872 871 868
874 28 24
876 875 872
878 30 24
880 879 876
882 58 24
884 883 880
886 62 24
888 887 884
890 331 48
892 890 26
894 893 888
896 337 331
898 896 26
900 899 894
902 334 328
904 902 27
906 905 900
908 28 26
910 909 906
912 30 26
914 913 910
916 58 26
918 917 914
920 62 26
922 921 918
924 353 50
926 924 28
928 927 922
930 359 353
932 930 28
934 933 928
936 356 350
938 936 29
940 939 934
942 30 28
944 943 940
946 58 28
948 947 944
950 62 28
952 951 948
954 375 52
956 954 30
958 957 952
960 381 375
962 960 30
964 963 958
966 378 372
968 966 31
970 969 964
972 58 30
974 973 970
976 62 30
978 977 974
980 397 54
982 980 58
984 983 978
986 403 397
988 986 58
990 989 984
992 400 394
994 992 59
996 995 990
998 62 58
1000 999 996
1002 419 56
1004 1002 62
1006 1005 1000
1008 425 419
1010 1008 62
1012 1011 1006
1014 422 416
1016 1014 63
1018 1017 1012
1020 451 438
1022 1020 9
1024 1023 1018
1026 10 8
1028 1027 1024
1030 448 8
1032 1031 1028
1034 473 460
1036 1034 11
1038 1037 1032
1040 470 10
1042 1041 1038
1044 460 438
1046 1045 1042
1048 103 74
1050 102 74
1052 1049 74
1054 82 74
1056 1054 1050
1058 1056 438
1060 1059 1046
1062 1054 1053
1064 1062 460
1066 1065 1060
1068 185 12
1070 1068 61
1072 1071 1066
1074 73 69
1076 1074 3
1078 1076 5
1080 1079 1068
1082 1081 1072
1084 205 14
1086 1084 61
1088 1087 1082
1090 73 68
1092 1090 3
1094 1092 5
1096 1094 1085
1098 1095 1084
1100 1099 1097
1102 1100 1088
1104 227 16
1106 1104 61
1108 1107 1102
1110 72 69
1112 1110 3
1114 1112 5
1116 1114 1105
1118 1115 1104
1120 1119 1117
1122 1120 1108
1124 249 18
1126 1124 61
1128 1127 1122
1130 72 68
1132 1130 3
1134 1132 5
1136 1134 1125
1138 1135 1124
1140 1139 1137
1142 1140 1128
1144 271 20
1146 1144 61
1148 1147 1142
1150 1074 2
1152 1150 5
1154 1152 1145
1156 1153 1144
1158 1157 1155
1160 1158 1148
1162 293 22
1164 1162 61
1166 1165 1160
1168 1090 2
1170 1168 5
1172 1170 1163
1174 1171 1162
1176 1175 1173
1178 1176 1166
1180 315 24
1182 1180 61
1184 1183 1178
1186 1110 2
1188 1186 5
1190 1188 1181
1192 1189 1180
1194 1193 1191
1196 1194 1184
1198 337 26
1200 1198 61
1202 1201 1196
1204 1130 2
1206 1204 5
1208 1206 1199
1210 1207 1198
1212 1211 1209
1214 1212 1202
1216 359 28
1218 1216 61
1220 1219 1214
1222 1076 4
1224 1222 1217
1226 1223 1216
1228 1227 1225
1230 1228 1220
1232 381 30
1234 1232 61
1236 1235 1230
1238 1092 4
1240 1238 1233
1242 1239 1232
1244 1243 1241
1246 1244 1236
1248 403 58
1250 1248 61
1252 1251 1246
1254 1112 4
1256 1254 1249
1258 1255 1248
1260 1259 1257
1262 1260 1252
1264 425 62
1266 1264 61
1268 1267 1262
1270 1132 4
1272 1270 1265
1274 1271 1264
1276 1275 1273
1278 1276 1268
1280 1085 1069
1282 1280 1105
1284 1282 1125
1286 1284 1145
1288 1286 1163
1290 1288 1181
1292 1290 1199
1294 1292 1217
1296 1294 1233
1298 1296 1249
1300 1298 1265
1302 1300 60
1304 1303 1278
1306 448 71
1308 1306 7
1310 1309 1304
1312 470 67
1314 1312 7
1316 1315 1310
1318 1313 1307
1320 1318 6
1322 1321 1316
1324 36 7
1326 1324 60
1328 1327 1322
1330 65 6
1332 1331 1328
1334 157 74
1336 156 74
1338 1335 74
1340 155 74
1342 154 74
1344 1341 74
1346 153 74
1348 152 74
1350 1347 74
1352 1345 1339
1354 1353 1338
1356 1354 1344
1358 1344 1339
1360 1345 1336
1362 1361 1359
1364 1349 1344
1366 1364 1362
1368 1367 1357
1370 1368 1332
1372 1371 540
1374 1050 441
1376 1374 460
1378 1053 438
1380 1378 463
1382 1374 463
1384 1053 441
1386 1384 463
1388 1380 1377
1390 1389 1377
1392 1381 1377
1394 1392 1382
1396 1395 1390
1398 1392 1383
1400 1398 1386
1402 1401 1396
1404 1387 1054
1406 1405 1387
1408 1407 1383
1410 1409 1383
1412 1411 1381
1414 1412 1377
1416 1414 1403
1418 1402 1054
1420 1419 1417
1422 141 74
1424 140 74
1426 1423 74
1428 143 74
1430 142 74
1432 1429 74
1434 145 74
1436 144 74
1438 1435 74
1440 147 74
1442 146 74
1444 1441 74
1446 148 74
1448 1431 1425
1450 1448 1437
1452 1450 1443
1454 1452 1447
1456 33 12
1458 32 13
1460 1459 1457
1462 1460 1454
1464 1431 1426
1466 1464 1437
1468 1466 1443
1470 1468 1447
1472 35 14
1474 34 15
1476 1475 1473
1478 1476 1470
1480 1432 1425
1482 1480 1437
1484 1482 1443
1486 1484 1447
1488 39 16
1490 38 17
1492 1491 1489
1494 1492 1486
1496 1432 1426
1498 1496 1437
1500 1498 1443
1502 1500 1447
1504 41 18
1506 40 19
1508 1507 1505
1510 1508 1502
1512 1448 1438
1514 1512 1443
1516 1514 1447
1518 43 20
1520 42 21
1522 1521 1519
1524 1522 1516
1526 1464 1438
1528 1526 1443
1530 1528 1447
1532 45 22
1534 44 23
1536 1535 1533
1538 1536 1530
1540 1480 1438
1542 1540 1443
1544 1542 1447
1546 47 24
1548 46 25
1550 1549 1547
1552 1550 1544
1554 1496 1438
1556 1554 1443
1558 1556 1447
1560 49 26
1562 48 27
1564 1563 1561
1566 1564 1558
1568 1450 1444
1570 1568 1447
1572 51 28
1574 50 29
1576 1575 1573
1578 1576 1570
1580 1466 1444
1582 1580 1447
1584 53 30
1586 52 31
1588 1587 1585
1590 1588 1582
1592 1482 1444
1594 1592 1447
1596 58 55
1598 59 54
1600 1599 1597
1602 1600 1594
1604 1498 1444
1606 1604 1447
1608 62 57
1610 63 56
1612 1611 1609
1614 1612 1606
1616 1512 1444
1618 1616 1447
1620 131 74
1622 130 74
1624 1621 74
1626 1625 1618
1628 89 74
1630 88 74
1632 1629 74
1634 70 9
1636 71 8
1638 1637 1635
1640 1638 1633
1642 66 11
1644 67 10
1646 1645 1643
1648 1646 1630
1650 1478 1463
1652 1651 1463
1654 1479 1463
1656 1654 1494
1658 1657 1652
1660 1654 1495
1662 1660 1510
1664 1663 1658
1666 1660 1511
1668 1666 1524
1670 1669 1664
1672 1666 1525
1674 1672 1538
1676 1675 1670
1678 1672 1539
1680 1678 1552
1682 1681 1676
1684 1678 1553
1686 1684 1566
1688 1687 1682
1690 1684 1567
1692 1690 1578
1694 1693 1688
1696 1690 1579
1698 1696 1590
1700 1699 1694
1702 1696 1591
1704 1702 1602
1706 1705 1700
1708 1702 1603
1710 1708 1614
1712 1711 1706
1714 1708 1615
1716 1714 1626
1718 1717 1712
1720 1714 1627
1722 1720 1640
1724 1723 1718
1726 1720 1641
1728 1726 1648
1730 1729 1724
1732 1649 1630
1734 1732 1641
1736 1735 1641
1738 1737 1627
1740 1738 1615
1742 1740 1603
1744 1742 1591
1746 1744 1579
1748 1746 1567
1750 1748 1553
1752 1750 1539
1754 1752 1525
1756 1754 1511
1758 1756 1495
1760 1758 1479
1762 1760 1463
1764 1762 1731
1766 1730 1630
1768 1767 1765
1770 1387 1050
1772 1770 1383
1774 1773 1383
1776 1775 1381
1778 1777 1381
1780 1779 1377
1782 1780 1403
1784 1402 1050
1786 1785 1783
1788 1625 520
1790 1788 491
1792 1622 488
1794 1792 1791
1796 1795 1791
1798 1793 1622
1800 1798 1791
1802 1801 1791
1804 1803 1797
1806 1796 1622
1808 1807 1805
1810 1627 1424
1812 1810 1615
1814 1812 1603
1816 1815 1603
1818 1817 1591
1820 1818 1579
1822 1821 1579
1824 1823 1567
1826 1824 1553
1828 1827 1553
1830 1829 1539
1832 1830 1525
1834 1833 1525
1836 1835 1511
1838 1836 1495
1840 1839 1495
1842 1841 1479
1844 1842 1463
1846 1845 1463
1848 1627 1430
1850 1848 1615
1852 1850 1603
1854 1853 1603
1856 1855 1591
1858 1857 1591
1860 1859 1579
1862 1860 1567
1864 1862 1553
1866 1865 1553
1868 1867 1539
1870 1869 1539
1872 1871 1525
1874 1872 1511
1876 1874 1495
1878 1877 1495
1880 1879 1479
1882 1881 1479
1884 1883 1463
1886 1627 1436
1888 1886 1615
1890 1889 1615
1892 1891 1603
1894 1892 1591
1896 1894 1579
1898 1896 1567
1900 1898 1553
1902 1901 1553
1904 1903 1539
1906 1905 1539
1908 1907 1525
1910 1909 1525
1912 1911 1511
1914 1913 1511
1916 1915 1495
1918 1916 1479
1920 1918 1463
1922 1627 1442
1924 1922 1615
1926 1925 1615
1928 1927 1603
1930 1929 1603
1932 1931 1591
1934 1933 1591
1936 1935 1579
1938 1937 1579
1940 1939 1567
1942 1941 1567
1944 1943 1553
1946 1944 1539
1948 1946 1525
1950 1948 1511
1952 1950 1495
1954 1952 1479
1956 1954 1463
1958 1627 1446
1960 1958 1615
1962 1960 1603
1964 1962 1591
1966 1964 1579
1968 1966 1567
1970 1968 1553
1972 1970 1539
1974 1972 1525
1976 1974 1511
1978 1976 1495
1980 1978 1479
1982 1980 1463
1984 1847 1719
1986 1718 1424
1988 1987 1985
1990 1884 1719
1992 1718 1430
1994 1993 1991
1996 1920 1719
1998 1718 1436
2000 1999 1997
2002 1956 1719
2004 1718 1442
2006 2005 2003
2008 1982 1719
2010 1718 1446
2012 2011 2009
2014 1729 1718
2016 1648 1351
2018 1649 1348
2020 2019 2017
2022 1640 1348
2024 2021 1641
2026 2025 2023
2028 2027 1627
2030 2028 1615
2032 2030 1603
2034 2032 1591
2036 2034 1579
2038 2036 1567
2040 2038 1553
2042 2040 1539
2044 2042 1525
2046 2044 1511
2048 2046 1495
2050 2048 1479
2052 2050 1463
2054 1348 1345
2056 1349 1342
2058 2057 2055
2060 2059 1648
2062 1649 1342
2064 2063 2061
2066 1640 1342
2068 2065 1641
2070 2069 2067
2072 2071 1627
2074 2072 1615
2076 2074 1603
2078 2076 1591
2080 2078 1579
2082 2080 1567
2084 2082 1553
2086 2084 1539
2088 2086 1525
2090 2088 1511
2092 2090 1495
2094 2092 1479
2096 2094 1463
2098 1348 1342
2100 2098 1339
2102 2099 1336
2104 2103 2101
2106 2105 1648
2108 1649 1336
2110 2109 2107
2112 1640 1336
2114 2111 1641
2116 2115 2113
2118 2117 1627
2120 2118 1615
2122 2120 1603
2124 2122 1591
2126 2124 1579
2128 2126 1567
2130 2128 1553
2132 2130 1539
2134 2132 1525
2136 2134 1511
2138 2136 1495
2140 2138 1479
2142 2140 1463
2144 2052 2015
2146 2014 1348
2148 2147 2145
2150 2096 2015
2152 2014 1342
2154 2153 2151
2156 2142 2015
2158 2014 1336
2160 2159 2157
i0 controllable_SLC2
i1 controllable_SLC3
i2 controllable_DEQ
i3 controllable_BtoR_REQ0
i4 controllable_BtoR_REQ1
i5 controllable_BtoS_ACK0
i6 controllable_BtoS_ACK1
i7 controllable_BtoS_ACK2
i8 controllable_BtoS_ACK3
i9 controllable_BtoS_ACK4
i10 controllable_BtoS_ACK5
i11 controllable_BtoS_ACK6
i12 controllable_BtoS_ACK7
i13 controllable_BtoS_ACK8
i14 controllable_BtoS_ACK9
i15 i_StoB_REQ0
i16 i_StoB_REQ1
i17 i_FULL
i18 i_StoB_REQ2
i19 i_StoB_REQ3
i20 i_StoB_REQ4
i21 i_StoB_REQ5
i22 i_StoB_REQ6
i23 i_StoB_REQ7
i24 i_StoB_REQ8
i25 i_StoB_REQ9
i26 i_StoB_REQ10
i27 i_StoB_REQ11
i28 controllable_BtoS_ACK10
i29 controllable_ENQ
i30 controllable_BtoS_ACK11
i31 i_nEMPTY
i32 i_RtoB_ACK1
i33 controllable_SLC0
i34 i_RtoB_ACK0
i35 controllable_SLC1
l0 n75
l1 reg_controllable_BtoS_ACK9_out
l2 reg_controllable_BtoR_REQ1_out
l3 reg_i_RtoB_ACK1_out
l4 reg_stateG7_0_out
l5 reg_i_StoB_REQ11_out
l6 reg_i_StoB_REQ9_out
l7 next_env_fair_out
l8 reg_controllable_BtoS_ACK0_out
l9 reg_i_StoB_REQ10_out
l10 reg_i_StoB_REQ8_out
l11 reg_controllable_BtoS_ACK10_out
l12 reg_controllable_BtoS_ACK1_out
l13 reg_i_nEMPTY_out
l14 reg_nstateG7_1_out
l15 reg_i_StoB_REQ7_out
l16 reg_controllable_BtoS_ACK11_out
l17 reg_controllable_BtoS_ACK2_out
l18 reg_i_StoB_REQ6_out
l19 reg_controllable_BtoS_ACK3_out
l20 reg_controllable_SLC0_out
l21 reg_i_StoB_REQ5_out
l22 reg_controllable_BtoS_ACK4_out
l23 reg_controllable_SLC1_out
l24 reg_controllable_ENQ_out
l25 reg_i_StoB_REQ4_out
l26 reg_controllable_BtoS_ACK5_out
l27 reg_controllable_SLC2_out
l28 reg_stateG12_out
l29 reg_i_FULL_out
l30 reg_i_StoB_REQ3_out
l31 reg_controllable_BtoS_ACK6_out
l32 reg_controllable_SLC3_out
l33 next_sys_fair<0>_out
l34 next_sys_fair<1>_out
l35 next_sys_fair<2>_out
l36 next_sys_fair<3>_out
l37 next_sys_fair<4>_out
l38 reg_controllable_DEQ_out
l39 fair_cnt<0>_out
l40 fair_cnt<1>_out
l41 fair_cnt<2>_out
l42 reg_i_StoB_REQ2_out
l43 reg_controllable_BtoS_ACK7_out
l44 reg_i_StoB_REQ1_out
l45 env_safe_err_happened_out
l46 reg_controllable_BtoS_ACK8_out
l47 reg_controllable_BtoR_REQ0_out
l48 reg_i_StoB_REQ0_out
l49 reg_i_RtoB_ACK0_out
o0 o_err
c
genbuf_12_new_6
This file was written by ABC on Tue May  5 16:58:31 2015
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv genbuf12c6.v   ---gives--> genbuf12c6.mv
> abc -c "read_blif_mv genbuf12c6.mv; write_aiger -s genbuf12c6n.aig"   ---gives--> genbuf12c6n.aig
> aigtoaig genbuf12c6n.aig genbuf12c6n.aag   ---gives--> genbuf12c6n.aag (this file)
Content of genbuf12c6.v:
module genbuf_12_new_6(
        o_err,
        i_clk,
        i_StoB_REQ0,
        controllable_BtoS_ACK0,
        i_StoB_REQ1,
        controllable_BtoS_ACK1,
        i_StoB_REQ2,
        controllable_BtoS_ACK2,
        i_StoB_REQ3,
        controllable_BtoS_ACK3,
        i_StoB_REQ4,
        controllable_BtoS_ACK4,
        i_StoB_REQ5,
        controllable_BtoS_ACK5,
        i_StoB_REQ6,
        controllable_BtoS_ACK6,
        i_StoB_REQ7,
        controllable_BtoS_ACK7,
        i_StoB_REQ8,
        controllable_BtoS_ACK8,
        i_StoB_REQ9,
        controllable_BtoS_ACK9,
        i_StoB_REQ10,
        controllable_BtoS_ACK10,
        i_StoB_REQ11,
        controllable_BtoS_ACK11,
        i_RtoB_ACK0,
        controllable_BtoR_REQ0,
        i_RtoB_ACK1,
        controllable_BtoR_REQ1,
        i_FULL,
        i_nEMPTY,
        controllable_ENQ,
        controllable_DEQ,
        controllable_SLC0,
        controllable_SLC1,
        controllable_SLC2,
        controllable_SLC3);

input i_clk;
input i_StoB_REQ0;
input controllable_BtoS_ACK0;
input i_StoB_REQ1;
input controllable_BtoS_ACK1;
input i_StoB_REQ2;
input controllable_BtoS_ACK2;
input i_StoB_REQ3;
input controllable_BtoS_ACK3;
input i_StoB_REQ4;
input controllable_BtoS_ACK4;
input i_StoB_REQ5;
input controllable_BtoS_ACK5;
input i_StoB_REQ6;
input controllable_BtoS_ACK6;
input i_StoB_REQ7;
input controllable_BtoS_ACK7;
input i_StoB_REQ8;
input controllable_BtoS_ACK8;
input i_StoB_REQ9;
input controllable_BtoS_ACK9;
input i_StoB_REQ10;
input controllable_BtoS_ACK10;
input i_StoB_REQ11;
input controllable_BtoS_ACK11;
input i_RtoB_ACK0;
input controllable_BtoR_REQ0;
input i_RtoB_ACK1;
input controllable_BtoR_REQ1;
input i_FULL;
input i_nEMPTY;
input controllable_ENQ;
input controllable_DEQ;
input controllable_SLC0;
input controllable_SLC1;
input controllable_SLC2;
input controllable_SLC3;
output o_err;

reg reg_i_StoB_REQ0;
reg reg_controllable_BtoS_ACK0;
reg reg_i_StoB_REQ1;
reg reg_controllable_BtoS_ACK1;
reg reg_i_StoB_REQ2;
reg reg_controllable_BtoS_ACK2;
reg reg_i_StoB_REQ3;
reg reg_controllable_BtoS_ACK3;
reg reg_i_StoB_REQ4;
reg reg_controllable_BtoS_ACK4;
reg reg_i_StoB_REQ5;
reg reg_controllable_BtoS_ACK5;
reg reg_i_StoB_REQ6;
reg reg_controllable_BtoS_ACK6;
reg reg_i_StoB_REQ7;
reg reg_controllable_BtoS_ACK7;
reg reg_i_StoB_REQ8;
reg reg_controllable_BtoS_ACK8;
reg reg_i_StoB_REQ9;
reg reg_controllable_BtoS_ACK9;
reg reg_i_StoB_REQ10;
reg reg_controllable_BtoS_ACK10;
reg reg_i_StoB_REQ11;
reg reg_controllable_BtoS_ACK11;
reg reg_i_RtoB_ACK0;
reg reg_controllable_BtoR_REQ0;
reg reg_i_RtoB_ACK1;
reg reg_controllable_BtoR_REQ1;
reg reg_i_FULL;
reg reg_i_nEMPTY;
reg reg_controllable_ENQ;
reg reg_controllable_DEQ;
reg reg_controllable_SLC0;
reg reg_controllable_SLC1;
reg reg_controllable_SLC2;
reg reg_controllable_SLC3;
reg reg_stateG7_0;
reg reg_nstateG7_1;
reg reg_stateG12;
reg env_safe_err_happened;
reg next_env_fair;
reg [2:0] fair_cnt;
reg [4:0] next_sys_fair;

wire env_safe_err0;
wire env_safe_err1;
wire env_safe_err2;
wire env_safe_err3;
wire env_safe_err4;
wire env_safe_err5;
wire env_safe_err6;
wire env_safe_err7;
wire env_safe_err8;
wire env_safe_err9;
wire env_safe_err10;
wire env_safe_err11;
wire env_safe_err12;
wire env_safe_err13;
wire env_safe_err14;
wire env_safe_err15;
wire env_safe_err16;
wire env_safe_err17;
wire env_safe_err18;
wire env_safe_err19;
wire env_safe_err20;
wire env_safe_err21;
wire env_safe_err22;
wire env_safe_err23;
wire env_safe_err24;
wire env_safe_err25;
wire env_safe_err26;
wire env_safe_err27;
wire env_safe_err28;
wire env_safe_err29;
wire env_safe_err30;
wire env_safe_err;

wire sys_safe_err0;
wire sys_safe_err1;
wire sys_safe_err2;
wire sys_safe_err3;
wire sys_safe_err4;
wire sys_safe_err5;
wire sys_safe_err6;
wire sys_safe_err7;
wire sys_safe_err8;
wire sys_safe_err9;
wire sys_safe_err10;
wire sys_safe_err11;
wire sys_safe_err12;
wire sys_safe_err13;
wire sys_safe_err14;
wire sys_safe_err15;
wire sys_safe_err16;
wire sys_safe_err17;
wire sys_safe_err18;
wire sys_safe_err19;
wire sys_safe_err20;
wire sys_safe_err21;
wire sys_safe_err22;
wire sys_safe_err23;
wire sys_safe_err24;
wire sys_safe_err25;
wire sys_safe_err26;
wire sys_safe_err27;
wire sys_safe_err28;
wire sys_safe_err29;
wire sys_safe_err30;
wire sys_safe_err31;
wire sys_safe_err32;
wire sys_safe_err33;
wire sys_safe_err34;
wire sys_safe_err35;
wire sys_safe_err36;
wire sys_safe_err37;
wire sys_safe_err38;
wire sys_safe_err39;
wire sys_safe_err40;
wire sys_safe_err41;
wire sys_safe_err42;
wire sys_safe_err43;
wire sys_safe_err44;
wire sys_safe_err45;
wire sys_safe_err46;
wire sys_safe_err47;
wire sys_safe_err48;
wire sys_safe_err49;
wire sys_safe_err50;
wire sys_safe_err51;
wire sys_safe_err52;
wire sys_safe_err53;
wire sys_safe_err54;
wire sys_safe_err55;
wire sys_safe_err56;
wire sys_safe_err57;
wire sys_safe_err58;
wire sys_safe_err59;
wire sys_safe_err60;
wire sys_safe_err61;
wire sys_safe_err62;
wire sys_safe_err63;
wire sys_safe_err64;
wire sys_safe_err65;
wire sys_safe_err66;
wire sys_safe_err67;
wire sys_safe_err68;
wire sys_safe_err69;
wire sys_safe_err70;
wire sys_safe_err71;
wire sys_safe_err72;
wire sys_safe_err73;
wire sys_safe_err74;
wire sys_safe_err75;
wire sys_safe_err76;
wire sys_safe_err77;
wire sys_safe_err78;
wire sys_safe_err79;
wire sys_safe_err80;
wire sys_safe_err81;
wire sys_safe_err82;
wire sys_safe_err83;
wire sys_safe_err84;
wire sys_safe_err85;
wire sys_safe_err86;
wire sys_safe_err87;
wire sys_safe_err88;
wire sys_safe_err89;
wire sys_safe_err90;
wire sys_safe_err91;
wire sys_safe_err92;
wire sys_safe_err93;
wire sys_safe_err94;
wire sys_safe_err95;
wire sys_safe_err96;
wire sys_safe_err97;
wire sys_safe_err98;
wire sys_safe_err99;
wire sys_safe_err100;
wire sys_safe_err101;
wire sys_safe_err102;
wire sys_safe_err103;
wire sys_safe_err104;
wire sys_safe_err105;
wire sys_safe_err106;
wire sys_safe_err107;
wire sys_safe_err108;
wire sys_safe_err109;
wire sys_safe_err110;
wire sys_safe_err111;
wire sys_safe_err112;
wire sys_safe_err113;
wire sys_safe_err114;
wire sys_safe_err115;
wire sys_safe_err116;
wire sys_safe_err117;
wire sys_safe_err118;
wire sys_safe_err119;
wire sys_safe_err120;
wire sys_safe_err121;
wire sys_safe_err122;
wire sys_safe_err123;
wire sys_safe_err124;
wire sys_safe_err125;
wire sys_safe_err126;
wire sys_safe_err127;
wire sys_safe_err128;
wire sys_safe_err129;
wire sys_safe_err130;
wire sys_safe_err131;
wire sys_safe_err132;
wire sys_safe_err133;
wire sys_safe_err134;
wire sys_safe_err135;
wire sys_safe_err136;
wire sys_safe_err137;
wire sys_safe_err138;
wire sys_safe_err139;
wire sys_safe_err;

wire env_fair0;
wire env_fair1;

wire sys_fair0;
wire sys_fair1;
wire sys_fair2;
wire sys_fair3;
wire sys_fair4;
wire sys_fair5;
wire sys_fair6;
wire sys_fair7;
wire sys_fair8;
wire sys_fair9;
wire sys_fair10;
wire sys_fair11;
wire sys_fair12;
wire fair_err;
wire o_err;

// =============================================================
//                        ENV_TRANSITION:
// =============================================================
// G((StoB_REQ0=1 * BtoS_ACK0=0) -> X(StoB_REQ0=1));	#A1
assign env_safe_err0 = ~((~(reg_i_StoB_REQ0 & ~reg_controllable_BtoS_ACK0)) | i_StoB_REQ0);

// G(BtoS_ACK0=1 -> X(StoB_REQ0=0));	#A1
assign env_safe_err1 = ~((~(reg_controllable_BtoS_ACK0)) | ~i_StoB_REQ0);

// G((StoB_REQ1=1 * BtoS_ACK1=0) -> X(StoB_REQ1=1));	#A1
assign env_safe_err2 = ~((~(reg_i_StoB_REQ1 & ~reg_controllable_BtoS_ACK1)) | i_StoB_REQ1);

// G(BtoS_ACK1=1 -> X(StoB_REQ1=0));	#A1
assign env_safe_err3 = ~((~(reg_controllable_BtoS_ACK1)) | ~i_StoB_REQ1);

// G((StoB_REQ2=1 * BtoS_ACK2=0) -> X(StoB_REQ2=1));	#A1
assign env_safe_err4 = ~((~(reg_i_StoB_REQ2 & ~reg_controllable_BtoS_ACK2)) | i_StoB_REQ2);

// G(BtoS_ACK2=1 -> X(StoB_REQ2=0));	#A1
assign env_safe_err5 = ~((~(reg_controllable_BtoS_ACK2)) | ~i_StoB_REQ2);

// G((StoB_REQ3=1 * BtoS_ACK3=0) -> X(StoB_REQ3=1));	#A1
assign env_safe_err6 = ~((~(reg_i_StoB_REQ3 & ~reg_controllable_BtoS_ACK3)) | i_StoB_REQ3);

// G(BtoS_ACK3=1 -> X(StoB_REQ3=0));	#A1
assign env_safe_err7 = ~((~(reg_controllable_BtoS_ACK3)) | ~i_StoB_REQ3);

// G((StoB_REQ4=1 * BtoS_ACK4=0) -> X(StoB_REQ4=1));	#A1
assign env_safe_err8 = ~((~(reg_i_StoB_REQ4 & ~reg_controllable_BtoS_ACK4)) | i_StoB_REQ4);

// G(BtoS_ACK4=1 -> X(StoB_REQ4=0));	#A1
assign env_safe_err9 = ~((~(reg_controllable_BtoS_ACK4)) | ~i_StoB_REQ4);

// G((StoB_REQ5=1 * BtoS_ACK5=0) -> X(StoB_REQ5=1));	#A1
assign env_safe_err10 = ~((~(reg_i_StoB_REQ5 & ~reg_controllable_BtoS_ACK5)) | i_StoB_REQ5);

// G(BtoS_ACK5=1 -> X(StoB_REQ5=0));	#A1
assign env_safe_err11 = ~((~(reg_controllable_BtoS_ACK5)) | ~i_StoB_REQ5);

// G((StoB_REQ6=1 * BtoS_ACK6=0) -> X(StoB_REQ6=1));	#A1
assign env_safe_err12 = ~((~(reg_i_StoB_REQ6 & ~reg_controllable_BtoS_ACK6)) | i_StoB_REQ6);

// G(BtoS_ACK6=1 -> X(StoB_REQ6=0));	#A1
assign env_safe_err13 = ~((~(reg_controllable_BtoS_ACK6)) | ~i_StoB_REQ6);

// G((StoB_REQ7=1 * BtoS_ACK7=0) -> X(StoB_REQ7=1));	#A1
assign env_safe_err14 = ~((~(reg_i_StoB_REQ7 & ~reg_controllable_BtoS_ACK7)) | i_StoB_REQ7);

// G(BtoS_ACK7=1 -> X(StoB_REQ7=0));	#A1
assign env_safe_err15 = ~((~(reg_controllable_BtoS_ACK7)) | ~i_StoB_REQ7);

// G((StoB_REQ8=1 * BtoS_ACK8=0) -> X(StoB_REQ8=1));	#A1
assign env_safe_err16 = ~((~(reg_i_StoB_REQ8 & ~reg_controllable_BtoS_ACK8)) | i_StoB_REQ8);

// G(BtoS_ACK8=1 -> X(StoB_REQ8=0));	#A1
assign env_safe_err17 = ~((~(reg_controllable_BtoS_ACK8)) | ~i_StoB_REQ8);

// G((StoB_REQ9=1 * BtoS_ACK9=0) -> X(StoB_REQ9=1));	#A1
assign env_safe_err18 = ~((~(reg_i_StoB_REQ9 & ~reg_controllable_BtoS_ACK9)) | i_StoB_REQ9);

// G(BtoS_ACK9=1 -> X(StoB_REQ9=0));	#A1
assign env_safe_err19 = ~((~(reg_controllable_BtoS_ACK9)) | ~i_StoB_REQ9);

// G((StoB_REQ10=1 * BtoS_ACK10=0) -> X(StoB_REQ10=1));	#A1
assign env_safe_err20 = ~((~(reg_i_StoB_REQ10 & ~reg_controllable_BtoS_ACK10)) | i_StoB_REQ10);

// G(BtoS_ACK10=1 -> X(StoB_REQ10=0));	#A1
assign env_safe_err21 = ~((~(reg_controllable_BtoS_ACK10)) | ~i_StoB_REQ10);

// G((StoB_REQ11=1 * BtoS_ACK11=0) -> X(StoB_REQ11=1));	#A1
assign env_safe_err22 = ~((~(reg_i_StoB_REQ11 & ~reg_controllable_BtoS_ACK11)) | i_StoB_REQ11);

// G(BtoS_ACK11=1 -> X(StoB_REQ11=0));	#A1
assign env_safe_err23 = ~((~(reg_controllable_BtoS_ACK11)) | ~i_StoB_REQ11);

// G(BtoR_REQ0=0 -> X(RtoB_ACK0=0));	#A3
assign env_safe_err24 = ~(reg_controllable_BtoR_REQ0 | ~i_RtoB_ACK0);

// G((BtoR_REQ0=1 * RtoB_ACK0=1) -> X(RtoB_ACK0=1));	#A4
assign env_safe_err25 = ~((~(reg_controllable_BtoR_REQ0 & reg_i_RtoB_ACK0)) | i_RtoB_ACK0);

// G(BtoR_REQ1=0 -> X(RtoB_ACK1=0));	#A3
assign env_safe_err26 = ~(reg_controllable_BtoR_REQ1 | ~i_RtoB_ACK1);

// G((BtoR_REQ1=1 * RtoB_ACK1=1) -> X(RtoB_ACK1=1));	#A4
assign env_safe_err27 = ~((~(reg_controllable_BtoR_REQ1 & reg_i_RtoB_ACK1)) | i_RtoB_ACK1);

// G((ENQ=1 * DEQ=0) -> X(EMPTY=0));	#A4
assign env_safe_err28 = ~(~(reg_controllable_ENQ & ~reg_controllable_DEQ) | i_nEMPTY);

// G((DEQ=1 * ENQ=0) -> X(FULL=0));	#A4
assign env_safe_err29 = ~(~(reg_controllable_DEQ & ~reg_controllable_ENQ) | ~i_FULL);

// G((ENQ=1 <-> DEQ=1) -> ((FULL=1 <-> X(FULL=1)) *
//                         (EMPTY=1 <-> X(EMPTY=1))));	#A4
assign env_safe_err30 = ~(~(reg_controllable_ENQ ^~ reg_controllable_DEQ) | ((reg_i_FULL ^~ i_FULL) &  (reg_i_nEMPTY ^~ i_nEMPTY)) );

// collecting together the safety error bits:
assign env_safe_err = env_safe_err0 |
                      env_safe_err1 |
                      env_safe_err2 |
                      env_safe_err3 |
                      env_safe_err4 |
                      env_safe_err5 |
                      env_safe_err6 |
                      env_safe_err7 |
                      env_safe_err8 |
                      env_safe_err9 |
                      env_safe_err10 |
                      env_safe_err11 |
                      env_safe_err12 |
                      env_safe_err13 |
                      env_safe_err14 |
                      env_safe_err15 |
                      env_safe_err16 |
                      env_safe_err17 |
                      env_safe_err18 |
                      env_safe_err19 |
                      env_safe_err20 |
                      env_safe_err21 |
                      env_safe_err22 |
                      env_safe_err23 |
                      env_safe_err24 |
                      env_safe_err25 |
                      env_safe_err26 |
                      env_safe_err27 |
                      env_safe_err28 |
                      env_safe_err29 |
                      env_safe_err30;

// =============================================================
//                        SYS_TRANSITION:
// =============================================================
// G((StoB_REQ0=0 * X(StoB_REQ0=1)) -> X(BtoS_ACK0=0));	#G2
assign sys_safe_err0 = ~((~(~reg_i_StoB_REQ0 & i_StoB_REQ0 )) | ~controllable_BtoS_ACK0);

// G((BtoS_ACK0=0 * StoB_REQ0=0) -> X(BtoS_ACK0=0));	#G2
assign sys_safe_err1 = ~((~(~reg_controllable_BtoS_ACK0 & ~reg_i_StoB_REQ0 )) | ~controllable_BtoS_ACK0);

// G((BtoS_ACK0=1 * StoB_REQ0=1) -> X(BtoS_ACK0=1));	#G4
assign sys_safe_err2 = ~((~(reg_controllable_BtoS_ACK0 & reg_i_StoB_REQ0 )) | controllable_BtoS_ACK0);

// G((BtoS_ACK0=0) + (BtoS_ACK1=0));	#G5
assign sys_safe_err3 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK1);

// G((BtoS_ACK0=0) + (BtoS_ACK2=0));	#G5
assign sys_safe_err4 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK2);

// G((BtoS_ACK0=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err5 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK0=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err6 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK0=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err7 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK0=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err8 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK0=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err9 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK0=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err10 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK0=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err11 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK0=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err12 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK0=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err13 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK11);

// G((StoB_REQ1=0 * X(StoB_REQ1=1)) -> X(BtoS_ACK1=0));	#G2
assign sys_safe_err14 = ~((~(~reg_i_StoB_REQ1 & i_StoB_REQ1 )) | ~controllable_BtoS_ACK1);

// G((BtoS_ACK1=0 * StoB_REQ1=0) -> X(BtoS_ACK1=0));	#G2
assign sys_safe_err15 = ~((~(~reg_controllable_BtoS_ACK1 & ~reg_i_StoB_REQ1 )) | ~controllable_BtoS_ACK1);

// G((BtoS_ACK1=1 * StoB_REQ1=1) -> X(BtoS_ACK1=1));	#G4
assign sys_safe_err16 = ~((~(reg_controllable_BtoS_ACK1 & reg_i_StoB_REQ1 )) | controllable_BtoS_ACK1);

// G((BtoS_ACK1=0) + (BtoS_ACK2=0));	#G5
assign sys_safe_err17 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK2);

// G((BtoS_ACK1=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err18 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK1=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err19 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK1=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err20 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK1=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err21 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK1=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err22 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK1=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err23 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK1=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err24 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK1=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err25 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK1=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err26 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK11);

// G((StoB_REQ2=0 * X(StoB_REQ2=1)) -> X(BtoS_ACK2=0));	#G2
assign sys_safe_err27 = ~((~(~reg_i_StoB_REQ2 & i_StoB_REQ2 )) | ~controllable_BtoS_ACK2);

// G((BtoS_ACK2=0 * StoB_REQ2=0) -> X(BtoS_ACK2=0));	#G2
assign sys_safe_err28 = ~((~(~reg_controllable_BtoS_ACK2 & ~reg_i_StoB_REQ2 )) | ~controllable_BtoS_ACK2);

// G((BtoS_ACK2=1 * StoB_REQ2=1) -> X(BtoS_ACK2=1));	#G4
assign sys_safe_err29 = ~((~(reg_controllable_BtoS_ACK2 & reg_i_StoB_REQ2 )) | controllable_BtoS_ACK2);

// G((BtoS_ACK2=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err30 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK2=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err31 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK2=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err32 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK2=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err33 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK2=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err34 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK2=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err35 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK2=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err36 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK2=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err37 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK2=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err38 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK11);

// G((StoB_REQ3=0 * X(StoB_REQ3=1)) -> X(BtoS_ACK3=0));	#G2
assign sys_safe_err39 = ~((~(~reg_i_StoB_REQ3 & i_StoB_REQ3 )) | ~controllable_BtoS_ACK3);

// G((BtoS_ACK3=0 * StoB_REQ3=0) -> X(BtoS_ACK3=0));	#G2
assign sys_safe_err40 = ~((~(~reg_controllable_BtoS_ACK3 & ~reg_i_StoB_REQ3 )) | ~controllable_BtoS_ACK3);

// G((BtoS_ACK3=1 * StoB_REQ3=1) -> X(BtoS_ACK3=1));	#G4
assign sys_safe_err41 = ~((~(reg_controllable_BtoS_ACK3 & reg_i_StoB_REQ3 )) | controllable_BtoS_ACK3);

// G((BtoS_ACK3=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err42 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK3=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err43 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK3=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err44 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK3=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err45 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK3=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err46 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK3=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err47 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK3=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err48 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK3=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err49 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK11);

// G((StoB_REQ4=0 * X(StoB_REQ4=1)) -> X(BtoS_ACK4=0));	#G2
assign sys_safe_err50 = ~((~(~reg_i_StoB_REQ4 & i_StoB_REQ4 )) | ~controllable_BtoS_ACK4);

// G((BtoS_ACK4=0 * StoB_REQ4=0) -> X(BtoS_ACK4=0));	#G2
assign sys_safe_err51 = ~((~(~reg_controllable_BtoS_ACK4 & ~reg_i_StoB_REQ4 )) | ~controllable_BtoS_ACK4);

// G((BtoS_ACK4=1 * StoB_REQ4=1) -> X(BtoS_ACK4=1));	#G4
assign sys_safe_err52 = ~((~(reg_controllable_BtoS_ACK4 & reg_i_StoB_REQ4 )) | controllable_BtoS_ACK4);

// G((BtoS_ACK4=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err53 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK4=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err54 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK4=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err55 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK4=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err56 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK4=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err57 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK4=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err58 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK4=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err59 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK11);

// G((StoB_REQ5=0 * X(StoB_REQ5=1)) -> X(BtoS_ACK5=0));	#G2
assign sys_safe_err60 = ~((~(~reg_i_StoB_REQ5 & i_StoB_REQ5 )) | ~controllable_BtoS_ACK5);

// G((BtoS_ACK5=0 * StoB_REQ5=0) -> X(BtoS_ACK5=0));	#G2
assign sys_safe_err61 = ~((~(~reg_controllable_BtoS_ACK5 & ~reg_i_StoB_REQ5 )) | ~controllable_BtoS_ACK5);

// G((BtoS_ACK5=1 * StoB_REQ5=1) -> X(BtoS_ACK5=1));	#G4
assign sys_safe_err62 = ~((~(reg_controllable_BtoS_ACK5 & reg_i_StoB_REQ5 )) | controllable_BtoS_ACK5);

// G((BtoS_ACK5=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err63 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK5=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err64 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK5=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err65 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK5=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err66 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK5=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err67 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK5=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err68 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK11);

// G((StoB_REQ6=0 * X(StoB_REQ6=1)) -> X(BtoS_ACK6=0));	#G2
assign sys_safe_err69 = ~((~(~reg_i_StoB_REQ6 & i_StoB_REQ6 )) | ~controllable_BtoS_ACK6);

// G((BtoS_ACK6=0 * StoB_REQ6=0) -> X(BtoS_ACK6=0));	#G2
assign sys_safe_err70 = ~((~(~reg_controllable_BtoS_ACK6 & ~reg_i_StoB_REQ6 )) | ~controllable_BtoS_ACK6);

// G((BtoS_ACK6=1 * StoB_REQ6=1) -> X(BtoS_ACK6=1));	#G4
assign sys_safe_err71 = ~((~(reg_controllable_BtoS_ACK6 & reg_i_StoB_REQ6 )) | controllable_BtoS_ACK6);

// G((BtoS_ACK6=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err72 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK6=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err73 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK6=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err74 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK6=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err75 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK6=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err76 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK11);

// G((StoB_REQ7=0 * X(StoB_REQ7=1)) -> X(BtoS_ACK7=0));	#G2
assign sys_safe_err77 = ~((~(~reg_i_StoB_REQ7 & i_StoB_REQ7 )) | ~controllable_BtoS_ACK7);

// G((BtoS_ACK7=0 * StoB_REQ7=0) -> X(BtoS_ACK7=0));	#G2
assign sys_safe_err78 = ~((~(~reg_controllable_BtoS_ACK7 & ~reg_i_StoB_REQ7 )) | ~controllable_BtoS_ACK7);

// G((BtoS_ACK7=1 * StoB_REQ7=1) -> X(BtoS_ACK7=1));	#G4
assign sys_safe_err79 = ~((~(reg_controllable_BtoS_ACK7 & reg_i_StoB_REQ7 )) | controllable_BtoS_ACK7);

// G((BtoS_ACK7=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err80 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK8);

// G((BtoS_ACK7=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err81 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK7=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err82 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK7=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err83 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK11);

// G((StoB_REQ8=0 * X(StoB_REQ8=1)) -> X(BtoS_ACK8=0));	#G2
assign sys_safe_err84 = ~((~(~reg_i_StoB_REQ8 & i_StoB_REQ8 )) | ~controllable_BtoS_ACK8);

// G((BtoS_ACK8=0 * StoB_REQ8=0) -> X(BtoS_ACK8=0));	#G2
assign sys_safe_err85 = ~((~(~reg_controllable_BtoS_ACK8 & ~reg_i_StoB_REQ8 )) | ~controllable_BtoS_ACK8);

// G((BtoS_ACK8=1 * StoB_REQ8=1) -> X(BtoS_ACK8=1));	#G4
assign sys_safe_err86 = ~((~(reg_controllable_BtoS_ACK8 & reg_i_StoB_REQ8 )) | controllable_BtoS_ACK8);

// G((BtoS_ACK8=0) + (BtoS_ACK9=0));	#G5
assign sys_safe_err87 = ~(~controllable_BtoS_ACK8 | ~controllable_BtoS_ACK9);

// G((BtoS_ACK8=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err88 = ~(~controllable_BtoS_ACK8 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK8=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err89 = ~(~controllable_BtoS_ACK8 | ~controllable_BtoS_ACK11);

// G((StoB_REQ9=0 * X(StoB_REQ9=1)) -> X(BtoS_ACK9=0));	#G2
assign sys_safe_err90 = ~((~(~reg_i_StoB_REQ9 & i_StoB_REQ9 )) | ~controllable_BtoS_ACK9);

// G((BtoS_ACK9=0 * StoB_REQ9=0) -> X(BtoS_ACK9=0));	#G2
assign sys_safe_err91 = ~((~(~reg_controllable_BtoS_ACK9 & ~reg_i_StoB_REQ9 )) | ~controllable_BtoS_ACK9);

// G((BtoS_ACK9=1 * StoB_REQ9=1) -> X(BtoS_ACK9=1));	#G4
assign sys_safe_err92 = ~((~(reg_controllable_BtoS_ACK9 & reg_i_StoB_REQ9 )) | controllable_BtoS_ACK9);

// G((BtoS_ACK9=0) + (BtoS_ACK10=0));	#G5
assign sys_safe_err93 = ~(~controllable_BtoS_ACK9 | ~controllable_BtoS_ACK10);

// G((BtoS_ACK9=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err94 = ~(~controllable_BtoS_ACK9 | ~controllable_BtoS_ACK11);

// G((StoB_REQ10=0 * X(StoB_REQ10=1)) -> X(BtoS_ACK10=0));	#G2
assign sys_safe_err95 = ~((~(~reg_i_StoB_REQ10 & i_StoB_REQ10 )) | ~controllable_BtoS_ACK10);

// G((BtoS_ACK10=0 * StoB_REQ10=0) -> X(BtoS_ACK10=0));	#G2
assign sys_safe_err96 = ~((~(~reg_controllable_BtoS_ACK10 & ~reg_i_StoB_REQ10 )) | ~controllable_BtoS_ACK10);

// G((BtoS_ACK10=1 * StoB_REQ10=1) -> X(BtoS_ACK10=1));	#G4
assign sys_safe_err97 = ~((~(reg_controllable_BtoS_ACK10 & reg_i_StoB_REQ10 )) | controllable_BtoS_ACK10);

// G((BtoS_ACK10=0) + (BtoS_ACK11=0));	#G5
assign sys_safe_err98 = ~(~controllable_BtoS_ACK10 | ~controllable_BtoS_ACK11);

// G((StoB_REQ11=0 * X(StoB_REQ11=1)) -> X(BtoS_ACK11=0));	#G2
assign sys_safe_err99 = ~((~(~reg_i_StoB_REQ11 & i_StoB_REQ11 )) | ~controllable_BtoS_ACK11);

// G((BtoS_ACK11=0 * StoB_REQ11=0) -> X(BtoS_ACK11=0));	#G2
assign sys_safe_err100 = ~((~(~reg_controllable_BtoS_ACK11 & ~reg_i_StoB_REQ11 )) | ~controllable_BtoS_ACK11);

// G((BtoS_ACK11=1 * StoB_REQ11=1) -> X(BtoS_ACK11=1));	#G4
assign sys_safe_err101 = ~((~(reg_controllable_BtoS_ACK11 & reg_i_StoB_REQ11 )) | controllable_BtoS_ACK11);

// G((BtoR_REQ0=1 * RtoB_ACK0=0) -> X(BtoR_REQ0=1));	#G6
assign sys_safe_err102 = ~((~(reg_controllable_BtoR_REQ0 & ~reg_i_RtoB_ACK0)) | controllable_BtoR_REQ0);

// G((BtoR_REQ0=0) + (BtoR_REQ1=0));	#G7
assign sys_safe_err103 = ~(~controllable_BtoR_REQ0 | ~controllable_BtoR_REQ1);

// G(RtoB_ACK0=1 -> X(BtoR_REQ0=0));	#G8
assign sys_safe_err104 = ~(~reg_i_RtoB_ACK0 | ~controllable_BtoR_REQ0);

// G((BtoR_REQ1=1 * RtoB_ACK1=0) -> X(BtoR_REQ1=1));	#G6
assign sys_safe_err105 = ~((~(reg_controllable_BtoR_REQ1 & ~reg_i_RtoB_ACK1)) | controllable_BtoR_REQ1);

// G(RtoB_ACK1=1 -> X(BtoR_REQ1=0));	#G8
assign sys_safe_err106 = ~(~reg_i_RtoB_ACK1 | ~controllable_BtoR_REQ1);

// G((BtoR_REQ0=1 * BtoR_REQ1=1) -> FALSE);	#G7
assign sys_safe_err107 = reg_controllable_BtoR_REQ0 & reg_controllable_BtoR_REQ1;

// G((stateG7_1=0 * stateG7_0=1 * BtoR_REQ0=1) -> FALSE);	#G7
assign sys_safe_err108 = reg_nstateG7_1 & reg_stateG7_0 & reg_controllable_BtoR_REQ0;

// G((stateG7_1=1 * stateG7_0=1 * BtoR_REQ1=1) -> FALSE);	#G7
assign sys_safe_err109 = ~reg_nstateG7_1 & reg_stateG7_0 & reg_controllable_BtoR_REQ1;

// G((BtoS_ACK0=0 * X(BtoS_ACK0=1)) -> X(ENQ=1));	#G9
assign sys_safe_err110 = ~(~((~reg_controllable_BtoS_ACK0 & controllable_BtoS_ACK0)) | controllable_ENQ);

// G((BtoS_ACK0=0 * X(BtoS_ACK0=1))  -> X(SLC0=0 * SLC1=0 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err111 = ~(~((~reg_controllable_BtoS_ACK0 & controllable_BtoS_ACK0)) | (~controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK1=0 * X(BtoS_ACK1=1)) -> X(ENQ=1));	#G9
assign sys_safe_err112 = ~(~((~reg_controllable_BtoS_ACK1 & controllable_BtoS_ACK1)) | controllable_ENQ);

// G((BtoS_ACK1=0 * X(BtoS_ACK1=1)) <-> X(SLC0=1 * SLC1=0 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err113 = ~(((~reg_controllable_BtoS_ACK1 & controllable_BtoS_ACK1)) ^~ (controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK2=0 * X(BtoS_ACK2=1)) -> X(ENQ=1));	#G9
assign sys_safe_err114 = ~(~((~reg_controllable_BtoS_ACK2 & controllable_BtoS_ACK2)) | controllable_ENQ);

// G((BtoS_ACK2=0 * X(BtoS_ACK2=1)) <-> X(SLC0=0 * SLC1=1 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err115 = ~(((~reg_controllable_BtoS_ACK2 & controllable_BtoS_ACK2)) ^~ (~controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK3=0 * X(BtoS_ACK3=1)) -> X(ENQ=1));	#G9
assign sys_safe_err116 = ~(~((~reg_controllable_BtoS_ACK3 & controllable_BtoS_ACK3)) | controllable_ENQ);

// G((BtoS_ACK3=0 * X(BtoS_ACK3=1)) <-> X(SLC0=1 * SLC1=1 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err117 = ~(((~reg_controllable_BtoS_ACK3 & controllable_BtoS_ACK3)) ^~ (controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK4=0 * X(BtoS_ACK4=1)) -> X(ENQ=1));	#G9
assign sys_safe_err118 = ~(~((~reg_controllable_BtoS_ACK4 & controllable_BtoS_ACK4)) | controllable_ENQ);

// G((BtoS_ACK4=0 * X(BtoS_ACK4=1)) <-> X(SLC0=0 * SLC1=0 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err119 = ~(((~reg_controllable_BtoS_ACK4 & controllable_BtoS_ACK4)) ^~ (~controllable_SLC0 & ~controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK5=0 * X(BtoS_ACK5=1)) -> X(ENQ=1));	#G9
assign sys_safe_err120 = ~(~((~reg_controllable_BtoS_ACK5 & controllable_BtoS_ACK5)) | controllable_ENQ);

// G((BtoS_ACK5=0 * X(BtoS_ACK5=1)) <-> X(SLC0=1 * SLC1=0 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err121 = ~(((~reg_controllable_BtoS_ACK5 & controllable_BtoS_ACK5)) ^~ (controllable_SLC0 & ~controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK6=0 * X(BtoS_ACK6=1)) -> X(ENQ=1));	#G9
assign sys_safe_err122 = ~(~((~reg_controllable_BtoS_ACK6 & controllable_BtoS_ACK6)) | controllable_ENQ);

// G((BtoS_ACK6=0 * X(BtoS_ACK6=1)) <-> X(SLC0=0 * SLC1=1 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err123 = ~(((~reg_controllable_BtoS_ACK6 & controllable_BtoS_ACK6)) ^~ (~controllable_SLC0 & controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK7=0 * X(BtoS_ACK7=1)) -> X(ENQ=1));	#G9
assign sys_safe_err124 = ~(~((~reg_controllable_BtoS_ACK7 & controllable_BtoS_ACK7)) | controllable_ENQ);

// G((BtoS_ACK7=0 * X(BtoS_ACK7=1)) <-> X(SLC0=1 * SLC1=1 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err125 = ~(((~reg_controllable_BtoS_ACK7 & controllable_BtoS_ACK7)) ^~ (controllable_SLC0 & controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK8=0 * X(BtoS_ACK8=1)) -> X(ENQ=1));	#G9
assign sys_safe_err126 = ~(~((~reg_controllable_BtoS_ACK8 & controllable_BtoS_ACK8)) | controllable_ENQ);

// G((BtoS_ACK8=0 * X(BtoS_ACK8=1)) <-> X(SLC0=0 * SLC1=0 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err127 = ~(((~reg_controllable_BtoS_ACK8 & controllable_BtoS_ACK8)) ^~ (~controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G((BtoS_ACK9=0 * X(BtoS_ACK9=1)) -> X(ENQ=1));	#G9
assign sys_safe_err128 = ~(~((~reg_controllable_BtoS_ACK9 & controllable_BtoS_ACK9)) | controllable_ENQ);

// G((BtoS_ACK9=0 * X(BtoS_ACK9=1)) <-> X(SLC0=1 * SLC1=0 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err129 = ~(((~reg_controllable_BtoS_ACK9 & controllable_BtoS_ACK9)) ^~ (controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G((BtoS_ACK10=0 * X(BtoS_ACK10=1)) -> X(ENQ=1));	#G9
assign sys_safe_err130 = ~(~((~reg_controllable_BtoS_ACK10 & controllable_BtoS_ACK10)) | controllable_ENQ);

// G((BtoS_ACK10=0 * X(BtoS_ACK10=1)) <-> X(SLC0=0 * SLC1=1 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err131 = ~(((~reg_controllable_BtoS_ACK10 & controllable_BtoS_ACK10)) ^~ (~controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G((BtoS_ACK11=0 * X(BtoS_ACK11=1)) -> X(ENQ=1));	#G9
assign sys_safe_err132 = ~(~((~reg_controllable_BtoS_ACK11 & controllable_BtoS_ACK11)) | controllable_ENQ);

// G((BtoS_ACK11=0 * X(BtoS_ACK11=1)) <-> X(SLC0=1 * SLC1=1 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err133 = ~(((~reg_controllable_BtoS_ACK11 & controllable_BtoS_ACK11)) ^~ (controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G(((BtoS_ACK0=1 + X(BtoS_ACK0=0)) * (BtoS_ACK1=1 + X(BtoS_ACK1=0)) * (BtoS_ACK2=1 + X(BtoS_ACK2=0)) * (BtoS_ACK3=1 + X(BtoS_ACK3=0)) * (BtoS_ACK4=1 + X(BtoS_ACK4=0)) * (BtoS_ACK5=1 + X(BtoS_ACK5=0)) * (BtoS_ACK6=1 + X(BtoS_ACK6=0)) * (BtoS_ACK7=1 + X(BtoS_ACK7=0)) * (BtoS_ACK8=1 + X(BtoS_ACK8=0)) * (BtoS_ACK9=1 + X(BtoS_ACK9=0)) * (BtoS_ACK10=1 + X(BtoS_ACK10=0)) * (BtoS_ACK11=1 + X(BtoS_ACK11=0))) -> X(ENQ=0));	#G9
assign sys_safe_err134 = ~(~((reg_controllable_BtoS_ACK0 | ~controllable_BtoS_ACK0) & (reg_controllable_BtoS_ACK1 | ~controllable_BtoS_ACK1) & (reg_controllable_BtoS_ACK2 | ~controllable_BtoS_ACK2) & (reg_controllable_BtoS_ACK3 | ~controllable_BtoS_ACK3) & (reg_controllable_BtoS_ACK4 | ~controllable_BtoS_ACK4) & (reg_controllable_BtoS_ACK5 | ~controllable_BtoS_ACK5) & (reg_controllable_BtoS_ACK6 | ~controllable_BtoS_ACK6) & (reg_controllable_BtoS_ACK7 | ~controllable_BtoS_ACK7) & (reg_controllable_BtoS_ACK8 | ~controllable_BtoS_ACK8) & (reg_controllable_BtoS_ACK9 | ~controllable_BtoS_ACK9) & (reg_controllable_BtoS_ACK10 | ~controllable_BtoS_ACK10) & (reg_controllable_BtoS_ACK11 | ~controllable_BtoS_ACK11)) | ~controllable_ENQ);

// G((RtoB_ACK0=1 * X(RtoB_ACK0=0)) -> X(DEQ=1));	#G10
assign sys_safe_err135 = ~(~(reg_i_RtoB_ACK0 & ~i_RtoB_ACK0) | controllable_DEQ);

// G((RtoB_ACK1=1 * X(RtoB_ACK1=0)) -> X(DEQ=1));	#G10
assign sys_safe_err136 = ~(~(reg_i_RtoB_ACK1 & ~i_RtoB_ACK1) | controllable_DEQ);

// G(((RtoB_ACK0=0 + X(RtoB_ACK0=1)) * (RtoB_ACK1=0 + X(RtoB_ACK1=1))) -> X(DEQ=0));	#G10
assign sys_safe_err137 = ~(~((~reg_i_RtoB_ACK0 | i_RtoB_ACK0) & (~reg_i_RtoB_ACK1 | i_RtoB_ACK1)) | ~controllable_DEQ);

// G((FULL=1 * DEQ=0) -> ENQ=0);	#G11
assign sys_safe_err138 = ~(~(i_FULL & ~controllable_DEQ) | ~controllable_ENQ);

// G(EMPTY=1 -> DEQ=0);	#G11
assign sys_safe_err139 = ~( i_nEMPTY | ~controllable_DEQ);

// collecting together the safety error bits:
assign sys_safe_err = sys_safe_err0 |
                      sys_safe_err1 |
                      sys_safe_err2 |
                      sys_safe_err3 |
                      sys_safe_err4 |
                      sys_safe_err5 |
                      sys_safe_err6 |
                      sys_safe_err7 |
                      sys_safe_err8 |
                      sys_safe_err9 |
                      sys_safe_err10 |
                      sys_safe_err11 |
                      sys_safe_err12 |
                      sys_safe_err13 |
                      sys_safe_err14 |
                      sys_safe_err15 |
                      sys_safe_err16 |
                      sys_safe_err17 |
                      sys_safe_err18 |
                      sys_safe_err19 |
                      sys_safe_err20 |
                      sys_safe_err21 |
                      sys_safe_err22 |
                      sys_safe_err23 |
                      sys_safe_err24 |
                      sys_safe_err25 |
                      sys_safe_err26 |
                      sys_safe_err27 |
                      sys_safe_err28 |
                      sys_safe_err29 |
                      sys_safe_err30 |
                      sys_safe_err31 |
                      sys_safe_err32 |
                      sys_safe_err33 |
                      sys_safe_err34 |
                      sys_safe_err35 |
                      sys_safe_err36 |
                      sys_safe_err37 |
                      sys_safe_err38 |
                      sys_safe_err39 |
                      sys_safe_err40 |
                      sys_safe_err41 |
                      sys_safe_err42 |
                      sys_safe_err43 |
                      sys_safe_err44 |
                      sys_safe_err45 |
                      sys_safe_err46 |
                      sys_safe_err47 |
                      sys_safe_err48 |
                      sys_safe_err49 |
                      sys_safe_err50 |
                      sys_safe_err51 |
                      sys_safe_err52 |
                      sys_safe_err53 |
                      sys_safe_err54 |
                      sys_safe_err55 |
                      sys_safe_err56 |
                      sys_safe_err57 |
                      sys_safe_err58 |
                      sys_safe_err59 |
                      sys_safe_err60 |
                      sys_safe_err61 |
                      sys_safe_err62 |
                      sys_safe_err63 |
                      sys_safe_err64 |
                      sys_safe_err65 |
                      sys_safe_err66 |
                      sys_safe_err67 |
                      sys_safe_err68 |
                      sys_safe_err69 |
                      sys_safe_err70 |
                      sys_safe_err71 |
                      sys_safe_err72 |
                      sys_safe_err73 |
                      sys_safe_err74 |
                      sys_safe_err75 |
                      sys_safe_err76 |
                      sys_safe_err77 |
                      sys_safe_err78 |
                      sys_safe_err79 |
                      sys_safe_err80 |
                      sys_safe_err81 |
                      sys_safe_err82 |
                      sys_safe_err83 |
                      sys_safe_err84 |
                      sys_safe_err85 |
                      sys_safe_err86 |
                      sys_safe_err87 |
                      sys_safe_err88 |
                      sys_safe_err89 |
                      sys_safe_err90 |
                      sys_safe_err91 |
                      sys_safe_err92 |
                      sys_safe_err93 |
                      sys_safe_err94 |
                      sys_safe_err95 |
                      sys_safe_err96 |
                      sys_safe_err97 |
                      sys_safe_err98 |
                      sys_safe_err99 |
                      sys_safe_err100 |
                      sys_safe_err101 |
                      sys_safe_err102 |
                      sys_safe_err103 |
                      sys_safe_err104 |
                      sys_safe_err105 |
                      sys_safe_err106 |
                      sys_safe_err107 |
                      sys_safe_err108 |
                      sys_safe_err109 |
                      sys_safe_err110 |
                      sys_safe_err111 |
                      sys_safe_err112 |
                      sys_safe_err113 |
                      sys_safe_err114 |
                      sys_safe_err115 |
                      sys_safe_err116 |
                      sys_safe_err117 |
                      sys_safe_err118 |
                      sys_safe_err119 |
                      sys_safe_err120 |
                      sys_safe_err121 |
                      sys_safe_err122 |
                      sys_safe_err123 |
                      sys_safe_err124 |
                      sys_safe_err125 |
                      sys_safe_err126 |
                      sys_safe_err127 |
                      sys_safe_err128 |
                      sys_safe_err129 |
                      sys_safe_err130 |
                      sys_safe_err131 |
                      sys_safe_err132 |
                      sys_safe_err133 |
                      sys_safe_err134 |
                      sys_safe_err135 |
                      sys_safe_err136 |
                      sys_safe_err137 |
                      sys_safe_err138 |
                      sys_safe_err139;

// =============================================================
//                          ENV_FAIRNESS:
// =============================================================
// G(F(BtoR_REQ0=1 <-> RtoB_ACK0=1));	#A2
assign env_fair0 = controllable_BtoR_REQ0 ^~ i_RtoB_ACK0;

// G(F(BtoR_REQ1=1 <-> RtoB_ACK1=1));	#A2
assign env_fair1 = controllable_BtoR_REQ1 ^~ i_RtoB_ACK1;


// =============================================================
//                          SYS_FAIRNESS:
// =============================================================
// G(F(StoB_REQ0=1 <-> BtoS_ACK0=1));	#G1+G2
assign sys_fair0 = i_StoB_REQ0 ^~ controllable_BtoS_ACK0;

// G(F(StoB_REQ1=1 <-> BtoS_ACK1=1));	#G1+G2
assign sys_fair1 = i_StoB_REQ1 ^~ controllable_BtoS_ACK1;

// G(F(StoB_REQ2=1 <-> BtoS_ACK2=1));	#G1+G2
assign sys_fair2 = i_StoB_REQ2 ^~ controllable_BtoS_ACK2;

// G(F(StoB_REQ3=1 <-> BtoS_ACK3=1));	#G1+G2
assign sys_fair3 = i_StoB_REQ3 ^~ controllable_BtoS_ACK3;

// G(F(StoB_REQ4=1 <-> BtoS_ACK4=1));	#G1+G2
assign sys_fair4 = i_StoB_REQ4 ^~ controllable_BtoS_ACK4;

// G(F(StoB_REQ5=1 <-> BtoS_ACK5=1));	#G1+G2
assign sys_fair5 = i_StoB_REQ5 ^~ controllable_BtoS_ACK5;

// G(F(StoB_REQ6=1 <-> BtoS_ACK6=1));	#G1+G2
assign sys_fair6 = i_StoB_REQ6 ^~ controllable_BtoS_ACK6;

// G(F(StoB_REQ7=1 <-> BtoS_ACK7=1));	#G1+G2
assign sys_fair7 = i_StoB_REQ7 ^~ controllable_BtoS_ACK7;

// G(F(StoB_REQ8=1 <-> BtoS_ACK8=1));	#G1+G2
assign sys_fair8 = i_StoB_REQ8 ^~ controllable_BtoS_ACK8;

// G(F(StoB_REQ9=1 <-> BtoS_ACK9=1));	#G1+G2
assign sys_fair9 = i_StoB_REQ9 ^~ controllable_BtoS_ACK9;

// G(F(StoB_REQ10=1 <-> BtoS_ACK10=1));	#G1+G2
assign sys_fair10 = i_StoB_REQ10 ^~ controllable_BtoS_ACK10;

// G(F(StoB_REQ11=1 <-> BtoS_ACK11=1));	#G1+G2
assign sys_fair11 = i_StoB_REQ11 ^~ controllable_BtoS_ACK11;

// G(F(stateG12=0));	#G12
assign sys_fair12 = ~reg_stateG12;

assign fair_err = (fair_cnt >= 3'b110);

// computing the error output bit:
assign o_err = ~env_safe_err & ~env_safe_err_happened & (sys_safe_err | fair_err);
initial
 begin
  reg_i_StoB_REQ0 = 0;
  reg_controllable_BtoS_ACK0 = 0;
  reg_i_StoB_REQ1 = 0;
  reg_controllable_BtoS_ACK1 = 0;
  reg_i_StoB_REQ2 = 0;
  reg_controllable_BtoS_ACK2 = 0;
  reg_i_StoB_REQ3 = 0;
  reg_controllable_BtoS_ACK3 = 0;
  reg_i_StoB_REQ4 = 0;
  reg_controllable_BtoS_ACK4 = 0;
  reg_i_StoB_REQ5 = 0;
  reg_controllable_BtoS_ACK5 = 0;
  reg_i_StoB_REQ6 = 0;
  reg_controllable_BtoS_ACK6 = 0;
  reg_i_StoB_REQ7 = 0;
  reg_controllable_BtoS_ACK7 = 0;
  reg_i_StoB_REQ8 = 0;
  reg_controllable_BtoS_ACK8 = 0;
  reg_i_StoB_REQ9 = 0;
  reg_controllable_BtoS_ACK9 = 0;
  reg_i_StoB_REQ10 = 0;
  reg_controllable_BtoS_ACK10 = 0;
  reg_i_StoB_REQ11 = 0;
  reg_controllable_BtoS_ACK11 = 0;
  reg_i_RtoB_ACK0 = 0;
  reg_controllable_BtoR_REQ0 = 0;
  reg_i_RtoB_ACK1 = 0;
  reg_controllable_BtoR_REQ1 = 0;
  reg_i_FULL = 0;
  reg_i_nEMPTY = 0;
  reg_controllable_ENQ = 0;
  reg_controllable_DEQ = 0;
  reg_controllable_SLC0 = 0;
  reg_controllable_SLC1 = 0;
  reg_controllable_SLC2 = 0;
  reg_controllable_SLC3 = 0;
  reg_stateG7_0 = 0;
  reg_nstateG7_1 = 0;
  reg_stateG12 = 0;
  env_safe_err_happened = 0;
  next_env_fair = 0;
  fair_cnt = 0;
  next_sys_fair = 0;
 end


always @(posedge i_clk)
 begin
   // We remember if an environment error occurred:
   env_safe_err_happened = env_safe_err_happened | env_safe_err;

   // Updating the fairness counters: 
   if((next_sys_fair == 0) & sys_fair0)
    begin
      next_sys_fair = 1;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 1) & sys_fair1)
    begin
      next_sys_fair = 2;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 2) & sys_fair2)
    begin
      next_sys_fair = 3;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 3) & sys_fair3)
    begin
      next_sys_fair = 4;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 4) & sys_fair4)
    begin
      next_sys_fair = 5;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 5) & sys_fair5)
    begin
      next_sys_fair = 6;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 6) & sys_fair6)
    begin
      next_sys_fair = 7;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 7) & sys_fair7)
    begin
      next_sys_fair = 8;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 8) & sys_fair8)
    begin
      next_sys_fair = 9;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 9) & sys_fair9)
    begin
      next_sys_fair = 10;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 10) & sys_fair10)
    begin
      next_sys_fair = 11;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 11) & sys_fair11)
    begin
      next_sys_fair = 12;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if((next_sys_fair == 12) & sys_fair12)
    begin
      next_sys_fair = 0;
      next_env_fair = 0;
      fair_cnt = 0;
    end
   else if(~next_env_fair & env_fair0)
    begin
      next_env_fair = 1;
    end
   else if(next_env_fair & env_fair1)
    begin
      next_env_fair = 0;
      fair_cnt = fair_cnt + 1;
    end

   // Updating the automata: 
   // Automaton G7: 
   if(reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b0;
      reg_stateG7_0 = 1'b0;
    end
   else if(~reg_nstateG7_1 & reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b1;
      reg_stateG7_0 = 1'b0;
    end
   else if(reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b1;
      reg_stateG7_0 = 1'b1;
    end
   else if(~reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b0;
      reg_stateG7_0 = 1'b1;
    end

   // Automaton G12: 
   if(~reg_stateG12 & reg_i_nEMPTY & ~reg_controllable_DEQ)
      reg_stateG12 = 1'b1;
   else if(reg_stateG12 & reg_controllable_DEQ)
      reg_stateG12 = 1'b0;

   // Latching the previous input:
   reg_i_StoB_REQ0 =  i_StoB_REQ0;
   reg_controllable_BtoS_ACK0 =  controllable_BtoS_ACK0;
   reg_i_StoB_REQ1 =  i_StoB_REQ1;
   reg_controllable_BtoS_ACK1 =  controllable_BtoS_ACK1;
   reg_i_StoB_REQ2 =  i_StoB_REQ2;
   reg_controllable_BtoS_ACK2 =  controllable_BtoS_ACK2;
   reg_i_StoB_REQ3 =  i_StoB_REQ3;
   reg_controllable_BtoS_ACK3 =  controllable_BtoS_ACK3;
   reg_i_StoB_REQ4 =  i_StoB_REQ4;
   reg_controllable_BtoS_ACK4 =  controllable_BtoS_ACK4;
   reg_i_StoB_REQ5 =  i_StoB_REQ5;
   reg_controllable_BtoS_ACK5 =  controllable_BtoS_ACK5;
   reg_i_StoB_REQ6 =  i_StoB_REQ6;
   reg_controllable_BtoS_ACK6 =  controllable_BtoS_ACK6;
   reg_i_StoB_REQ7 =  i_StoB_REQ7;
   reg_controllable_BtoS_ACK7 =  controllable_BtoS_ACK7;
   reg_i_StoB_REQ8 =  i_StoB_REQ8;
   reg_controllable_BtoS_ACK8 =  controllable_BtoS_ACK8;
   reg_i_StoB_REQ9 =  i_StoB_REQ9;
   reg_controllable_BtoS_ACK9 =  controllable_BtoS_ACK9;
   reg_i_StoB_REQ10 =  i_StoB_REQ10;
   reg_controllable_BtoS_ACK10 =  controllable_BtoS_ACK10;
   reg_i_StoB_REQ11 =  i_StoB_REQ11;
   reg_controllable_BtoS_ACK11 =  controllable_BtoS_ACK11;
   reg_i_RtoB_ACK0 =  i_RtoB_ACK0;
   reg_controllable_BtoR_REQ0 =  controllable_BtoR_REQ0;
   reg_i_RtoB_ACK1 =  i_RtoB_ACK1;
   reg_controllable_BtoR_REQ1 =  controllable_BtoR_REQ1;
   reg_i_FULL =  i_FULL;
   reg_i_nEMPTY =  i_nEMPTY;
   reg_controllable_ENQ =  controllable_ENQ;
   reg_controllable_DEQ =  controllable_DEQ;
   reg_controllable_SLC0 =  controllable_SLC0;
   reg_controllable_SLC1 =  controllable_SLC1;
   reg_controllable_SLC2 =  controllable_SLC2;
   reg_controllable_SLC3 =  controllable_SLC3;

 end
endmodule

-------------------------------
#!SYNTCOMP
STATUS : realizable
SOLVED_BY : 3/3 [2015-pre-classification]
SOLVED_IN : 0.468492 [2015-pre-classification]
#.
