<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1007' ll='1010' type='bool llvm::TargetLoweringBase::isFPImmLegal(const llvm::APFloat &amp; , llvm::EVT , bool ForCodeSize = false) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1004'>/// Returns true if the target can instruction select the specified FP
  /// immediate natively. If false, the legalizer will materialize the FP
  /// immediate as a load from a constant pool.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1007'>/*Imm*/</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1007'>/*VT*/</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13637' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitFMAEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13793' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner9visitFDIVEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='21845' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner38convertSelectOfFPConstantsToLoadOffsetERKN4llvm5SDLocENS1_7SDValueES5_S5_S5_NS1_3ISD8CondCodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='21846' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner38convertSelectOfFPConstantsToLoadOffsetERKN4llvm5SDLocENS1_7SDValueES5_S5_S5_NS1_3ISD8CondCodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='3470' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='5949' u='c' c='_ZNK4llvm14TargetLowering20getNegatedExpressionENS_7SDValueERNS_12SelectionDAGEbbRNS_18TargetLoweringBase13NegatibleCostEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='5978' u='c' c='_ZNK4llvm14TargetLowering20getNegatedExpressionENS_7SDValueERNS_12SelectionDAGEbbRNS_18TargetLoweringBase13NegatibleCostEj'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7412' c='_ZNK4llvm21AArch64TargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='707' c='_ZNK4llvm20AMDGPUTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='426' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='18346' c='_ZNK4llvm17ARMTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3300' c='_ZNK4llvm21HexagonTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4295' c='_ZNK4llvm18MipsTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15820' c='_ZNK4llvm17PPCTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='601' c='_ZNK4llvm19RISCVTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='824' c='_ZNK4llvm21SystemZTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5183' c='_ZNK4llvm17X86TargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb'/>
