$date
	Sun Oct 23 00:17:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#937718
b1111 &
b1111 %
1$
b1111 !
1"
#937719
0"
#937722
b101110 &
b101110 %
#937726
b10111 &
b10111 %
#937730
b1000110 &
b1000110 %
#937734
b100011 &
b100011 %
#937738
b1101010 &
b1101010 %
#937742
b110101 &
b110101 %
#937746
b10100000 &
b10100000 %
#937750
b1010000 &
b1010000 %
#937754
b101000 &
b101000 %
#937758
b10100 &
b10100 %
#937762
b1010 &
b1010 %
#937766
b101 &
b101 %
#937770
b10000 &
b10000 %
#937774
b1000 &
b1000 %
#937778
b100 &
b100 %
#937782
b10 &
b10 %
#937786
b1 &
b1 %
1#
#937790
b0 &
0#
b0 %
0$
#1873104
b1010 !
1"
#1873106
b1010 &
b1010 %
1$
#1873107
0"
#1873110
b101 &
b101 %
#1873114
b10000 &
b10000 %
#1873118
b1000 &
b1000 %
#1873122
b100 &
b100 %
#1873126
b10 &
b10 %
#1873130
b1 &
b1 %
1#
#1873134
b0 &
0#
b0 %
0$
#2862513
b100 !
1"
#2862514
b100 &
b100 %
1$
#2862515
0"
#2862518
b10 &
b10 %
#2862522
b1 &
b1 %
1#
#2862526
b0 &
0#
b0 %
0$
#4500012
