// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2020 MediaTek Inc.
 * Author: Seiya Wang <seiya.wang@mediatek.com>
 */

/dts-v1/;
#include <dt-bindings/clock/mt6893-clk.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/memory/mt6885-larb-port.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/pinctrl/mt6885-pinfunc.h>
#include <dt-bindings/power/mt6893-power.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/gce/mt6893-gce.h>
#include <dt-bindings/mml/mml-mt6893.h>
#include <dt-bindings/reset/ti-syscon.h>
#include <dt-bindings/interconnect/mtk,mmqos.h>
#include <dt-bindings/thermal/thermal.h>
#include <dt-bindings/soc/mediatek,boot-mode.h>

/ {
	model = "MediaTek MT6893";
	compatible = "mediatek,mt6893";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
		i2c9 = &i2c9;
		i2c10 = &i2c10;
		i2c11 = &i2c11;
		i2c12 = &i2c12;
		i2c13 = &i2c13;
		ovl0 = &disp_ovl0;
		ovl1 = &disp_ovl1;
		ovl3 = &disp_ovl0_2l;
		ovl4 = &disp_ovl1_2l;
		ovl5 = &disp_ovl2_2l;
		ovl6 = &disp_ovl3_2l;
		rdma0 = &disp_rdma0;
		rdma1 = &disp_rdma1;
		rdma4 = &disp_rdma4;
		rdma5 = &disp_rdma5;
		wdma0 = &disp_wdma0;
		wdma1 = &disp_wdma1;
		color0 = &disp_color0;
		color1 = &disp_color1;
		ccorr0 = &disp_ccorr0;
		ccorr1 = &disp_ccorr1;
		aal0 = &disp_aal0;
		aal1 = &disp_aal1;
		gamma0 = &disp_gamma0;
		gamma1 = &disp_gamma1;
		dither0 = &disp_dither0;
		dither1 = &disp_dither1;
		postmask0 = &disp_postmask0;
		postmask1 = &disp_postmask1;
		dsi0 = &dsi0;
		merge1 = &disp_merge1;
		rsz0 = &disp_rsz0;
		rsz1 = &disp_rsz1;
		maal0 = &mdp_aal4;
		maal1 = &mdp_aal5;
		mtksmmu0 = &iommu0;
		mtksmmu1 = &iommu1;
		mtksmmu2 = &iommu2;
		mtksmmu3 = &iommu3;
	};

	/* ATF logger */
	atf_logger: atf_logger {
		compatible = "mediatek,atf_logger";
	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 root=/dev/ram vmalloc=400M \
		rcupdate.rcu_expedited=1 swiotlb=noforce kfence.sample_interval=0 \
		firmware_class.path=/vendor/firmware page_owner=on \
		loop.max_part=7 snd-usb-audio.use_vmalloc=0 \
		allow_mismatched_32bit_el0 fake_cpu_32bit_el0_mask=0x70 pelt=8";
		kaslr-seed = <0 0>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH 0>;
		cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
			<&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x20000000>;
	};

	clkitg: clkitg {
		compatible = "simple-bus";
	};

	disable_unused: disable_unused {
		compatible = "simple-bus";
	};

	clocks {
		clk_null: clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
		};

		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};

		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};

		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};

		ulposc: ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <260000000>;
		};
	};

	cluster0_opp: opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;
		opp0 {
			opp-hz = /bits/ 64 <2000000000>;
			opp-microvolt = <1000000>;
			opp-level = <0>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp1 {
			opp-hz = /bits/ 64 <1895000000>;
			opp-microvolt = <968750>;
			opp-level = <1>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp2 {
			opp-hz = /bits/ 64 <1833000000>;
			opp-microvolt = <943750>;
			opp-level = <2>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp3 {
			opp-hz = /bits/ 64 <1750000000>;
			opp-microvolt = <918750>;
			opp-level = <3>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp4 {
			opp-hz = /bits/ 64 <1666000000>;
			opp-microvolt = <893750>;
			opp-level = <4>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp5 {
			opp-hz = /bits/ 64 <1583000000>;
			opp-microvolt = <862500>;
			opp-level = <5>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp6 {
			opp-hz = /bits/ 64 <1500000000>;
			opp-microvolt = <837500>;
			opp-level = <6>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp7 {
			opp-hz = /bits/ 64 <1393000000>;
			opp-microvolt = <806250>;
			opp-level = <7>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp8 {
			opp-hz = /bits/ 64 <1287000000>;
			opp-microvolt = <775000>;
			opp-level = <8>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp9 {
			opp-hz = /bits/ 64 <1181000000>;
			opp-microvolt = <750000>;
			opp-level = <9>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
		opp10 {
			opp-hz = /bits/ 64 <1101000000>;
			opp-microvolt = <725000>;
			opp-level = <10>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
		opp11 {
			opp-hz = /bits/ 64 <1021000000>;
			opp-microvolt = <706250>;
			opp-level = <11>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
		opp12 {
			opp-hz = /bits/ 64 <889000000>;
			opp-microvolt = <668750>;
			opp-level = <12>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
		opp13 {
			opp-hz = /bits/ 64 <809000000>;
			opp-microvolt = <643750>;
			opp-level = <13>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
		opp14 {
			opp-hz = /bits/ 64 <729000000>;
			opp-microvolt = <625000>;
			opp-level = <14>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
		opp15 {
			opp-hz = /bits/ 64 <650000000>;
			opp-microvolt = <600000>;
			opp-level = <15>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
		opp16 {
			opp-hz = /bits/ 64 <500000000>;
			opp-microvolt = <600000>;
			opp-level = <16>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
	};

	cluster1_opp: opp_table1 {
		compatible = "operating-points-v2";
		opp-shared;
		opp0 {
			opp-hz = /bits/ 64 <2500000000>;
			opp-microvolt = <1000000>;
			opp-level = <0>;
			opp-supported-hw = <0x200 0xf0 0xf0>;
		};
		opp1 {
			opp-hz = /bits/ 64 <2375000000>;
			opp-microvolt = <968750>;
			opp-level = <1>;
			opp-supported-hw = <0x200 0xf0 0xf0>;
		};
		opp2 {
			opp-hz = /bits/ 64 <2300000000>;
			opp-microvolt = <943750>;
			opp-level = <2>;
			opp-supported-hw = <0x200 0xf0 0xf0>;
		};
		opp3 {
			opp-hz = /bits/ 64 <2250000000>;
			opp-microvolt = <931250>;
			opp-level = <3>;
			opp-supported-hw = <0x200 0xf0 0xf0>;
		};
		opp4 {
			opp-hz = /bits/ 64 <2200000000>;
			opp-microvolt = <918750>;
			opp-level = <4>;
			opp-supported-hw = <0x300 0xf0 0xf0>;
		};
		opp5 {
			opp-hz = /bits/ 64 <2100000000>;
			opp-microvolt = <893750>;
			opp-level = <5>;
			opp-supported-hw = <0x300 0xf0 0xf0>;
		};
		opp6 {
			opp-hz = /bits/ 64 <2025000000>;
			opp-microvolt = <868750>;
			opp-level = <6>;
			opp-supported-hw = <0x300 0xf0 0xf0>;
		};
		opp7 {
			opp-hz = /bits/ 64 <1975000000>;
			opp-microvolt = <856250>;
			opp-level = <7>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp8 {
			opp-hz = /bits/ 64 <1900000000>;
			opp-microvolt = <837500>;
			opp-level = <8>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp9 {
			opp-hz = /bits/ 64 <1831000000>;
			opp-microvolt = <825000>;
			opp-level = <9>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp10 {
			opp-hz = /bits/ 64 <1762000000>;
			opp-microvolt = <806250>;
			opp-level = <10>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp11 {
			opp-hz = /bits/ 64 <1659000000>;
			opp-microvolt = <787500>;
			opp-level = <11>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp12 {
			opp-hz = /bits/ 64 <1487000000>;
			opp-microvolt = <750000>;
			opp-level = <12>;
			opp-supported-hw = <0x311 0xf0 0xf0>;
		};
		opp13 {
			opp-hz = /bits/ 64 <1384000000>;
			opp-microvolt = <725000>;
			opp-level = <13>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
		opp14 {
			opp-hz = /bits/ 64 <1281000000>;
			opp-microvolt = <706250>;
			opp-level = <14>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
		opp15 {
			opp-hz = /bits/ 64 <1143000000>;
			opp-microvolt = <675000>;
			opp-level = <15>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
		opp16 {
			opp-hz = /bits/ 64 <1075000000>;
			opp-microvolt = <662500>;
			opp-level = <16>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
		opp17 {
			opp-hz = /bits/ 64 <1006000000>;
			opp-microvolt = <643750>;
			opp-level = <17>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
		opp18 {
			opp-hz = /bits/ 64 <903000000>;
			opp-microvolt = <625000>;
			opp-level = <18>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
		opp19 {
			opp-hz = /bits/ 64 <800000000>;
			opp-microvolt = <600000>;
			opp-level = <19>;
			opp-supported-hw = <0x311 0xf1 0xf1>;
		};
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <1701000000>;
			capacity-dmips-mhz = <336>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu1: cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0100>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <1701000000>;
			capacity-dmips-mhz = <336>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu2: cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0200>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <1701000000>;
			capacity-dmips-mhz = <336>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu3: cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0300>;
			enable-method = "psci";
			performance-domains = <&performance 0>;
			clock-frequency = <1701000000>;
			capacity-dmips-mhz = <336>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu4: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0400>;
			enable-method = "psci";
			performance-domains = <&performance 1>;
			clock-frequency = <2171000000>;
			capacity-dmips-mhz = <1011>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu5: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0500>;
			enable-method = "psci";
			performance-domains = <&performance 1>;
			clock-frequency = <2171000000>;
			capacity-dmips-mhz = <1011>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu6: cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0600>;
			enable-method = "psci";
			performance-domains = <&performance 1>;
			clock-frequency = <2171000000>;
			capacity-dmips-mhz = <1011>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu7: cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x0700>;
			enable-method = "psci";
			performance-domains = <&performance 2>;
			clock-frequency = <2171000000>;
			capacity-dmips-mhz = <1024>;
			#cooling-cells = <2>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&cpu4>;
				};
				core1 {
					cpu = <&cpu5>;
				};
				core2 {
					cpu = <&cpu6>;
				};
			};

			cluster2 {
				core0 {
					cpu = <&cpu7>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";
			cpuoff_l: cpuoff_l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010001>;
				local-timer-stop;
				entry-latency-us = <50>;
				exit-latency-us = <100>;
				min-residency-us = <1600>;
			};
			cpuoff_b: cpuoff_b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010002>;
				local-timer-stop;
				entry-latency-us = <50>;
				exit-latency-us = <100>;
				min-residency-us = <1400>;
			};
			clusteroff_l: clusteroff_l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010101>;
				local-timer-stop;
				entry-latency-us = <100>;
				exit-latency-us = <250>;
				min-residency-us = <2100>;
			};
			clusteroff_b: clusteroff_b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010102>;
				local-timer-stop;
				entry-latency-us = <100>;
				exit-latency-us = <250>;
				min-residency-us = <1900>;
			};
			mcusysoff: mcusysoff {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010701>;
				local-timer-stop;
				entry-latency-us = <450>;
				exit-latency-us = <600>;
				min-residency-us = <4000>;
			};
			system_mem: system_mem {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f01>;
				local-timer-stop;
				entry-latency-us = <700>;
				exit-latency-us = <850>;
				min-residency-us = <4000>;
			};
			system_pll: system_pll {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f02>;
				local-timer-stop;
				entry-latency-us = <800>;
				exit-latency-us = <950>;
				min-residency-us = <4000>;
			};
			system_bus: system_bus {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f03>;
				local-timer-stop;
				entry-latency-us = <1300>;
				exit-latency-us = <2800>;
				min-residency-us = <4000>;
			};
			s2idle: s2idle {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01011f01>;
				local-timer-stop;
				entry-latency-us = <10000>;
				exit-latency-us = <10000>;
				min-residency-us = <4294967295>;
			};
		};
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	dcm: dcm@10001000 {
		compatible = "mediatek,mt6873-dcm";
		reg = <0 0x10001000 0 0x1000>,
			<0 0x10002000 0 0x1000>,
			<0 0x10022000 0 0x1000>,
			<0 0x10219000 0 0x1000>,
			<0 0x10230000 0 0x2000>,
			<0 0x10235000 0 0x1000>,
			<0 0x10238000 0 0x1000>,
			<0 0x10240000 0 0x2000>,
			<0 0x10248000 0 0x1000>,
			<0 0x10400000 0 0x1000>,
			<0 0x11210000 0 0x1000>,
			<0 0xc538000 0 0x5000>,
			<0 0xc53a800 0 0x1000>;
		reg-names = "infracfg_ao",
			"infracfg_ao_mem",
			"infra_ao_bcrm",
			"emi",
			"dramc_ch0_top0",
			"chn0_emi",
			"dramc_ch0_top5",
			"dramc_ch1_top0",
			"dramc_ch1_top5",
			"sspm",
			"audio",
			"mp_cpusys_top",
			"cpccfg_reg";
	};

	gpio: gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0 0x10005000 0 0x1000>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	firmware: firmware {
		scmi: scmi {
			compatible = "arm,scmi";
			mboxes = <&tinysys_mbox 0>, <&tinysys_mbox 1>;
			shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
			mbox-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;

			scmi_tinysys: protocol@80 {
				reg = <0x80>;
				scmi_qos = <1>;
				scmi_pmic = <2>;
				scmi_met = <3>;
				scmi_thermal = <4>;
				scmi_gpupm = <6>;
				scmi_plt = <7>;
				scmi_smi = <8>;
				scmi_cm = <9>;
				scmi_slbc = <10>;
				scmi_apmcupm = <11>;
			};
		};
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		reserve-memory-mcupm_share {
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			status = "okay";
#if defined(CONFIG_MTK_GMO_RAM_OPTIMIZE) || defined(CONFIG_MTK_MET_MEM_ALLOC)
			size = <0 0x210000>; /* 2M + 64K */
#else
			size = <0 0x610000>; /* 6M + 64K */
#endif
			alignment = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0x60000000>;
		};

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
#if defined(CONFIG_MTK_MET_MEM_ALLOC)
			size = <0 0x110000>; /* 1M + 64K */
#else
			size = <0 0x510000>; /* 5M + 64K */
#endif
			alignment = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0x60000000>;
		};

		reserve-memory-adsp_share {
			compatible = "mediatek,reserve-memory-adsp_share";
			no-map;
			size = <0 0x1000000>;
			alloc-ranges = <0 0x40000000 0 0x40000000>;
			alignment = <0 0x10000>; /* EMI 64KB Align */
		};
		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0 0x00330000>; /*3 MB share mem size */
			alignment = <0 0x1000000>;
			alloc-ranges = <0 0x50000000 0 0x40000000>;
		};

		consys_mem: consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0 0x450000>;
			alignment = <0 0x1000000>;
			alloc-ranges = <0 0x50000000 0 0x40000000>;
		};

		wifi_mem: wifi-reserve-memory {
			compatible = "shared-dma-pool";
			no-map;
			size = <0 0xf20000>;
			alignment = <0 0x1000000>;
			alloc-ranges = <0 0x40000000 0 0x80000000>;
		};

		reserve-memory-gpueb_share {
			compatible = "mediatek,reserve-memory-gpueb_share";
			no-map;
			size = <0 0x00300000>; /* 3MB share mem size */
			alignment = <0 0x1000000>;
			alloc-ranges = <0 0x40000000 0 0x40000000>;
		};

		ssmr_cma_mem: ssmr-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alignment = <0 0x1000000>;
			alloc-ranges = <0 0x80000000 0 0xc0000000>;
		};

		ssheap_cma_mem: ssheap-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alignment = <0 0x200000>;
			alloc-ranges = <0 0x80000000 0 0xc0000000>;
		};

		gps_mem: gps-reserve-memory {
			compatible = "mediatek,gps-reserve-memory";
			no-map;
			size = <0 0x100000>;
			alignment = <0 0x100000>;
			alloc-ranges = <0 0x40000000 0 0x80000000>;
		};

		ktf_clkmgr_reserved: ktf_clkmgr_mem_region@50000000 {
			reg = <0 0x50000000 0 0x1000>;
			alignment = <0 0x1000>;
			no-map;
		};
	};

	cache_parity {
		compatible = "mediatek,mt6873-cache-parity";
		arm_dsu_ecc_hwirq = <32>;
		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	memory_ssmr_features: memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0 0x10000000>;
		2d_fr-size = <0 0x8000000>;
		tui-size = <0 0x4000000>;
		wfd-size = <0 0x4000000>;
		prot-region-based-size = <0 0x8000000>;
		ta-elf-size = <0 0x1000000>;
		ta-stack-heap-size = <0 0x6000000>;
		sdsp-tee-sharedmem-size = <0 0x1000000>;
		sdsp-firmware-size = <0 0x1000000>;
		};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <&ssmr_cma_mem>;
	};

	ssheap {
		compatible = "mediatek,trusted_mem_ssheap";
		memory-region = <&ssheap_cma_mem>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	hwrng: hwrng {
		compatible = "arm,sec-rng";
		methods = "smc";
		method-fid = /bits/ 16 <0x26a>;
		quality = /bits/ 16 <900>;
	};

	pwrap: pwrap@10026000 {
		compatible = "mediatek,mt6885-pwrap", "syscon";
		reg = <0 0x10026000 0 0x1000>;
		reg-names = "pwrap";
		interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&infracfg_ao_clk CLK_IFRAO_PMIC_AP>,
			     <&infracfg_ao_clk CLK_IFRAO_PMIC_TMR>,
			     <&topckgen_clk CLK_TOP_PWRAP_ULPOSC_SEL>,
			     <&topckgen_clk CLK_TOP_OSC_D10>;
		clock-names = "spi", "wrap", "ulposc", "ulposc_osc";
	};

	thermal_zones: thermal-zones {
		soc_max {
			polling-delay = <100>; /* milliseconds */
			polling-delay-passive = <5>; /* milliseconds */
			thermal-sensors = <&lvts 0>;

			trips {
				soc_max_crit: soc_max_crit@0 {
					temperature = <113500>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		cpu_big1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 1>;
		};
		cpu_bigbig {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 2>;
		};
		cpu_big2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 3>;
		};
		cpu_big3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 4>;
		};
		cpu_little1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 5>;
		};
		cpu_little2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 6>;
		};
		cpu_little3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 7>;
		};
		cpu_little4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 8>;
		};
		apu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 9>;
		};
		apu2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 10>;
		};
		gpu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 11>;
		};
		gpu2 {
			polling-delay = <100>; /* milliseconds */
			polling-delay-passive = <12>; /* milliseconds */
			thermal-sensors = <&lvts 12>;

			trips {
				gpu_throttle: trip-point@0 {
					temperature = <95000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
			cooling-maps {
				map0 {
					trip = <&gpu_throttle>;
					cooling-device = <&mali THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
					contribution = <1024>;
				};
			};
		};
		infra {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 13>;
		};
		camsys {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 14>;
		};
		md1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 15>;
		};
		md2{
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 16>;
		};
		md3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 17>;
		};
		consys {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&consys>;
		};
	};

	thermal_ipi: thermal-ipi {
		compatible = "mediatek,thermal-ipi";
		target-bitmask = <0x2>; /* MCUPM */
	};

	eemgpu_fsm: eemgpu_fsm@1100b000 {
		compatible = "mediatek,eemgpu_fsm";
		reg = <0 0x1100b000 0 0x1000>;
		interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH 0>;
		eemg-status = <1>;
		eemg-initmon-gpu = <0xf>;
		eemg-clamp-gpu = <0>;
		eemg-offset-gpu = <0xff>;
		nvmem = <&efuse>;
		nvmem-names = "mtk_efuse";
		nvmem-cells = <&efuse_segment>;
		nvmem-cell-names = "efuse_segment_cell";
	};

	dfd_mcu: dfd_mcu@0c600000 {
		compatible = "mediatek,dfd";
		mediatek,enabled = <1>;
		mediatek,chain_length = <0x4c08>;
		mediatek,rg_dfd_timeout = <0xa0>;
		mediatek,check_dfd_support = <1>;
	};

	dfd_cache: dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0>;
		mediatek,rg_dfd_timeout = <0x5dc0>;
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

		performance: performance-controller@0011bc00 {
			compatible = "mediatek,cpufreq-hw";
			reg = <0 0x0011bc10 0 0x120>,
					<0 0x0011bd30 0 0x120>,
					<0 0x0011be50 0 0x120>;
			reg-names = "performance-domain0",
						"performance-domain1",
						"performance-domain2";
			#performance-domain-cells = <1>;
		};

		eas_info: eas_info{
			compatible = "mediatek,eas-info";

			csram-base=<0x0011bc00>;
                        /* L, BL, B, CCI */
			offs-thermal-limit=<0x1208 0x120c 0x1210 0x1214>;
			offs-cap=<0xFA0>;
		};

		lkg: lkg@0010f800 {
			compatible = "mediatek,mtk-lkg";
			reg = <0 0x0010f800 0 0xc00>;
		};

		cpuhvfs: cpuhvfs@0010f800{
			compatible = "mediatek,cpufreq-hybrid";
			reg = <0 0x0010f800 0 0xC00>,
				<0 0x0011bc00 0 0x1400>;
			reg-names="USRAM","CSRAM";
			cslog-range =<0x03d0>,<0x0fa0>;

			pll-con = <0x20c>, <0x22c>, <0x21c>, <0x25c>;
			clk-div = <0xa2a0>, <0xa2a4>, <0xa2b0>, <0xa2e0>;
			tbl-off = <4>,     <76>,    <148>,   <220>;
			apmixedsys   = <&apmixedsys_clk>;
			clk-div-base = <&cm_mgr>;
			proc1-supply = <&mt6315_7_vbuck3>; //L
			proc2-supply = <&mt6315_6_vbuck1>; //BL
			proc3-supply = <&mt6315_6_vbuck1>; //B
			proc4-supply = <&mt6315_7_vbuck3>; //DSU
		};

		dvfsp: dvfsp@0011bc00 {
			compatible = "mediatek,mt6873-mcupm-dvfs";
			reg = <0 0x0011bc00 0 0x1400>,
				<0 0x00115c00 0 0x400>;
			nvmem-cells = <&efuse_segment &cpu_version>;
			nvmem-cell-names = "seg_code","level_code1";
		};

		qos:qos@0011bb00 {
			compatible = "mediatek,mt6893-qos";
			reg = <0 0x0011bb00 0 0x100>;
		};

		cm_mgr: cm_mgr@0c530000 {
			compatible = "mediatek,mt6893-cm_mgr";
			reg = <0 0x0c530000 0 0x9000>;
			reg-names = "cm_mgr_base";
			interconnects = <&dvfsrc MT6873_MASTER_MCUSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "cm-perf-bw";
			required-opps = <&dvfsrc_freq_opp0>,
					<&dvfsrc_freq_opp1>,
					<&dvfsrc_freq_opp2>,
					<&dvfsrc_freq_opp3>,
					<&dvfsrc_freq_opp4>,
					<&dvfsrc_freq_opp5>,
					<&dvfsrc_freq_opp6>;
			cm_mgr,cp_down  = <100 100 100 100 100>;
			cm_mgr,cp_up = <140 140 100 100 100>;
			cm_mgr,dt_down = <3 0 0 0 0>;
			cm_mgr,dt_up = <0 0 0 0 0>;
			cm_mgr,vp_down = <100 100 100 100 100>;
			cm_mgr,vp_up = <100 100 100 100 100>;

			/* use_bcpu_weight = "enable"; */
			/* cpu_power_bcpu_weight_max = <100>; */
			/* cpu_power_bcpu_weight_min = <100>; */

			/* use_cpu_to_dram_map = "enable"; */
			/* cm_mgr_cpu_opp_to_dram = <0 0 0 0 1 1 1 1 */
						/* 1 2 2 2 2 2 2 2>; */

			/* use_cpu_to_dram_map_new = "enable"; */
		};

		fpsgo: fpsgo {
			compatible = "mediatek,fpsgo";
			interconnects = <&dvfsrc MT6873_MASTER_MCUSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "fpsgo-perf-bw";
			required-opps = <&dvfsrc_freq_opp0>;

			cpu_limit = <1>;
			gcc_enable = <1>;
			fbt_cpu_mask = <255 128 15 127>;
		};

		mcupm: mcupm@0c540000 {
			compatible = "mediatek,mcupm";
			reg = <0 0x0c540000 0 0x22000>,
			      <0 0x0c55fb00 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>,
			      <0 0x0c55fba0 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>,
			      <0 0x0c55fc40 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>,
			      <0 0x0c55fce0 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>,
			      <0 0x0c55fd80 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>,
			      <0 0x0c55fe20 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>,
			      <0 0x0c55fec0 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>,
			      <0 0x0c55ff60 0 0xa0>,
			      <0 0x0c562004 0 0x4>,
			      <0 0x0c560074 0 0x4>,
			      <0 0x0c562000 0 0x4>,
			      <0 0x0c560078 0 0x4>;
			reg-names = "mcupm_base",
				    "mbox0_base",
				    "mbox0_set",
				    "mbox0_clr",
				    "mbox0_send",
				    "mbox0_recv",
				    "mbox1_base",
				    "mbox1_set",
				    "mbox1_clr",
				    "mbox1_send",
				    "mbox1_recv",
				    "mbox2_base",
				    "mbox2_set",
				    "mbox2_clr",
				    "mbox2_send",
				    "mbox2_recv",
				    "mbox3_base",
				    "mbox3_set",
				    "mbox3_clr",
				    "mbox3_send",
				    "mbox3_recv",
				    "mbox4_base",
				    "mbox4_set",
				    "mbox4_clr",
				    "mbox4_send",
				    "mbox4_recv",
				    "mbox5_base",
				    "mbox5_set",
				    "mbox5_clr",
				    "mbox5_send",
				    "mbox5_recv",
				    "mbox6_base",
				    "mbox6_set",
				    "mbox6_clr",
				    "mbox6_send",
				    "mbox6_recv",
				    "mbox7_base",
				    "mbox7_set",
				    "mbox7_clr",
				    "mbox7_send",
				    "mbox7_recv";
			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "mbox0",
					  "mbox1",
					  "mbox2",
					  "mbox3",
					  "mbox4",
					  "mbox5",
					  "mbox6",
					  "mbox7";
		};

		topckgen_clk: syscon@10000000 {
			compatible = "mediatek,mt6893-topckgen", "syscon";
			reg = <0 0x10000000 0 0x1000>;
			#clock-cells = <1>;
		};

		infracfg_ao_clk: syscon@10001000 {
			compatible = "mediatek,mt6893-infracfg_ao", "syscon", "simple-mfd";
			reg = <0 0x10001000 0 0x1000>;
			#clock-cells = <1>;

			infracfg_rst: reset-controller {
				compatible = "ti,syscon-reset";
				#reset-cells = <1>;

				ti,reset-bits = <
					0x120 0 0x124 0 0 0
					(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 0: lvts_ap */
					0x730 10 0x734 10 0 0
					(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 1: lvts_mcu */

					/* ufs reset */
					0x130 15 0x134 15 0 0
					(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 2: ufshci */
					0x140  7 0x144  7 0 0
					(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 3: unipro */
					0x150 21 0x154 21 0 0
					(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 4: ufs-crypto */
					>;
			};
		};

		infracfg_ao_mem@10002000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0 0x10002000 0 0x1000>;
		};

		pericfg: pericfg@10003000 {
			compatible = "mediatek,mt8192-pericfg", "syscon";
			reg = <0 0x10003000 0 0x1000>;
			#clock-cells = <1>;
		};

		eint: apirq@1000b000 {
			compatible = "mediatek,mtk-eint";
			reg = <0 0x1000b000 0 0x1000>;
			reg-name = "eint";
			interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,total-pin-number = <223>;
		};

		pio: pinctrl@10005000 {
			compatible = "mediatek,mt6885-pinctrl", "syscon";
			reg = <0 0x10005000 0 0x1000>,
			      <0 0x11c20000 0 0x1000>,
			      <0 0x11d10000 0 0x1000>,
			      <0 0x11e20000 0 0x1000>,
			      <0 0x11e70000 0 0x1000>,
			      <0 0x11ea0000 0 0x1000>,
			      <0 0x11f20000 0 0x1000>,
			      <0 0x11f30000 0 0x1000>;
			reg-names = "iocfg0", "iocfg_rm", "iocfg_bm",
				    "iocfg_lm", "iocfg_lb", "iocfg_rt",
				    "iocfg_lt", "iocfg_tm";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 220>;
			interrupt-controller;
			interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH 0>;
			#interrupt-cells = <2>;
			mediatek,eint = <&eint>;
		};

		scpsys: power-controller@10006000 {
			compatible = "mediatek,mt6893-scpsys", "syscon";
			reg = <0 0x10006000 0 0x1000>;
			#power-domain-cells = <1>;
			clocks = <&topckgen_clk CLK_TOP_MFG_SEL>,
				<&topckgen_clk CLK_TOP_IMG1_SEL>,
				<&topckgen_clk CLK_TOP_IMG2_SEL>,
				<&topckgen_clk CLK_TOP_IPE_SEL>,
				<&topckgen_clk CLK_TOP_VDEC_SEL>,
				<&topckgen_clk CLK_TOP_VENC_SEL>,
				<&topckgen_clk CLK_TOP_MDP_SEL>,
				<&topckgen_clk CLK_TOP_DISP_SEL>,
				<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
				<&topckgen_clk CLK_TOP_ADSP_SEL>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&imgsys1_clk CLK_IMGSYS1_LARB9>,
				<&imgsys2_clk CLK_IMGSYS2_LARB9>,
				<&ipesys_clk CLK_IPE_LARB19>,
				<&ipesys_clk CLK_IPE_LARB20>,
				<&ipesys_clk CLK_IPE_SMI_SUBCOM>,
				<&vdec_soc_gcon_clk CLK_VDE1_LARB1_CKEN>,
				<&vdec_soc_gcon_clk CLK_VDE1_LAT_CKEN>,
				<&vdec_soc_gcon_clk CLK_VDE1_VDEC_CKEN>,
				<&vdec_gcon_clk CLK_VDE2_LARB1_CKEN>,
				<&vdec_gcon_clk CLK_VDE2_LAT_CKEN>,
				<&vdec_gcon_clk CLK_VDE2_VDEC_CKEN>,
				<&venc_gcon_clk CLK_VEN1_CKE1_VENC>,
				<&venc_c1_gcon_clk CLK_VEN2_CKE1_VENC>,
				<&mdpsys CLK_MDP_APMCU_GALS>,
				<&mdpsys CLK_MDP_SMI0>,
				<&mdpsys CLK_MDP_SMI1>,
				<&mdpsys CLK_MDP_SMI2>,
				<&mmsys_config_clk CLK_MM_SMI_INFRA>,
				<&mmsys_config_clk CLK_MM_SMI_COMMON>,
				<&mmsys_config_clk CLK_MM_SMI_GALS>,
				<&mmsys_config_clk CLK_MM_SMI_IOMMU>,
				<&infracfg_ao_clk CLK_IFRAO_AUDIO_26M_BCLK>,
				<&infracfg_ao_clk CLK_IFRAO_AUDIO>,
				<&camsys_main_clk CLK_CAM_M_LARB13>,
				<&camsys_main_clk CLK_CAM_M_LARB14>,
				<&camsys_main_clk CLK_CAM_M_LARB15>,
				<&camsys_rawa_clk CLK_CAM_RA_LARBX>,
				<&camsys_rawb_clk CLK_CAM_RB_LARBX>,
				<&camsys_rawc_clk CLK_CAM_RC_LARBX>;
			clock-names = "mfg", "isp", "isp2", "ipe",
				"vdec", "venc", "mdp", "disp",
				"audio", "adsp", "cam", "isp-0",
				"isp2-0", "ipe-0", "ipe-1", "ipe-2",
				"vdec-0", "vdec-1", "vdec-2",
				"vdec2-0", "vdec2-1", "vdec2-2",
				"venc-0", "venc2-0",
				"mdp-0", "mdp-1", "mdp-2", "mdp-3",
				"disp-0", "disp-1", "disp-2", "disp-3",
				"audio-0", "audio-1", "cam-0", "cam-1",
				"cam-2", "cam_rawa-0", "cam_rawb-0",
				"cam_rawc-0";
			infracfg = <&infracfg_ao_clk>;
		};

		scp_infra: scp_infra@10001000 {
		    compatible = "mediatek,scpinfra";
		    reg = <0 0x10001000 0 0x1000>,		/* infracfg_ao */
			    <0 0x10006000 0 0x1000>,	/* spm */
			    <0 0x10000000 0 0x1000>;	/* topckgen */
		    #clock-cells = <1>;
		};
		sleep: sleep@10006000 {
			compatible = "mediatek,sleep", "syscon";
			reg = <0 0x10006000 0 0x100>;
		};

		srclken_rc: srclken-rc@10006500 {
			compatible = "mediatek,srclken-rc";
			reg = <0 0x10006500 0 0x100>,
				<0 0x10006E00 0 0x100>;
			mediatek,subsys-ctl = "suspend", "rf", "dpidle",
					"md", "gps", "bt",
					"wifi", "mcu", "coant",
					"nfc", "ufs", "scp",
					"rsv";
			suspend-ctl = "XO_SOC";
			rf-ctl = "XO_CEL";
			dpidle-ctl = "XO_SOC";
			gps-ctl = "XO_WCN";
			bt-ctl = "XO_WCN";
			wifi-ctl = "XO_WCN";
			mcu-ctl = "XO_WCN";
			nfc-ctl = "XO_NFC";

			mediatek,enable;
		};

		watchdog: watchdog@10007000 {
			compatible = "mediatek,mt6893-wdt",
				     "mediatek,mt6589-wdt",
				     "syscon", "simple-mfd";
			mediatek,rg_dfd_timeout = <0xea60>;
			reg = <0 0x10007000 0 0x100>;
			reboot-mode {
				compatible = "syscon-reboot-mode";
				offset = <0x24>;
				mask = <0xf>;
				mode-charger = <BOOT_CHARGER>;
				mode-recovery = <BOOT_RECOVERY>;
				mode-bootloader = <BOOT_BOOTLOADER>;
				mode-dm-verity-dev-corrupt = <BOOT_DM_VERITY>;
				mode-kpoc = <BOOT_KPOC>;
				mode-ddr-reserve = <BOOT_DDR_RSVD>;
				mode-meta = <BOOT_META>;
				mode-rpmbpk = <BOOT_RPMBPK>;
			};
		};

		masp@1000a000 {
			compatible = "mediatek,masp";
			reg = <0 0x1000a000 0 0x1000>;
			interrupts = <GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH>;
		};

		security_ao@1001a000 {
			compatible = "mediatek,security_ao";
			reg = <0 0x1001a000 0 0x1000>;
		};

		apxgpt: apxgpt@10008000 {
			compatible = "mediatek,apxgpt";
			reg = <0 0x10008000 0 0x1000>;
		};

		apmixedsys_clk: syscon@1000C000 {
			compatible = "mediatek,mt6893-apmixedsys", "syscon";
			reg = <0 0x1000C000 0 0x1000>;
			#clock-cells = <1>;
		};

		fhctl: fhctl@1000ce00 {
			compatible = "mediatek,mt6885-fhctl";
			reg = <0 0x1000ce00 0 0x200>,
				<0 0x1000c000 0 0xe00>;
			map0 {
				domain = "top";
				method = "fhctl-mcupm";

				armpll_ll {
					fh-id = <0>;
					pll-id = <999>;
					perms = <0x1C>;
				};

				armpll_bl0 {
					fh-id = <1>;
					pll-id = <999>;
					perms = <0x1C>;
				};

				armpll_bl1 {
					fh-id = <2>;
					pll-id = <999>;
					perms = <0x1C>;
				};

				armpll_bl2 {
					fh-id = <3>;
					pll-id = <999>;
					perms = <0x1C>;
				};

				armpll_bl3 {
					fh-id = <4>;
					pll-id = <999>;
					perms = <0x1C>;
				};

				ccipll {
					fh-id = <5>;
					pll-id = <999>;
					perms = <0x1C>;
				};

				mfgpll {
					fh-id = <6>;
					pll-id = <CLK_APMIXED_MFGPLL>;
				};

				mpll {
					fh-id = <8>;
					pll-id = <999>;
					perms = <0x1C>;
				};

				mmpll {
					fh-id = <9>;
					pll-id = <CLK_APMIXED_MMPLL>;
				};

				mainpll {
					fh-id = <10>;
					pll-id = <CLK_APMIXED_MAINPLL>;
					perms = <0x1C>;
				};

				msdcpll {
					fh-id = <11>;
					pll-id = <CLK_APMIXED_MSDCPLL>;
					perms = <0x1C>;
				};

				adsppll {
					fh-id = <12>;
					pll-id = <CLK_APMIXED_ADSPPLL>;
					perms = <0x1C>;
				};

				apupll {
					fh-id = <13>;
					pll-id = <CLK_APMIXED_APUPLL>;
				};

				tvdpll {
					fh-id = <14>;
					pll-id = <CLK_APMIXED_TVDPLL>;
					perms = <0x1C>;
				};
			};
		};

		drm:drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			reg = <0 0x1000d000 0 0x1000>;
			rgu_timeout = <0xea60>;
			ver = <1>;
		};

		keypad: kp@10010000 {
			compatible = "mediatek,kp";
			reg = <0 0x10010000 0 0x1000>;
			interrupts = <GIC_SPI 74 IRQ_TYPE_EDGE_RISING 0>;
			mediatek,key-debounce-ms = <1024>;
			mediatek,hw-map-num = <72>;
			mediatek,hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0>;
			clocks = <&clk26m>;
			clock-names = "kpd";
		};

		dvfsrc: dvfsrc@10012000 {
			compatible = "mediatek,mt6893-dvfsrc";
			reg = <0 0x10012000 0 0x1000>,
				<0 0x10006000 0 0x1000>;
			reg-names = "dvfsrc", "spm";
			#interconnect-cells = <1>;

			dvfsrc_vcore: dvfsrc-vcore {
				regulator-name = "dvfsrc-vcore";
				regulator-min-microvolt = <575000>;
				regulator-max-microvolt = <750000>;
				regulator-always-on;
			};
			dvfsrc_vscp: dvfsrc-vscp {
				regulator-name = "dvfsrc-vscp";
				regulator-min-microvolt = <575000>;
				regulator-max-microvolt = <750000>;
				regulator-always-on;
			};

			dvfsrc_freq_opp7: opp7 {
				opp-peak-KBps = <0>;
			};
			dvfsrc_freq_opp6: opp6 {
				opp-peak-KBps = <5100000>;
			};
			dvfsrc_freq_opp5: opp5 {
				opp-peak-KBps = <7600000>;
			};
			dvfsrc_freq_opp4: opp4 {
				opp-peak-KBps = <9800000>;
			};
			dvfsrc_freq_opp3: opp3 {
				opp-peak-KBps = <11900000>;
			};
			dvfsrc_freq_opp2: opp2 {
				opp-peak-KBps = <15300000>;
			};
			dvfsrc_freq_opp1: opp1 {
				opp-peak-KBps = <20400000>;
			};
			dvfsrc_freq_opp0: opp0 {
				opp-peak-KBps = <23800000>;
			};

			dvfsrc-helper {
				compatible = "mediatek,dvfsrc-helper";
				vcore-supply = <&mt6359p_vgpu11_reg>;
				rc-vcore-supply = <&dvfsrc_vcore>;
				rc-vscp-supply = <&dvfsrc_vscp>;
				interconnects = <&dvfsrc MT6873_MASTER_DBGIF &dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_DBGIF &dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_HRT_DBGIF &dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
				interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
				required-opps = <&dvfsrc_freq_opp0>,
						<&dvfsrc_freq_opp1>,
						<&dvfsrc_freq_opp2>,
						<&dvfsrc_freq_opp3>,
						<&dvfsrc_freq_opp4>,
						<&dvfsrc_freq_opp5>,
						<&dvfsrc_freq_opp6>;
			};

			dvfsrc-met {
				compatible = "mediatek,dvfsrc-met";
			};
		};

		dpmaif:dpmaif@10014000 {
			compatible = "mediatek,dpmaif";
			reg = <0 0x10014000 0 0x1000>, /*AO_UL*/
				<0 0x1022d000 0 0x1000>, /*PD_UL*/
				<0 0x1022c000 0 0x1000>, /*PD_MD_MISC*/
				<0 0x1022e000 0 0x1000>; /*SRAM*/
			interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,dpmaif_ver = <2>;
			mediatek,dpmaif_cap = <0x00000004>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_DPMAIF_MAIN>,
				<&infracfg_ao_clk CLK_IFRAO_DPMAIF>;
			clock-names = "infra-dpmaif-clk",
				"infra-dpmaif-blk-clk";
			interconnects = <&dvfsrc MT6873_MASTER_NETSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "icc-mdspd-bw";
			required-opps = <&dvfsrc_freq_opp0>,
					<&dvfsrc_freq_opp1>;
			net_spd_ver = <3>;
		};

		systimer: systimer@10017000 {
			compatible = "mediatek,mt6873-timer",
				     "mediatek,mt6765-timer";
			reg = <0 0x10017000 0 0x1000>;
			interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk13m>;
		};

		spmi: spmi@10027000 {
			compatible = "mediatek,mt6893-spmi";
			reg = <0 0x10027000 0 0x000e00>,
			      <0 0x10029000 0 0x000100>;
			reg-names = "pmif", "spmimst";
			clocks = <&infracfg_ao_clk CLK_IFRAO_PMIC_AP>,
				 <&infracfg_ao_clk CLK_IFRAO_PMIC_TMR>,
				 <&topckgen_clk CLK_TOP_SPMI_MST_SEL>;
			clock-names = "pmif_sys_ck",
				      "pmif_tmr_ck",
				      "spmimst_clk_mux";
			assigned-clocks = <&topckgen_clk CLK_TOP_PWRAP_ULPOSC_SEL>;
			assigned-clock-parents = <&topckgen_clk CLK_TOP_OSC_D10>;
		};

		devapc: devapc@10207000 {
			compatible = "mediatek,mt6893-devapc";
			reg = <0 0x10207000 0 0x1000>,
				<0 0x11021000 0 0x1000>,
				<0 0x11022000 0 0x1000>,
				<0 0x10030000 0 0x1000>,
				<0 0x1020e000 0 0x1000>,
				<0 0x10033000 0 0x1000>,
				<0 0x0010c000 0 0x1000>;
			interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_DEVICE_APC>;
			clock-names = "devapc-infra-clock";
		};

		ccifdriver:ccifdriver@10209000 {
			compatible = "mediatek,ccci_ccif";
			reg = <0 0x10209000 0 0x1000>, /*AP_CCIF_BASE*/
				<0 0x1020a000 0 0x1000>; /*MD_CCIF_BASE*/
			mediatek,sram_size = <512>;
			/*CCIF0 174/206, CCIF0 175/207*/
			interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_CCIF_AP>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF_MD>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF1_AP>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF1_MD>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF4_MD>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF5_MD>;
			clock-names = "infra-ccif-ap",
				"infra-ccif-md",
				"infra-ccif1-ap",
				"infra-ccif1-md",
				"infra-ccif4-md",
				"infra-ccif5-md";
			ccif-pericfg = <&pericfg>;
		};

		mddriver:mddriver {
			compatible = "mediatek,mddriver";
			/* bit0~3: CLDMA|CCIF|DPMAIF */
			mediatek,mdhif_type = <6>;
			mediatek,md_id = <0>;
			mediatek,ap_plat_info = <6893>;
			mediatek,md_generation = <6297>;
			mediatek,offset_epon_md1 = <0x2844>;
			mediatek,cldma_capability = <14>;
			/* bit0~1: srcclkena|srclken_o1_on */
			mediatek,power_flow_config = <3>;
			/* srclken_o1 set value |= 1<<21 */
			mediatek,srclken_o1 = <0x200000>;
			/* MDWDT; CCIF0 194/226; CCIF0 195/227 */
			interrupts = <GIC_SPI 78 IRQ_TYPE_EDGE_RISING 0>,
				     <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_MD>;
			ccci-infracfg = <&infracfg_ao_clk>;
			ccci-topckgen = <&topckgen_clk>;
			ccci_spmsleep = <&sleep>;
		};

		md_auxadc:md_auxadc {
			compatible = "mediatek,md_auxadc";
			io-channels = <&auxadc 2>;
			io-channel-names = "md-channel",
				"md-battery";
		};

		md_ccci_rtc:md_ccci_rtc {
			compatible = "mediatek,md_ccci_rtc";
			nvmem-cells = <&ext_32k>;
			nvmem-cell-names = "external-32k";
		};

		ccci_scp:ccci_scp {
			compatible = "mediatek,ccci_md_scp";
			clocks = <&infracfg_ao_clk CLK_IFRAO_CCIF2_AP>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF2_MD>;
			clock-names = "infra-ccif2-ap",
				"infra-ccif2-md";
		};

		gpio_usage_mapping:gpio {
			compatible = "mediatek,gpio_usage_mapping";
		};

		md1_sim1_hot_plug_eint: MD1_SIM1_HOT_PLUG_EINT {
                        compatible = "mediatek,MD1_SIM1_HOT_PLUG_EINT-eint";
                        interrupts = <0 4>;
			debounce = <0 10000>;
                        dedicated = <0 0>;
                        src_pin = <0 1>;
                        sockettype = <0 0>;
                        status = "okay";
		};

		md1_sim2_hot_plug_eint: MD1_SIM2_HOT_PLUG_EINT {
                        compatible = "mediatek,MD1_SIM2_HOT_PLUG_EINT-eint";
                        interrupts = <1 4>;
			debounce = <1 10000>;
                        dedicated = <1 0>;
                        src_pin = <1 2>;
                        sockettype = <1 0>;
                        status = "okay";
		};

		cqdma: cq_dma@10212000 {
			compatible = "mediatek,mt6765-cqdma";
			reg = <0 0x10212000 0 0x80>,
			      <0 0x10212100 0 0x80>,
			      <0 0x10212200 0 0x80>,
			      <0 0x10212300 0 0x80>;
			interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH 0>,
			      <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH 0>,
			      <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH 0>,
			      <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-channels = <4>;
			dma-channel-mask = <63>;
		};

		apdma: dma-controller@11000a80  {
			compatible = "mediatek,mt6779-uart-dma";
			reg =   <0 0x11000a80  0 0x80>,
				<0 0x11000b00 0 0x80>,
				<0 0x11000b80 0 0x80>,
				<0 0x11000c00 0 0x80>;
			interrupts =    <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_APDMA>;
			clock-names = "apdma";
			dma-requests = <4>;
			#dma-cells = <1>;
		};

		emicen: emicen@10219000 {
			compatible = "mediatek,mt6885-emicen",
				     "mediatek,common-emicen";
			reg = <0 0x10219000 0 0x1000>,
			      <0 0x1021d000 0 0x1000>;
			mediatek,emi-reg = <&emichn>;
			a2d_disph = <14>;
		};

		emiisu: emiisu {
			compatible = "mediatek,mt6885-emiisu",
				     "mediatek,common-emiisu";
			ctrl_intf = <0>;
		};

		device_mpu_low@1021a000 {
			compatible = "mediatek,device_mpu_low";
			reg = <0 0x1021a000 0 0x1000>;
			prot-base = <0x0 0x40000000>;
			prot-size = <0x4 0x00000000>;
			page-size = <0x200000>;
			interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		ktf-cmdq-test {
			compatible = "mediatek,ktf-cmdq-test";
			mediatek,gce = <&gce>;
			mmsys_config = <&mmsys_config_clk>;
			mboxes = <&gce 8 0 CMDQ_THR_PRIO_1>,
				<&gce 9 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
				<&gce 10 0 CMDQ_THR_PRIO_1>;
			mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
			gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
				<&gce 0x14010000 SUBSYS_1401XXXX>,
				<&gce 0x14020000 SUBSYS_1402XXXX>;
			token_user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
			token_gpr_set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
			gce-event-names = "disp_rdma0_sof",
				"disp_rdsz0_sof",
				"mdp_rdma0_sof";
			gce-events = <&gce CMDQ_EVENT_DISP_RDMA0_SOF>,
				<&gce CMDQ_EVENT_DISP_RSZ0_SOF>,
				<&gce CMDQ_EVENT_MDP_RDMA0_SOF>;
		};

		cmdq-test {
			compatible = "mediatek,cmdq-test";
			mediatek,gce = <&gce_m>;
			mmsys_config = <&mmsys_config_clk>;
			mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
			mboxes = <&gce_m 23 0 CMDQ_THR_PRIO_1>,
				   <&gce 23 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			token_user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
			token_gpr_set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
		};

		emimpu:emimpu@10226000 {
			compatible = "mediatek,mt6885-emimpu",
				     "mediatek,common-emimpu";
			reg = <0 0x10226000 0 0x1000>,
			      <0 0x10225000 0 0x1000>;
			mediatek,emi-reg = <&emicen>;
			interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH 0>;
			region_cnt = <32>;
			domain_cnt = <16>;
			addr_align = <16>;
			ap_region = <31>;
			ap_apc = <0 5 5 5 0 0 6 5>,
				 <0 0 5 0 0 0 5 5>;
			dump = <0x1f0 0x1f8 0x1fc>;
			clear = <0x160 0xffffffff 16>,
				<0x200 0x00000003 16>,
				<0x1f0 0x80000000 1>;
			clear_md = <0x1fc 0x80000000 1>;
			ctrl_intf = <1>;
			slverr = <0>;
		};

		gce: mailbox@10228000 {
			compatible = "mediatek,mt6893-gce";
			reg = <0 0x10228000 0 0x4000>;
			interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
				/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
				/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_GCE>,
				 <&infracfg_ao_clk CLK_IFRAO_GCE_26M>;
			clock-names = "gce", "gce-timer";
			power-domains = <&scpsys MT6893_POWER_DOMAIN_DISP>;
			notifier-init;
			mboxes = <&gce 21 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		};

		gce_sec: gce_mbox_sec@10228000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x10228000 0 0x4000>;
			#mbox-cells = <3>;
			mboxes = <&gce 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			clock-names = "gce";
			clocks = <&infracfg_ao_clk CLK_IFRAO_GCE>;
		};

		gce_m: mailbox@10318000 {
			compatible = "mediatek,mt6885-gce";
			reg = <0 0x10318000 0 0x4000>;
			interrupts = <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
				/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
				/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
				/bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_GCE2>,
				 <&infracfg_ao_clk CLK_IFRAO_GCE_26M>;
			clock-names = "gce", "gce-timer";
			power-domains = <&scpsys MT6893_POWER_DOMAIN_MDP>;
			mboxes = <&gce_m 5 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		};

		gce_m_sec: gce_mbox_m_sec@10318000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x10318000 0 0x4000>;
			#mbox-cells = <3>;
			mboxes = <&gce_m 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			clock-names = "gce";
			clocks = <&infracfg_ao_clk CLK_IFRAO_GCE2>;
		};


		dramc: dramc@10230000 {
			compatible = "mediatek,mt6885-dramc",
				     "mediatek,common-dramc";
			reg = <0 0x10230000 0 0x2000>, /* DRAMC AO CHA */
				<0 0x10240000 0 0x2000>, /* DRAMC AO CHB */
				<0 0x10250000 0 0x2000>, /* DRAMC AO CHC */
				<0 0x10260000 0 0x2000>, /* DRAMC AO CHD */
				<0 0x10234000 0 0x1000>, /* DRAMC NAO CHA */
				<0 0x10244000 0 0x1000>, /* DRAMC NAO CHB */
				<0 0x10254000 0 0x1000>, /* DRAMC NAO CHC */
				<0 0x10264000 0 0x1000>, /* DRAMC NAO CHD */
				<0 0x10238000 0 0x2000>, /* DDRPHY AO CHA */
				<0 0x10248000 0 0x2000>, /* DDRPHY AO CHB */
				<0 0x10258000 0 0x2000>, /* DDRPHY AO CHC */
				<0 0x10268000 0 0x2000>, /* DDRPHY AO CHD */
				<0 0x10236000 0 0x1000>, /* DDRPHY NAO CHA */
				<0 0x10246000 0 0x1000>, /* DDRPHY NAO CHB */
				<0 0x10256000 0 0x1000>, /* DDRPHY NAO CHC */
				<0 0x10266000 0 0x1000>, /* DDRPHY NAO CHD */
				<0 0x10006000 0 0x1000>; /* SLEEP BASE */
			mr4_version = <1>;
			mr4_rg = <0x0090 0x0000ffff 0>;
			fmeter_version = <1>;
			crystal_freq = <52>;
			pll_id = <0x050c 0x00000100 8>;
			shu_lv = <0x050c 0x00030000 16>;
			shu_of = <0x700>;
			sdmpcw = <0x0704 0xffff0000 16>,
				 <0x0724 0xffff0000 16>;
			prediv = <0x0708 0x000c0000 18>,
				 <0x0728 0x000c0000 18>;
			posdiv = <0x0708 0x00000007 0>,
				 <0x0728 0x00000007 0>;
			ckdiv4 = <0x0874 0x00000004 2>,
				 <0x0874 0x00000004 2>;
			pll_md = <0x0744 0x00000100 8>,
				 <0x0744 0x00000100 8>;
			cldiv2 = <0x08b4 0x00000002 1>,
				 <0x08b4 0x00000002 1>;
			fbksel = <0x070c 0x00000040 6>,
				 <0x070c 0x00000040 6>;
			dqopen = <0x0870 0x00200000 21>,
				 <0x0870 0x00200000 21>;
			dqsopen = <0x0870 0x00100000 20>,
				 <0x0870 0x00100000 20>;
			ckdiv4_ca = <0x0b74 0x00000004 2>,
				 <0x0b74 0x00000004 2>;
		};
		emichn: emichn@10235000 {
			compatible = "mediatek,mt6885-emichn",
				     "mediatek,common-emichn";
			reg = <0 0x10235000 0 0x1000>,
			      <0 0x10245000 0 0x1000>,
			      <0 0x10255000 0 0x1000>,
			      <0 0x10265000 0 0x1000>;
		};

		md_ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024d000 0 0x1000>;
		};

		device_mpu_acp@1030d000 {
			compatible = "mediatek,device_mpu_acp";
			reg = <0 0x1030d000 0 0x1000>;
			prot-base = <0x0 0x40000000>;
			prot-size = <0x4 0x00000000>;
			page-size = <0x200000>;
			interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		sspm@10400000 {
			compatible = "mediatek,sspm";
			reg = <0 0x10400000 0 0x28000>,
				<0 0x10440000 0 0x10000>,
				<0 0x10480000 0 0x100>;

			reg-names = "sspm_base",
				"cfgreg",
				"mbox_share";

			interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "ipc";
		};

		/* Trustonic Mobicore SW IRQ number 536 = 32 + 504 */
		mobicore: mobicore {
			compatible = "trustonic,mobicore";
			interrupts = <GIC_SPI 504 IRQ_TYPE_EDGE_RISING 0>;
		};

		tee_sanity {
			compatible = "mediatek,tee_sanity";
			interrupts = <GIC_SPI 505 IRQ_TYPE_EDGE_RISING 0>;
		};

		/* Microtrust SW IRQ number 506(538) ~ 511(543) */
		utos {
			compatible = "microtrust,utos";
			interrupts = <GIC_SPI 506 IRQ_TYPE_EDGE_RISING 0>,
				<GIC_SPI 507 IRQ_TYPE_EDGE_RISING 0>;
		};

		utos_tester {
			compatible = "microtrust,tester-v1";
		};

		ssram1@10450000 {
			compatible = "mmio-sram_1";
			reg = <0x0 0x10450000 0x0 0x80>;

			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x0 0x10450000 0x80>;

			scmi_tx_shmem: tiny_mbox@0 {
				compatible = "arm,scmi-tx-shmem";
				reg = <0x0 0x80>;
			};
		};

		ssram2@10460000 {
			compatible = "mmio-sram_2";
			reg = <0x0 0x10460000 0x0 0x80>;

			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x0 0x10460000 0x80>;

			scmi_rx_shmem: tiny_mbox@1 {
				compatible = "arm,scmi-rx-shmem";
				reg = <0x0 0x80>;
			};
		};

		tinysys_mbox: tinysys_mbox@10451000 {
			compatible = "mediatek,tinysys_mbox";
			reg = <0 0x10451000 0 0x1000>,
				  <0 0x10461000 0 0x1000>;
			/* for profiling */
			shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
			interrupts = <GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH 0>,
					 <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <1>;
		};

		scp_adsp: scp_adsp@10720000 {
			compatible = "mediatek,mt8192-scp_adsp", "syscon";
			reg = <0 0x10720000 0 0x1000>;
			#clock-cells = <1>;
		};

		scp: scp@10700000 {
			compatible = "mediatek,scp";
			status = "okay";
			reg = <0 0x10500000 0 0x180000>, /* tcm */
			      <0 0x10724000 0 0x1000>, /* cfg */
			      <0 0x10721000 0 0x1000>, /* clk*/
			      <0 0x10730000 0 0x1000>, /* cfg core0 */
			      <0 0x10740000 0 0x1000>, /* cfg core1 */
			      <0 0x10752000 0 0x1000>, /* bus tracker */
			      <0 0x10760000 0 0x40000>, /* llc */
			      <0 0x107a5000 0 0x4>, /* cfg_sec */
			      <0 0x107fb000 0 0x100>, /* mbox0 base */
			      <0 0x107fb100 0 0x4>, /* mbox0 set */
			      <0 0x107fb10c 0 0x4>, /* mbox0 clr */
			      <0 0x107a5020 0 0x4>, /* mbox0 init */
			      <0 0x107fc000 0 0x100>, /* mbox1 base */
			      <0 0x107fc100 0 0x4>, /* mbox1 set */
			      <0 0x107fc10c 0 0x4>, /* mbox1 clr */
			      <0 0x107a5024 0 0x4>, /* mbox1 init */
			      <0 0x107fd000 0 0x100>, /* mbox2 base */
			      <0 0x107fd100 0 0x4>, /* mbox2 set */
			      <0 0x107fd10c 0 0x4>, /* mbox2 clr */
			      <0 0x107a5028 0 0x4>, /* mbox2 init */
			      <0 0x107fe000 0 0x100>, /* mbox3 base */
			      <0 0x107fe100 0 0x4>, /* mbox3 set */
			      <0 0x107fe10c 0 0x4>, /* mbox3 clr */
			      <0 0x107a502c 0 0x4>, /* mbox3 init */
			      <0 0x107ff000 0 0x100>, /* mbox4 base */
			      <0 0x107ff100 0 0x4>, /* mbox4 set */
			      <0 0x107ff10c 0 0x4>, /* mbox4 clr */
			      <0 0x107a5030 0 0x4>; /* mbox4 init */

			reg-names = "scp_sram_base",
				    "scp_cfgreg",
				    "scp_clkreg",
				    "scp_cfgreg_core0",
				    "scp_cfgreg_core1",
				    "scp_bus_tracker",
				    "scp_l1creg",
				    "scp_cfgreg_sec",
				    "mbox0_base",
				    "mbox0_set",
				    "mbox0_clr",
				    "mbox0_init",
				    "mbox1_base",
				    "mbox1_set",
				    "mbox1_clr",
				    "mbox1_init",
				    "mbox2_base",
				    "mbox2_set",
				    "mbox2_clr",
				    "mbox2_init",
				    "mbox3_base",
				    "mbox3_set",
				    "mbox3_clr",
				    "mbox3_init",
				    "mbox4_base",
				    "mbox4_set",
				    "mbox4_clr",
				    "mbox4_init";

			interrupts = <GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 435 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 436 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 437 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 439 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 440 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "ipc0",
					  "ipc1",
					  "mbox0",
					  "mbox1",
					  "mbox2",
					  "mbox3",
					  "mbox4";

			core_0 = "enable";
			scp_sramSize = <0x00180000>;
			core_nums = <2>;	/* core number */
			twohart = <0>;		/* two hart arch */
			mbox_count = <5>;
			/* id, mbox, send_size*/
			send_table =
			< 0 0  9>,/* IPI_OUT_AUDIO_VOW_1 */
			< 3 1  2>,/* IPI_OUT_APCCCI_0 */
			< 4 1  1>,/* IPI_OUT_DVFS_SET_FREQ_0 */
			< 5 1  2>,/* IPI_OUT_C_SLEEP_0 */
			< 6 1  1>,/* IPI_OUT_TEST_0 */
			<26 1  9>,/* IPI_OUT_AUDIO_ULTRA_SND_0 */
			<33 1 10>,/* IPI_OUT_SCP_CONNSYS */
			<11 2  4>,/* IPI_OUT_SCP_MPOOL_0 */
			<29 2 16>,/* IPI_OUT_SENSOR_CTRL_0 */
			<31 2  7>,/* IPI_OUT_SENSOR_NOTIFY_0 */
			<14 3  1>,/* IPI_OUT_DVFS_SET_FREQ_1 */
			<15 3  2>,/* IPI_OUT_C_SLEEP_1 */
			<16 3  1>,/* IPI_OUT_TEST_1 */
			<17 3  6>,/* IPI_OUT_LOGGER_CTRL */
			<18 3  2>,/* IPI_OUT_SCPCTL_1 */
			<24 4  4>;/* IPI_OUT_SCP_MPOOL_1 */

			/* id, mbox, recv_size, recv_opt */
			recv_table =
			< 1 0  2 0>,/* IPI_IN_AUDIO_VOW_ACK_1 */
			< 2 0 26 0>,/* IPI_IN_AUDIO_VOW_1 */
			< 7 1  2 0>,/* IPI_IN_APCCCI_0 */
			< 8 1 10 0>,/* IPI_IN_SCP_ERROR_INFO_0 */
			< 9 1  1 0>,/* IPI_IN_SCP_READY_0 */
			<10 1  2 0>,/* IPI_IN_SCP_RAM_DUMP_0 */
			<27 1  2 0>,/* IPI_IN_AUDIO_ULTRA_SND_ACK_0 */
			<28 1  5 0>,/* IPI_IN_AUDIO_ULTRA_SND_0 */
			< 5 1  1 1>,/* IPI_OUT_C_SLEEP_0 */
			<34 1 10 0>,/* IPI_IN_SCP_CONNSYS */
			<12 2  4 0>,/* IPI_IN_SCP_MPOOL_0 */
			<30 2  2 0>,/* IPI_IN_SENSOR_CTRL_0 */
			<32 2  7 0>,/* IPI_IN_SENSOR_NOTIFY_0 */
			<20 3 10 0>,/* IPI_IN_SCP_ERROR_INFO_1 */
			<21 3  6 0>,/* IPI_IN_LOGGER_CTRL */
			<22 3  1 0>,/* IPI_IN_SCP_READY_1 */
			<23 3  2 0>,/* IPI_IN_SCP_RAM_DUMP_1 */
			<15 3  1 1>,/* IPI_OUT_C_SLEEP_1 */
			<25 4  4 0>;/* IPI_IN_SCP_MPOOL_1 */

			legacy_table = 	<11>, /* out_id_0 IPI_OUT_SCP_MPOOL_0 */
					<24>, /* out_id_1 IPI_OUT_SCP_MPOOL_1 */
					<12>, /* in_id_0 IPI_IN_SCP_MPOOL_0 */
					<12>, /* in_id_1 IPI_IN_SCP_MPOOL_0 */
					<4>, /* out_size */
					<4>; /* in_size */


			/* feature, frequecy, coreid */
			scp_feature_tbl = < 0   5 1>,	/* vow */
					  < 1  29 0>,	/* sensor */
					  < 2  26 0>,	/* flp */
					  < 3   0 0>,	/* rtos */
					  < 4 200 1>,	/* speaker */
					  < 5   0 0>,	/* vcore */
					  < 6 135 1>,	/* barge in */
					  < 7  10 1>,	/* vow dump */
					  < 8  80 1>,	/* vow vendor M */
					  < 9  43 1>,	/* vow vendor A */
					  <10  22 1>,	/* vow vendor G */
					  <11  20 1>,	/* vow dual mic */
					  <12 100 1>,	/* vow dual mic barge in */
					  <13 200 0>;	/* ultrasound */

			secure_dump = "disable";	/* disabled in default */
			secure_dump_size = <0>;

			scp_mem_key = "mediatek,reserve-memory-scp_share";
			/* feature ID, size, alignment */
			scp_mem_tbl = < 0 0x0      0x0>, /* secure dump,*/
							/* its size is in secure_dump_size */
				      < 1 0x4cf00  0x0>, /* vow */
				      < 2 0x100000 0x0>, /* sensor main*/
				      < 3 0x180000 0x0>, /* logger */
				      < 4 0x19000  0x0>, /* audio */
				      < 5 0xa000   0x0>, /* vow bargein */
				      < 7 0x19000  0x0>, /* ultrasound*/
				      < 8 0x10000  0x0>, /* sensor supper*/
				      < 9 0x1000   0x0>, /* sensor list */
				      <10 0x2000   0x0>, /* sensor debug */
				      <11 0x100    0x0>, /* sensor custom writer */
				      <12 0x100    0x0>; /* sensor custom reader */

			memorydump =
			<0x180000>, /* l2tcm */
			<0x03c000>, /* l1c */
			<0x003f00>, /* regdump */
			<0x000100>, /* trace buffer */
			<0x100000>; /* dram */
		};

		scp_par_top_clk: syscon@10720000 {
			compatible = "mediatek,mt6893-scp_adsp", "syscon";
			reg = <0 0x10720000 0 0x1000>;
			#clock-cells = <1>;
		};

		scp_clk_ctrl: scp_clk_ctrl@10721000 {
			compatible = "mediatek,scp_clk_ctrl", "syscon";
			reg = <0 0x10721000 0 0x1000>;	 /* clk*/
		};

		scp_dvfs {
			compatible = "mediatek,scp_dvfs";
			clocks = <&topckgen_clk CLK_TOP_SCP_SEL>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D5>,
				<&topckgen_clk CLK_TOP_MAINPLL_D6_D2>,
				<&topckgen_clk CLK_TOP_MAINPLL_D6>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D6>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4_D2>,
				<&topckgen_clk CLK_TOP_MAINPLL_D5_D2>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>;

			clock-names = "clk_mux",
				"clk_pll_0",
				"clk_pll_1",
				"clk_pll_2",
				"clk_pll_3",
				"clk_pll_4",
				"clk_pll_5",
				"clk_pll_6",
				"clk_pll_7";

			vow-lp-en-gear = <2>;
			scp-cores = <2>;

			dvfs-opp =
			/* vcore	vsram	opp spm    freq mux resource */
			< 575000	750000	0x0 0x10   196  2	0>,
			< 600000	750000	0x1 0x108  260  6	0>,
			< 650000	750000	0x2 0x204  280  7	0>,
			< 725000	750000	0x3 0x302  360  3	0>,
			< 725000	750000	0x3 0x302  416  4	0x3>;

			pmic = <&pmic>;
			pmic-sshub-support;

			gpio-base = <&pio>;
			gpio-vreq-mode = <1>;
			gpio-vreq = <0x410 0x7 24>;

			dvfsrc-vscp-supply = <&dvfsrc_vscp>;
			sshub-vcore-supply = <&mt6359p_vcore_sshub_reg>;
			sshub-vsram-supply = <&mt6359p_vsram_others_sshub_ldo>;

			do-ulposc-cali;
			fmeter_clksys = <&topckgen_clk>;
			ulposc_clksys = <&apmixedsys_clk>;
			scp_clk_ctrl = <&scp_clk_ctrl>;
			scp-clk-hw-ver = "v1";
			ulposc-cali-ver = "v1";
			ulposc-cali-num = <3>;
			ulposc-cali-target = <196 280 360>;
			ulposc-cali-config =
				/* con0		con1		con2 */
				<0x5aeb40	0x3002900	0x43>,
				<0x3ceb40	0x2900		0x43>,
				<0x52eb40	0x2900		0x43>;
			clk-dbg-ver = "v1";
			ccf-fmeter-support;
		};

		adsp_common: adsp_common@10800000 {
			compatible = "mediatek,adsp_common";
			status = "okay";
			reg = <0 0x10800000 0 0x6000>, /* CFG */
				<0 0x1080b000 0 0x50>, /* CFG SECURE */
				<0 0x10806000 0 0x100>, /* MBOX0 base */
				<0 0x10806100 0 0x4>, /* MBOX0 set */
				<0 0x1080610c 0 0x4>, /* MBOX0 clr */
				<0 0x10806104 0 0x4>, /* MBOX0 send */
				<0 0x10806108 0 0x4>, /* MBOX0 recv */
				<0 0x1080b050 0 0x4>, /* MBOX0 init */
				<0 0x10807000 0 0x100>, /* MBOX1 base */
				<0 0x10807100 0 0x4>, /* MBOX1 set */
				<0 0x1080710c 0 0x4>, /* MBOX1 clr */
				<0 0x10807104 0 0x4>, /* MBOX1 send */
				<0 0x10807108 0 0x4>, /* MBOX1 recv */
				<0 0x1080b054 0 0x4>, /* MBOX1 init */
				<0 0x10808000 0 0x100>, /* MBOX2 base */
				<0 0x10808100 0 0x4>, /* MBOX2 set */
				<0 0x1080810c 0 0x4>, /* MBOX2 clr */
				<0 0x10808104 0 0x4>, /* MBOX2 send */
				<0 0x10808108 0 0x4>, /* MBOX2 recv */
				<0 0x1080b058 0 0x4>, /* MBOX2 init */
				<0 0x10809000 0 0x100>, /* MBOX3 base */
				<0 0x10809100 0 0x4>, /* MBOX3 set */
				<0 0x1080910c 0 0x4>, /* MBOX3 clr */
				<0 0x10809104 0 0x4>, /* MBOX3 send */
				<0 0x10809108 0 0x4>, /* MBOX3 recv */
				<0 0x1080b05c 0 0x4>; /* MBOX3 init */
			reg-names = "cfg", "cfg_secure",
				"mbox0_base", "mbox0_set", "mbox0_clr",
				"mbox0_send", "mbox0_recv", "mbox0_init",
				"mbox1_base", "mbox1_set", "mbox1_clr",
				"mbox1_send", "mbox1_recv", "mbox1_init",
				"mbox2_base", "mbox2_set", "mbox2_clr",
				"mbox2_send", "mbox2_recv", "mbox2_init",
				"mbox3_base", "mbox3_set", "mbox3_clr",
				"mbox3_send", "mbox3_recv", "mbox3_init";

			interrupts = <GIC_SPI 450 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX0 */
				<GIC_SPI 451 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX1 */
				<GIC_SPI 452 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX2 */
				<GIC_SPI 453 IRQ_TYPE_LEVEL_HIGH 0>; /* MBOX3 */
			interrupt-names = "mbox0",
				"mbox1",
				"mbox2",
				"mbox3";
			#mbox-cells = <1>;

			power-domains = <&scpsys MT6893_POWER_DOMAIN_ADSP_DORMANT>;
			clocks = <&scp_par_top_clk CLK_SCP_ADSP_RG_AUDIODSP>,
				<&topckgen_clk CLK_TOP_ADSP_SEL>,
				<&clk26m>,
				<&topckgen_clk CLK_TOP_ADSPPLL>,
				<&topckgen_clk CLK_TOP_SCP_SEL>;
			clock-names = "clk_adsp_ck_cg",
				"clk_top_adsp_sel",
				"clk_top_clk26m",
				"clk_top_adsppll",
				"clk_top_scp_sel";

			core_num = <2>;    /* core number */
			adsp-rsv-ipidma-a = <0x100000>;
			adsp-rsv-ipidma-b = <0x100000>;
			adsp-rsv-logger-a = <0x80000>;
			adsp-rsv-logger-b = <0x80000>;
			adsp-rsv-c2c = <0x40000>;
			adsp-rsv-dbg-dump-a = <0x80000>;
			adsp-rsv-dbg-dump-b = <0x80000>;
			adsp-rsv-core-dump-a = <0x400>;
			adsp-rsv-core-dump-b = <0x400>;
			adsp-rsv-audio = <0x5c0000>;
		};

		adsp_core0: adsp_core0@10820000 {
			compatible = "mediatek,adsp_core_0";
			status = "okay";
			reg = <0 0x10840000 0 0x9000>, /* ITCM */
				<0 0x10820000 0 0x8000>; /* DTCM */
			system = <0 0x56000000 0 0x700000>;
			interrupts = <GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&adsp_common 0>, /*channel 0*/
				<&adsp_common 1>; /*channel 1*/
			feature_control_bits = <0xe703ff>;
		};

		adsp_core1: adsp_core1@10850000 {
			compatible = "mediatek,adsp_core_1";
			status = "okay";
			reg = <0 0x10870000 0 0x9000>, /* ITCM */
				<0 0x10850000 0 0x8000>; /* DTCM */
			system = <0 0x56700000 0 0x700000>;
			interrupts = <GIC_SPI 445 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 447 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 449 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&adsp_common 2>, /*channel 2*/
				<&adsp_common 3>; /*channel 3*/
			feature_control_bits = <0x18f00f>;
		};

		auxadc: auxadc@11001000 {
			compatible = "mediatek,mt6765-auxadc";
			reg = <0 0x11001000 0 0x1000>;
			interrupts = <GIC_SPI 64 IRQ_TYPE_EDGE_RISING 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_AUXADC>;
			clock-names = "main";
			#io-channel-cells = <1>;
			/* Auxadc efuse calibration */
			/* 1. Auxadc cali on/off bit shift */
			mediatek,cali-en-bit = <20>;
			/* 2. Auxadc cali ge bits shift */
			mediatek,cali-ge-bit = <10>;
			/* 3. Auxadc cali oe bits shift */
			mediatek,cali-oe-bit = <0>;
			/* 4. Auxadc cali efuse reg offset */
			mediatek,cali-efuse-reg-offset = <0x1c4>;
			nvmem = <&efuse>;
			nvmem-names = "mtk_efuse";
		};

		uart0: serial@11002000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x1000>;
			interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&infracfg_ao_clk CLK_IFRAO_UART0>;
			clock-names = "baud", "bus";
			dmas = <&apdma 0 &apdma 1>;
			dma-names = "tx", "rx";
		};

		uart1: serial@11003000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11003000 0 0x1000>;
			interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&infracfg_ao_clk CLK_IFRAO_UART1>;
			clock-names = "baud", "bus";
			dmas = <&apdma 0 &apdma 1>;
			dma-names = "tx", "rx";
		};

		pwm@11006000 {
			compatible = "mediatek,pwm";
			reg = <0 0x11006000 0 0x1000>;
			interrupts = <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_PWM1>,
				<&infracfg_ao_clk CLK_IFRAO_PWM2>,
				<&infracfg_ao_clk CLK_IFRAO_PWM3>,
				<&infracfg_ao_clk CLK_IFRAO_PWM4>,
				<&infracfg_ao_clk CLK_IFRAO_PWM_HCLK>,
				<&infracfg_ao_clk CLK_IFRAO_PWM>;

			clock-names = "PWM1-main",
				"PWM2-main",
				"PWM3-main",
				"PWM4-main",
				"PWM-HCLK-main",
				"PWM-main";

			/* 1. pwm infraclk control reg offset */
			mediatek,pwm-topclk-ctl-reg = <0x410>;
			/* 2. pwm bclk sw ctrl offset */
			mediatek,pwm-bclk-sw-ctrl-offset = <12>;
			/* 3. pwm_x bclk sw ctrl offset */
			mediatek,pwm1-bclk-sw-ctrl-offset = <0>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <2>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <4>;
			mediatek,pwm4-bclk-sw-ctrl-offset = <6>;
			/* 4. pwm version */
			mediatek,pwm-version = <0x1>;

			pwmsrcclk = <&infracfg_ao_clk>;
		};

		irtx_pwm:irtx_pwm {
			compatible = "mediatek,irtx-pwm";
			pwm_ch = <3>;
			pwm_data_invert = <0>;
			pwm-supply = "vio28";
		};

		imp_iic_wrap_c_clk: syscon@11008000 {
			compatible = "mediatek,mt6893-imp_iic_wrap_c", "syscon";
			reg = <0 0x11008000 0 0x1000>;
			#clock-cells = <1>;
		};

		spi0: spi@1100a000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x1100a000 0 0x100>;
			interrupts = <GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
				 <&topckgen_clk CLK_TOP_SPI_SEL>,
				 <&infracfg_ao_clk CLK_IFRAO_SPI0>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		lvts: lvts@1100b000 {
			compatible = "mediatek,mt6893-lvts";
			#thermal-sensor-cells = <1>;
			reg = <0 0x1100b000 0 0x1000>,
			      <0 0x11278000 0 0x1000>;
			interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH 0>;

			clocks = <&infracfg_ao_clk CLK_IFRAO_THERM>;
			clock-names = "lvts_clk";

			resets = <&infracfg_rst 0>,
				 <&infracfg_rst 1>;

			nvmem-cells = <&lvts_e_data1 &lvts_e_data2>;
			nvmem-cell-names = "e_data1","e_data2";
		};

		ktf_lvts: ktf_lvts@1100b000 {
			compatible = "mediatek,ktf-lvts-test";
			#thermal-sensor-cells = <1>;
			reg = <0 0x1100b000 0 0x1000>,
			      <0 0x11278000 0 0x1000>;
			interrupts = <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH 0>;

			clocks = <&infracfg_ao_clk CLK_IFRAO_THERM>;
			clock-names = "lvts_clk";

			resets = <&infracfg_rst 0>,
				 <&infracfg_rst 1>;

			nvmem-cells = <&lvts_e_data1 &lvts_e_data2>;
			nvmem-cell-names = "e_data1","e_data2";
		};

		btif: btif@1100c000 {
			compatible = "mediatek,btif";
				/*btif base*/
			reg = <0 0x1100c000 0 0x1000>,
				/*btif tx dma base*/
				<0 0x11000d80 0 0x80>,
				/*btif rx dma base*/
				<0 0x11000e00 0 0x80>;
				/*btif irq, IRQS_Sync ID, btif_irq_b*/
			interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH 0>,
				/*btif tx dma irq*/
				<GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH 0>,
				/*btif rx dma irq*/
				<GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_BTIF>,
				/*btif clock*/
				<&infracfg_ao_clk CLK_IFRAO_APDMA>;
				/*ap dma clock*/
			clock-names = "btifc","apdmac";
		};

		bt: bt@18000000 {
			compatible = "mediatek,bt";
			flavor_bin = "a";
				/* conn_infra_rgu */
			reg = <0 0x18000000 0 0x1000>,
				/* conn_infra_cfg */
				<0 0x18001000 0 0x1000>,
				/* sys ram */
				<0 0x18050000 0 0x1000>,
				/* conn_host_csr_top */
				<0 0x18060000 0 0x1000>,
				/* bgfsys base */
				<0 0x18800000 0 0x1000>,
				/* bgfsys hw info base */
				<0 0x18812000 0 0x1000>,
				/* coninfra cfg ao */
				<0 0x10001000 0 0x1000>;
				/* coninfra ccif base */
				/* <0 0x10003300 0 0x100>, */
				/* bgf2md base */
				/* <0 0x1025C000 0 0x100>; */
				/* Rx Interrupt */
			interrupts = <GIC_SPI 376 IRQ_TYPE_LEVEL_HIGH 0>,
				/* Assert & FW log interrupt */
				<GIC_SPI 377 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_pwm: pwm@1100e000 {
			compatible = "mediatek,disp_pwm0",
					"mediatek,mt6873-disp-pwm";
			reg = <0 0x1100e000 0 0x1000>;
			interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH 0>;
			#pwm-cells = <2>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_DISP_PWM>,
				   <&topckgen_clk CLK_TOP_DISP_PWM_SEL>,
				   <&topckgen_clk CLK_TOP_OSC_D4>;
			clock-names = "main", "mm", "pwm_src";
		};

		spi1: spi@11010000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11010000 0 0x100>;
			interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
				 <&topckgen_clk CLK_TOP_SPI_SEL>,
				 <&infracfg_ao_clk CLK_IFRAO_SPI1>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi2: spi@11012000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11012000 0 0x100>;
			interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
				 <&topckgen_clk CLK_TOP_SPI_SEL>,
				 <&infracfg_ao_clk CLK_IFRAO_SPI2>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi3: spi@11013000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11013000 0 0x100>;
			interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
				 <&topckgen_clk CLK_TOP_SPI_SEL>,
				 <&infracfg_ao_clk CLK_IFRAO_SPI3>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		mtk_leds: mtk_leds {
			backlight {
				label = "lcd-backlight";
				max-brightness = <255>;
				max-hw-brightness = <1023>;
			};
		};

		i2c10: i2c@11017000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11017000 0 0x1000>;
			interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_I2C10_RO>;
			clock-names = "main";
			clock-div = <1>;
			mediatek,fifo_only;
		};

		i2c11: i2c@1101a000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x1101a000 0 0x1000>;
			interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_I2C11_RO>;
			clock-names = "main";
			clock-div = <1>;
			mediatek,fifo_only;
		};

		i2c12: i2c@1101b000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x1101b000 0 0x1000>;
			interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_I2C12_RO>;
			clock-names = "main";
			clock-div = <1>;
			mediatek,fifo_only;
		};

		i2c13: i2c@11007000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11007000 0 0x1000>;
			interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_I2C13_RO>;
			clock-names = "main";
			clock-div = <1>;
			mediatek,fifo_only;
		};

		spi4: spi@11018000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <2>;
			reg = <0 0x11018000 0 0x100>;
			interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
				 <&topckgen_clk CLK_TOP_SPI_SEL>,
				 <&infracfg_ao_clk CLK_IFRAO_SPI4>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi5: spi@11019000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11019000 0 0x100>;
			interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
				 <&topckgen_clk CLK_TOP_SPI_SEL>,
				 <&infracfg_ao_clk CLK_IFRAO_SPI5>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi6: spi@1101d000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x1101d000 0 0x100>;
			interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
				 <&topckgen_clk CLK_TOP_SPI_SEL>,
				 <&infracfg_ao_clk CLK_IFRAO_SPI6_CK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi7: spi@1101e000 {
			compatible = "mediatek,mt6765-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x1101e000 0 0x100>;
			interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MAINPLL_D5_D4>,
				 <&topckgen_clk CLK_TOP_SPI_SEL>,
				 <&infracfg_ao_clk CLK_IFRAO_SPI7_CK>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		usb_meta: usb_meta {
			compatible = "mediatek,usb_meta";
			udc = <&ssusb>;
		};

		ssusb: usb0@11201000 {
			compatible = "mediatek,mtu3";
			reg = <0 0x11201000 0 0x2e00>,
				<0 0x11203e00 0 0x0100>;
			reg-names = "mac", "ippc";
			vusb33-supply = <&mt6359p_vusb_reg>;
			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH 0>;
			phy-cells = <1>;
			phys = <&u2port0 PHY_TYPE_USB2>,
				 <&u3port0 PHY_TYPE_USB3>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_SSUSB>,
				   <&topckgen_clk CLK_TOP_USB_TOP_SEL>,
				   <&infracfg_ao_clk CLK_IFRAO_SSUSB_XHCI>;
			clock-names = "sys_ck", "ref_ck", "host_ck";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			dr_mode = "otg";
			maximum-speed = "high-speed";
			mediatek,force-vbus;
			mediatek,clk-mgr;
			mediatek,usb3-drd;
			usb-role-switch;
			cdp-block;

			usb_host: xhci0@11200000 {
				compatible = "mediatek,mtk-xhci";
				reg = <0 0x11200000 0 0x1000>;
				reg-names = "mac";
				interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH 0>;
				clocks = <&infracfg_ao_clk CLK_IFRAO_SSUSB_XHCI>;
				clock-names = "sys_ck";
				status = "okay";
			};
		};

		audio_clk: syscon@11210000 {
			compatible = "mediatek,mt6893-audiosys", "syscon";
			reg = <0 0x11210000 0 0x2000>;
			#clock-cells = <1>;
		};

		afe: mt6885-afe-pcm@11210000 {
			compatible = "mediatek,mt6885-sound";
			reg = <0 0x11210000 0 0x2000>;
			interrupts = <GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH 0>;
			topckgen = <&topckgen_clk>;
			apmixedsys = <&apmixedsys_clk>;
			infracfg = <&infracfg_ao_clk>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_AUDIO>;
			clocks = <&audio_clk CLK_AUDSYS_AFE>,
				<&audio_clk CLK_AUDSYS_DAC>,
				<&audio_clk CLK_AUDSYS_DAC_PREDIS>,
				<&audio_clk CLK_AUDSYS_ADC>,
				<&audio_clk CLK_AUDSYS_ADDA6_ADC>,
				<&audio_clk CLK_AUDSYS_22M>,
				<&audio_clk CLK_AUDSYS_24M>,
				<&audio_clk CLK_AUDSYS_APLL_TUNER>,
				<&audio_clk CLK_AUDSYS_APLL2_TUNER>,
				<&audio_clk CLK_AUDSYS_TDM>,
				<&audio_clk CLK_AUDSYS_TML>,
				<&audio_clk CLK_AUDSYS_NLE>,
				<&audio_clk CLK_AUDSYS_DAC_HIRES>,
				<&audio_clk CLK_AUDSYS_ADC_HIRES>,
				<&audio_clk CLK_AUDSYS_ADC_HIRES_TML>,
				<&audio_clk CLK_AUDSYS_ADDA6_ADC_HIRES>,
				<&audio_clk CLK_AUDSYS_3RD_DAC>,
				<&audio_clk CLK_AUDSYS_3RD_DAC_PREDIS>,
				<&audio_clk CLK_AUDSYS_3RD_DAC_TML>,
				<&audio_clk CLK_AUDSYS_3RD_DAC_HIRES>,
				<&infracfg_ao_clk CLK_IFRAO_AUDIO>,
				<&infracfg_ao_clk CLK_IFRAO_AUDIO_26M_BCLK>,
				<&topckgen_clk CLK_TOP_AUDIO_SEL>,
				<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4_D4>,
				<&topckgen_clk CLK_TOP_AUD_1_SEL>,
				<&topckgen_clk CLK_TOP_APLL1>,
				<&topckgen_clk CLK_TOP_AUD_2_SEL>,
				<&topckgen_clk CLK_TOP_APLL2>,
				<&topckgen_clk CLK_TOP_AUD_ENGEN1_SEL>,
				<&topckgen_clk CLK_TOP_APLL1_D4>,
				<&topckgen_clk CLK_TOP_AUD_ENGEN2_SEL>,
				<&topckgen_clk CLK_TOP_APLL2_D4>,
				<&topckgen_clk CLK_TOP_APLL_I2S0_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S1_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S2_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S3_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S4_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S5_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S6_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S7_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S8_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S9_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV0>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV1>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV2>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV3>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV4>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIVB>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV5_LSB>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV5_MSB>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV6>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV7>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV8>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV9>,
				<&topckgen_clk CLK_TOP_AUDIO_H_SEL>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>;

			clock-names = "aud_afe_clk",
				"aud_dac_clk",
				"aud_dac_predis_clk",
				"aud_adc_clk",
				"aud_adda6_adc_clk",
				"aud_apll22m_clk",
				"aud_apll24m_clk",
				"aud_apll1_tuner_clk",
				"aud_apll2_tuner_clk",
				"aud_tdm_clk",
				"aud_tml_clk",
				"aud_nle",
				"aud_dac_hires_clk",
				"aud_adc_hires_clk",
				"aud_adc_hires_tml",
				"aud_adda6_adc_hires_clk",
				"aud_3rd_dac_clk",
				"aud_3rd_dac_predis_clk",
				"aud_3rd_dac_tml",
				"aud_3rd_dac_hires_clk",
				"aud_infra_clk",
				"aud_infra_26m_clk",
				"top_mux_audio",
				"top_mux_audio_int",
				"top_mainpll_d4_d4",
				"top_mux_aud_1",
				"top_apll1_ck",
				"top_mux_aud_2",
				"top_apll2_ck",
				"top_mux_aud_eng1",
				"top_apll1_d4",
				"top_mux_aud_eng2",
				"top_apll2_d4",
				"top_i2s0_m_sel",
				"top_i2s1_m_sel",
				"top_i2s2_m_sel",
				"top_i2s3_m_sel",
				"top_i2s4_m_sel",
				"top_i2s5_m_sel",
				"top_i2s6_m_sel",
				"top_i2s7_m_sel",
				"top_i2s8_m_sel",
				"top_i2s9_m_sel",
				"top_apll12_div0",
				"top_apll12_div1",
				"top_apll12_div2",
				"top_apll12_div3",
				"top_apll12_div4",
				"top_apll12_divb",
				"top_apll12_div5_lsb",
				"top_apll12_div5_msb",
				"top_apll12_div6",
				"top_apll12_div7",
				"top_apll12_div8",
				"top_apll12_div9",
				"top_mux_audio_h",
				"top_clk26m_clk";

			pinctrl-names = "aud_clk_mosi_off",
					"aud_clk_mosi_on",
					"aud_dat_mosi_off",
					"aud_dat_mosi_on",
					"aud_dat_mosi_ch34_off",
					"aud_dat_mosi_ch34_on",
					"aud_dat_miso0_off",
					"aud_dat_miso0_on",
					"aud_dat_miso1_off",
					"aud_dat_miso1_on",
					"aud_dat_miso2_off",
					"aud_dat_miso2_on",
					"vow_dat_miso_off",
					"vow_dat_miso_on",
					"vow_clk_miso_off",
					"vow_clk_miso_on",
					"aud_gpio_i2s0_off",
					"aud_gpio_i2s0_on",
					"aud_gpio_i2s3_off",
					"aud_gpio_i2s3_on";
			pinctrl-0 = <&aud_clk_mosi_off>;
			pinctrl-1 = <&aud_clk_mosi_on>;
			pinctrl-2 = <&aud_dat_mosi_off>;
			pinctrl-3 = <&aud_dat_mosi_on>;
			pinctrl-4 = <&aud_dat_mosi_ch34_off>;
			pinctrl-5 = <&aud_dat_mosi_ch34_on>;
			pinctrl-6 = <&aud_dat_miso0_off>;
			pinctrl-7 = <&aud_dat_miso0_on>;
			pinctrl-8 = <&aud_dat_miso1_off>;
			pinctrl-9 = <&aud_dat_miso1_on>;
			pinctrl-10 = <&aud_dat_miso2_off>;
			pinctrl-11 = <&aud_dat_miso2_on>;
			pinctrl-12 = <&vow_dat_miso_off>;
			pinctrl-13 = <&vow_dat_miso_on>;
			pinctrl-14 = <&vow_clk_miso_off>;
			pinctrl-15 = <&vow_clk_miso_on>;
			pinctrl-16 = <&aud_gpio_i2s0_off>;
			pinctrl-17 = <&aud_gpio_i2s0_on>;
			pinctrl-18 = <&aud_gpio_i2s3_off>;
			pinctrl-19 = <&aud_gpio_i2s3_on>;
		};

		snd_scp_ultra: snd_scp_ultra {
			compatible = "mediatek,snd_scp_ultra";
			scp_ultra_dl_memif_id = <0x7>;
			scp_ultra_ul_memif_id = <0xf>;
		};

		audio_sram@11212000 {
			compatible = "mediatek,audio_sram";
			reg = <0 0x11212000 0 0x18000>;
			prefer_mode = <0>;
			mode_size = <0x12000 0x18000>;
			block_size = <0x1000>;
		};

		ufshci: ufshci@11270000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0 0x11270000 0 0x2300>;
			interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_UFS>,
				   <&infracfg_ao_clk CLK_IFRAO_UFS_TICK>,
				   <&infracfg_ao_clk CLK_IFRAO_UFS_AXI>,
				   <&infracfg_ao_clk CLK_IFRAO_UFS_MP_SAP_BCLK>,
				   <&infracfg_ao_clk CLK_IFRAO_UNIPRO_TICK>,
				   <&infracfg_ao_clk CLK_IFRAO_UNIPRO_MBIST>,
				   <&infracfg_ao_clk CLK_IFRAO_UNIPRO_SYSCLK>,
				   <&infracfg_ao_clk CLK_IFRAO_AES>;
			clock-names = "ufs", "ufs_tick", "ufs_axi", "ufs_mp",
				"unipro_tick", "unipro_mbist", "unipro_sys",
				"crypt_infra";

			freq-table-hz = <0 0>, <0 0>, <0 0>, <0 0>, <0 0>,
					<0 0>, <0 0>, <0 0>;

			vcc-supply = <&mt6359p_vemc_reg>;

			resets = <&infracfg_rst 2>, <&infracfg_rst 3>,
				 <&infracfg_rst 4>;
			reset-names = "hci_rst", "unipro_rst", "crypto_rst";

			bootmode = <&chosen>;

			mediatek,ufs-disable-ah8;
			mediatek,ufs-qos;

			/* Reference clock control mode */
			/* SW mode: 0, Half-HW mode: 1, HW mode: 2 */
			mediatek,refclk_ctrl = <1>;
		};

		efuse: efuse@11c10000 {
			compatible = "mediatek,devinfo";
			reg = <0 0x11c10000 0 0x10000>;
			#address-cells = <1>;
			#size-cells = <1>;
			efuse_segment: segment@78 {
				reg = <0x78 0x4>;
			};

			apu_pod19: apu_efuse2 {
				reg = <0x114 0x4>;
			};

			u3_phy_data: u3_phy_data {
				reg = <0x1AC 0x4>;
			};

			u2_phy_data: u2_phy_data {
				reg = <0x1B0 0x4>;
			};

			lvts_e_data1: data1 {
				reg = <0x1D0 0x10>;
			};

			lvts_e_data2: data2 {
				reg = <0x2F8 0x48>;
			};

			apu_pod26: apu_efuse3 {
				reg = <0x344 0x4>;
			};
			cpu_version: cpu_data {
				reg = <0x234 0x4>;
			};
		};

		regulator_vibrator {
			compatible = "regulator-vibrator";
			label = "vibrator";
			min-volt = <1200000>;
			max-volt = <3300000>;
			vib-supply = <&mt6359p_vibr_reg>;
		};

		i2c3: i2c@11cb0000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11cb0000 0 0x1000>,
				<0 0x11000300 0 0x80>;
			interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C3_RO>,
				<&infracfg_ao_clk CLK_IFRAO_APDMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		imp_iic_wrap_e_clk: syscon@11cb2000 {
			compatible = "mediatek,mt6893-imp_iic_wrap_e", "syscon";
			reg = <0 0x11cb2000 0 0x1000>;
			#clock-cells = <1>;
		};

		i2c7: i2c@11d03000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11d03000 0 0x1000>,
				<0 0x11000600 0 0x180>;
			interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_I2C7_RO>,
				<&infracfg_ao_clk CLK_IFRAO_APDMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c8: i2c@11d04000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11d04000 0 0x1000>,
				<0 0x11000780 0 0x180>;
			interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_I2C8_RO>,
				<&infracfg_ao_clk CLK_IFRAO_APDMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c9: i2c@11cb1000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11cb1000 0 0x1000>,
				<0 0x11000900 0 0x180>;
			interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C9_RO>,
				<&infracfg_ao_clk CLK_IFRAO_APDMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		imp_iic_wrap_s_clk: syscon@11d05000 {
			compatible = "mediatek,mt6893-imp_iic_wrap_s", "syscon";
			reg = <0 0x11d05000 0 0x1000>;
			#clock-cells = <1>;
		};

		i2c1: i2c@11d00000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11d00000 0 0x1000>,
				<0 0x11000100 0 0x80>;
			interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_I2C1_RO>,
				<&infracfg_ao_clk CLK_IFRAO_APDMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c2: i2c@11d01000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11d01000 0 0x1000>,
				<0 0x11000180 0 0x180>;
			interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_I2C2_RO>,
				<&infracfg_ao_clk CLK_IFRAO_APDMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c4: i2c@11d02000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11d02000 0 0x1000>,
				<0 0x11000380 0 0x180>;
			interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_s_clk CLK_IMPS_AP_I2C4_RO>,
				<&infracfg_ao_clk CLK_IFRAO_APDMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c5: i2c@11f00000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11f00000 0 0x1000>,
				<0 0x11000500 0 0x80>;
			interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_n_clk CLK_IMPN_AP_I2C5_RO>,
				<&infracfg_ao_clk CLK_IFRAO_APDMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		imp_iic_wrap_w: imp_iic_wrap_w@11e01000 {
			compatible = "mediatek,mt8192-imp_iic_wrap_w", "syscon";
			reg = <0 0x11e01000 0 0x1000>;
			#clock-cells = <1>;
		};

		u3phy: usb0-phy@11e40000 {
			compatible = "mediatek,generic-tphy-v2";
			clocks = <&clk26m>;
			clock-names = "u3phya_ref";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			u2port0: usb2-phy0@11e40000 {
				reg = <0 0x11e40000 0 0x700>;
				#phy-cells = <1>;
				mediatek,eye-vrt = <6>;
				mediatek,eye-term = <6>;
				mediatek,rev6 = <1>;
				mediatek,discth = <7>;
				nvmem-cells = <&u2_phy_data>;
				nvmem-cell-names = "intr_cal";
				nvmem-cell-masks = <0x1f>;
				usb2jtag = <&infracfg_ao_clk 1>;
			};

			u3port0: usb3-phy0@11e40700 {
				reg = <0 0x11e40700 0 0x900>;
				#phy-cells = <1>;
				nvmem-cells = <&u3_phy_data>, <&u3_phy_data>,
					<&u3_phy_data>;
				nvmem-cell-names = "iext_intr_ctrl", "rx_impsel",
					"tx_impsel";
				nvmem-cell-masks = <0x1f 0x1f00 0x3f0000>;
			};
		};

		i2c0: i2c@11015000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11015000 0 0x1000>,
				<0 0x11000080 0 0x80>;
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_I2C0_RO>,
				<&infracfg_ao_clk CLK_IFRAO_APDMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c6: i2c@11f01000 {
			compatible = "mediatek,mt6873-i2c";
			reg = <0 0x11f01000 0 0x1000>,
				<0 0x11000580 0 0x80>;
			interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_n_clk CLK_IMPN_AP_I2C6_RO>,
				<&infracfg_ao_clk CLK_IFRAO_APDMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			clock-frequency = <400000>;
			mediatek,use-open-drain;
			i2c_lcd_bias_mtk:i2c_lcd_bias@3e {
				compatible = "mediatek,i2c_lcd_bias";
				reg = <0x3e>;
				id = <6>;
				status = "okay";
			};
		};

		imp_iic_wrap_n_clk: syscon@11f02000 {
			compatible = "mediatek,mt6893-imp_iic_wrap_n", "syscon";
			reg = <0 0x11f02000 0 0x1000>;
			#clock-cells = <1>;
		};

		mmc0: mmc@11230000 {
			compatible = "mediatek,common-mmc";
			reg = <0 0x11230000 0 0x10000>,
			      <0 0x11f50000 0 0x1000>;
			interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC50_0_HCLK>,
				 <&topckgen_clk CLK_TOP_MSDC50_0>,
				 <&infracfg_ao_clk CLK_IFRAO_MSDC0>,
				 <&infracfg_ao_clk CLK_IFRAO_MSDC0_SRC>;
			clock-names = "bus_clk", "source", "hclk", "source_cg";
			status = "disabled";
		};

		mmc1: mmc@11240000 {
			compatible = "mediatek,common-mmc";
			reg = <0 0x11240000 0 0x1000>,
			      <0 0x11e10000 0 0x1000>;
			interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
				 <&infracfg_ao_clk CLK_IFRAO_MSDC1>,
				 <&infracfg_ao_clk CLK_IFRAO_MSDC1_SRC>;
			clock-names = "source", "hclk", "source_cg";
			status = "disabled";
		};

		mali: mali@13000000 {
			compatible = "mediatek,mali", "arm,mali-valhall";
			reg = <0 0x13000000 0 0x4000>;
			interrupts =
				<GIC_SPI 362 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 363 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 364 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 365 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 366 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names =
				"GPU",
				"MMU",
				"JOB",
				"EVENT",
				"PWR";
			operating-points-v2 = <&gpu_mali_opp>;
			#cooling-cells = <2>;
			ged-supply = <&ged>;
		};

		gpu_mali_opp: opp-table0 {
			compatible = "operating-points-v2";
			opp00 {
				opp-hz = /bits/ 64 <886000000>;
				opp-microvolt = <800000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <879000000>;
				opp-microvolt = <793750>;
			};
			opp02 {
				opp-hz = /bits/ 64 <873000000>;
				opp-microvolt = <787500>;
			};
			opp03 {
				opp-hz = /bits/ 64 <867000000>;
				opp-microvolt = <781250>;
			};
			opp04 {
				opp-hz = /bits/ 64 <861000000>;
				opp-microvolt = <775000>;
			};
			opp05 {
				opp-hz = /bits/ 64 <854000000>;
				opp-microvolt = <768750>;
			};
			opp06 {
				opp-hz = /bits/ 64 <848000000>;
				opp-microvolt = <762500>;
			};
			opp07 {
				opp-hz = /bits/ 64 <842000000>;
				opp-microvolt = <756250>;
			};
			opp08 {
				opp-hz = /bits/ 64 <836000000>;
				opp-microvolt = <750000>;
			};
			opp09 {
				opp-hz = /bits/ 64 <825000000>;
				opp-microvolt = <743750>;
			};
			opp10 {
				opp-hz = /bits/ 64 <815000000>;
				opp-microvolt = <737500>;
			};
			opp11 {
				opp-hz = /bits/ 64 <805000000>;
				opp-microvolt = <731250>;
			};
			opp12 {
				opp-hz = /bits/ 64 <795000000>;
				opp-microvolt = <725000>;
			};
			opp13 {
				opp-hz = /bits/ 64 <785000000>;
				opp-microvolt = <718750>;
			};
			opp14 {
				opp-hz = /bits/ 64 <775000000>;
				opp-microvolt = <712500>;
			};
			opp15 {
				opp-hz = /bits/ 64 <765000000>;
				opp-microvolt = <706250>;
			};
			opp16 {
				opp-hz = /bits/ 64 <755000000>;
				opp-microvolt = <700000>;
			};
			opp17 {
				opp-hz = /bits/ 64 <745000000>;
				opp-microvolt = <693750>;
			};
			opp18 {
				opp-hz = /bits/ 64 <735000000>;
				opp-microvolt = <687500>;
			};
			opp19 {
				opp-hz = /bits/ 64 <725000000>;
				opp-microvolt = <681250>;
			};
			opp20 {
				opp-hz = /bits/ 64 <715000000>;
				opp-microvolt = <675000>;
			};
			opp21 {
				opp-hz = /bits/ 64 <705000000>;
				opp-microvolt = <668750>;
			};
			opp22 {
				opp-hz = /bits/ 64 <695000000>;
				opp-microvolt = <662500>;
			};
			opp23 {
				opp-hz = /bits/ 64 <685000000>;
				opp-microvolt = <656250>;
			};
			opp24 {
				opp-hz = /bits/ 64 <675000000>;
				opp-microvolt = <650000>;
			};
			opp25 {
				opp-hz = /bits/ 64 <654000000>;
				opp-microvolt = <643750>;
			};
			opp26 {
				opp-hz = /bits/ 64 <634000000>;
				opp-microvolt = <637500>;
			};
			opp27 {
				opp-hz = /bits/ 64 <614000000>;
				opp-microvolt = <631250>;
			};
			opp28 {
				opp-hz = /bits/ 64 <593000000>;
				opp-microvolt = <625000>;
			};
			opp29 {
				opp-hz = /bits/ 64 <573000000>;
				opp-microvolt = <618750>;
			};
			opp30 {
				opp-hz = /bits/ 64 <553000000>;
				opp-microvolt = <612500>;
			};
			opp31 {
				opp-hz = /bits/ 64 <532000000>;
				opp-microvolt = <606250>;
			};
			opp32 {
				opp-hz = /bits/ 64 <512000000>;
				opp-microvolt = <600000>;
			};
			opp33 {
				opp-hz = /bits/ 64 <492000000>;
				opp-microvolt = <593750>;
			};
			opp34 {
				opp-hz = /bits/ 64 <471000000>;
				opp-microvolt = <587500>;
			};
			opp35 {
				opp-hz = /bits/ 64 <451000000>;
				opp-microvolt = <581250>;
			};
			opp36 {
				opp-hz = /bits/ 64 <431000000>;
				opp-microvolt = <575000>;
			};
			opp37 {
				opp-hz = /bits/ 64 <410000000>;
				opp-microvolt = <568750>;
			};
			opp38 {
				opp-hz = /bits/ 64 <390000000>;
				opp-microvolt = <562500>;
			};
			opp39 {
				opp-hz = /bits/ 64 <370000000>;
				opp-microvolt = <556250>;
			};
			opp40 {
				opp-hz = /bits/ 64 <350000000>;
				opp-microvolt = <550000>;
			};
		};

		mali_dvfs_hint@13fbb000 {
			compatible = "mediatek,mali_dvfs_hint", "syscon";
			reg = <0 0x13fbb000 0 0x1000>;
			#clock-cells = <1>;
		};

		g3d_secure_reg@13fbc000 {
			compatible = "mediatek,g3d_secure_reg";
			reg = <0 0x13fbc000 0 0x1000>;
		};

		g3d_testbench@13fbd000 {
			compatible = "mediatek,g3d_testbench", "syscon";
			reg = <0 0x13fbd000 0 0x1000>;
			#clock-cells = <1>;
		};

		g3d_config: g3d_config@13fbf000 {
			compatible = "mediatek,g3d_config", "syscon";
			reg = <0 0x13fbf000 0 0x1000>;
			#clock-cells = <1>;
		};

		gpueb: gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-support = <0>;
			gpueb-logger-support = <0>;
			mbox_count = <1>;
			mbox_size = <160>; /* slots */
			slot_size = <4>;   /* bytes */

			/* id, mbox, send_size */
			send_table =
				<0 0 4>,
				<1 0 22>,
				<2 0 3>,
				<3 0 3>,
				<4 0 9>,
				<5 0 4>,
				<6 0 6>,
				<7 0 6>;
			send_name_table =
				"IPI_ID_PLATFORM",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS";

			/* id, mbox, recv_size, recv_opt */
			recv_table =
				<0 0 4 0>,
				<1 0 22 0>,
				<2 0 1 0>,
				<3 0 1 0>,
				<4 0 1 0>,
				<5 0 4 0>,
				<6 0 1 0>,
				<7 0 6 0>;
			recv_name_table =
				"IPI_ID_PLATFORM",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS";

			reg = <0 0x13c40000 0 0x22000>,
			      <0 0x13c5fd80 0 0x280>,
			      <0 0x13c62004 0 0x4>,
			      <0 0x13c62074 0 0x4>,
			      <0 0x13c62000 0 0x4>,
			      <0 0x13c62078 0 0x4>;
			reg-names = "gpueb_base",
						"mbox0_base",
						"mbox0_set",
						"mbox0_clr",
						"mbox0_send",
						"mbox0_recv";

			interrupts = <GIC_SPI 548 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "mbox0";

			gpueb_mem_table = <0 0x180000>; /* 1.5MB */

			gpueb_mem_name_table = "MEM_ID_LOG"; /* logger */
		};

		gpufreq: gpufreq {
			compatible = "mediatek,gpufreq";
			reg =
				<0 0x1020e000 0 0x1000>,  /* INFRACFG */
				<0 0x1021e000 0 0x1000>,  /* BPI_BSI_SLV0 */
				<0 0x10023000 0 0x1000>,  /* DEVAPC_AO_INFRA_PERI_DEBUG1 */
				<0 0x10025000 0 0x1000>,  /* DEVAPC_AO_INFRA_PERI_DEBUG2 */
				<0 0x1002b000 0 0x1000>,  /* DEVAPC_AO_INFRA_PERI_DEBUG3 */
				<0 0x1002e000 0 0x1000>;  /* DEVAPC_AO_INFRA_PERI_DEBUG4 */
			reg-names =
				"infracfg",
				"bpi_bsi_slv0",
				"devapc_ao_infra_peri_debug1",
				"devapc_ao_infra_peri_debug2",
				"devapc_ao_infra_peri_debug3",
				"devapc_ao_infra_peri_debug4";
			clocks =
				<&topckgen_clk CLK_TOP_MFG_SEL>,
				<&topckgen_clk CLK_TOP_MFGPLL>, /* mfgpll_ck(1150MHz) */
				<&topckgen_clk CLK_TOP_MAINPLL_D5_D2>, /* mainpll_d5_d2(218.4MHz) */
				<&mfgcfg_clk CLK_MFGCFG_BG3D>;
			clock-names =
				"clk_mux",
				"clk_main_parent",
				"clk_sub_parent",
				"subsys_mfg_cg";
			power-domains =
				<&scpsys MT6893_POWER_DOMAIN_MFG0>,
				<&scpsys MT6893_POWER_DOMAIN_MFG1>,
				<&scpsys MT6893_POWER_DOMAIN_MFG2>,
				<&scpsys MT6893_POWER_DOMAIN_MFG3>,
				<&scpsys MT6893_POWER_DOMAIN_MFG4>,
				<&scpsys MT6893_POWER_DOMAIN_MFG5>,
				<&scpsys MT6893_POWER_DOMAIN_MFG6>;
			power-domain-names =
				"pd_mfg0",
				"pd_mfg1",
				"pd_mfg2",
				"pd_mfg3",
				"pd_mfg4",
				"pd_mfg5",
				"pd_mfg6";
			nvmem-cells = <&efuse_segment &apu_pod19>;
			nvmem-cell-names = "efuse_segment_cell", "efuse_pod19";
			gpufreq_wrapper-supply = <&gpufreq_wrapper>;
		};

		gpufreq_wrapper: gpufreq_wrapper {
			compatible = "mediatek,gpufreq_wrapper";
			gpufreq-version = <2>;
			dual-buck = <0>;
		};

		ged: ged {
			compatible = "mediatek,ged";
			gpufreq-supply = <&gpufreq>;
		};

		mfgcfg_clk: syscon@13fbf000 {
			compatible = "mediatek,mt6893-mfgcfg", "syscon";
			reg = <0 0x13fbf000 0 0x1000>;
			#clock-cells = <1>;
		};

		opp_table_disp: opp-table-disp {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <249000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <546000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_cam: opp-table-cam {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <392000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <499000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_img: opp-table-img {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <343000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_img2: opp-table-img2 {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <343000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_dpe: opp-table-dpe {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <364000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <458000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <546000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_ipe: opp-table-ipe {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <546000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_venc: opp-table-venc {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_vdec: opp-table-vdec {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <249000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <546000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_mdp: opp-table-mdp {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <594000000>;
				opp-microvolt = <725000>;
			};
		};

		opp_table_ccu: opp-table-ccu {
			compatible = "operating-points-v2";
			opp-0 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <575000>;
			};
			opp-1 {
				opp-hz = /bits/ 64 <364000000>;
				opp-microvolt = <600000>;
			};
			opp-2 {
				opp-hz = /bits/ 64 <392000000>;
				opp-microvolt = <650000>;
			};
			opp-3 {
				opp-hz = /bits/ 64 <499000000>;
				opp-microvolt = <725000>;
			};
		};

		mmdvfs-debug {
			compatible = "mediatek,mmdvfs-debug";
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			disp-dev = <&dispsys_config>;
			force-step0 = <1>;
			release-step0 = <1>;
		};

		mmdvfs {
			compatible = "mediatek,mmdvfs";

			operating-points-v2 = <&opp_table_disp>;
			mediatek,support_mux = "disp", "cam",
			"img", "img2", "dpe",
			"ipe","venc", "vdec",
			"mdp", "ccu";
			mediatek,mux_disp = "TOP_UNIVPLL_D5_D2",
				"TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6",
				"TOP_MAINPLL_D4";
			mediatek,mux_cam = "TOP_UNIVPLL_D4_D2",
				"TOP_MMPLL_D7", "TOP_UNIVPLL_D5",
				"TOP_UNIVPLL_D4";
			mediatek,mux_img = "TOP_MAINPLL_D4_D2",
				"TOP_MMPLL_D4_D2", "TOP_UNIVPLL_D6",
				"TOP_UNIVPLL_D4";
			mediatek,mux_img2 = "TOP_MAINPLL_D4_D2",
				"TOP_MMPLL_D4_D2", "TOP_UNIVPLL_D6",
				"TOP_UNIVPLL_D4";
			mediatek,mux_dpe = "TOP_UNIVPLL_D4_D2",
				"TOP_MAINPLL_D6", "TOP_MMPLL_D6",
				"TOP_MAINPLL_D4";
			mediatek,mux_ipe = "TOP_MAINPLL_D4_D2",
				"TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6",
				"TOP_MAINPLL_D4";
			mediatek,mux_venc = "TOP_MAINPLL_D4_D2",
				"TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6",
				"TOP_UNIVPLL_D4";
			mediatek,mux_vdec = "TOP_UNIVPLL_D5_D2",
				"TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6",
				"TOP_MAINPLL_D4";
			mediatek,mux_mdp = "TOP_MAINPLL_D4_D2",
				"TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6",
				"TOP_TVDPLL_CK";
			mediatek,mux_ccu = "TOP_UNIVPLL_D4_D2",
				"TOP_MAINPLL_D6", "TOP_MMPLL_D7",
				"TOP_UNIVPLL_D5";

			dvfsrc-vcore-supply = <&dvfsrc_vcore>;

			clocks = <&topckgen_clk CLK_TOP_DISP_SEL>,	/* 0 */
				<&topckgen_clk CLK_TOP_CAM_SEL>,	/* 1 */
				<&topckgen_clk CLK_TOP_IMG1_SEL>,	/* 2 */
				<&topckgen_clk CLK_TOP_IMG2_SEL>,	/* 3 */
				<&topckgen_clk CLK_TOP_DPE_SEL>,	/* 4 */
				<&topckgen_clk CLK_TOP_IPE_SEL>,	/* 5 */
				<&topckgen_clk CLK_TOP_VENC_SEL>,	/* 6 */
				<&topckgen_clk CLK_TOP_VDEC_SEL>,	/* 7 */
				<&topckgen_clk CLK_TOP_MDP_SEL>,	/* 8 */
				<&topckgen_clk CLK_TOP_CCU_SEL>,	/* 9 */
				<&topckgen_clk CLK_TOP_MAINPLL_D4>,	/* 10 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D6>,	/* 11 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>,	/* 12 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D5_D2>,	/* 13 */
				<&topckgen_clk CLK_TOP_TVDPLL>,	/* 14 */
				<&topckgen_clk CLK_TOP_MAINPLL_D4_D2>,	/* 15 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D4>,	/* 16 */
				<&topckgen_clk CLK_TOP_UNIVPLL_D5>,	/* 17 */
				<&topckgen_clk CLK_TOP_MMPLL_D7>,	/* 18 */
				<&topckgen_clk CLK_TOP_MMPLL_D4_D2>,	/* 19 */
				<&topckgen_clk CLK_TOP_MMPLL_D6>,	/* 20 */
				<&topckgen_clk CLK_TOP_MAINPLL_D6>;
			clock-names = "disp",	/* 0 */
				"cam",	/* 1 */
				"img",	/* 2 */
				"img2",	/* 3 */
				"dpe",	/* 4 */
				"ipe",	/* 5 */
				"venc",	/* 6 */
				"vdec",	/* 7 */
				"mdp",	/* 8 */
				"ccu",	/* 9 */
				"TOP_MAINPLL_D4",	/* 10 */
				"TOP_UNIVPLL_D6",	/* 11 */
				"TOP_UNIVPLL_D4_D2",	/* 12 */
				"TOP_UNIVPLL_D5_D2",	/* 13 */
				"TOP_TVDPLL_CK",	/* 14 */
				"TOP_MAINPLL_D4_D2",	/* 15 */
				"TOP_UNIVPLL_D4",	/* 16 */
				"TOP_UNIVPLL_D5",	/* 17 */
				"TOP_MMPLL_D7",	/* 18 */
				"TOP_MMPLL_D4_D2",	/* 19 */
				"TOP_MMPLL_D6",	/* 20 */
				"TOP_MAINPLL_D6";

		};

		mmsys_config_clk: syscon@14116000 {
			compatible = "mediatek,mt6893-mmsys", "syscon";
			reg = <0 0x14116000 0 0x1000>;
			#clock-cells = <1>;
		};

		smi_common: smi@1411f000 {
			compatible = "mediatek,mt6893-smi-common",
					 "mediatek,smi-common", "syscon";
			reg = <0 0x1411f000 0 0x1000>;
			mediatek,common-id = <0>;
			mediatek,cmdq = <&gce>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_DISP>;
			clocks = <&mmsys_config_clk CLK_MM_SMI_COMMON>,
					 <&mmsys_config_clk CLK_MM_SMI_GALS>,
					 <&mmsys_config_clk CLK_MM_SMI_INFRA>,
					 <&mmsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		larb0: larb@14118000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x14118000 0 0x1000>;
			mediatek,larb-id = <0>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_DISP>;
			clocks = <&mmsys_config_clk CLK_MM_SMI_COMMON>,
					 <&mmsys_config_clk CLK_MM_SMI_GALS>,
					 <&mmsys_config_clk CLK_MM_SMI_INFRA>,
					 <&mmsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		larb1: larb@14119000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x14119000 0 0x1000>;
			mediatek,larb-id = <1>;
			init-power-on;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_DISP>;
			clocks = <&mmsys_config_clk CLK_MM_SMI_COMMON>,
					 <&mmsys_config_clk CLK_MM_SMI_GALS>,
					 <&mmsys_config_clk CLK_MM_SMI_INFRA>,
					 <&mmsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		mmqos: interconnect {
			compatible = "mediatek,mt6893-mmqos";
			#mtk-interconnect-cells = <1>;
			mediatek,larbs = <&larb0 &larb1 &larb2 &larb3
					  &larb4 &larb5 &larb7 &larb8 &larb9
					  &larb11 &larb13 &larb14 &larb15
					  &larb16 &larb17 &larb18 &larb19
					  &larb20>;
			mediatek,commons = <&smi_common>, <&mdp_smi_common>;
			clocks = <&topckgen_clk CLK_TOP_DISP_SEL>, <&topckgen_clk CLK_TOP_MDP_SEL>;
			clock-names = "mm", "mdp";
			interconnects = <&dvfsrc MT6873_MASTER_MMSYS &dvfsrc MT6873_SLAVE_DDR_EMI>,
					<&dvfsrc MT6873_MASTER_HRT_MMSYS
					 &dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
			interconnect-names = "icc-bw", "icc-hrt-bw";
		};

		mtk_iommu_debug {
		compatible = "mediatek,mt6893-iommu-debug";
		mediatek,iommus = <&iommu0 &iommu1 &iommu2 &iommu3>;
		};

		iommu_test {
			compatible = "mediatek,ktf-iommu-test";
			mediatek,larb = <&larb0>;
			iommus = <&iommu0 M4U_PORT_L0_OVL_RDMA0>;
		};

		mtk_sec_dmaheap {
			compatible = "mediatek,dmaheap-region-base";
			iommus = <&iommu0 M4U_PORT_L0_DISP_POSTMASK0>;
		};

		iommu0: iommu@1411a000  {
			compatible = "mediatek,mt6893-iommu0";
			reg = <0 0x1411a000 0 0x1000>;
			iommu_id = <0>;
			iommu_type = "mm";
			mediatek,larbs = <&larb0 &larb1 &larb5>,
					<&larb7 &larb11 &larb14>,
					<&larb17 &larb19 &larb20>;
			interrupts = <GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_DISP>;
			clocks = <&mmsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};
		iommu1: iommu@1f027000{
			compatible = "mediatek,mt6893-iommu1";
			reg = <0 0x1f027000 0 0x1000>;
			iommu_id = <1>;
			iommu_type = "mm";
			mediatek,larbs = <&larb2 &larb3 &larb4>,
					<&larb8 &larb9 &larb13>,
					<&larb16 &larb18>;
			interrupts = <GIC_SPI 498 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_MDP>;
			clocks = <&mdpsys CLK_MDP_SMI2>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};
		iommu2: iommu@19010000  {
			compatible = "mediatek,mt6893-iommu2";
			reg = <0 0x19010000 0 0x1000>;
			iommu_id = <0>;
			iommu_type = "apu";
			mediatek,apu_power = <&apusys_power>;
			interrupts = <GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_APU>;
			clocks = <&apu_conn_clk CLK_APUC_IOMMU_0>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};
		iommu3: iommu@19015000  {
			compatible = "mediatek,mt6893-iommu3";
			reg = <0 0x19015000 0 0x1000>;
			iommu_id = <1>;
			iommu_type = "apu";
			mediatek,apu_power = <&apusys_power>;
			interrupts = <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_APU>;
			clocks = <&apu_conn_clk CLK_APUC_IOMMU_1>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};

		mtk_dmabufheap_debug0: dmaheap_test0{
			compatible = "mediatek, mtk_dmabufheap, iommu0";
			iommus = <&iommu0 M4U_PORT_L0_DISP_WDMA0>;
		};

		mtk_dmabufheap_debug1: dmaheap_test1{
			compatible = "mediatek, mtk_dmabufheap, iommu1";
			iommus = <&iommu0 M4U_PORT_L1_DISP_FAKE1>;
		};

		imgsys1_clk: syscon@15020000 {
			compatible = "mediatek,mt6893-imgsys1", "syscon";
			reg = <0 0x15020000 0 0x1000>;
			#clock-cells = <1>;
		};

		imgsys_config: imgsys_config@15020000 {
			compatible = "mediatek,imgsys", "syscon";
			reg = <0 0x15020000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			mediatek,larb = <&larb9>, <&larb11>;
			iommus = <&iommu1 M4U_PORT_L9_IMG_IMGI_D1_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_IMGBI_D1_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_DMGI_D1_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_DEPI_D1_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_ICE_D1_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_SMTI_D1_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_SMTO_D2_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_SMTO_D1_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_CRZO_D1_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_IMG3O_D1_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_VIPI_D1_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_SMTI_D5_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_TIMGO_D1_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_UFBC_W0_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_UFBC_R0_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_MFB_RDMA0_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_MFB_RDMA1_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_MFB_RDMA2_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_MFB_RDMA3_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_MFB_RDMA4_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_MFB_RDMA5_MDP>;

			clocks =
					<&imgsys1_clk CLK_IMGSYS1_LARB9>,
					<&imgsys1_clk CLK_IMGSYS1_DIP>,
					<&imgsys1_clk CLK_IMGSYS1_MSS>,
					<&imgsys1_clk CLK_IMGSYS1_MFB>,
					<&imgsys2_clk CLK_IMGSYS2_LARB9>,
					<&imgsys2_clk CLK_IMGSYS2_DIP>;

			clock-names =
					"DIP_CG_IMG_LARB9",
					"DIP_CG_IMG_DIP",
					"DIP_CG_IMG_DIP_MSS",
					"DIP_CG_IMG_MFB_DIP",
					"DIP_CG_IMG_LARB11",
					"DIP_CG_IMG_DIP2";
		};

		dip_a0@15021000 {
			compatible = "mediatek,dip1";
			reg = <0 0x15021000 0 0xc000>;
			interrupts = <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		dip_a1@15022000 {
			compatible = "mediatek,dip_a1";
			reg = <0 0x15022000 0 0x1000>;
		};

		dip_a2@15023000 {
			compatible = "mediatek,dip_a2";
			reg = <0 0x15023000 0 0x1000>;
		};

		dip_a3@15024000 {
			compatible = "mediatek,dip_a3";
			reg = <0 0x15024000 0 0x1000>;
		};

		dip_a4@15025000 {
			compatible = "mediatek,dip_a4";
			reg = <0 0x15025000 0 0x1000>;
		};

		dip_a5@15026000 {
			compatible = "mediatek,dip_a5";
			reg = <0 0x15026000 0 0x1000>;
		};

		dip_a6@15027000 {
			compatible = "mediatek,dip_a6";
			reg = <0 0x15027000 0 0x1000>;
		};

		dip_a7@15028000 {
			compatible = "mediatek,dip_a7";
			reg = <0 0x15028000 0 0x1000>;
		};

		dip_a8@15029000 {
			compatible = "mediatek,dip_a8";
			reg = <0 0x15029000 0 0x1000>;
		};

		dip_a9@1502a000 {
			compatible = "mediatek,dip_a9";
			reg = <0 0x1502a000 0 0x1000>;
		};

        dip_a10@1502b000 {
            compatible = "mediatek,dip_a10";
            reg = <0 0x1502b000 0 0x1000>;
        };

        dip_a11@1502c000 {
            compatible = "mediatek,dip_a11";
            reg = <0 0x1502c000 0 0x1000>;
        };

		larb9: larb@1502e000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&mdp_smi_common>;
			reg = <0 0x1502e000 0 0x1000>;
			mediatek,larb-id = <9>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_ISP>;
			clocks = <&imgsys1_clk CLK_IMGSYS1_LARB9>,
					 <&imgsys1_clk CLK_IMGSYS1_LARB9>;
			clock-names = "apb", "smi";
		};

		mssdl@15812000 {
			compatible = "mediatek,mssdl";
			reg = <0 0x15812000 0 0x1000>;
			interrupts = <GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		msfdl@15810000 {
			compatible = "mediatek,msfdl";
			reg = <0 0x15810000 0 0x1000>;
			interrupts = <GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		msf@15010000 {
			compatible = "mediatek,msf";
			reg = <0 0x15010000 0 0x1000>;
			interrupts = <GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&gce_m 20 0 CMDQ_THR_PRIO_1>;
			msf_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG1_EVENT_TX_FRAME_DONE_21>;
			msf_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_MSF>;
			mediatek,larb = <&larb9>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_ISP>;
			clocks =
				<&imgsys1_clk CLK_IMGSYS1_LARB9>,
				<&imgsys1_clk CLK_IMGSYS1_MSS>,
				<&imgsys1_clk CLK_IMGSYS1_MFB>;
			clock-names =
				"MFB_CG_IMG_0",
				"MFB_CG_IMG_1",
				"MFB_CG_IMG_2";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus =
				<&iommu1 M4U_PORT_L9_IMG_MFB_RDMA0_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_MFB_RDMA1_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_MFB_RDMA2_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_MFB_RDMA3_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_MFB_RDMA4_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_MFB_RDMA5_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_MFB_WDMA0_MDP>,
				<&iommu1 M4U_PORT_L9_IMG_MFB_WDMA1_MDP>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_RDMA0_MDP)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_RDMA1_MDP)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_RDMA2_MDP)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_RDMA3_MDP)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_RDMA4_MDP)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_RDMA5_MDP)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_WDMA0_MDP)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_WDMA1_MDP)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"mfb_qos_rdma0",
				"mfb_qos_rdma1",
				"mfb_qos_rdma2",
				"mfb_qos_rdma3",
				"mfb_qos_rdma4",
				"mfb_qos_rdma5",
				"mfb_qos_wdma0",
				"mfb_qos_wdma1";
			operating-points-v2 = <&opp_table_img>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		};

		wpe_a@15011000 {
 			compatible = "mediatek,wpe_a";
	 		reg = <0 0x15011000 0 0x1000>;
	 		mediatek,larb = <&larb9>,<&larb11>;
	 		interrupts = <GIC_SPI 347 IRQ_TYPE_LEVEL_HIGH 0>;
	 		clocks =
	 		  <&imgsys1_clk CLK_IMGSYS1_LARB9>,
				<&imgsys1_clk CLK_IMGSYS1_WPE>;
			clock-names =
				"WPE_CLK_IMG_LARB9",
				"WPE_CLK_IMG_WPE_A";
	 		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus =
			 <&iommu1 M4U_PORT_L9_IMG_WPE_RDMA1_MDP>,
			 <&iommu1 M4U_PORT_L9_IMG_WPE_RDMA0_MDP>,
			 <&iommu1 M4U_PORT_L9_IMG_WPE_WDMA_MDP>;
		};

		mss@15012000 {
			compatible = "mediatek,mss";
			reg = <0 0x15012000 0 0x1000>;
			interrupts = <GIC_SPI 349 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&gce_m 19 0 CMDQ_THR_PRIO_1>;
			mss_frame_done =
			/bits/ 16 <CMDQ_EVENT_IMG1_EVENT_TX_FRAME_DONE_23>;
			mss_token =
			/bits/ 16 <CMDQ_SYNC_TOKEN_MSS>;
		};

		imgsys_mfb@15020000 {
			compatible = "mediatek,imgsys_mfb";
			reg = <0 0x15020000 0 0x1000>;
		};

		wpe_b@15811000 {
 			compatible = "mediatek,wpe_b";
	 		reg = <0 0x15811000 0 0x1000>;
	 		mediatek,larb = <&larb9>,<&larb11>;
	 		interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks =
				<&imgsys2_clk CLK_IMGSYS2_LARB9>,
				<&imgsys2_clk CLK_IMGSYS2_WPE>;
	 		clock-names =
	 			"WPE_CLK_IMG_LARB11",
	 			"WPE_CLK_IMG_WPE_B";
	 		dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus =
				<&iommu0 M4U_PORT_L11_IMG_WPE_RDMA1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_WPE_RDMA0_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_WPE_WDMA_DISP>;
	 	};

		imgsys2_clk: syscon@15820000 {
			compatible = "mediatek,mt6893-imgsys2", "syscon";
			reg = <0 0x15820000 0 0x1000>;
			#clock-cells = <1>;

		};

		imgsys2_config: imgsys2_config@15820000 {
			compatible = "mediatek,imgsys2", "syscon";
			reg = <0 0x15820000 0 0x1000>;
                        dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			#clock-cells = <1>;

			iommus =
				<&iommu0 M4U_PORT_L11_IMG_IMGI_D1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_IMGBI_D1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_DMGI_D1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_DEPI_D1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_ICE_D1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_SMTI_D1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_SMTO_D2_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_SMTO_D1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_CRZO_D1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_IMG3O_D1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_VIPI_D1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_SMTI_D5_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_TIMGO_D1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_UFBC_W0_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_UFBC_R0_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_RDMA0_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_RDMA1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_RDMA2_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_RDMA3_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_RDMA4_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_RDMA5_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_WDMA0_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_MFB_WDMA1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_WPE_RDMA1_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_WPE_RDMA0_DISP>,
				<&iommu0 M4U_PORT_L11_IMG_WPE_WDMA_DISP>;
		};



        dip_b0@15821000 {
            compatible = "mediatek,dip2";
            reg = <0 0x15821000 0 0xc000>;
            interrupts = <GIC_SPI 351 IRQ_TYPE_LEVEL_HIGH>;
        };

        dip_b1@15822000 {
            compatible = "mediatek,dip_b1";
            reg = <0 0x15822000 0 0x1000>;
        };

        dip_b2@15823000 {
            compatible = "mediatek,dip_b2";
            reg = <0 0x15823000 0 0x1000>;
        };

        dip_b3@15824000 {
            compatible = "mediatek,dip_b3";
            reg = <0 0x15824000 0 0x1000>;
        };

        dip_b4@15825000 {
            compatible = "mediatek,dip_b4";
            reg = <0 0x15825000 0 0x1000>;
        };

        dip_b5@15826000 {
            compatible = "mediatek,dip_b5";
            reg = <0 0x15826000 0 0x1000>;
        };

        dip_b6@15827000 {
            compatible = "mediatek,dip_b6";
            reg = <0 0x15827000 0 0x1000>;
        };

        dip_b7@15828000 {
            compatible = "mediatek,dip_b7";
            reg = <0 0x15828000 0 0x1000>;
        };

        dip_b8@15829000 {
            compatible = "mediatek,dip_b8";
            reg = <0 0x15829000 0 0x1000>;
        };

        dip_b9@1582a000 {
            compatible = "mediatek,dip_b9";
            reg = <0 0x1582a000 0 0x1000>;
        };

        dip_b10@1582b000 {
            compatible = "mediatek,dip_b10";
            reg = <0 0x1582b000 0 0x1000>;
        };

        dip_b11@1582c000 {
            compatible = "mediatek,dip_b11";
            reg = <0 0x1582c000 0 0x1000>;
        };

		larb11: larb@1582e000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1582e000 0 0x1000>;
			mediatek,larb-id = <11>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_ISP2>;
			clocks = <&imgsys2_clk CLK_IMGSYS2_LARB9>,
					 <&imgsys2_clk CLK_IMGSYS2_LARB9>;
			clock-names = "apb", "smi";
		};

		vcu: vcu@16000000 {
			compatible = "mediatek-vcu";
			mediatek,vcuid = <0>;
			mediatek,vcuname = "vcu";
			reg = <0 0x16000000 0 0x40000>,	    /* VDEC_BASE */
				 <0 0x17020000 0 0x10000>,  /* VENC_BASE */
				 <0 0x17820000 0 0x10000>,  /* VENC_C1_BASE */
				 <0 0x14006000 0 0x1000>,  /* DISP_WDMA0_BASE */
				 <0 0x14106000 0 0x1000>;  /* DISP_WDMA1_BASE */
			iommus = <&iommu0 M4U_PORT_L5_VDEC_LAT0_VLD_EXT_DISP>,
				<&iommu0 M4U_PORT_L5_VDEC_LAT0_VLD2_EXT_DISP>,
				<&iommu0 M4U_PORT_L5_VDEC_LAT0_AVC_MV_EXT_DISP>,
				<&iommu0 M4U_PORT_L5_VDEC_LAT0_PRED_RD_EXT_DISP>,
				<&iommu0 M4U_PORT_L5_VDEC_LAT0_TILE_EXT_DISP>,
				<&iommu0 M4U_PORT_L5_VDEC_LAT0_WDMA_EXT_DISP>,
				<&iommu0 M4U_PORT_L5_VDEC_LAT0_RG_CTRL_DMA_EXT_DISP>,
				<&iommu0 M4U_PORT_L5_VDEC_UFO_ENC_EXT_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_RCPU_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_REC_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_BSDMA_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_SV_COMV_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_RD_COMV_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_NBM_RDMA_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_NBM_RDMA_LITE_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_NBM_WDMA_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_NBM_WDMA_LITE_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_CUR_LUMA_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_CUR_CHROMA_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_REF_LUMA_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_REF_CHROMA_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_SUB_R_LUMA_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_SUB_W_LUMA_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_FCS_NBM_RDMA_DISP>,
				<&iommu0 M4U_PORT_L7_VENC_FCS_NBM_WDMA_DISP>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			mediatek,mailbox-gce = <&gce>;
			mediatek,dec_gce_th_num = <1>; /* VDEC GCE HW THREAD NUM*/
			mediatek,enc_gce_th_num = <2>; /* VDEC GCE HW THREAD NUM*/
			mboxes = <&gce 16 0 CMDQ_THR_PRIO_1>,
				<&gce 17 0 CMDQ_THR_PRIO_1>,
				<&gce 18 0 CMDQ_THR_PRIO_1>;
			gce-event-names = "venc_eof",
				"venc_eof_c1",
				"venc_wp_2nd_done", "venc_wp_3nd_done",
				"vdec_pic_start", "vdec_decode_done", "vdec_pause",
				"vdec_dec_error", "vdec_mc_busy_overflow_timeout",
				"vdec_all_dram_req_done", "vdec_ini_fetch_rdy",
				"vdec_process_flag", "vdec_search_start_code_done",
				"vdec_ref_reorder_done", "vdec_wp_tble_done",
				"vdec_count_sram_clr_done", "vdec_gce_cnt_op_threshold",
				"vdec_lat_pic_start", "vdec_lat_decode_done",
				"vdec_lat_pause", "vdec_lat_dec_error",
				"vdec_lat_mc_busy_overflow_timeout",
				"vdec_lat_all_dram_req_done", "vdec_lat_ini_fetch_rdy",
				"vdec_lat_process_flag",
				"vdec_lat_search_start_code_done",
				"vdec_lat_ref_reorder_done", "vdec_lat_wp_tble_done",
				"vdec_lat_count_sram_clr_done",
				"vdec_lat_gce_cnt_op_threshold";
			gce-events =  <&gce CMDQ_EVENT_VENC_CMDQ_FRAME_DONE>,
				<&gce CMDQ_EVENT_VENC_CMDQ_FRAME_DONE_C1>,
				<&gce CMDQ_EVENT_VENC_C0_CMDQ_WP_2ND_STAGE_DONE>,
				<&gce CMDQ_EVENT_VENC_C0_CMDQ_WP_3RD_STAGE_DONE>,
				<&gce CMDQ_EVENT_VDEC_CORE0_SOF_0>,
				<&gce CMDQ_EVENT_VDEC_CORE0_FRAME_DONE_0>,
				<&gce CMDQ_EVENT_VDEC_CORE0_FRAME_DONE_1>,
				<&gce CMDQ_EVENT_VDEC_CORE0_FRAME_DONE_2>,
				<&gce CMDQ_EVENT_VDEC_CORE0_FRAME_DONE_3>,
				<&gce CMDQ_EVENT_VDEC_CORE0_FRAME_DONE_4>,
				<&gce CMDQ_EVENT_VDEC_CORE0_FRAME_DONE_5>,
				<&gce CMDQ_EVENT_VDEC_CORE0_FRAME_DONE_6>,
				<&gce CMDQ_EVENT_VDEC_CORE0_0>,
				<&gce CMDQ_EVENT_VDEC_CORE0_1>,
				<&gce CMDQ_EVENT_VDEC_CORE0_2>,
				<&gce CMDQ_EVENT_VDEC_CORE0_3>,
				<&gce CMDQ_EVENT_VDEC_CORE0_7>,
				<&gce CMDQ_EVENT_VDEC_LAT_SOF_0>,
				<&gce CMDQ_EVENT_VDEC_LAT_FRAME_DONE_0>,
				<&gce CMDQ_EVENT_VDEC_LAT_FRAME_DONE_1>,
				<&gce CMDQ_EVENT_VDEC_LAT_FRAME_DONE_2>,
				<&gce CMDQ_EVENT_VDEC_LAT_FRAME_DONE_3>,
				<&gce CMDQ_EVENT_VDEC_LAT_FRAME_DONE_4>,
				<&gce CMDQ_EVENT_VDEC_LAT_FRAME_DONE_5>,
				<&gce CMDQ_EVENT_VDEC_LAT_FRAME_DONE_6>,
				<&gce CMDQ_EVENT_VDEC_LAT_0>,
				<&gce CMDQ_EVENT_VDEC_LAT_1>,
				<&gce CMDQ_EVENT_VDEC_LAT_2>,
				<&gce CMDQ_EVENT_VDEC_LAT_3>,
				<&gce CMDQ_EVENT_VDEC_LAT_7>;

			gce-gpr = <GCE_GPR_R10>, <GCE_GPR_R11>;
		};

		vdec@16000000 {
			compatible = "mediatek,mt6885-vcodec-dec";
			mediatek,platform = "platform:mt6885";
			mediatek,ipm = <2>;
			reg = <0 0x16000000 0 0x1000>,		/* VDEC_BASE */
				<0 0x1602f000 0 0x1000>,	/* VDEC_SYS */
				<0 0x16020000 0 0x1000>,	/* VDEC_VLD */
				<0 0x16021000 0 0x1000>,	/* VDEC_MC */
				<0 0x16023000 0 0x1000>,	/* VDEC_MV */
				<0 0x16025000 0 0x4000>,	/* VDEC_MISC */
				<0 0x16010000 0 0x1000>,	/* VDEC_LAT_MISC */
				<0 0x16011000 0 0x400>,		/* VDEC_LAT_VLD */
				<0 0x1600f000 0 0x1000>,	/* VDEC_SOC_GCON */
				<0 0x16004000 0 0x1000>;	/* VDEC_RACING_CTRL */
			reg-names =
				"VDEC_BASE",
				"VDEC_SYS",
				"VDEC_VLD",
				"VDEC_MC",
				"VDEC_MV",
				"VDEC_MISC",
				"VDEC_LAT_MISC",
				"VDEC_LAT_VLD",
				"VDEC_SOC_GCON",
				"VDEC_RACING_CTRL";
			iommus = <&iommu1 M4U_PORT_L4_VDEC_MC_EXT_MDP>,
				<&iommu1 M4U_PORT_L4_VDEC_UFO_EXT_MDP>,
				<&iommu1 M4U_PORT_L4_VDEC_PP_EXT_MDP>,
				<&iommu1 M4U_PORT_L4_VDEC_PRED_RD_EXT_MDP>,
				<&iommu1 M4U_PORT_L4_VDEC_PRED_WR_EXT_MDP>,
				<&iommu1 M4U_PORT_L4_VDEC_PPWRAP_EXT_MDP>,
				<&iommu1 M4U_PORT_L4_VDEC_TILE_EXT_MDP>,
				<&iommu1 M4U_PORT_L4_VDEC_VLD_EXT_MDP>,
				<&iommu1 M4U_PORT_L4_VDEC_VLD2_EXT_MDP>,
				<&iommu1 M4U_PORT_L4_VDEC_AVC_MV_EXT_MDP>,
				<&iommu1 M4U_PORT_L4_VDEC_RG_CTRL_DMA_EXT_MDP>;
			mediatek,larbs = <&larb4 &larb5>;
			interrupts = <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_VDEC>,
				<&scpsys MT6893_POWER_DOMAIN_VDEC2>;
			mediatek,vcu = <&vcu>;
			clocks =
				<&vdec_soc_gcon_clk CLK_VDE1_VDEC_CKEN>,
				<&vdec_soc_gcon_clk CLK_VDE1_LAT_CKEN>,
				<&vdec_gcon_clk CLK_VDE2_VDEC_CKEN>,
				<&topckgen_clk CLK_TOP_VDEC_SEL>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>;
			clock-names =
				"CORE_MT_CG_SOC",
				"LAT_MT_CG_VDEC1",
				"CORE_MT_CG_VDEC0",
				"MAIN_MT_CG_VDEC_SEL",
				"MAIN_MT_VDEC_TOP";
			mediatek,clock-parents = <4 3>;
			operating-points-v2 = <&opp_table_vdec>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_MC_EXT_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_UFO_EXT_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_PP_EXT_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_PRED_RD_EXT_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_PRED_WR_EXT_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_PPWRAP_EXT_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_TILE_EXT_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_VLD_EXT_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_VLD2_EXT_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_AVC_MV_EXT_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_RG_CTRL_DMA_EXT_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L5_VDEC_LAT0_VLD_EXT_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L5_VDEC_LAT0_VLD2_EXT_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L5_VDEC_LAT0_AVC_MV_EXT_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L5_VDEC_LAT0_PRED_RD_EXT_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L5_VDEC_LAT0_TILE_EXT_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L5_VDEC_LAT0_WDMA_EXT_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L5_VDEC_LAT0_RG_CTRL_DMA_EXT_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L5_VDEC_UFO_ENC_EXT_DISP)
				&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "path_vdec_mc", "path_vdec_ufo",
					"path_vdec_pp", "path_vdec_pred_rd",
					"path_vdec_pred_wr", "path_vdec_ppwrap",
					"path_vdec_tile", "path_vdec_vld",
					"path_vdec_vld2", "path_vdec_avc_mv",
					"path_vdec_rg_ctrl_dma",
					"path_lat0_vld", "path_lat0_vld2",
					"path_lat0_avc_mv", "path_lat0_pred_rd",
					"path_lat0_tile", "path_lat0_wdma",
					"path_lat0_rg_ctrl", "path_vdec_ufo_enc";
			m4u-ports =
				<M4U_PORT_L4_VDEC_MC_EXT_MDP>,
				<M4U_PORT_L4_VDEC_UFO_EXT_MDP>,
				<M4U_PORT_L4_VDEC_PP_EXT_MDP>,
				<M4U_PORT_L4_VDEC_PRED_RD_EXT_MDP>,
				<M4U_PORT_L4_VDEC_PRED_WR_EXT_MDP>,
				<M4U_PORT_L4_VDEC_PPWRAP_EXT_MDP>,
				<M4U_PORT_L4_VDEC_TILE_EXT_MDP>,
				<M4U_PORT_L4_VDEC_VLD_EXT_MDP>,
				<M4U_PORT_L4_VDEC_VLD2_EXT_MDP>,
				<M4U_PORT_L4_VDEC_AVC_MV_EXT_MDP>,
				<M4U_PORT_L4_VDEC_RG_CTRL_DMA_EXT_MDP>,
				<M4U_PORT_L5_VDEC_LAT0_VLD_EXT_DISP>,
				<M4U_PORT_L5_VDEC_LAT0_VLD2_EXT_DISP>,
				<M4U_PORT_L5_VDEC_LAT0_AVC_MV_EXT_DISP>,
				<M4U_PORT_L5_VDEC_LAT0_PRED_RD_EXT_DISP>,
				<M4U_PORT_L5_VDEC_LAT0_TILE_EXT_DISP>,
				<M4U_PORT_L5_VDEC_LAT0_WDMA_EXT_DISP>,
				<M4U_PORT_L5_VDEC_LAT0_RG_CTRL_DMA_EXT_DISP>,
				<M4U_PORT_L5_VDEC_UFO_ENC_EXT_DISP>;
			m4u-port-names =
				"M4U_PORT_VDEC_MC",
				"M4U_PORT_VDEC_UFO",
				"M4U_PORT_VDEC_PP",
				"M4U_PORT_VDEC_PRED_RD",
				"M4U_PORT_VDEC_PRED_WR",
				"M4U_PORT_VDEC_PPWRAP",
				"M4U_PORT_VDEC_TILE",
				"M4U_PORT_VDEC_VLD",
				"M4U_PORT_VDEC_VLD2",
				"M4U_PORT_VDEC_AVC_MV",
				"M4U_PORT_VDEC_RG_CTRL_DMA",
				"M4U_PORT_VDEC_LAT0_VLD",
				"M4U_PORT_VDEC_LAT0_VLD2",
				"M4U_PORT_VDEC_LAT0_AVC_MV",
				"M4U_PORT_VDEC_LAT0_PRED_RD",
				"M4U_PORT_VDEC_LAT0_TILE",
				"M4U_PORT_VDEC_LAT0_WDMA",
				"M4U_PORT_VDEC_LAT0_RG_CTRL_DMA",
				"M4U_PORT_VDEC_UFO_ENC";
		};

		larb5: larb@1600d000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1600d000 0 0x1000>;
			mediatek,larb-id = <5>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_VDEC>;
			clocks = <&vdec_soc_gcon_clk CLK_VDE1_LARB1_CKEN>,
					 <&vdec_soc_gcon_clk CLK_VDE1_LARB1_CKEN>;
			clock-names = "apb", "smi";
		};

		vdec_soc_gcon_clk: syscon@1600f000 {
			compatible = "mediatek,mt6893-vdecsys_soc", "syscon";
			reg = <0 0x1600f000 0 0x1000>;
			#clock-cells = <1>;
		};

		vdec_gcon_clk: syscon@1602f000 {
			compatible = "mediatek,mt6893-vdecsys", "syscon";
			reg = <0 0x1602f000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb4: larb@1602e000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&mdp_smi_common>;
			reg = <0 0x1602e000 0 0x1000>;
			mediatek,larb-id = <4>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_VDEC2>;
			clocks = <&vdec_gcon_clk CLK_VDE2_LARB1_CKEN>,
					 <&vdec_gcon_clk CLK_VDE2_LARB1_CKEN>;
			clock-names = "apb", "smi";
		};

		venc_gcon_clk: syscon@17000000 {
			compatible = "mediatek,mt6893-vencsys", "syscon";
			reg = <0 0x17000000 0 0x1000>;
			#clock-cells = <1>;
		};

		venc@17000000 {
			compatible = "mediatek,mt6885-vcodec-enc";
			mediatek,platform = "platform:mt6885";
			mediatek,ipm = <2>;
			reg = <0 0x17020000 0 0x2000>,
				  <0 0x17820000 0 0x20000>;
			reg-names =
				"VENC_SYS",
				"VENC_C1_SYS";
			iommus = <&iommu1 M4U_PORT_L8_VENC_RCPU_MDP>,
				<&iommu1 M4U_PORT_L8_VENC_REC_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_BSDMA_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_SV_COMV_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_RD_COMV_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_NBM_RDMA_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_NBM_RDMA_LITE_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_NBM_WDMA_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_NBM_WDMA_LITE_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_CUR_LUMA_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_CUR_CHROMA_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_REF_LUMA_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_REF_CHROMA_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_SUB_R_LUMA_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_SUB_W_LUMA_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_FCS_NBM_RDMA_MDP>,
                                <&iommu1 M4U_PORT_L8_VENC_FCS_NBM_WDMA_MDP>;
			mediatek,larbs = <&larb7 &larb8>;
			interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_VENC>,
				<&scpsys MT6893_POWER_DOMAIN_VENC_CORE1>;
			mediatek,vcu = <&vcu>;
			clocks =
				<&venc_gcon_clk CLK_VEN1_CKE1_VENC>,
				<&venc_c1_gcon_clk CLK_VEN2_CKE1_VENC>;
			clock-names =
				"MT_CG_VENC0",
				"MT_CG_VENC1";
			operating-points-v2 = <&opp_table_venc>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_RCPU_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_REC_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_BSDMA_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_SV_COMV_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_RD_COMV_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_NBM_RDMA_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_NBM_RDMA_LITE_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_NBM_WDMA_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_NBM_WDMA_LITE_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_CUR_LUMA_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_CUR_CHROMA_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_REF_LUMA_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_REF_CHROMA_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_SUB_R_LUMA_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_SUB_W_LUMA_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_FCS_NBM_RDMA_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_FCS_NBM_WDMA_DISP)
				&mmqos SLAVE_COMMON(0)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_RCPU_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_REC_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_BSDMA_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_SV_COMV_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_RD_COMV_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_NBM_RDMA_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_NBM_RDMA_LITE_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_NBM_WDMA_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_NBM_WDMA_LITE_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_CUR_LUMA_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_CUR_CHROMA_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_REF_LUMA_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_REF_CHROMA_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_SUB_R_LUMA_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_SUB_W_LUMA_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_FCS_NBM_RDMA_MDP)
                                &mmqos SLAVE_COMMON(1)>,
                        <&mmqos MASTER_LARB_PORT(M4U_PORT_L8_VENC_FCS_NBM_WDMA_MDP)
                                &mmqos SLAVE_COMMON(1)>;
			interconnect-names = "path_venc_rcpu", "path_venc_rec",
				"path_venc_bsdma", "path_venc_sv_comv",
				"path_venc_rd_comv", "path_venc_nbm_rdma",
				"path_venc_nbm_rdma_lite", "path_venc_nbm_wdma",
				"path_venc_nbm_wdma_lite", "path_venc_cur_luma",
				"path_venc_cur_chroma", "path_venc_ref_luma",
				"path_venc_ref_chroma", "path_venc_sub_r_luma",
				"path_venc_sub_w_luma", "path_venc_fcs_nbm_rdma",
				"path_venc_fcs_nbm_wdma",
				"path_venc_rcpu_1", "path_venc_rec_1",
				"path_venc_bsdma_1", "path_venc_sv_comv_1",
				"path_venc_rd_comv_1", "path_venc_nbm_rdma_1",
				"path_venc_nbm_rdma_lite_1", "path_venc_nbm_wdma_1",
				"path_venc_nbm_wdma_lite_1", "path_venc_cur_luma_1",
				"path_venc_cur_chroma_1", "path_venc_ref_luma_1",
				"path_venc_ref_chroma_1", "path_venc_sub_r_luma_1",
				"path_venc_sub_w_luma_1", "path_venc_fcs_nbm_rdma_1",
				"path_venc_fcs_nbm_wdma_1";
		};

		larb7: larb@17010000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x17010000 0 0x1000>;
			mediatek,larb-id = <7>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_VENC>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE1_VENC>,
					 <&venc_gcon_clk CLK_VEN1_CKE1_VENC>;
			clock-names = "apb", "smi";
		};

		jpgenc@17030000 {
			compatible = "mediatek,mtk-jpgenc";
			reg = <0 0x17030000 0 0x10000>;
			interrupts = <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&larb7>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&iommu0 M4U_PORT_L7_JPGENC_Y_RDMA_DISP>,
				 <&iommu0 M4U_PORT_L7_JPGENC_C_RDMA_DISP>,
				 <&iommu0 M4U_PORT_L7_JPGENC_Q_TABLE_DISP>,
				 <&iommu0 M4U_PORT_L7_JPGENC_BSDMA_DISP>;
			port-id = <M4U_PORT_L7_JPGENC_Y_RDMA_DISP>,
				  <M4U_PORT_L7_JPGENC_C_RDMA_DISP>,
				  <M4U_PORT_L7_JPGENC_Q_TABLE_DISP>,
				  <M4U_PORT_L7_JPGENC_BSDMA_DISP>;
		};

		jpgdec0@17040000 {
			compatible = "mediatek,jpgdec0";
			reg = <0 0x17040000 0 0x10000>,
				<0 0x17050000 0 0x10000>;
			interrupts = <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larbs = <&larb7>;
			operating-points-v2 = <&opp_table_venc>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE3_JPGDEC>,
				<&venc_gcon_clk  CLK_VEN1_CKE4_JPGDEC_C1>;
			clock-names = "MT_CG_VENC_JPGDEC",
						"MT_CG_VENC_JPGDEC_C1";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&iommu0 M4U_PORT_L7_JPGENC_WDMA0_DISP>,
				 <&iommu0 M4U_PORT_L7_JPGENC_BSDMA0_DISP>,
				 <&iommu0 M4U_PORT_L7_JPGENC_WDMA1_DISP>,
				 <&iommu0 M4U_PORT_L7_JPGENC_BSDMA1_DISP>,
				 <&iommu0 M4U_PORT_L7_JPGENC_HUFF_OFFSET1_DISP>,
				 <&iommu0 M4U_PORT_L7_JPGENC_HUFF_OFFSET0_DISP>;
		};

		jpgdec1@17840000 {
			compatible = "mediatek,jpgdec1";
			reg = <0 0x17840000 0 0x10000>;
			interrupts = <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larbs = <&larb8>;
			operating-points-v2 = <&opp_table_venc>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			clocks = <&venc_c1_gcon_clk  CLK_VEN2_CKE3_JPGDEC>;
			clock-names = "MT_CG_VENC_C1_JPGDEC";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L8_JPGENC_WDMA0_MDP>,
				 <&iommu1 M4U_PORT_L8_JPGENC_BSDMA0_MDP>,
				 <&iommu1 M4U_PORT_L8_JPGENC_WDMA1_MDP>,
				 <&iommu1 M4U_PORT_L8_JPGENC_BSDMA1_MDP>,
				 <&iommu1 M4U_PORT_L8_JPGENC_HUFF_OFFSET1_MDP>,
				 <&iommu1 M4U_PORT_L8_JPGENC_HUFF_OFFSET0_MDP>;
		};

		venc_c1_gcon_clk: syscon@17800000 {
			compatible = "mediatek,mt6893-vencsys_c1", "syscon";
			reg = <0 0x17800000 0 0x1000>;
			#clock-cells = <1>;
		};

		larb8: larb@17810000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&mdp_smi_common>;
			reg = <0 0x17810000 0 0x1000>;
			mediatek,larb-id = <8>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_VENC_CORE1>;
			clocks = <&venc_c1_gcon_clk CLK_VEN2_CKE1_VENC>,
					 <&venc_c1_gcon_clk CLK_VEN2_CKE1_VENC>;
			clock-names = "apb", "smi";
		};

		btcvsd_snd: mtk-btcvsd-snd@18830000 {
			compatible = "mediatek,mtk-btcvsd-snd";
			reg=<0 0x18830000 0 0x2000>, /*PKV_PHYSICAL_BASE*/
			    <0 0x18840000 0 0x20000>; /*SRAM_BANK2*/
			interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,infracfg = <&infracfg_ao_clk>;
			/*INFRA MISC, conn_bt_cvsd_mask*/
			/*cvsd_mcu_read, write, packet_indicator*/
			mediatek,offset =<0xf00 0x800 0x140 0x144 0x148>;
			disable_write_silence = <1>;
		};

		apu_iommu_data: apu_iommu_data {
			compatible = "mediatek,apu_iommu_data";
			dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			iommus = <&iommu3 M4U_PORT_L21_APU_FAKE_DATA>;
		};

		apu_conn_clk: syscon@19020000 {
			compatible = "mediatek,mt6893-apu_conn", "syscon";
			reg = <0 0x19020000 0 0x1000>;
			#clock-cells = <1>;
		};

		apusys_reviser@19021000 {
			compatible = "mediatek, mt6893-reviser";
			reg = <0 0x19021000 0 0x1000>,		/* apu_sctrl_reviser  */
				  <0 0x1d800000 0 0x200000>,	/* VLM          */
				  <0 0x1d000000 0 0x100000>,	/* TCM          */
				  <0 0x19001000 0 0x1000>;		/* apusys int */
			interrupts = <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH 0>;
			default-dram = <0x4000000>;
			boundary = <0x3>;
			dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			iommus = <&iommu2 M4U_PORT_L21_APU_FAKE_VLM>;
		};

		edma0: edma0@19027000 {
			compatible = "mtk,edma-sub-v20";
			reg = <0x0 0x19027000 0x0 0x1000>;
			interrupts = <GIC_SPI 415 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		edma1: edma1@19028000 {
			compatible = "mtk,edma-sub-v20";
			reg = <0x0 0x19028000 0x0 0x1000>;
			interrupts = <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		edma: edma {
			compatible = "mtk,edma";
			sub_nr = <2>;
			mediatek,edma-sub = <&edma0>, <&edma1>;
		};

		apusys_vcore_clk: syscon@19029000 {
			compatible = "mediatek,mt6893-apu_vcore", "syscon";
			reg = <0 0x19029000 0 0x1000>;
			#clock-cells = <1>;
		};

		apu0_clk: syscon@19030000 {
			compatible = "mediatek,mt6893-apu0", "syscon";
			reg = <0 0x19030000 0 0x1000>;
			#clock-cells = <1>;
		};

		vpu_core0: vpu_core0@19030000 {
			compatible = "mediatek,mt6893-vpu_core";
			reg = <0 0x19030000 0 0x1000>,
				<0 0x1d100000 0 0x40000>,
				<0 0x1d140000 0 0x30000>,
				<0 0x0d190000 0 0x4000>;
			interrupts = <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH 0>;
			id = <0>;
			reset-vector = <0x7da00000 0x00100000 0x0>;
			main-prog = <0x7db00000 0x00300000 0x100000>;
			kernel-lib = <0x7de00000 0x00500000 0xffffffff>;
			work-buf = <0x0 0x12000 0xffffffff>;
			dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			iommus = <&iommu2 M4U_PORT_L21_APU_FAKE_CODE>;
		};

		apu1_clk: syscon@19031000 {
			compatible = "mediatek,mt6893-apu1", "syscon";
			reg = <0 0x19031000 0 0x1000>;
			#clock-cells = <1>;
		};

		vpu_core1: vpu_core1@19031000 {
			compatible = "mediatek,mt6893-vpu_core";
			reg = <0 0x19031000 0 0x1000>,
				<0 0x1d200000 0 0x40000>,
				<0 0x1d240000 0 0x30000>,
				<0 0x0d194000 0 0x4000>;
			interrupts = <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH 0>;
			id = <1>;
			reset-vector = <0x7e300000 0x00100000 0x400000>;
			main-prog = <0x7e400000 0x00300000 0x500000>;
			kernel-lib = <0x7e700000 0x00500000 0xffffffff>;
			work-buf = <0x0 0x12000 0xffffffff>;
			dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			iommus = <&iommu2 M4U_PORT_L21_APU_FAKE_CODE>;
		};

		apu2_clk: syscon@19032000 {
			compatible = "mediatek,mt6893-apu2", "syscon";
			reg = <0 0x19032000 0 0x1000>;
			#clock-cells = <1>;
		};

		vpu_core2: vpu_core2@19032000 {
			compatible = "mediatek,mt6893-vpu_core";
			reg = <0 0x19032000 0 0x1000>,
				<0 0x1d300000 0 0x40000>,
				<0 0x1d340000 0 0x30000>,
				<0 0x0d198000 0 0x4000>;
			interrupts = <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH 0>;
			id = <2>;
			reset-vector = <0x7ec00000 0x00100000 0x800000>;
			main-prog = <0x7ed00000 0x00300000 0x900000>;
			kernel-lib = <0x7f000000 0x00500000 0xffffffff>;
			work-buf = <0x0 0x12000 0xffffffff>;
			dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			iommus = <&iommu2 M4U_PORT_L21_APU_FAKE_CODE>;
		};

		apu_mdla0_clk: syscon@19034000 {
			compatible = "mediatek,mt6893-apu_mdla0", "syscon";
			reg = <0 0x19034000 0 0x1000>;
			#clock-cells = <1>;
		};

		mtk_apu_mdw: mtk_apu_mdw {
			compatible = "mediatek, apu_mdw";
			version = <1>;
			dsp_mask = <0xff>;
			dla_mask = <0xff>;
			dma_mask = <0xff>;
			//dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			//iommus = <&iommu3 M4U_PORT_L21_APU_FAKE_DATA>;
		};
		mtk_apu_mem_code: mtk_apu_mem_code {
			compatible = "mediatek, apu_mem_code";
			type = <1>;
			mask = /bits/ 64 <0x00000003ffffffff>;
			dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			iommus = <&iommu3 M4U_PORT_L21_APU_FAKE_DATA>;
		};

		mtk_apu_mem_data: mtk_apu_mem_data {
			compatible = "mediatek, apu_mem_data";
			type = <2>;
			mask = /bits/ 64 <0x00000003ffffffff>;
			dma-ranges = <0x3 0x0 0x3 0x0 0x1 0x0>;
			iommus = <&iommu3 M4U_PORT_L21_APU_FAKE_DATA>;
		};
		mtk_mdla: mdla@19036000 {
			compatible = "mediatek, mt6893-mdla";
			core_num = <2>;
			version = <0x68930105>;
			reg = <0 0x19034000 0 0x1000>,  /* dla0 config  */
			      <0 0x19036000 0 0x1000>,  /* dla0 command */
			      <0 0x19035000 0 0x1000>,  /* dla0 biu     */
			      <0 0x19038000 0 0x1000>,  /* dla1 config  */
			      <0 0x1903a000 0 0x1000>,  /* dla1 command */
			      <0 0x19039000 0 0x1000>,  /* dla1 biu     */
			      <0 0x1d000000 0 0x100000>,/* GSM,TODO      */
			      <0 0x19020000 0 0x40000>;  /* APU CONN     */
			interrupts = <GIC_SPI 413 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 414 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_mdla1_clk: syscon@19038000 {
			compatible = "mediatek,mt6893-apu_mdla1", "syscon";
			reg = <0 0x19038000 0 0x1000>;
			#clock-cells = <1>;
		};

		apusys_mnoc: apusys_mnoc {
			compatible = "mediatek,mt6893-mnoc";
			reg = <0 0x1906e000 0 0xa000>,	/* mnoc reg  */
				<0 0x19001000 0 0x1000>,	/* apusys int */
				<0 0x19020000 0 0x1000>,	/* apu_conn_config */
				<0 0x10001000 0 0x1000>,	/* slp prot 1 */
				<0 0x10215000 0 0x1000>;	/* slp prot 2 */
			interrupts = <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH 0>;
			interconnects = <&dvfsrc MT6873_MASTER_VPUSYS
							&dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "apu-bw";
		};

		apusys_devapc@19064000 {
			compatible = "mediatek,mt6893-apusys_devapc";
			reg = <0 0x19064000 0 0x1000>;
			interrupts = <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apusys_debug: apusys_debug {
			compatible = "mediatek,mt6885-debug";
		};

		vcore_opp_table: opp_table0 {
			compatible = "operating-points-v2";

			opp-550000000 {
				opp-hz = /bits/ 64 <550000000>;
				opp-microvolt = <750000>;
			};

			opp-458333000 {
				opp-hz = /bits/ 64 <458333000>;
				opp-microvolt = <725000>;
			};

			opp-416000000 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <650000>;
			};

			opp-312000000 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <600000>;
			};

			opp-273000000 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <575000>;
			};
		};

		conn_opp_table: opp_table1 {
			compatible = "operating-points-v2";

			opp-687500000 {
				opp-hz = /bits/ 64 <687500000>;
				opp-microvolt = <800000>;
				aging-volt = <18750>;
			};

			opp-550000000 {
				opp-hz = /bits/ 64 <550000000>;
				opp-microvolt = <750000>;
				aging-volt = <18750>;
			};

			opp-458333000 {
				opp-hz = /bits/ 64 <458333000>;
				opp-microvolt = <700000>;
				aging-volt = <12500>;
			};

			opp-312000000 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <650000>;
				aging-volt = <12500>;
			};

			opp-208000000 {
				opp-hz = /bits/ 64 <208000000>;
				opp-microvolt = <575000>;
				aging-volt = <6250>;
			};
		};

		iommu_opp_table: opp_table2 {
			compatible = "operating-points-v2";

			opp-624000000 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <800000>;
				aging-volt = <18750>;
			};

			opp-550000000 {
				opp-hz = /bits/ 64 <550000000>;
				opp-microvolt = <750000>;
				aging-volt = <18750>;
			};

			opp-458333000 {
				opp-hz = /bits/ 64 <458333000>;
				opp-microvolt = <700000>;
				aging-volt = <12500>;
			};

			opp-312000000 {
				opp-hz = /bits/ 64 <312000000>;
				opp-microvolt = <650000>;
				aging-volt = <12500>;
			};

			opp-208000000 {
				opp-hz = /bits/ 64 <208000000>;
				opp-microvolt = <575000>;
				aging-volt = <6250>;
			};
		};

		vpu_opp_table: opp_table3 {
			compatible = "operating-points-v2";
			opp-shared;
			opp-832000000 {
				opp-hz = /bits/ 64 <832000000>;
				opp-microvolt = <800000>;
				aging-volt = <18750>;
			};

			opp-728000000 {
				opp-hz = /bits/ 64 <728000000>;
				opp-microvolt = <750000>;
				aging-volt = <18750>;
			};

			opp-624000000 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <700000>;
				aging-volt = <12500>;
			};

			opp-499200000 {
				opp-hz = /bits/ 64 <499200000>;
				opp-microvolt = <650000>;
				aging-volt = <12500>;
			};

			opp-273000000 {
				opp-hz = /bits/ 64 <273000000>;
				opp-microvolt = <575000>;
				aging-volt = <6250>;
			};
		};

		mdla_opp_table: opp_table4 {
			compatible = "operating-points-v2";
			opp-900000000 {
				opp-hz = /bits/ 64 <900000000>;
				opp-microvolt = <825000>;
				aging-volt = <18750>;
			};

			opp-800000000 {
				opp-hz = /bits/ 64 <800000000>;
				opp-microvolt = <800000>;
				aging-volt = <18750>;
			};

			opp-700000000 {
				opp-hz = /bits/ 64 <700000000>;
				opp-microvolt = <750000>;
				aging-volt = <18750>;
			};

			opp-572000000 {
				opp-hz = /bits/ 64 <572000000>;
				opp-microvolt = <700000>;
				aging-volt = <12500>;
			};

			opp-457000000 {
				opp-hz = /bits/ 64 <457000000>;
				opp-microvolt = <650000>;
				aging-volt = <6250>;
			};

			opp-280000000 {
				opp-hz = /bits/ 64 <280000000>;
				opp-microvolt = <575000>;
				aging-volt = <6250>;
			};
		};

		apu_rpc: apu_rpc@190f0000 {
			compatible = "mtk68xx,apurpc";
			reg = <0 0x190f0000 0 0x1000>, <0 0x10000000 0 0x2000>,
			      <0 0x10006000 0 0x1000>;
			cg-names = "vcore_cg_con", "conn_cg_con",
				  "vpu0_cg_con", "vpu1_cg_con", "vpu2_cg_con",
				  "mdla0_cg_con", "mdla1_cg_con";
			cgs = <0 0x19029000 0 0x0>, <0 0x19020000 0 0x0>,
				  <0 0x19030000 0 0x100>, <0 0x19031000 0 0x100>,
				  <0 0x19032000 0 0x100>,
				  <0 0x19034000 0 0x0>, <0 0x19038000 0 0x0>;
			clock-names = "conn", "vpu0", "vpu1", "vpu2",
					"mdla0", "mdla1", "iommu", "vcore";
			clocks = <&topckgen_clk CLK_TOP_DSP_SEL>,
				   <&topckgen_clk CLK_TOP_DSP1_SEL>,
				   <&topckgen_clk CLK_TOP_DSP2_SEL>,
				   <&topckgen_clk CLK_TOP_DSP3_SEL>,
				   <&topckgen_clk CLK_TOP_DSP6_SEL>,
				   <&topckgen_clk CLK_TOP_DSP6_SEL>,
				   <&topckgen_clk CLK_TOP_DSP7_SEL>,
				   <&topckgen_clk CLK_TOP_IPU_IF_SEL>;
			voltage-names = "vvpu", "vmdla", "vcore", "vsram";
			vcore-supply = <&mt6359p_vgpu11_reg>;
			vvpu-supply = <&mt6359p_vproc1_reg>;
			vsram-supply = <&mt6359p_vsram_md_reg>;
			vmdla-supply = <&mt6359p_vproc2_reg>;
		};

		apucore: APUCORE {
			compatible = "mtk688x,apucore";
			operating-points-v2 = <&vcore_opp_table>;
			vcore-supply = <&dvfsrc_vcore>;
			sys-mux = <&topckgen_clk CLK_TOP_IPU_IF_SEL>;
			sys-mux-parent = <&topckgen_clk CLK_TOP_TCK_26M_MX9>,
					 <&topckgen_clk CLK_TOP_MAINPLL_D4_D2>,
					 <&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>,
					 <&topckgen_clk CLK_TOP_UNIVPLL_D6>,
					 <&topckgen_clk CLK_TOP_MMPLL_D6>,
					 <&topckgen_clk CLK_TOP_MMPLL_D5>;
			gov = "apuuser";
			depth = <4>;
			apuconn: APUCONN {
				compatible = "mtk688x,apucon";
				operating-points-v2 = <&conn_opp_table>;
				vvpu-supply = <&mt6359p_vproc1_reg>;
				vsram-supply = <&mt6359p_vsram_md_reg>;
				sys-mux = <&topckgen_clk CLK_TOP_DSP_SEL>;
				sys-mux-parent =
					 <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
					 <&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>,
					 <&topckgen_clk CLK_TOP_MMPLL_D6>,
					 <&topckgen_clk CLK_TOP_MMPLL_D5>,
					 <&topckgen_clk CLK_TOP_MMPLL_D4>;
				devfreq = <&apucore>;
				gov = "apuconstrain";
				depth = <3>;
				apuiommu: APUIOMMU {
					compatible = "mtk688x,apuiommu";
					operating-points-v2 = <&iommu_opp_table>;
					sys-mux = <&topckgen_clk CLK_TOP_DSP7_SEL>;
					sys-mux-parent =
					<&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
					<&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>,
					<&topckgen_clk CLK_TOP_MMPLL_D6>,
					<&topckgen_clk CLK_TOP_MMPLL_D5>,
					<&topckgen_clk CLK_TOP_UNIVPLL_D4>;
					devfreq = <&apuconn>;
					gov = "apupassive";
					depth = <2>;
					consumer = <&iommu2 &iommu3>;
				};
			};
		};

		apusys_power: apusys_power {
			compatible = "mediatek,apusys_power";
			user: APUCB {
				compatible = "mediatek,apusys_cb";
			};
			mdla: APUMDLA {
				compatible = "mtk688x,apumdla";
				operating-points-v2 = <&mdla_opp_table>;
				vmdla-supply = <&mt6359p_vproc2_reg>;
				sys-mux = <&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>;
				top-mux = <&topckgen_clk CLK_TOP_DSP6_SEL>;
				top-pll = <&topckgen_clk CLK_TOP_APUPLL>;
				devfreq = <&apuiommu>;
				gov = "apupassive";
				depth = <1>;
				APUMDLA@0 {
					compatible = "mtk688x,apumdla0";
					operating-points-v2 = <&mdla_opp_table>;
					top-mux = <&topckgen_clk CLK_TOP_DSP6_SEL>;
					devfreq = <&mdla>;
					gov = "apupassive-pe";
					depth = <0>;
				};
				APUMDLA@1 {
					compatible = "mtk688x,apumdla1";
					operating-points-v2 = <&mdla_opp_table>;
					top-mux = <&topckgen_clk CLK_TOP_DSP6_SEL>;
					devfreq = <&mdla>;
					gov = "apupassive-pe";
					depth = <0>;
				};
			};
			vpu0: APUVPU@0 {
				compatible = "mtk688x,apuvpu0";
				operating-points-v2 = <&vpu_opp_table>;
				sys-mux = <&topckgen_clk CLK_TOP_DSP1_SEL>;
				sys-mux-parent =
					<&topckgen_clk CLK_TOP_MAINPLL_D4_D2>,
					<&topckgen_clk CLK_TOP_UNIVPLL_D5>,
					<&topckgen_clk CLK_TOP_UNIVPLL_D4>,
					<&topckgen_clk CLK_TOP_MAINPLL_D3>,
					<&topckgen_clk CLK_TOP_UNIVPLL_D3>;
				devfreq = <&apuiommu>;
				gov = "apupassive-pe";
				depth = <0>;
			};
			vpu1: APUVPU@1 {
				compatible = "mtk688x,apuvpu1";
				operating-points-v2 = <&vpu_opp_table>;
				sys-mux = <&topckgen_clk CLK_TOP_DSP2_SEL>;
				sys-mux-parent =
					<&topckgen_clk CLK_TOP_MAINPLL_D4_D2>,
					<&topckgen_clk CLK_TOP_UNIVPLL_D5>,
					<&topckgen_clk CLK_TOP_UNIVPLL_D4>,
					<&topckgen_clk CLK_TOP_MAINPLL_D3>,
					<&topckgen_clk CLK_TOP_UNIVPLL_D3>;
				devfreq = <&apuiommu>;
				gov = "apupassive-pe";
				depth = <0>;
			};
			vpu2: APUVPU@2 {
				compatible = "mtk688x,apuvpu2";
				operating-points-v2 = <&vpu_opp_table>;
				sys-mux = <&topckgen_clk CLK_TOP_DSP3_SEL>;
				sys-mux-parent =
					<&topckgen_clk CLK_TOP_MAINPLL_D4_D2>,
					<&topckgen_clk CLK_TOP_UNIVPLL_D5>,
					<&topckgen_clk CLK_TOP_UNIVPLL_D4>,
					<&topckgen_clk CLK_TOP_MAINPLL_D3>,
					<&topckgen_clk CLK_TOP_UNIVPLL_D3>;
				devfreq = <&apuiommu>;
				gov = "apupassive-pe";
				depth = <0>;
			};
		};

		seninf1@1a004000 {
			compatible = "mediatek,seninf1";
			reg = <0 0x1a004000 0 0x1000>;
		};

		seninf2@1a005000 {
			compatible = "mediatek,seninf2";
			reg = <0 0x1a005000 0 0x1000>;
		};

		seninf3@1a006000 {
			compatible = "mediatek,seninf3";
			reg = <0 0x1a006000 0 0x1000>;
		};

		seninf4@1a007000 {
			compatible = "mediatek,seninf4";
			reg = <0 0x1a007000 0 0x1000>;
		};

		seninf5@1a008000 {
			compatible = "mediatek,seninf5";
			reg = <0 0x1a008000 0 0x1000>;
		};

		seninf6@1a009000 {
			compatible = "mediatek,seninf6";
			reg = <0 0x1a009000 0 0x1000>;
		};

		seninf7@1a00a000 {
			compatible = "mediatek,seninf7";
			reg = <0 0x1a00a000 0 0x1000>;
		};

		seninf8@1a00b000 {
			compatible = "mediatek,seninf8";
			reg = <0 0x1a00b000 0 0x1000>;
		};

		seninf_top:seninf_top@1a004000 {
			compatible = "mediatek,seninf_top";
			reg = <0 0x1a004000 0 0x1000>;
	#if 0
			interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_LOW>;
	#endif
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CAM>;
			mediatek,platform = "mt6893";
			mediatek,seninf_max_num = "8";
			clocks = <&camsys_main_clk CLK_CAM_M_SENINF>,
				<&topckgen_clk CLK_TOP_SENINF_SEL>,
				<&topckgen_clk CLK_TOP_SENINF1_SEL>,
				<&topckgen_clk CLK_TOP_SENINF2_SEL>,
				<&topckgen_clk CLK_TOP_SENINF3_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG2_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG3_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG4_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG5_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG6_SEL>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
				<&topckgen_clk CLK_TOP_UNIVPLL_192M_D8>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D6_D8>,
				<&topckgen_clk CLK_TOP_UNIVPLL_192M_D4>,
				<&topckgen_clk CLK_TOP_F26M_CK_D2>,
				<&topckgen_clk CLK_TOP_UNIVPLL_192M_D16>,
				<&topckgen_clk CLK_TOP_UNIVPLL_192M_D32>;
			clock-names = "CAMSYS_SENINF_CGPDN",
				"TOP_MUX_SENINF",
				"TOP_MUX_SENINF1",
				"TOP_MUX_SENINF2",
				"TOP_MUX_SENINF3",
				"TOP_MUX_CAMTG",
				"TOP_MUX_CAMTG2",
				"TOP_MUX_CAMTG3",
				"TOP_MUX_CAMTG4",
				"TOP_MUX_CAMTG5",
				"TOP_MUX_CAMTG6",
				"TOP_CLK26M",
				"TOP_UNIVP_192M_D8",
				"TOP_UNIVPLL_D6_D8",
				"TOP_UNIVP_192M_D4",
				"TOP_F26M_CK_D2",
				"TOP_UNIVP_192M_D16",
				"TOP_UNIVP_192M_D32";

			operating-points-v2 = <&opp_table_cam>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		};

		kd_camera_hw1:kd_camera_hw1@1a004000 {
			compatible = "mediatek,imgsensor";
		};

		camsys_main_clk: syscon@1a000000 {
			compatible = "mediatek,mt6893-camsys_main", "syscon";
			reg = <0 0x1a000000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_rawa_clk: syscon@1a04f000 {
			compatible = "mediatek,mt6893-camsys_rawa", "syscon";
			reg = <0 0x1a04f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_rawb_clk: syscon@1a06f000 {
			compatible = "mediatek,mt6893-camsys_rawb", "syscon";
			reg = <0 0x1a06f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_rawc_clk: syscon@1a08f000 {
			compatible = "mediatek,mt6893-camsys_rawc", "syscon";
			reg = <0 0x1a08f000 0 0x1000>;
			#clock-cells = <1>;
		};

		cam_qos_legacy {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam_qos_legacy";
			operating-points-v2 = <&opp_table_cam>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;

			l13_cam_mrawi = <M4U_PORT_L13_CAM_MRAWI_MDP>;
			l13_cam_mrawo0 = <M4U_PORT_L13_CAM_MRAWO0_MDP>;
			l13_cam_mrawo1 = <M4U_PORT_L13_CAM_MRAWO1_MDP>;
			l13_cam_camsv1 = <M4U_PORT_L13_CAM_CAMSV1_MDP>;
			l13_cam_camsv2 = <M4U_PORT_L13_CAM_CAMSV2_MDP>;
			l13_cam_camsv3 = <M4U_PORT_L13_CAM_CAMSV3_MDP>;
			l13_cam_camsv4 = <M4U_PORT_L13_CAM_CAMSV4_MDP>;
			l13_cam_camsv5 = <M4U_PORT_L13_CAM_CAMSV5_MDP>;
			l13_cam_camsv6 = <M4U_PORT_L13_CAM_CAMSV6_MDP>;

			l14_cam_mrawi = <M4U_PORT_L14_CAM_MRAWI_DISP>;
			l14_cam_mrawo0 = <M4U_PORT_L14_CAM_MRAWO0_DISP>;
			l14_cam_mrawo1 = <M4U_PORT_L14_CAM_MRAWO1_DISP>;
			l14_cam_camsv0 = <M4U_PORT_L14_CAM_CAMSV0_DISP>;

			l16_cam_imgo_r1_a = <M4U_PORT_L16_CAM_IMGO_R1_A_MDP>;
			l16_cam_rrzo_r1_a = <M4U_PORT_L16_CAM_RRZO_R1_A_MDP>;
			l16_cam_cqi_r1_a = <M4U_PORT_L16_CAM_CQI_R1_A_MDP>;
			l16_cam_bpci_r1_a = <M4U_PORT_L16_CAM_BPCI_R1_A_MDP>;
			l16_cam_yuvo_r1_a = <M4U_PORT_L16_CAM_YUVO_R1_A_MDP>;
			l16_cam_ufdi_r2_a = <M4U_PORT_L16_CAM_UFDI_R2_A_MDP>;
			l16_cam_rawi_r2_a = <M4U_PORT_L16_CAM_RAWI_R2_A_MDP>;
			l16_cam_rawi_r3_a = <M4U_PORT_L16_CAM_RAWI_R3_A_MDP>;
			l16_cam_aao_r1_a = <M4U_PORT_L16_CAM_AAO_R1_A_MDP>;
			l16_cam_afo_r1_a = <M4U_PORT_L16_CAM_AFO_R1_A_MDP>;
			l16_cam_flko_r1_a = <M4U_PORT_L16_CAM_FLKO_R1_A_MDP>;
			l16_cam_lceso_r1_a = <M4U_PORT_L16_CAM_LCESO_R1_A_MDP>;
			l16_cam_crzo_r1_a = <M4U_PORT_L16_CAM_CRZO_R1_A_MDP>;
			l16_cam_ltmso_r1_a = <M4U_PORT_L16_CAM_LTMSO_R1_A_MDP>;
			l16_cam_rsso_r1_a = <M4U_PORT_L16_CAM_RSSO_R1_A_MDP>;
			l16_cam_aaho_r1_a = <M4U_PORT_L16_CAM_AAHO_R1_A_MDP>;
			l16_cam_lsci_r1_a = <M4U_PORT_L16_CAM_LSCI_R1_A_MDP>;

			l17_cam_imgo_r1_b = <M4U_PORT_L17_CAM_IMGO_R1_B_DISP>;
			l17_cam_rrzo_r1_b = <M4U_PORT_L17_CAM_RRZO_R1_B_DISP>;
			l17_cam_cqi_r1_b = <M4U_PORT_L17_CAM_CQI_R1_B_DISP>;
			l17_cam_bpci_r1_b = <M4U_PORT_L17_CAM_BPCI_R1_B_DISP>;
			l17_cam_yuvo_r1_b = <M4U_PORT_L17_CAM_YUVO_R1_B_DISP>;
			l17_cam_ufdi_r2_b = <M4U_PORT_L17_CAM_UFDI_R2_B_DISP>;
			l17_cam_rawi_r2_b = <M4U_PORT_L17_CAM_RAWI_R2_B_DISP>;
			l17_cam_rawi_r3_b = <M4U_PORT_L17_CAM_RAWI_R3_B_DISP>;
			l17_cam_aao_r1_b = <M4U_PORT_L17_CAM_AAO_R1_B_DISP>;
			l17_cam_afo_r1_b = <M4U_PORT_L17_CAM_AFO_R1_B_DISP>;
			l17_cam_flko_r1_b = <M4U_PORT_L17_CAM_FLKO_R1_B_DISP>;
			l17_cam_lceso_r1_b = <M4U_PORT_L17_CAM_LCESO_R1_B_DISP>;
			l17_cam_crzo_r1_b = <M4U_PORT_L17_CAM_CRZO_R1_B_DISP>;
			l17_cam_ltmso_r1_b = <M4U_PORT_L17_CAM_LTMSO_R1_B_DISP>;
			l17_cam_rsso_r1_b = <M4U_PORT_L17_CAM_RSSO_R1_B_DISP>;
			l17_cam_aaho_r1_b = <M4U_PORT_L17_CAM_AAHO_R1_B_DISP>;
			l17_cam_lsci_r1_b = <M4U_PORT_L17_CAM_LSCI_R1_B_DISP>;

			l18_cam_imgo_r1_c = <M4U_PORT_L18_CAM_IMGO_R1_C_MDP>;
			l18_cam_rrzo_r1_c = <M4U_PORT_L18_CAM_RRZO_R1_C_MDP>;
			l18_cam_cqi_r1_c = <M4U_PORT_L18_CAM_CQI_R1_C_MDP>;
			l18_cam_bpci_r1_c = <M4U_PORT_L18_CAM_BPCI_R1_C_MDP>;
			l18_cam_yuvo_r1_c = <M4U_PORT_L18_CAM_YUVO_R1_C_MDP>;
			l18_cam_ufdi_r2_c = <M4U_PORT_L18_CAM_UFDI_R2_C_MDP>;
			l18_cam_rawi_r2_c = <M4U_PORT_L18_CAM_RAWI_R2_C_MDP>;
			l18_cam_rawi_r3_c = <M4U_PORT_L18_CAM_RAWI_R3_C_MDP>;
			l18_cam_aao_r1_c = <M4U_PORT_L18_CAM_AAO_R1_C_MDP>;
			l18_cam_afo_r1_c = <M4U_PORT_L18_CAM_AFO_R1_C_MDP>;
			l18_cam_flko_r1_c = <M4U_PORT_L18_CAM_FLKO_R1_C_MDP>;
			l18_cam_lceso_r1_c = <M4U_PORT_L18_CAM_LCESO_R1_C_MDP>;
			l18_cam_crzo_r1_c = <M4U_PORT_L18_CAM_CRZO_R1_C_MDP>;
			l18_cam_ltmso_r1_c = <M4U_PORT_L18_CAM_LTMSO_R1_C_MDP>;
			l18_cam_rsso_r1_c = <M4U_PORT_L18_CAM_RSSO_R1_C_MDP>;
			l18_cam_aaho_r1_c = <M4U_PORT_L18_CAM_AAHO_R1_C_MDP>;
			l18_cam_lsci_r1_c = <M4U_PORT_L18_CAM_LSCI_R1_C_MDP>;
		};

		cam_mem {
			compatible = "mediatek,cam_mem";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;

			/* Dummy iommus for multi-iommu architecture. */
			iommus = <&iommu1 M4U_PORT_L16_CAM_IMGO_R1_A_MDP>;
		};

		camisp_legacy: camisp_legacy@1a000000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camisp_legacy";
			reg = <0 0x1a000000 0 0x10000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_MDP>;
			mediatek,larbs = <&larb13 &larb14>;
			mediatek,platform = "mt6893";

			#clock-cells = <1>;
			/* Camera CCF */
			clocks = <&camsys_main_clk CLK_CAM_M_CAM>,
				 <&camsys_main_clk CLK_CAM_M_CAMTG>,
				 <&camsys_main_clk CLK_CAM_M_CAMSV0>,
				 <&camsys_main_clk CLK_CAM_M_CAMSV1>,
				 <&camsys_main_clk CLK_CAM_M_CAMSV2>,
				 <&camsys_main_clk CLK_CAM_M_CAMSV3>,
				 <&camsys_main_clk CLK_CAM_M_LARB13>,
				 <&camsys_main_clk CLK_CAM_M_LARB14>,
                                 <&camsys_main_clk CLK_CAM_M_LARB15>,
				 <&camsys_main_clk CLK_CAM_M_CCU0>,
				 <&camsys_main_clk CLK_CAM_M_SENINF>,
				 <&camsys_rawa_clk CLK_CAM_RA_LARBX>,
				 <&camsys_rawa_clk CLK_CAM_RA_CAM>,
				 <&camsys_rawa_clk CLK_CAM_RA_CAMTG>,
				 <&camsys_rawb_clk CLK_CAM_RB_LARBX>,
				 <&camsys_rawb_clk CLK_CAM_RB_CAM>,
				 <&camsys_rawb_clk CLK_CAM_RB_CAMTG>,
				 <&camsys_rawc_clk CLK_CAM_RC_LARBX>,
				 <&camsys_rawc_clk CLK_CAM_RC_CAM>,
				 <&camsys_rawc_clk CLK_CAM_RC_CAMTG>,
				 <&topckgen_clk CLK_TOP_CCU_SEL>,
				 <&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "CAMSYS_CAM_CGPDN",
				      "CAMSYS_CAMTG_CGPDN",
				      "CAMSYS_CAMSV0_CGPDN",
				      "CAMSYS_CAMSV1_CGPDN",
				      "CAMSYS_CAMSV2_CGPDN",
				      "CAMSYS_CAMSV3_CGPDN",
				      "CAMSYS_LARB13_CGPDN",
				      "CAMSYS_LARB14_CGPDN",
				      "CAMSYS_LARB15_CGPDN",
				      "CAMSYS_CCU0_CGPDN",
				      "CAMSYS_SENINF_CGPDN",
				      "CAMSYS_RAWALARB16_CGPDN",
				      "CAMSYS_RAWACAM_CGPDN",
				      "CAMSYS_RAWATG_CGPDN",
				      "CAMSYS_RAWBLARB17_CGPDN",
				      "CAMSYS_RAWBCAM_CGPDN",
				      "CAMSYS_RAWBTG_CGPDN",
				      "CAMSYS_RAWCLARB18_CGPDN",
				      "CAMSYS_RAWCCAM_CGPDN",
				      "CAMSYS_RAWCTG_CGPDN",
				      "TOPCKGEN_TOP_MUX_CCU",
				      "TOPCKGEN_TOP_MUX_CAMTM";
		};

		cam1_legacy@1a030000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam1_legacy";
			reg = <0 0x1a030000 0 0x8000>;
			interrupts = <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CAM_RAWA>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus =
				<&iommu1 M4U_PORT_L16_CAM_IMGO_R1_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_RRZO_R1_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_CQI_R1_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_BPCI_R1_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_YUVO_R1_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_UFDI_R2_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_RAWI_R2_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_RAWI_R3_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_AAO_R1_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_AFO_R1_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_FLKO_R1_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_LCESO_R1_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_CRZO_R1_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_LTMSO_R1_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_RSSO_R1_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_AAHO_R1_A_MDP>,
				<&iommu1 M4U_PORT_L16_CAM_LSCI_R1_A_MDP>;

			mediatek,larb = <&larb16>;
		};

		cam1_inner_legacy@1a038000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam1_inner_legacy";
			reg = <0 0x1a038000 0 0x8000>;
		};

		camsys_rawa_legacy: camsys_rawa_legacy@1a04f000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsys_rawa_legacy";
			reg = <0 0x1a04f000 0 0x1000>;
			#clock-cells = <1>;
		};

		cam2_legacy@1a050000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam2_legacy";
			reg = <0 0x1a050000 0 0x8000>;
			interrupts = <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CAM_RAWB>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus =
				<&iommu0 M4U_PORT_L17_CAM_IMGO_R1_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_RRZO_R1_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_CQI_R1_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_BPCI_R1_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_YUVO_R1_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_UFDI_R2_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_RAWI_R2_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_RAWI_R3_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_AAO_R1_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_AFO_R1_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_FLKO_R1_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_LCESO_R1_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_CRZO_R1_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_LTMSO_R1_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_RSSO_R1_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_AAHO_R1_B_DISP>,
				<&iommu0 M4U_PORT_L17_CAM_LSCI_R1_B_DISP>;

			mediatek,larb = <&larb17>;
		};

		cam2_inner_legacy@1a058000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam2_inner_legacy";
			reg = <0 0x1a058000 0 0x8000>;
		};

		camsys_rawb_legacy: camsys_rawb_legacy@1a06f000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsys_rawb_legacy";
			reg = <0 0x1a06f000 0 0x1000>;
			#clock-cells = <1>;
		};

		cam3_legacy@1a070000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam3_legacy";
			reg = <0 0x1a070000 0 0x8000>;
			interrupts = <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CAM_RAWC>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus =
				<&iommu1 M4U_PORT_L18_CAM_IMGO_R1_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_RRZO_R1_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_CQI_R1_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_BPCI_R1_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_YUVO_R1_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_UFDI_R2_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_RAWI_R2_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_RAWI_R3_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_AAO_R1_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_AFO_R1_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_FLKO_R1_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_LCESO_R1_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_CRZO_R1_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_LTMSO_R1_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_RSSO_R1_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_AAHO_R1_C_MDP>,
				<&iommu1 M4U_PORT_L18_CAM_LSCI_R1_C_MDP>;

			mediatek,larb = <&larb18>;
		};

		cam3_inner_legacy@1a078000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam3_inner_legacy";
			reg = <0 0x1a078000 0 0x8000>;
		};

		camsys_rawc_legacy: camsys_rawc_legacy@1a08f000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsys_rawc_legacy";
			reg = <0 0x1a08f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsv0_legacy@1a090000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv0_legacy";
			reg = <0 0x1a090000 0 0x1000>;
			interrupts = <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu0 M4U_PORT_L14_CAM_CAMSV0_DISP>;
		};

		camsv1_legacy@1a091000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv1_legacy";
			reg = <0 0x1a091000 0 0x1000>;
			interrupts = <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L13_CAM_CAMSV1_MDP>;
		};

		camsv2_legacy@1a092000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv2_legacy";
			reg = <0 0x1a092000 0 0x1000>;
			interrupts = <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L13_CAM_CAMSV2_MDP>;
		};

		camsv3_legacy@1a093000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv3_legacy";
			reg = <0 0x1a093000 0 0x1000>;
			interrupts = <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L13_CAM_CAMSV3_MDP>;
		};

		camsv4_legacy@1a094000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv4_legacy";
			reg = <0 0x1a094000 0 0x1000>;
			interrupts = <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L13_CAM_CAMSV4_MDP>;
		};

		camsv5_legacy@1a095000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv5_legacy";
			reg = <0 0x1a095000 0 0x1000>;
			interrupts = <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L13_CAM_CAMSV5_MDP>;
		};

		camsv6_legacy@1a096000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv6_legacy";
			reg = <0 0x1a096000 0 0x1000>;
			interrupts = <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L13_CAM_CAMSV6_MDP>;
		};

		camsv7_legacy@1a097000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv7_legacy";
			reg = <0 0x1a097000 0 0x1000>;
			interrupts = <GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		flashlight_core: flashlight_core {
			compatible = "mediatek,flashlight_core";
		};

		camera_af_hw_node: camera_af_hw_node {
			compatible = "mediatek,camera_af_lens";
		};

		mtk_composite_v4l2_1: mtk_composite_v4l2_1 {
			compatible = "mediatek,mtk_composite_v4l2_1";
		};

		mtk_composite_v4l2_2: mtk_composite_v4l2_2 {
			compatible = "mediatek,mtk_composite_v4l2_2";
		};

		larb13: larb@1a001000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&mdp_smi_common>;
			reg = <0 0x1a001000 0 0x1000>;
			mediatek,larb-id = <13>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CAM>;
			clocks = <&camsys_main_clk CLK_CAM_M_LARB13>,
					 <&camsys_main_clk CLK_CAM_M_LARB13>;
			clock-names = "apb", "smi";
		};

		larb14: larb@1a002000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1a002000 0 0x1000>;
			mediatek,larb-id = <14>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CAM>;
			clocks = <&camsys_main_clk CLK_CAM_M_LARB14>,
					 <&camsys_main_clk CLK_CAM_M_LARB14>;
			clock-names = "apb", "smi";
		};

		larb15: larb@1a003000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1a003000 0 0x1000>;
			mediatek,larb-id = <15>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CAM>;
			clocks = <&camsys_main_clk CLK_CAM_M_LARB15>,
					 <&camsys_main_clk CLK_CAM_M_LARB15>;
			clock-names = "apb", "smi";
		};

		cam_smi_subcom@1a00c000 {
			compatible = "mediatek,cam_smi_subcom",
				     "mediatek,mt6893-smi-common",
					 "mediatek,smi-common";
			reg = <0 0x1a00c000 0 0x1000>;
			mediatek,common-id = <1>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CAM>;
			clocks = <&mmsys_config_clk CLK_MM_SMI_COMMON>,
					 <&mmsys_config_clk CLK_MM_SMI_GALS>,
					 <&mmsys_config_clk CLK_MM_SMI_INFRA>,
					 <&mmsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		cam_smi_subcom1@1a00d000 {
			compatible = "mediatek,cam_smi_subcom1",
				     "mediatek,mt6893-smi-common",
					 "mediatek,smi-common";
			reg = <0 0x1a00d000 0 0x1000>;
			mediatek,common-id = <2>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CAM>;
			clocks = <&mmsys_config_clk CLK_MM_SMI_COMMON>,
					 <&mmsys_config_clk CLK_MM_SMI_GALS>,
					 <&mmsys_config_clk CLK_MM_SMI_INFRA>,
					 <&mmsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		cam_smi_subcom2@1a00e000 {
			compatible = "mediatek,cam_smi_subcom2",
				     "mediatek,mt6893-smi-common",
					 "mediatek,smi-common";
			reg = <0 0x1a00e000 0 0x1000>;
			mediatek,common-id = <3>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CAM>;
			clocks = <&mmsys_config_clk CLK_MM_SMI_COMMON>,
					 <&mmsys_config_clk CLK_MM_SMI_GALS>,
					 <&mmsys_config_clk CLK_MM_SMI_INFRA>,
					 <&mmsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		larb16: larb@1a00f000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&mdp_smi_common>;
			reg = <0 0x1a00f000 0 0x1000>;
			mediatek,larb-id = <16>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CAM_RAWA>;
			clocks = <&camsys_rawa_clk CLK_CAM_RA_LARBX>,
					 <&camsys_rawa_clk CLK_CAM_RA_LARBX>;
			clock-names = "apb", "smi";
		};

		larb17: larb@1a010000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1a010000 0 0x1000>;
			mediatek,larb-id = <17>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CAM_RAWB>;
			clocks = <&camsys_rawb_clk CLK_CAM_RB_LARBX>,
					 <&camsys_rawb_clk CLK_CAM_RB_LARBX>;
			clock-names = "apb", "smi";
		};

		larb18: larb@1a011000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&mdp_smi_common>;
			reg = <0 0x1a011000 0 0x1000>;
			mediatek,larb-id = <18>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CAM_RAWC>;
			clocks = <&camsys_rawc_clk CLK_CAM_RC_LARBX>,
					 <&camsys_rawc_clk CLK_CAM_RC_LARBX>;
			clock-names = "apb", "smi";
		};

		camsys_rawa: camsys_rawa@1a04f000 {
			compatible = "mediatek,mt8192-camsys_rawa", "syscon";
			reg = <0 0x1a04f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_rawb: camsys_rawb@1a06f000 {
			compatible = "mediatek,mt8192-camsys_rawb", "syscon";
			reg = <0 0x1a06f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys_rawc: camsys_rawc@1a08f000 {
			compatible = "mediatek,mt8192-camsys_rawc", "syscon";
			reg = <0 0x1a08f000 0 0x1000>;
			#clock-cells = <1>;
		};

		ccu: ccu@1a101000 {
			compatible = "mediatek,ccu";
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CAM>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L13_CAM_CCUI_MDP>,
				 <&iommu1 M4U_PORT_L13_CAM_CCUO_MDP>;
			reg = <0 0x1a101000 0 0x1000>;
			interrupts = <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&camsys_main_clk CLK_CAM_M_CCU0>,
				<&topckgen_clk CLK_TOP_CCU_SEL>;
			clock-names = "CCU_CLK_CAM_CCU",
					"CCU_CLK_TOP_MUX";
			mediatek,larbs = <&larb13>;
			interconnects =
				<&mmqos SLAVE_LARB(21) &mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L13_CAM_CCUI_MDP) &mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L13_CAM_CCUO_MDP) &mmqos SLAVE_COMMON(1)>;
			interconnect-names = "ccu_g",
					     "ccu_i",
					     "ccu_o";
			operating-points-v2 = <&opp_table_ccu>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		};

		ipesys_clk: syscon@1b000000 {
			compatible = "mediatek,mt6893-ipesys", "syscon";
			reg = <0 0x1b000000 0 0x1000>;
			#clock-cells = <1>;
		};

		aie@1b001000 {
			compatible = "mediatek,mt6873-aie", "mediatek,aie-hw2.0";
			reg = <0 0x1b001000 0 0x1000>;
			interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_IPE>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			clocks = <&ipesys_clk CLK_IPE_FD>,
 				 <&ipesys_clk CLK_IPE_LARB20>;
			clock-names = "aie",
				 "FDVT_CLK_IPE_LARB20";
			mboxes = <&gce_m 17 0 CMDQ_THR_PRIO_1>;
			iommus = <&iommu0 M4U_PORT_L20_IPE_FDVT_RDA_DISP>,
				 <&iommu0 M4U_PORT_L20_IPE_FDVT_RDB_DISP>,
				 <&iommu0 M4U_PORT_L20_IPE_FDVT_WRA_DISP>,
				 <&iommu0 M4U_PORT_L20_IPE_FDVT_WRB_DISP>;
		        fdvt_frame_done = <CMDQ_EVENT_IPE_EVENT_TX_FRAME_DONE_0>;
			mediatek,larb = <&larb20>;
		};

		rsc@1b003000 {
			compatible = "mediatek,rsc";
			mediatek,larb = <&larb20>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_IPE>;
			iommus = <&iommu0 M4U_PORT_L20_IPE_RSC_RDMA0_DISP>,
				 <&iommu0 M4U_PORT_L20_IPE_RSC_WDMA_DISP>;
			reg = <0 0x1b003000 0 0x1000>;
			interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&gce_m 18 0 CMDQ_THR_PRIO_1>;
			gce-event-names = "rsc_eof";
			gce-events = <&gce CMDQ_EVENT_RSC_EOF>;
			clocks = <&ipesys_clk CLK_IPE_RSC>,
				 <&ipesys_clk CLK_IPE_LARB20>;
			clock-names = "RSC_CLK_IPE_RSC",
				      "RSC_CLK_IPE_LARB20";
		};

		ipe_smi_subcom@1b00e000 {
			compatible = "mediatek,ipe_smi_subcom",
				     "mediatek,mt6893-smi-common",
					 "mediatek,smi-common";
			reg = <0 0x1b00e000 0 0x1000>;
			mediatek,common-id = <4>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_IPE>;
			clocks = <&ipesys_clk CLK_IPE_SMI_SUBCOM>,
					 <&ipesys_clk CLK_IPE_SMI_SUBCOM>,
					 <&ipesys_clk CLK_IPE_SMI_SUBCOM>,
					 <&ipesys_clk CLK_IPE_SMI_SUBCOM>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		larb20: larb@1b00f000 {
			compatible =  "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1b00f000 0 0x1000>;
			mediatek,larb-id = <20>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_IPE>;
			clocks = <&ipesys_clk CLK_IPE_SMI_SUBCOM>,
					 <&ipesys_clk CLK_IPE_LARB20>;
			clock-names = "apb", "smi";
		};

		dvs: dvs@1b100000 {
			compatible = "mediatek,dvs";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu0 M4U_PORT_L19_IPE_DVS_RDMA_DISP>,
			<&iommu0 M4U_PORT_L19_IPE_DVS_WDMA_DISP>,
			<&iommu0 M4U_PORT_L19_IPE_DVP_RDMA_DISP>,
			<&iommu0 M4U_PORT_L19_IPE_DVP_WDMA_DISP>;
			reg = <0 0x1b100000 0 0x1000>;
			mediatek,larbs = <&larb19 &larb20>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_IPE>;
			interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH 0>;
			EVENT_IPE_DVS_DONE = <CMDQ_EVENT_IPE_EVENT_TX_FRAME_DONE_3>;
			mboxes = <&gce_m 16 0 CMDQ_THR_PRIO_1>;
			clocks =  <&topckgen_clk CLK_TOP_DPE_SEL>,
			<&ipesys_clk CLK_IPE_SMI_SUBCOM>,
			<&ipesys_clk CLK_IPE_DPE>,
			<&ipesys_clk CLK_IPE_LARB19>,
			<&ipesys_clk CLK_IPE_LARB20>;
			clock-names = "DPE_TOP_MUX","DPE_CLK_IPE_SMI_SUBCOM","DPE_CLK_IPE_DPE",
			"DPE_CLK_IPE_LARB19","DPE_CLK_IPE_LARB20";
		};

		dvp: dvp@1b100800 {
			compatible = "mediatek,dvp";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu0 M4U_PORT_L19_IPE_DVS_RDMA_DISP>,
			<&iommu0 M4U_PORT_L19_IPE_DVS_WDMA_DISP>,
			<&iommu0 M4U_PORT_L19_IPE_DVP_RDMA_DISP>,
			<&iommu0 M4U_PORT_L19_IPE_DVP_WDMA_DISP>;
			reg = <0 0x1b100000 0 0x1000>;
			mediatek,larbs = <&larb19 &larb20>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_IPE>;
			interrupts = <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH 0>;
			EVENT_IPE_DVP_DONE = <CMDQ_EVENT_IPE_EVENT_TX_FRAME_DONE_4>;
			mboxes = <&gce_m 16 0 CMDQ_THR_PRIO_1>;
			clocks =  <&topckgen_clk CLK_TOP_DPE_SEL>,
			<&ipesys_clk CLK_IPE_SMI_SUBCOM>,
			<&ipesys_clk CLK_IPE_DPE>,
			<&ipesys_clk CLK_IPE_LARB19>,
			<&ipesys_clk CLK_IPE_LARB20>;
			clock-names = "DPE_TOP_MUX","DPE_CLK_IPE_SMI_SUBCOM","DPE_CLK_IPE_DPE",
			"DPE_CLK_IPE_LARB19","DPE_CLK_IPE_LARB20";
		};

		larb19: larb@1b10f000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&smi_common>;
			reg = <0 0x1b10f000 0 0x1000>;
			mediatek,larb-id = <19>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_IPE>;
			clocks = <&ipesys_clk CLK_IPE_SMI_SUBCOM>,
					 <&ipesys_clk CLK_IPE_LARB19>;
			clock-names = "apb", "smi";
		};

		vcp: vcp@1ec00000 {
			compatible = "mediatek,vcp";
			vcp-support = <0>;
			status = "okay";
			reg = <0 0x1ea00000 0 0x40000>, /* tcm */
			      <0 0x1ec24000 0 0x1000>, /* cfg */
			      <0 0x1ec21000 0 0x1000>, /* clk*/
			      <0 0x1ec30000 0 0x1000>, /* cfg core0 */
			      <0 0x1ec40000 0 0x1000>, /* cfg core1 */
			      <0 0x1ec52000 0 0x1000>, /* bus tracker */
			      <0 0x1ec60000 0 0x40000>, /* llc */
			      <0 0x1eca5000 0 0x4>, /* cfg_sec */
			      <0 0x1ecfb000 0 0x100>, /* mbox0 base */
			      <0 0x1ecfb100 0 0x4>, /* mbox0 set */
			      <0 0x1ecfb10c 0 0x4>, /* mbox0 clr */
			      <0 0x1eca5020 0 0x4>, /* mbox0 init */
			      <0 0x1ecfc000 0 0x100>, /* mbox1 base */
			      <0 0x1ecfc100 0 0x4>, /* mbox1 set */
			      <0 0x1ecfc10c 0 0x4>, /* mbox1 clr */
			      <0 0x1eca5024 0 0x4>, /* mbox1 init */
			      <0 0x1ecfd000 0 0x100>, /* mbox2 base */
			      <0 0x1ecfd100 0 0x4>, /* mbox2 set */
			      <0 0x1ecfd10c 0 0x4>, /* mbox2 clr */
			      <0 0x1eca5028 0 0x4>, /* mbox2 init */
			      <0 0x1ecfe000 0 0x100>, /* mbox3 base */
			      <0 0x1ecfe100 0 0x4>, /* mbox3 set */
			      <0 0x1ecfe10c 0 0x4>, /* mbox3 clr */
			      <0 0x1eca502c 0 0x4>, /* mbox3 init */
			      <0 0x1ecff000 0 0x100>, /* mbox4 base */
			      <0 0x1ecff100 0 0x4>, /* mbox4 set */
			      <0 0x1ecff10c 0 0x4>, /* mbox4 clr */
			      <0 0x1eca5030 0 0x4>; /* mbox4 init */

			reg-names = "vcp_sram_base",
				    "vcp_cfgreg",
				    "vcp_clkreg",
				    "vcp_cfgreg_core0",
				    "vcp_cfgreg_core1",
				    "vcp_bus_tracker",
				    "vcp_l1creg",
				    "vcp_cfgreg_sec",
				    "mbox0_base",
				    "mbox0_set",
				    "mbox0_clr",
				    "mbox0_init",
				    "mbox1_base",
				    "mbox1_set",
				    "mbox1_clr",
				    "mbox1_init",
				    "mbox2_base",
				    "mbox2_set",
				    "mbox2_clr",
				    "mbox2_init",
				    "mbox3_base",
				    "mbox3_set",
				    "mbox3_clr",
				    "mbox3_init",
				    "mbox4_base",
				    "mbox4_set",
				    "mbox4_clr",
				    "mbox4_init";

			interrupts = <GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 435 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 436 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 437 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 439 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 440 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "ipc0",
					  "ipc1",
					  "mbox0",
					  "mbox1",
					  "mbox2",
					  "mbox3",
					  "mbox4";

			core_0 = "enable";
			vcp_sramSize = <0x00040000>;
			core_nums = <1>;	/* core number */
			twohart = <1>;		/* two hart arch */
			mbox_count = <5>;
			/* id, mbox, send_size*/
			send_table =
			< 0 0 18>,/* IPI_OUT_VDEC_1 */
			< 2 1  2>,/* IPI_OUT_C_SLEEP_0 */
			< 3 1  1>,/* IPI_OUT_TEST_0 */
			< 7 1  3>,/* IPI_OUT_VCP_CONNSYS */
			< 9 2 18>,/* IPI_OUT_VENC_0 */
			<11 2  4>,/* IPI_OUT_VCP_MPOOL_0 */
			<13 3  2>,/* IPI_OUT_C_SLEEP_1 */
			<14 3  1>,/* IPI_OUT_TEST_1 */
			<15 3  6>,/* IPI_OUT_LOGGER_CTRL */
			<16 3  2>,/* IPI_OUT_VCPCTL_1 */
			<21 4  4>;/* IPI_OUT_VCP_MPOOL_1 */

			/* id, mbox, recv_size, recv_opt */
			recv_table =
			< 1 0 18 0>,/* IPI_IN_VDEC_1 */
			< 2 1  1 1>,/* IPI_OUT_C_SLEEP_0 */
			< 4 1 10 0>,/* IPI_IN_VCP_ERROR_INFO_0 */
			< 5 1  1 0>,/* IPI_IN_VCP_READY_0 */
			< 6 1  2 0>,/* IPI_IN_VCP_RAM_DUMP_0 */
			< 8 1  3 0>,/* IPI_IN_VCP_CONNSYS */
			<10 2 18 0>,/* IPI_IN_VENC_0 */
			<12 2  4 0>,/* IPI_IN_VCP_MPOOL_0 */
			<13 3  1 1>,/* IPI_OUT_C_SLEEP_1 */
			<17 3 10 0>,/* IPI_IN_VCP_ERROR_INFO_1 */
			<18 3  6 0>,/* IPI_IN_LOGGER_CTRL */
			<19 3  1 0>,/* IPI_IN_VCP_READY_1 */
			<20 3  2 0>,/* IPI_IN_VCP_RAM_DUMP_1 */
			<22 4  4 0>;/* IPI_IN_VCP_MPOOL_1 */

			vcp_mem_key = "mediatek,reserve-memory-vcp_share";
			vcp_mem_tbl = <1 0x40000>, /* VDEC_MEM_ID 256KB */
				      <2 0x8000>, /* VENC_MEM_ID 32KB */
				      <3 0x180000>; /* LOGGER */
		};

		vcp_iommu_vdec {
			vcp-support = <0>;
			compatible =  "mediatek,vcp-io-vdec";
		};

		vcp_iommu_venc {
			vcp-support = <0>;
			compatible =  "mediatek,vcp-io-venc";
		};

		vcp_iommu_work {
			vcp-support = <0>;
			compatible = "mediatek,vcp-io-work";
		};

		mdpsys: mdpsys@1f000000 {
			compatible = "mediatek,mt6893-mdpsys_config", "syscon";
			reg = <0 0x1f000000 0 0x1000>;
			#clock-cells = <1>;
		};

		mml-test {
			compatible = "mediatek,mml-test";
			mediatek,mml = <&mmlsys_config>;
		};

		inlinerot0: inlinerot0@1f016000 {
			compatible = "mediatek,inlinerot0";
			reg = <0 0x1f016000 0 0x1000>;
		};

		inlinerot1: inlinerot1@1f016000 {
			compatible = "mediatek,inlinerot1";
			reg = <0 0x1f016000 0 0x1000>;
		};

		mmlsys_config: mmlsys_config {
			compatible = "mediatek,mt6893-mml";
			reg = <0 0x1f000000 0 0x1000>;
			#clock-cells = <1>;
			/* As components */
			clocks = <&mdpsys CLK_MDP_IMG_DL_ASYNC0>,
				<&mdpsys CLK_MDP_IMG_DL_ASYNC1>,
				<&mdpsys CLK_MDP_IMG_DL_ASYNC2>,
				<&mdpsys CLK_MDP_IMG_DL_ASYNC3>,
				<&mdpsys CLK_MDP_IMG0_IMG_DL_ASYNC0>,
				<&mdpsys CLK_MDP_IMG0_IMG_DL_ASYNC1>,
				<&mdpsys CLK_MDP_IMG1_IMG_DL_ASYNC2>,
				<&mdpsys CLK_MDP_IMG1_IMG_DL_ASYNC3>,
				<&mdpsys CLK_MDP_APB_BUS>,
				<&mdpsys CLK_MDP_APMCU_GALS>,
				<&mdpsys CLK_MDP_RDMA0>,
				<&mdpsys CLK_MDP_RDMA1>,
				<&mdpsys CLK_MDP_RDMA2>,
				<&mdpsys CLK_MDP_RDMA3>;
			clock-names = "MDP_IMG_DL_ASYNC0",
					"MDP_IMG_DL_ASYNC1",
					"MDP_IMG_DL_ASYNC2",
					"MDP_IMG_DL_ASYNC3",
					"MDP_IMG0_IMG_DL_ASYNC0",
					"MDP_IMG0_IMG_DL_ASYNC1",
					"MDP_IMG1_IMG_DL_ASYNC2",
					"MDP_IMG1_IMG_DL_ASYNC3",
					"MDP_APB_BUS",
					"MDP_APMCU_GALS",
					"MDP_RDMA0",
					"MDP_RDMA1",
					"MDP_RDMA2",
					"MDP_RDMA3";
			/* As mml device */
			comp-count = <MML_ENGINE_TOTAL>;
			/* As components */
			topology = "mt6893";
			mboxes = <&gce_m 6 0 CMDQ_THR_PRIO_1>,
				<&gce_m 7 0 CMDQ_THR_PRIO_1>,
				<&gce_m 8 0 CMDQ_THR_PRIO_1>,
				<&gce_m 9 0 CMDQ_THR_PRIO_1>;
			/* As mmlsys */
			comp-ids = <MML_MMLSYS>,
				<MML_CAMIN>, <MML_CAMIN2>,
				<MML_CAMIN3>, <MML_CAMIN4>,
				<MML_PQ0_SOUT>, <MML_PQ1_SOUT>;
			comp-types = <MML_CT_SYS>,
				<MML_CT_DL_IN>, <MML_CT_DL_IN>,
				<MML_CT_DL_IN>, <MML_CT_DL_IN>,
				<MML_CT_PATH>, <MML_CT_PATH>;
			comp-names = "mmlsys",
				"camin", "camin2",
				"camin3", "camin4",
				"pq0_sout", "pq1_sout";
			mmlsys-clock-names = "MDP_APB_BUS",
					"MDP_APMCU_GALS";
			camin-clock-names = "MDP_IMG_DL_ASYNC0",
					"MDP_IMG0_IMG_DL_ASYNC0";
			camin2-clock-names = "MDP_IMG_DL_ASYNC1",
					"MDP_IMG0_IMG_DL_ASYNC1";
			camin3-clock-names = "MDP_IMG_DL_ASYNC2",
					"MDP_IMG1_IMG_DL_ASYNC2";
			camin4-clock-names = "MDP_IMG_DL_ASYNC3",
					"MDP_IMG1_IMG_DL_ASYNC3";
			pq0_sout-clock-names = "MDP_RDMA0";
			pq1_sout-clock-names = "MDP_RDMA1";
			mux-pins = /bits/ 16 <
				0 MML_CAMIN    MML_PQ0_SOUT MML_ISP0_MOUT_EN
				1 MML_CAMIN    MML_PQ1_SOUT MML_ISP0_MOUT_EN
				2 MML_CAMIN    MML_AAL2     MML_ISP0_MOUT_EN
				3 MML_CAMIN    MML_AAL3     MML_ISP0_MOUT_EN
				0 MML_CAMIN2   MML_PQ0_SOUT MML_ISP1_MOUT_EN
				1 MML_CAMIN2   MML_PQ1_SOUT MML_ISP1_MOUT_EN
				2 MML_CAMIN2   MML_AAL2     MML_ISP1_MOUT_EN
				3 MML_CAMIN2   MML_AAL3     MML_ISP1_MOUT_EN
				0 MML_CAMIN3   MML_PQ0_SOUT MML_ISP2_MOUT_EN
				1 MML_CAMIN3   MML_PQ1_SOUT MML_ISP2_MOUT_EN
				2 MML_CAMIN3   MML_AAL2     MML_ISP2_MOUT_EN
				3 MML_CAMIN3   MML_AAL3     MML_ISP2_MOUT_EN
				0 MML_CAMIN4   MML_PQ0_SOUT MML_ISP3_MOUT_EN
				1 MML_CAMIN4   MML_PQ1_SOUT MML_ISP3_MOUT_EN
				2 MML_CAMIN4   MML_AAL2     MML_ISP3_MOUT_EN
				3 MML_CAMIN4   MML_AAL3     MML_ISP3_MOUT_EN
				0 MML_RDMA0    MML_FG0      MML_RDMA0_MOUT_EN
				1 MML_RDMA0    MML_WROT0    MML_RDMA0_MOUT_EN
				0 MML_RDMA1    MML_FG1      MML_RDMA1_MOUT_EN
				1 MML_RDMA1    MML_WROT1    MML_RDMA1_MOUT_EN
				0 MML_RDMA2    MML_AAL2     MML_RDMA2_MOUT_EN
				1 MML_RDMA2    MML_WROT2    MML_RDMA2_MOUT_EN
				3 MML_RDMA2    MML_HDR0     MML_RDMA2_MOUT_EN
				0 MML_RDMA3    MML_AAL3     MML_RDMA3_MOUT_EN
				1 MML_RDMA3    MML_WROT3    MML_RDMA3_MOUT_EN
				3 MML_RDMA3    MML_HDR1     MML_RDMA3_MOUT_EN
				0 MML_FG0      MML_PQ0_SOUT MML_PQ0_SEL_IN
				1 MML_CAMIN    MML_PQ0_SOUT MML_PQ0_SEL_IN
				2 MML_CAMIN2   MML_PQ0_SOUT MML_PQ0_SEL_IN
				3 MML_CAMIN3   MML_PQ0_SOUT MML_PQ0_SEL_IN
				4 MML_CAMIN4   MML_PQ0_SOUT MML_PQ0_SEL_IN
				0 MML_FG1      MML_PQ1_SOUT MML_PQ1_SEL_IN
				1 MML_CAMIN    MML_PQ1_SOUT MML_PQ1_SEL_IN
				2 MML_CAMIN2   MML_PQ1_SOUT MML_PQ1_SEL_IN
				3 MML_CAMIN3   MML_PQ1_SOUT MML_PQ1_SEL_IN
				4 MML_CAMIN4   MML_PQ1_SOUT MML_PQ1_SEL_IN
				0 MML_RDMA2    MML_AAL2     MML_PQ2_SEL_IN
				1 MML_CAMIN    MML_AAL2     MML_PQ2_SEL_IN
				2 MML_CAMIN2   MML_AAL2     MML_PQ2_SEL_IN
				3 MML_CAMIN3   MML_AAL2     MML_PQ2_SEL_IN
				4 MML_CAMIN4   MML_AAL2     MML_PQ2_SEL_IN
				0 MML_RDMA3    MML_AAL3     MML_PQ3_SEL_IN
				1 MML_CAMIN    MML_AAL3     MML_PQ3_SEL_IN
				2 MML_CAMIN2   MML_AAL3     MML_PQ3_SEL_IN
				3 MML_CAMIN3   MML_AAL3     MML_PQ3_SEL_IN
				4 MML_CAMIN4   MML_AAL3     MML_PQ3_SEL_IN
				0 MML_PQ0_SOUT MML_HDR0     MML_PQ0_SOUT_SEL
				1 MML_PQ0_SOUT MML_RSZ0     MML_PQ0_SOUT_SEL
				0 MML_PQ1_SOUT MML_HDR1     MML_PQ1_SOUT_SEL
				1 MML_PQ1_SOUT MML_RSZ1     MML_PQ1_SOUT_SEL
				0 MML_AAL0     MML_RSZ0     MML_AAL0_MOUT_EN
				1 MML_AAL0     MML_WROT0    MML_AAL0_MOUT_EN
				2 MML_AAL0     MML_RSZ2     MML_AAL0_MOUT_EN
				0 MML_AAL1     MML_RSZ1     MML_AAL1_MOUT_EN
				1 MML_AAL1     MML_WROT1    MML_AAL1_MOUT_EN
				2 MML_AAL1     MML_RSZ3     MML_AAL1_MOUT_EN
				0 MML_TCC0     MML_HDR0     MML_TCC0_SOUT_SEL
				1 MML_TCC0     MML_WROT0    MML_TCC0_SOUT_SEL
				0 MML_TCC1     MML_HDR1     MML_TCC1_SOUT_SEL
				1 MML_TCC1     MML_WROT1    MML_TCC1_SOUT_SEL
				0 MML_PQ0_SOUT MML_HDR0     MML_HDR0_SEL_IN
				1 MML_TCC0     MML_HDR0     MML_HDR0_SEL_IN
				2 MML_RDMA2    MML_HDR0     MML_HDR0_SEL_IN
				0 MML_PQ1_SOUT MML_HDR1     MML_HDR1_SEL_IN
				1 MML_TCC1     MML_HDR1     MML_HDR1_SEL_IN
				2 MML_RDMA3    MML_HDR1     MML_HDR1_SEL_IN
				0 MML_PQ0_SOUT MML_RSZ0     MML_RSZ0_SEL_IN
				1 MML_AAL0     MML_RSZ0     MML_RSZ0_SEL_IN
				0 MML_PQ1_SOUT MML_RSZ1     MML_RSZ1_SEL_IN
				1 MML_AAL1     MML_RSZ1     MML_RSZ1_SEL_IN
				0 MML_AAL2     MML_RSZ2     MML_RSZ2_SEL_IN
				1 MML_AAL0     MML_RSZ2     MML_RSZ2_SEL_IN
				0 MML_AAL3     MML_RSZ3     MML_RSZ3_SEL_IN
				1 MML_AAL1     MML_RSZ3     MML_RSZ3_SEL_IN
				0 MML_AAL0     MML_WROT0    MML_WROT0_SEL_IN
				1 MML_TCC0     MML_WROT0    MML_WROT0_SEL_IN
				2 MML_RDMA0    MML_WROT0    MML_WROT0_SEL_IN
				0 MML_AAL1     MML_WROT1    MML_WROT1_SEL_IN
				1 MML_TCC1     MML_WROT1    MML_WROT1_SEL_IN
				2 MML_RDMA1    MML_WROT1    MML_WROT1_SEL_IN
				0 MML_TCC2     MML_WROT2    MML_WROT2_SEL_IN
				1 MML_RDMA2    MML_WROT2    MML_WROT2_SEL_IN
				0 MML_TCC3     MML_WROT3    MML_WROT3_SEL_IN
				1 MML_RDMA3    MML_WROT3    MML_WROT3_SEL_IN>;
				camin-dl-relay = /bits/ 16 <MML_DL_RELAY0_CFG_WD>;
				camin2-dl-relay = /bits/ 16 <MML_DL_RELAY1_CFG_WD>;
				camin3-dl-relay = /bits/ 16 <MML_DL_RELAY2_CFG_WD>;
				camin4-dl-relay = /bits/ 16 <MML_DL_RELAY3_CFG_WD>;
			dbg-reg-names = "CG_CON0", "CG_SET0", "CG_CLR0",
				"CG_CON1", "CG_SET1", "CG_CLR1",
				"CG_CON2", "CG_SET2", "CG_CLR2",
				"CG_CON3", "CG_SET3", "CG_CLR3",
				"CG_CON4", "CG_SET4", "CG_CLR4",
				"ISP0_MOUT_EN", "ISP1_MOUT_EN", "ISP2_MOUT_EN",
				"ISP3_MOUT_EN", "RDMA0_MOUT_EN", "RDMA1_MOUT_EN",
				"RDMA2_MOUT_EN", "RDMA3_MOUT_EN", "PQ0_SEL_IN",
				"PQ1_SEL_IN", "PQ2_SEL_IN", "PQ3_SEL_IN",
				"PQ0_SOUT_SEL", "PQ1_SOUT_SEL", "AAL0_MOUT_EN",
				"AAL1_MOUT_EN", "TCC0_SOUT_SEL", "TCC1_SOUT_SEL",
				"HDR0_SEL_IN", "HDR1_SEL_IN", "RSZ0_SEL_IN",
				"RSZ1_SEL_IN", "RSZ2_SEL_IN", "RSZ3_SEL_IN",
				"WROT0_SEL_IN", "WROT1_SEL_IN", "WROT2_SEL_IN",
				"WROT3_SEL_IN", "MOUT_MASK0", "MOUT_MASK1",
				"MOUT_MASK2", "DL_VALID0", "DL_VALID1",
				"DL_VALID2", "DL_READY0", "DL_READY1",
				"DL_READY2";
			dbg-reg-offsets = <CG_CON0>, <CG_SET0>, <CG_CLR0>,
				<CG_CON1>, <CG_SET1>, <CG_CLR1>,
				<CG_CON2>, <CG_SET2>, <CG_CLR2>,
				<CG_CON3>, <CG_SET3>, <CG_CLR3>,
				<CG_CON4>, <CG_SET4>, <CG_CLR4>,
				<ISP0_MOUT_EN>, <ISP1_MOUT_EN>, <ISP2_MOUT_EN>,
				<ISP3_MOUT_EN>, <RDMA0_MOUT_EN>, <RDMA1_MOUT_EN>,
				<RDMA2_MOUT_EN>, <RDMA3_MOUT_EN>, <PQ0_SEL_IN>,
				<PQ1_SEL_IN>, <PQ2_SEL_IN>, <PQ3_SEL_IN>,
				<PQ0_SOUT_SEL>, <PQ1_SOUT_SEL>, <AAL0_MOUT_EN>,
				<AAL1_MOUT_EN>, <TCC0_SOUT_SEL>, <TCC1_SOUT_SEL>,
				<HDR0_SEL_IN>, <HDR1_SEL_IN>, <RSZ0_SEL_IN>,
				<RSZ1_SEL_IN>, <RSZ2_SEL_IN>, <RSZ3_SEL_IN>,
				<WROT0_SEL_IN>, <WROT1_SEL_IN>, <WROT2_SEL_IN>,
				<WROT3_SEL_IN>, <MOUT_MASK0>, <MOUT_MASK1>,
				<MOUT_MASK2>, <DL_VALID0>, <DL_VALID2>,
				<DL_VALID2>, <DL_READY0>, <DL_READY1>,
				<DL_READY2>;
			operating-points-v2 = <&opp_table_mdp>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		};

		mml_mutex: mml_mutex@1f001000 {
			compatible = "mediatek,mml_mutex", "mediatek,mt6893-mml_mutex";
			reg = <0 0x1f001000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_MUTEX0>;
			clock-names = "MDP_MUTEX0";
			comp-ids = <MML_MUTEX>;
			mutex-comps = "rdma0", "rdma1", "rdma2", "rdma3",
				"fg0", "fg1", "aal0", "aal1",
				"aal2", "aal3", "hdr0", "hdr1",
				"rsz0", "rsz1", "rsz2", "rsz3",
				"wrot0", "wrot1", "wrot2", "wrot3",
				"tdshp0", "tdshp1", "tdshp2", "tdshp3",
				"tcc0", "tcc1", "tcc2", "tcc3",
				"camin", "camin2", "camin3", "camin4",
				"color0", "color1";
			rdma0 = <MML_RDMA0 0 0>;
			rdma1 = <MML_RDMA1 0 1>;
			rdma2 = <MML_RDMA2 0 2>;
			rdma3 = <MML_RDMA3 0 3>;
			fg0 = <MML_FG0 0 4>;
			fg1 = <MML_FG1 0 5>;
			aal0 = <MML_AAL0 0 6>;
			aal1 = <MML_AAL1 0 7>;
			aal2 = <MML_AAL2 0 8>;
			aal3 = <MML_AAL3 0 9>;
			hdr0 = <MML_HDR0 0 10>;
			hdr1 = <MML_HDR1 0 11>;
			rsz0 = <MML_RSZ0 0 12>;
			rsz1 = <MML_RSZ1 0 13>;
			rsz2 = <MML_RSZ2 0 14>;
			rsz3 = <MML_RSZ3 0 15>;
			wrot0 = <MML_WROT0 0 16>;
			wrot1 = <MML_WROT1 0 17>;
			wrot2 = <MML_WROT2 0 18>;
			wrot3 = <MML_WROT3 0 19>;
			tdshp0 = <MML_TDSHP0 0 20>;
			tdshp1 = <MML_TDSHP1 0 21>;
			tdshp2 = <MML_TDSHP2 0 22>;
			tdshp3 = <MML_TDSHP3 0 23>;
			tcc0 = <MML_TCC0 0 24>;
			tcc1 = <MML_TCC1 0 25>;
			tcc2 = <MML_TCC2 0 26>;
			tcc3 = <MML_TCC3 0 27>;
			camin = <MML_CAMIN 0 28>;
			camin2 = <MML_CAMIN2 0 29>;
			camin3 = <MML_CAMIN3 0 30>;
			camin4 = <MML_CAMIN4 0 31>;
			color0 = <MML_COLOR0 1 0>;
			color1 = <MML_COLOR1 1 1>;
			mutex-ids = <MML_RDMA0 4 MML_RDMA1 5  MML_RDMA2 6 MML_RDMA3 7
				MML_CAMIN 0 MML_CAMIN2 1 MML_CAMIN3 2 MML_CAMIN4 3>;
		};

		mml_rdma0: mml_rdma0@1f006000 {
			compatible = "mediatek,mml_rdma0", "mediatek,mt6893-mml_rdma";
			reg = <0 0x1f006000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RDMA0>;
			clock-names = "MDP_RDMA0";
			mediatek,larb = <&larb2 MTK_M4U_TO_PORT(M4U_PORT_L2_MDP_RDMA0)>;
			comp-ids = <MML_RDMA0>;
			gpr_poll = /bits/ 8 <GCE_GPR_R02>;
			event_poll = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>;
			event_frame_start = /bits/ 16 <CMDQ_EVENT_MDP_RDMA0_SOF>;
			event_frame_done = /bits/ 16 <CMDQ_EVENT_MDP_RDMA0_FRAME_DONE>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L2_MDP_RDMA0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA0)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
		};

		mml_rdma1: mml_rdma1@1f007000 {
			compatible = "mediatek,mml_rdma1", "mediatek,mt6893-mml_rdma";
			reg = <0 0x1f007000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RDMA1>;
			clock-names = "MDP_RDMA1";
			mediatek,larb = <&larb3 MTK_M4U_TO_PORT(M4U_PORT_L3_MDP_RDMA1)>;
			comp-ids = <MML_RDMA1>;
			gpr_poll = /bits/ 8 <GCE_GPR_R02>;
			event_poll = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>;
			event_frame_start = /bits/ 16 <CMDQ_EVENT_MDP_RDMA1_SOF>;
			event_frame_done = /bits/ 16 <CMDQ_EVENT_MDP_RDMA1_FRAME_DONE>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L3_MDP_RDMA1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L3_MDP_RDMA1)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
		};

		mml_rdma2: mml_rdma2@1f008000 {
			compatible = "mediatek,mml_rdma2", "mediatek,mt6893-mml_rdma";
			reg = <0 0x1f008000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RDMA2>;
			clock-names = "MDP_RDMA2";
			mediatek,larb = <&larb2 MTK_M4U_TO_PORT(M4U_PORT_L2_MDP_RDMA2)>;
			comp-ids = <MML_RDMA2>;
			gpr_poll = /bits/ 8 <GCE_GPR_R02>;
			event_poll = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>;
			event_frame_start = /bits/ 16 <CMDQ_EVENT_MDP_RDMA2_SOF>;
			event_frame_done = /bits/ 16 <CMDQ_EVENT_MDP_RDMA2_FRAME_DONE>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L2_MDP_RDMA2>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA2)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
		};

		mml_rdma3: mml_rdma3@1f009000 {
			compatible = "mediatek,mml_rdma3", "mediatek,mt6893-mml_rdma";
			reg = <0 0x1f009000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RDMA3>;
			clock-names = "MDP_RDMA3";
			mediatek,larb = <&larb3 MTK_M4U_TO_PORT(M4U_PORT_L3_MDP_RDMA3)>;
			comp-ids = <MML_RDMA3>;
			gpr_poll = /bits/ 8 <GCE_GPR_R02>;
			event_poll = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>;
			event_frame_start = /bits/ 16 <CMDQ_EVENT_MDP_RDMA3_SOF>;
			event_frame_done = /bits/ 16 <CMDQ_EVENT_MDP_RDMA3_FRAME_DONE>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L3_MDP_RDMA3>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L3_MDP_RDMA3)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
		};

		mml_hdr0: mml_hdr0@1f010000 {
			compatible = "mediatek,mml_hdr0", "mediatek,mt6893-mml_hdr";
			reg = <0 0x1f010000 0 0x1000>;
			interrupts = <GIC_SPI 477 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_HDR0>;
			clock-names = "MDP_HDR0";
			comp-ids = <MML_HDR0>;
		};

		mml_hdr1: mml_hdr1@1f011000 {
			compatible = "mediatek,mml_hdr1", "mediatek,mt6893-mml_hdr";
			reg = <0 0x1f011000 0 0x1000>;
			interrupts = <GIC_SPI 478 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_HDR1>;
			clock-names = "MDP_HDR1";
			comp-ids = <MML_HDR1>;
		};

		mml_color0: mml_color0@1f02c000 {
			compatible = "mediatek,mml_color0", "mediatek,mt6893-mml_color";
			reg = <0 0x1f02c000 0 0x1000>;
			interrupts = <GIC_SPI 555 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_COLOR0>;
			clock-names = "MDP_COLOR0";
			comp-ids = <MML_COLOR0>;
		};

		mml_color1: mml_color1@1f02d000 {
			compatible = "mediatek,mml_color1", "mediatek,mt6893-mml_color";
			reg = <0 0x1f02d000 0 0x1000>;
			interrupts = <GIC_SPI 556 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_COLOR1>;
			clock-names = "MDP_COLOR1";
			comp-ids = <MML_COLOR1>;
		};

		mml_fg0: mml_fg0@1f00a000 {
			compatible = "mediatek,mml_fg0", "mediatek,mt6893-mml_fg";
			reg = <0 0x1f00a000 0 0x1000>;
			interrupts = <GIC_SPI 471 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_FG0>;
			clock-names = "MDP_FG0";
			comp-ids = <MML_FG0>;
		};

		mml_fg1: mml_fg1@1f00b000 {
			compatible = "mediatek,mml_fg1", "mediatek,mt6893-mml_fg";
			reg = <0 0x1f00b000 0 0x1000>;
			interrupts = <GIC_SPI 472 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_FG1>;
			clock-names = "MDP_FG1";
			comp-ids = <MML_FG1>;
		};

		mml_aal0: mml_aal0@1f00c000 {
			compatible = "mediatek,mml_aal0", "mediatek,mt6893-mml_aal";
			reg = <0 0x1f00c000 0 0x1000>;
			interrupts = <GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_AAL0>;
			clock-names = "MDP_AAL0";
			comp-ids = <MML_AAL0>;
		};

		mml_aal1: mml_aal1@1f00d000 {
			compatible = "mediatek,mml_aal1", "mediatek,mt6893-mml_aal";
			reg = <0 0x1f00d000 0 0x1000>;
			interrupts = <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_AAL1>;
			clock-names = "MDP_AAL1";
			comp-ids = <MML_AAL1>;
		};

		mml_aal2: mml_aal2@1f00e000 {
			compatible = "mediatek,mml_aal2", "mediatek,mt6893-mml_aal";
			reg = <0 0x1f00e000 0 0x1000>;
			interrupts = <GIC_SPI 475 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_AAL2>;
			clock-names = "MDP_AAL2";
			comp-ids = <MML_AAL2>;
		};

		mml_aal3: mml_aal3@1f00f000 {
			compatible = "mediatek,mml_aal3", "mediatek,mt6893-mml_aal";
			reg = <0 0x1f00f000 0 0x1000>;
			interrupts = <GIC_SPI 476 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_AAL3>;
			clock-names = "MDP_AAL3";
			comp-ids = <MML_AAL3>;
		};

		mml_rsz0: mml_rsz0@1f012000 {
			compatible = "mediatek,mml_rsz0", "mediatek,mt6893-mml_rsz";
			reg = <0 0x1f012000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RSZ0>;
			clock-names = "MDP_RSZ0";
			comp-ids = <MML_RSZ0>;
		};

		mml_rsz1: mml_rsz1@1f013000 {
			compatible = "mediatek,mml_rsz1", "mediatek,mt6893-mml_rsz";
			reg = <0 0x1f013000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RSZ1>;
			clock-names = "MDP_RSZ1";
			comp-ids = <MML_RSZ1>;
		};

		mml_rsz2: mml_rsz2@1f014000 {
			compatible = "mediatek,mml_rsz2", "mediatek,mt6893-mml_rsz";
			reg = <0 0x1f014000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RSZ2>;
			clock-names = "MDP_RSZ2";
			comp-ids = <MML_RSZ2>;
		};

		mml_rsz3: mml_rsz3@1f015000 {
			compatible = "mediatek,mml_rsz3", "mediatek,mt6893-mml_rsz";
			reg = <0 0x1f015000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RSZ3>;
			clock-names = "MDP_RSZ3";
			comp-ids = <MML_RSZ3>;
		};

		mml_tdshp0: mml_tdshp0@1f01a000 {
			compatible = "mediatek,mml_tdshp0", "mediatek,mt6893-mml_tdshp";
			reg = <0 0x1f01a000 0 0x1000>;
			interrupts = <GIC_SPI 487 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_TDSHP0>;
			clock-names = "MDP_TDSHP0";
			comp-ids = <MML_TDSHP0>;
		};

		mml_tdshp1: mml_tdshp1@1f01b000 {
			compatible = "mediatek,mml_tdshp1", "mediatek,mt6893-mml_tdshp";
			reg = <0 0x1f01b000 0 0x1000>;
			interrupts = <GIC_SPI 488 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_TDSHP1>;
			clock-names = "MDP_TDSHP1";
			comp-ids = <MML_TDSHP1>;
		};

		mml_tdshp2: mml_tdshp2@1f01c000 {
			compatible = "mediatek,mml_tdshp2", "mediatek,mt6893-mml_tdshp";
			reg = <0 0x1f01c000 0 0x1000>;
			interrupts = <GIC_SPI 489 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_TDSHP2>;
			clock-names = "MDP_TDSHP2";
			comp-ids = <MML_TDSHP2>;
		};

		mml_tdshp3: mml_tdshp3@1f01d000 {
			compatible = "mediatek,mml_tdshp3", "mediatek,mt6893-mml_tdshp";
			reg = <0 0x1f01d000 0 0x1000>;
			interrupts = <GIC_SPI 490 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_TDSHP3>;
			clock-names = "MDP_TDSHP3";
			comp-ids = <MML_TDSHP3>;
		};

		mml_tcc0: mml_tcc0@1f01e000 {
			compatible = "mediatek,mml_tcc0", "mediatek,mt6893-mml_tcc";
			reg = <0 0x1f01e000 0 0x1000>;
			interrupts = <GIC_SPI 491 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_TCC0>;
			clock-names = "MDP_TCC0";
			comp-ids = <MML_TCC0>;
		};

		mml_tcc1: mml_tcc1@1f01f000 {
			compatible = "mediatek,mml_tcc1", "mediatek,mt6893-mml_tcc";
			reg = <0 0x1f01f000 0 0x1000>;
			interrupts = <GIC_SPI 492 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_TCC1>;
			clock-names = "MDP_TCC1";
			comp-ids = <MML_TCC1>;
		};

		mml_tcc2: mml_tcc2@1f020000 {
			compatible = "mediatek,mml_tcc2", "mediatek,mt6893-mml_tcc";
			reg = <0 0x1f020000 0 0x1000>;
			interrupts = <GIC_SPI 493 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_TCC2>;
			clock-names = "MDP_TCC2";
			comp-ids = <MML_TCC2>;
		};

		mml_tcc3: mml_tcc3@1f021000 {
			compatible = "mediatek,mml_tcc3", "mediatek,mt6893-mml_tcc";
			reg = <0 0x1f021000 0 0x1000>;
			interrupts = <GIC_SPI 494 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_TCC3>;
			clock-names = "MDP_TCC3";
			comp-ids = <MML_TCC3>;
		};

		mml_wrot0: mml_wrot0@1f016000 {
			compatible = "mediatek,mml_wrot0", "mediatek,mt6893-mml_wrot";
			reg = <0 0x1f016000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_WROT0>;
			clock-names = "MDP_WROT0";
			mediatek,larb = <&larb2 MTK_M4U_TO_PORT(M4U_PORT_L2_MDP_WROT0)>;
			comp-ids = <MML_WROT0>;
			gpr_poll = /bits/ 8 <GCE_GPR_R02>;
			event_poll = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>;
			event_frame_done = /bits/ 16 <CMDQ_EVENT_MDP_WROT0_FRAME_DONE>;
			event_pipe_sync = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_WROT0_PIPE>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L2_MDP_WROT0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_WROT0)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
			inlinerot = <&inlinerot0>, <&inlinerot1>;
		};

		mml_wrot1: mml_wrot1@1f017000 {
			compatible = "mediatek,mml_wrot1", "mediatek,mt6893-mml_wrot";
			reg = <0 0x1f017000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_WROT1>;
			clock-names = "MDP_WROT1";
			mediatek,larb = <&larb3 MTK_M4U_TO_PORT(M4U_PORT_L3_MDP_WROT1)>;
			comp-ids = <MML_WROT1>;
			gpr_poll = /bits/ 8 <GCE_GPR_R08>;
			event_poll = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>;
			event_frame_done = /bits/ 16 <CMDQ_EVENT_MDP_WROT1_FRAME_DONE>;
			event_pipe_sync = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_WROT0_PIPE>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L3_MDP_WROT1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L3_MDP_WROT1)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
			inlinerot = <&inlinerot0>, <&inlinerot1>;
		};

		mml_wrot2: mml_wrot2@1f018000 {
			compatible = "mediatek,mml_wrot2", "mediatek,mt6893-mml_wrot";
			reg = <0 0x1f018000 0 0x1000>;
			interrupts = <GIC_SPI 485 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_WROT2>;
			clock-names = "MDP_WROT2";
			mediatek,larb = <&larb2 MTK_M4U_TO_PORT(M4U_PORT_L2_MDP_WROT2)>;
			comp-ids = <MML_WROT2>;
			gpr_poll = /bits/ 8 <GCE_GPR_R02>;
			event_poll = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>;
			event_frame_done = /bits/ 16 <CMDQ_EVENT_MDP_WROT2_FRAME_DONE>;
			event_pipe_sync = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_WROT2_PIPE>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L2_MDP_WROT2>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_WROT2)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
			inlinerot = <&inlinerot0>, <&inlinerot1>;
		};

		mml_wrot3: mml_wrot3@1f019000 {
			compatible = "mediatek,mml_wrot3", "mediatek,mt6893-mml_wrot";
			reg = <0 0x1f019000 0 0x1000>;
			interrupts = <GIC_SPI 486 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mdpsys CLK_MDP_WROT3>;
			clock-names = "MDP_WROT3";
			mediatek,larb = <&larb3 MTK_M4U_TO_PORT(M4U_PORT_L3_MDP_WROT3)>;
			comp-ids = <MML_WROT3>;
			gpr_poll = /bits/ 8 <GCE_GPR_R08>;
			event_poll = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>;
			event_frame_done = /bits/ 16 <CMDQ_EVENT_MDP_WROT3_FRAME_DONE>;
			event_pipe_sync = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_WROT2_PIPE>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L3_MDP_WROT3>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L3_MDP_WROT3)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma";
			inlinerot = <&inlinerot0>, <&inlinerot1>;
		};

		mdpsys_config: mdpsys_config@1f000000 {
			compatible = "mediatek,mdpsys_config", "syscon";
			reg = <0 0x1f000000 0 0x1000>;
			#clock-cells = <1>;
			clocks = <&mdpsys CLK_MDP_IMG_DL_ASYNC0>,
				<&mdpsys CLK_MDP_IMG_DL_ASYNC1>,
				<&mdpsys CLK_MDP_IMG_DL_ASYNC2>,
				<&mdpsys CLK_MDP_IMG_DL_ASYNC3>,
				<&mdpsys CLK_MDP_IMG0_IMG_DL_ASYNC0>,
				<&mdpsys CLK_MDP_IMG0_IMG_DL_ASYNC1>,
				<&mdpsys CLK_MDP_IMG1_IMG_DL_ASYNC2>,
				<&mdpsys CLK_MDP_IMG1_IMG_DL_ASYNC3>,
				<&mdpsys CLK_MDP_APB_BUS>,
				<&mdpsys CLK_MDP_APMCU_GALS>;
			clock-names = "MDP_IMG_DL_ASYNC0",
					"MDP_IMG_DL_ASYNC1",
					"MDP_IMG_DL_ASYNC2",
					"MDP_IMG_DL_ASYNC3",
					"MDP_IMG0_IMG_DL_ASYNC0",
					"MDP_IMG0_IMG_DL_ASYNC1",
					"MDP_IMG1_IMG_DL_ASYNC2",
					"MDP_IMG1_IMG_DL_ASYNC3",
					"MDP_APB_BUS",
					"MDP_APMCU_GALS";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			iommus = <&iommu1 M4U_PORT_L2_MDP_RDMA0>,
			 <&iommu1 M4U_PORT_L2_MDP_RDMA2>,
			 <&iommu1 M4U_PORT_L2_MDP_WROT0>,
			 <&iommu1 M4U_PORT_L2_MDP_WROT2>,
			 <&iommu1 M4U_PORT_L3_MDP_RDMA1>,
			 <&iommu1 M4U_PORT_L3_MDP_RDMA3>,
			 <&iommu1 M4U_PORT_L3_MDP_WROT1>,
			 <&iommu1 M4U_PORT_L3_MDP_WROT3>;
			dma_mask_bit = <35>;
		};

		mdp: mdp@1f000000 {
			compatible = "mediatek,mdp";
			reg = <0 0x1f000000 0 0x1000>;
			thread_count = <24>;
			mboxes = <&gce_m 10 0 CMDQ_THR_PRIO_1>,
				<&gce_m 12 0 CMDQ_THR_PRIO_1>,
				<&gce_m 13 0 CMDQ_THR_PRIO_1>,
				<&gce_m 14 0 CMDQ_THR_PRIO_1>,
				<&gce_m 21 0 CMDQ_THR_PRIO_1>,
				<&gce_m 22 0 CMDQ_THR_PRIO_1>;
			mmsys_config = <&mdpsys_config>;
			mm_mutex   = <&mdp_mutex>;
			mdp_rdma0  = <&mdp_rdma0>;
			mdp_rdma1  = <&mdp_rdma1>;
			mdp_rdma2  = <&mdp_rdma2>;
			mdp_rdma3  = <&mdp_rdma3>;
			mdp_fg0    = <&mdp_fg0>;
			mdp_fg1    = <&mdp_fg1>;
			mdp_rsz0   = <&mdp_rsz0>;
			mdp_rsz1   = <&mdp_rsz1>;
			mdp_rsz2   = <&mdp_rsz2>;
			mdp_rsz3   = <&mdp_rsz3>;
			mdp_wrot0  = <&mdp_wrot0>;
			mdp_wrot1  = <&mdp_wrot1>;
			mdp_wrot2  = <&mdp_wrot2>;
			mdp_wrot3  = <&mdp_wrot3>;
			mdp_tdshp0 = <&mdp_tdshp0>;
			mdp_tdshp1 = <&mdp_tdshp1>;
			mdp_tdshp2 = <&mdp_tdshp2>;
			mdp_tdshp3 = <&mdp_tdshp3>;
			mdp_aal0   = <&mdp_aal0>;
			mdp_aal1   = <&mdp_aal1>;
			mdp_aal2   = <&mdp_aal2>;
			mdp_aal3   = <&mdp_aal3>;
			mdp_color0 = <&mdp_color0>;
			mdp_color1 = <&mdp_color1>;
			mdp_hdr0   = <&mdp_hdr0>;
			mdp_hdr1   = <&mdp_hdr1>;
			mdp_tcc0   = <&mdp_tcc0>;
			mdp_tcc1   = <&mdp_tcc1>;
			mdp_tcc2   = <&mdp_tcc2>;
			mdp_tcc3   = <&mdp_tcc3>;
			mediatek,larb = <&larb2>, <&larb3>;
			disp_mutex_reg = <0x14120000 0x1000>;
			g3d_config_base = <0x13000000 0 0xffff0000>;
			mmsys_config_base = <0x14000000 1 0xffff0000>;
			disp_dither_base = <0x14010000 2 0xffff0000>;
			mm_na_base = <0x14020000 3 0xffff0000>;
			imgsys_base = <0x15020000 4 0xffff0000>;
			vdec_gcon_base = <0x18800000 5 0xffff0000>;
			venc_gcon_base = <0x18810000 6 0xffff0000>;
			conn_peri_base = <0x18820000 7 0xffff0000>;
			topckgen_base = <0x18830000 8 0xffff0000>;
			kp_base = <0x18840000 9 0xffff0000>;
			scp_sram_base = <0x10000000 10 0xffff0000>;
			infra_na3_base = <0x10010000 11 0xffff0000>;
			infra_na4_base = <0x10020000 12 0xffff0000>;
			scp_base = <0x10030000 13 0xffff0000>;
			mcucfg_base = <0x10040000 14 0xffff0000>;
			gcpu_base = <0x10050000 15 0xffff0000>;
			usb0_base = <0x10200000 16 0xffff0000>;
			usb_sif_base = <0x10280000 17 0xffff0000>;
			audio_base = <0x17000000 18 0xffff0000>;
			vdec_base = <0x17010000 19 0xffff0000>;
			msdc2_base = <0x17020000 20 0xffff0000>;
			vdec1_base = <0x17030000 21 0xffff0000>;
			msdc3_base = <0x18000000 22 0xffff0000>;
			ap_dma_base = <0x18010000 23 0xffff0000>;
			gce_base = <0x18020000 24 0xffff0000>;
			vdec2_base = <0x18040000 25 0xffff0000>;
			vdec3_base = <0x18050000 26 0xffff0000>;
			camsys_base = <0x18080000 27 0xffff0000>;
			camsys1_base = <0x180a0000 28 0xffff0000>;
			camsys2_base = <0x180b0000 29 0xffff0000>;
			dip2_cq_thread0_frame_done = <1>;
			dip2_cq_thread1_frame_done = <2>;
			dip2_cq_thread2_frame_done = <3>;
			dip2_cq_thread3_frame_done = <4>;
			dip2_cq_thread4_frame_done = <5>;
			dip2_cq_thread5_frame_done = <6>;
			dip2_cq_thread6_frame_done = <7>;
			dip2_cq_thread7_frame_done = <8>;
			dip2_cq_thread8_frame_done = <9>;
			dip2_cq_thread9_frame_done = <10>;
			dip2_cq_thread10_frame_done = <11>;
			dip2_cq_thread11_frame_done = <12>;
			dip2_cq_thread12_frame_done = <13>;
			dip2_cq_thread13_frame_done = <14>;
			dip2_cq_thread14_frame_done = <15>;
			dip2_cq_thread15_frame_done = <16>;
			dip2_cq_thread16_frame_done = <17>;
			dip2_cq_thread17_frame_done = <18>;
			dip2_cq_thread18_frame_done = <19>;
			dip2_cq_thread19_frame_done = <20>;
			dip2_cq_thread20_frame_done = <21>;
			dip2_cq_thread21_frame_done = <22>;
			wpe_b_frame_done = <23>;
			dip2_cq_thread23_frame_done = <24>;
			dip_cq_thread0_frame_done = <33>;
			dip_cq_thread1_frame_done = <34>;
			dip_cq_thread2_frame_done = <35>;
			dip_cq_thread3_frame_done = <36>;
			dip_cq_thread4_frame_done = <37>;
			dip_cq_thread5_frame_done = <38>;
			dip_cq_thread6_frame_done = <39>;
			dip_cq_thread7_frame_done = <40>;
			dip_cq_thread8_frame_done = <41>;
			dip_cq_thread9_frame_done = <42>;
			dip_cq_thread10_frame_done = <43>;
			dip_cq_thread11_frame_done = <44>;
			dip_cq_thread12_frame_done = <45>;
			dip_cq_thread13_frame_done = <46>;
			dip_cq_thread14_frame_done = <47>;
			dip_cq_thread15_frame_done = <48>;
			dip_cq_thread16_frame_done = <49>;
			dip_cq_thread17_frame_done = <50>;
			dip_cq_thread18_frame_done = <51>;
			dip_cq_thread19_frame_done = <52>;
			dip_cq_thread20_frame_done = <53>;
			dip_cq_thread21_frame_done = <54>;
			wpe_a_frame_done = <55>;
			dip_cq_thread23_frame_done = <56>;
			ipe_event_tx_frame_done_0 = <129>;
			ipe_event_tx_frame_done_1 = <130>;
			rsc_frame_done = <131>;
			ipe_event_tx_frame_done_3 = <132>;
			ipe_event_tx_frame_done_4 = <133>;
			isp_frame_done_a = <193>;
			isp_frame_done_b = <194>;
			isp_frame_done_c = <195>;
			camsv_0_pass1_done = <196>;
			camsv_0_2_pass1_done = <197>;
			camsv_1_pass1_done = <198>;
			camsv_2_pass1_done = <199>;
			camsv_3_pass1_done = <200>;
			mraw_0_pass1_done = <201>;
			mraw_1_pass1_done = <202>;
			seninf_0_fifo_full = <203>;
			seninf_1_fifo_full = <204>;
			seninf_2_fifo_full = <205>;
			seninf_3_fifo_full = <206>;
			seninf_4_fifo_full = <207>;
			seninf_5_fifo_full = <208>;
			seninf_6_fifo_full = <209>;
			seninf_7_fifo_full = <210>;
			seninf_cam8_fifo_full = <211>;
			seninf_cam9_fifo_full = <212>;
			seninf_cam10_fifo_full = <213>;
			seninf_cam11_fifo_full = <214>;
			seninf_cam12_fifo_full = <215>;
			tg_ovrun_a_int_dly = <216>;
			tg_graberr_a_int_dly = <217>;
			tg_ovrun_b_int_dly = <218>;
			tg_graberr_b_int_dly = <219>;
			tg_ovrun_c_int = <220>;
			tg_graberr_c_int = <221>;
			tg_ovrun_m0_int = <222>;
			dma_r1_error_m0_int = <223>;
			mdp_rdma0_sof = <256>;
			mdp_rdma1_sof = <257>;
			mdp_rdma2_sof = <258>;
			mdp_rdma3_sof = <259>;
			mdp_fg0_sof = <260>;
			mdp_fg1_sof = <261>;
			mdp_aal_sof = <262>;
			mdp_aal1_sof = <263>;
			mdp_aal2_sof = <264>;
			mdp_aal3_sof = <265>;
			mdp_hdr0_sof = <266>;
			mdp_hdr1_sof = <267>;
			mdp_rsz0_sof = <268>;
			mdp_rsz1_sof = <269>;
			mdp_rsz2_sof = <270>;
			mdp_rsz3_sof = <271>;
			mdp_wrot0_sof = <272>;
			mdp_wrot1_sof = <273>;
			mdp_wrot2_sof = <274>;
			mdp_wrot3_sof = <275>;
			mdp_tdshp_sof = <276>;
			mdp_tdshp1_sof = <277>;
			mdp_tdshp2_sof = <278>;
			mdp_tdshp3_sof = <279>;
			mdp_tcc0_sof = <280>;
			mdp_tcc1_sof = <281>;
			mdp_tcc2_sof = <282>;
			mdp_tcc3_sof = <283>;
			img_dl_relay_sof = <284>;
			img_dl_relay1_sof = <285>;
			img_dl_relay2_sof = <286>;
			img_dl_relay3_sof = <287>;
			mdp_wrot3_write_frame_done = <288>;
			mdp_wrot2_write_frame_done = <289>;
			mdp_wrot1_write_frame_done = <290>;
			mdp_wrot0_write_frame_done = <291>;
			mdp_tdshp3_frame_done = <292>;
			mdp_tdshp2_frame_done = <293>;
			mdp_tdshp1_frame_done = <294>;
			mdp_tdshp_frame_done = <295>;
			mdp_tcc3_frame_done = <296>;
			mdp_tcc2_frame_done = <297>;
			mdp_tcc1_frame_done = <298>;
			mdp_tcc0_frame_done = <299>;
			mdp_rsz3_frame_done = <300>;
			mdp_rsz2_frame_done = <301>;
			mdp_rsz1_frame_done = <302>;
			mdp_rsz0_frame_done = <303>;
			mdp_rdma3_frame_done = <304>;
			mdp_rdma2_frame_done = <305>;
			mdp_rdma1_frame_done = <306>;
			mdp_rdma0_frame_done = <307>;
			mdp_hdr1_frame_done = <308>;
			mdp_hdr0_frame_done = <309>;
			mdp_fg1_frame_done = <310>;
			mdp_fg0_frame_done = <311>;
			mdp_color1_frame_done = <312>;
			mdp_color_frame_done = <313>;
			mdp_aal3_frame_done = <314>;
			mdp_aal2_frame_done = <315>;
			mdp_aal1_frame_done = <316>;
			mdp_aal_frame_done = <317>;
			stream_done_0 = <320>;
			stream_done_1 = <321>;
			stream_done_2 = <322>;
			stream_done_3 = <323>;
			stream_done_4 = <324>;
			stream_done_5 = <325>;
			stream_done_6 = <326>;
			stream_done_7 = <327>;
			stream_done_8 = <328>;
			stream_done_9 = <329>;
			stream_done_10 = <330>;
			stream_done_11 = <331>;
			stream_done_12 = <332>;
			stream_done_13 = <333>;
			stream_done_14 = <334>;
			stream_done_15 = <335>;
			mdp_wrot3_sw_rst_done = <336>;
			mdp_wrot2_sw_rst_done = <337>;
			mdp_wrot1_rst_done = <338>;
			mdp_wrot0_rst_done = <339>;
			mdp_rdma3_sw_rst_done = <340>;
			mdp_rdma2_sw_rst_done = <341>;
			mdp_rdma1_rst_done = <342>;
			mdp_rdma0_rst_done = <343>;
			interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA0)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L3_MDP_RDMA1)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA2)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L3_MDP_RDMA3)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_WROT0)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L3_MDP_WROT1)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_WROT2)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L3_MDP_WROT3)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMGI_D1_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMGBI_D1_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_DMGI_D1_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_DEPI_D1_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_ICE_D1_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTI_D1_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTO_D2_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTO_D1_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_CRZO_D1_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMG3O_D1_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_VIPI_D1_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTI_D5_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_TIMGO_D1_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_UFBC_W0_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_UFBC_R0_MDP)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_IMGI_D1_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_IMGBI_D1_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_DMGI_D1_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_DEPI_D1_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_ICE_D1_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_SMTI_D1_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_SMTO_D2_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_SMTO_D1_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_CRZO_D1_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_IMG3O_D1_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_VIPI_D1_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_SMTI_D5_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_TIMGO_D1_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_UFBC_W0_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_UFBC_R0_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_RDMA1_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_RDMA0_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_WDMA_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_RDMA0_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_RDMA1_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_RDMA2_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_RDMA3_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_RDMA4_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_RDMA5_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_WDMA0_DISP)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_WDMA1_DISP)
				&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"mdp_rdma0",
				"mdp_rdma1",
				"mdp_rdma2",
				"mdp_rdma3",
				"mdp_wrot0",
				"mdp_wrot1",
				"mdp_wrot2",
				"mdp_wrot3",
				"l9_img_imgi_d1",
				"l9_img_imgbi_d1",
				"l9_img_dmgi_d1",
				"l9_img_depi_d1",
				"l9_img_ice_d1",
				"l9_img_smti_d1",
				"l9_img_smto_d2",
				"l9_img_smto_d1",
				"l9_img_crzo_d1",
				"l9_img_img3o_d1",
				"l9_img_vipi_d1",
				"l9_img_smti_d5",
				"l9_img_timgo_d1",
				"l9_img_ufbc_w0",
				"l9_img_ufbc_r0",
				"l11_img_imgi_d1",
				"l11_img_imgbi_d1",
				"l11_img_dmgi_d1",
				"l11_img_depi_d1",
				"l11_img_ice_d1",
				"l11_img_smti_d1",
				"l11_img_smto_d2",
				"l11_img_smto_d1",
				"l11_img_crzo_d1",
				"l11_img_img3o_d1",
				"l11_img_vipi_d1",
				"l11_img_smti_d5",
				"l11_img_timgo_d1",
				"l11_img_ufbc_w0",
				"l11_img_ufbc_r0",
				"l11_img_wpe_rdma1",
				"l11_img_wpe_rdma0",
				"l11_img_wpe_wdma",
				"l11_img_mfb_rdma0",
				"l11_img_mfb_rdma1",
				"l11_img_mfb_rdma2",
				"l11_img_mfb_rdma3",
				"l11_img_mfb_rdma4",
				"l11_img_mfb_rdma5",
				"l11_img_mfb_wdma0",
				"l11_img_mfb_wdma1";
			mdp-opp = <&opp_table_mdp>;
			isp-opp = <&opp_table_img>;
			operating-points-v2 = <&opp_table_mdp>;
			mdp-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			isp-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			dre30_hist_sram_start = /bits/ 16 <1536>;
		};

		mdp_mutex: mdp_mutex@1f001000 {
			compatible = "mediatek,mdp_mutex";
			reg = <0 0x1f001000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_MUTEX0>;
			clock-names = "MDP_MUTEX0";
		};

		mdp_rdma0: mdp_rdma0@1f006000 {
			compatible = "mediatek,mdp_rdma0";
			reg = <0 0x1f006000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RDMA0>;
			clock-names = "MDP_RDMA0";
		};

		mdp_rdma1: mdp_rdma1@1f007000 {
			compatible = "mediatek,mdp_rdma1";
			reg = <0 0x1f007000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RDMA1>;
			clock-names = "MDP_RDMA1";
		};

		mdp_rdma2: mdp_rdma2@1f008000 {
			compatible = "mediatek,mdp_rdma2";
			reg = <0 0x1f008000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RDMA2>;
			clock-names = "MDP_RDMA2";
		};

		mdp_rdma3: mdp_rdma3@1f009000 {
			compatible = "mediatek,mdp_rdma3";
			reg = <0 0x1f009000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RDMA3>;
			clock-names = "MDP_RDMA3";
		};

		mdp_fg0: mdp_fg0@1f00a000 {
			compatible = "mediatek,mdp_fg0";
			reg = <0 0x1f00a000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_FG0>;
			clock-names = "MDP_FG0";
		};

		mdp_fg1: mdp_fg1@1f00b000 {
			compatible = "mediatek,mdp_fb1";
			reg = <0 0x1f00b000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_FG1>;
			clock-names = "MDP_FG1";
		};

		mdp_aal0: mdp_aal0@1f00c000 {
			compatible = "mediatek,mdp_aal0";
			reg = <0 0x1f00c000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_AAL0>;
			clock-names = "MDP_AAL0";
		};

		mdp_aal1: mdp_aal1@1f00d000 {
			compatible = "mediatek,mdp_aal1";
			reg = <0 0x1f00d000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_AAL1>;
			clock-names = "MDP_AAL1";
		};

		mdp_aal2: mdp_aal2@1f00e000 {
			compatible = "mediatek,mdp_aal2";
			reg = <0 0x1f00e000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_AAL2>;
			clock-names = "MDP_AAL2";
		};

		mdp_aal3: mdp_aal1@1f00f000 {
			compatible = "mediatek,mdp_aal3";
			reg = <0 0x1f00f000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_AAL3>;
			clock-names = "MDP_AAL3";
		};

		mdp_hdr0: mdp_hdr0@1f010000 {
			compatible = "mediatek,mdp_hdr0";
			reg = <0 0x1f010000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_HDR0>;
			clock-names = "MDP_HDR0";
		};

		mdp_hdr1: mdp_hdr1@1f011000 {
			compatible = "mediatek,mdp_hdr1";
			reg = <0 0x1f011000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_HDR1>;
			clock-names = "MDP_HDR1";
		};

		mdp_rsz0: mdp_rsz0@1f012000 {
			compatible = "mediatek,mdp_rsz0";
			reg = <0 0x1f012000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RSZ0>;
			clock-names = "MDP_RSZ0";
		};

		mdp_rsz1: mdp_rsz1@1f013000 {
			compatible = "mediatek,mdp_rsz1";
			reg = <0 0x1f013000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RSZ1>;
			clock-names = "MDP_RSZ1";
		};

		mdp_rsz2: mdp_rsz2@1f014000 {
			compatible = "mediatek,mdp_rsz2";
			reg = <0 0x1f014000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RSZ2>;
			clock-names = "MDP_RSZ2";
		};

		mdp_rsz3: mdp_rsz3@1f015000 {
			compatible = "mediatek,mdp_rsz3";
			reg = <0 0x1f015000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_RSZ3>;
			clock-names = "MDP_RSZ3";
		};

		mdp_wrot0: mdp_wrot0@1f016000 {
			compatible = "mediatek,mdp_wrot0";
			reg = <0 0x1f016000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_WROT0>;
			clock-names = "MDP_WROT0";
		};

		mdp_wrot1: mdp_wrot1@1f017000 {
			compatible = "mediatek,mdp_wrot1";
			reg = <0 0x1f017000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_WROT1>;
			clock-names = "MDP_WROT1";
		};

		mdp_wrot2: mdp_wrot2@1f018000 {
			compatible = "mediatek,mdp_wrot2";
			reg = <0 0x1f018000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_WROT2>;
			clock-names = "MDP_WROT2";
		};

		mdp_wrot3: mdp_wrot3@1f019000 {
			compatible = "mediatek,mdp_wrot3";
			reg = <0 0x1f019000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_WROT3>;
			clock-names = "MDP_WROT3";
		};

		mdp_tdshp0: mdp_tdshp0@1f01a000 {
			compatible = "mediatek,mdp_tdshp0";
			reg = <0 0x1f01a000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_TDSHP0>;
			clock-names = "MDP_TDSHP0";
		};

		mdp_tdshp1: mdp_tdshp1@1f01b000 {
			compatible = "mediatek,mdp_tdshp1";
			reg = <0 0x1f01b000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_TDSHP1>;
			clock-names = "MDP_TDSHP1";
		};

		mdp_tdshp2: mdp_tdshp2@1f01c000 {
			compatible = "mediatek,mdp_tdshp2";
			reg = <0 0x1f01c000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_TDSHP2>;
			clock-names = "MDP_TDSHP2";
		};

		mdp_tdshp3: mdp_tdshp3@1f01d000 {
			compatible = "mediatek,mdp_tdshp3";
			reg = <0 0x1f01d000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_TDSHP3>;
			clock-names = "MDP_TDSHP3";
		};

		mdp_tcc0: mdp_tcc0@1f01e000 {
			compatible = "mediatek,mdp_tcc0";
			reg = <0 0x1f01e000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_TCC0>;
			clock-names = "MDP_TCC0";
		};

		mdp_tcc1: mdp_tcc1@1f01f000 {
			compatible = "mediatek,mdp_tcc1";
			reg = <0 0x1f01f000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_TCC1>;
			clock-names = "MDP_TCC1";
		};

		mdp_tcc2: mdp_tcc2@1f010000 {
			compatible = "mediatek,mdp_tcc2";
			reg = <0 0x1f020000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_TCC2>;
			clock-names = "MDP_TCC2";
		};

		mdp_tcc3: mdp_tcc3@1f011000 {
			compatible = "mediatek,mdp_tcc3";
			reg = <0 0x1f021000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_TCC3>;
			clock-names = "MDP_TCC3";
		};

		mdp_color0: mdp_color0@1f02c000 {
			compatible = "mediatek,mdp_color0";
			reg = <0 0x1f02c000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_COLOR0>;
			clock-names = "MDP_COLOR0";
		};

		mdp_color1: mdp_color1@1f02d000 {
			compatible = "mediatek,mdp_color1";
			reg = <0 0x1f02d000 0 0x1000>;
			clocks = <&mdpsys CLK_MDP_COLOR1>;
			clock-names = "MDP_COLOR1";
		};

		disp_smi_subcom@14120000 {
			compatible = "mediatek,disp_smi_subcom",
				     "mediatek,mt6893-smi-common",
					 "mediatek,smi-common";
			reg = <0 0x14120000 0 0x1000>;
			mediatek,common-id = <5>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_DISP>;
			clocks = <&mmsys_config_clk CLK_MM_SMI_COMMON>,
					 <&mmsys_config_clk CLK_MM_SMI_GALS>,
					 <&mmsys_config_clk CLK_MM_SMI_INFRA>,
					 <&mmsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		disp_smi_subcom1@14121000 {
			compatible = "mediatek,disp_smi_subcom1",
				     "mediatek,mt6893-smi-common",
					 "mediatek,smi-common";
			reg = <0 0x14121000 0 0x3000>;
			mediatek,common-id = <6>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_DISP>;
			clocks = <&mmsys_config_clk CLK_MM_SMI_COMMON>,
					 <&mmsys_config_clk CLK_MM_SMI_GALS>,
					 <&mmsys_config_clk CLK_MM_SMI_INFRA>,
					 <&mmsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		mdp_smi_common: mdp_smi_common@1f002000 {
			compatible = "mediatek,mdp_smi_common",
				     "mediatek,mt6893-smi-common",
					 "mediatek,smi-common";
			reg = <0 0x1f002000 0 0x1000>;
			mediatek,smi = <&smi_common>;
			mediatek,common-id = <7>;
			mediatek,cmdq = <&gce_m>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_MDP>;
			clocks = <&mdpsys CLK_MDP_SMI0>,
					 <&mdpsys CLK_MDP_SMI1>,
					 <&mdpsys CLK_MDP_SMI2>,
					 <&mdpsys CLK_MDP_SMI2>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		smi_test {
			compatible = "mediatek,smi-testcase";
			mediatek,larbs = <&larb2>;
		};

		larb2: larb@1f003000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&mdp_smi_common>;
			reg = <0 0x1f003000 0 0x1000>;
			mediatek,larb-id = <2>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_MDP>;
			clocks = <&mdpsys CLK_MDP_SMI0>,
					 <&mdpsys CLK_MDP_SMI1>,
					 <&mdpsys CLK_MDP_SMI2>;
			clock-names = "apb", "smi", "gals0";
		};

		larb3: larb@1f004000 {
			compatible = "mediatek,mt6893-smi-larb",
					 "mediatek,smi-larb";
			mediatek,smi = <&mdp_smi_common>;
			reg = <0 0x1f004000 0 0x1000>;
			mediatek,larb-id = <3>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_MDP>;
			clocks = <&mdpsys CLK_MDP_SMI0>,
					 <&mdpsys CLK_MDP_SMI1>,
					 <&mdpsys CLK_MDP_SMI2>;
			clock-names = "apb", "smi", "gals0";
		};

		sysram_smi_common@1f022000 {
			compatible = "mediatek,sysram_smi_common",
				     "mediatek,mt6893-smi-common",
					 "mediatek,smi-common";
			reg = <0 0x1f022000 0 0x1000>;
			mediatek,common-id = <9>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_MDP>;
			clocks = <&mdpsys CLK_MDP_SMI0>,
					 <&mdpsys CLK_MDP_SMI1>,
					 <&mdpsys CLK_MDP_SMI2>,
					 <&mdpsys CLK_MDP_SMI2>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		mdp_smi_subcom@1f023000 {
			compatible = "mediatek,mdp_smi_subcom",
				     "mediatek,mt6893-smi-common",
					 "mediatek,smi-common";
			reg = <0 0x1f023000 0 0x1000>;
			mediatek,common-id = <8>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_MDP>;
			clocks = <&mdpsys CLK_MDP_SMI0>,
					 <&mdpsys CLK_MDP_SMI1>,
					 <&mdpsys CLK_MDP_SMI2>,
					 <&mdpsys CLK_MDP_SMI2>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		mdp_smi_subcom1@1f024000 {
			compatible = "ediatek,mdp_smi_subcom1",
				     "mediatek,mt6893-smi-common",
					 "mediatek,smi-common";
			reg = <0 0x1f024000 0 0x3000>;
			mediatek,common-id = <10>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_MDP>;
			clocks = <&mdpsys CLK_MDP_SMI0>,
					 <&mdpsys CLK_MDP_SMI1>,
					 <&mdpsys CLK_MDP_SMI2>,
					 <&mdpsys CLK_MDP_SMI2>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		dispsys_config: dispsys_config@14116000 {
			compatible = "mediatek,mt6893-disp";
			mediatek,mml = <&mmlsys_config>;
			reg = <0 0x14116000 0 0x1000>;
			iommus = <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0>;
			mediatek,larb = <&larb1>;
			fake-engine = <&larb0 M4U_PORT_L0_DISP_FAKE0>,
					<&larb1 M4U_PORT_L1_DISP_FAKE1>;
			#clock-cells = <1>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_DISP>;
			clocks = <&mmsys_config_clk CLK_MM_CK_26_MHZ>,
				   <&mmsys_config_clk CLK_MM_DISP_MUTEX>;
			clock-num = <2>;
			operating-points-v2 = <&opp_table_disp>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			interconnects = <&mmqos SLAVE_LARB(23) &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "disp_hrt_qos";

			/* define threads, see mt6873-gce.h */
			mediatek,mailbox-gce = <&gce>;
			mboxes = <&gce 0 0 CMDQ_THR_PRIO_4>,
				<&gce 1 0 CMDQ_THR_PRIO_4>,
				<&gce 2 0 CMDQ_THR_PRIO_4>,
				<&gce 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 5 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 4 0 CMDQ_THR_PRIO_4>,
				<&gce 6 0 CMDQ_THR_PRIO_3>;
				// <&gce_sec 8 0 CMDQ_THR_PRIO_3>,
				// <&gce_sec 9 0 CMDQ_THR_PRIO_3>,
				// <&gce_sec 9 0 CMDQ_THR_PRIO_3>;

			gce-client-names = "CLIENT_CFG0",
				"CLIENT_CFG1",
				"CLIENT_CFG2",
				"CLIENT_TRIG_LOOP0",
				"CLIENT_TRIG_LOOP1",
				"CLIENT_SUB_CFG0",
				"CLIENT_DSI_CFG0";
				// "CLIENT_SEC_CFG0",
				// "CLIENT_SEC_CFG1",
				// "CLIENT_SEC_CFG2";

			/* define subsys, see mt6893-gce.h */
			gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
				<&gce 0x14010000 SUBSYS_1401XXXX>,
				<&gce 0x14020000 SUBSYS_1402XXXX>;

			/* define subsys, see mt6893-gce.h */
			gce-event-names = "disp_mutex0_eof",
				"disp_mutex1_eof",
				"disp_token_stream_dirty0",
				"disp_wait_dsi0_te",
				"disp_token_stream_eof0",
				"disp_dsi0_eof",
				"disp_token_esd_eof0",
				"disp_rdma0_eof0",
				"disp_wdma0_eof0",
				"disp_token_stream_block0",
				"disp_token_cabc_eof0",
				"disp_wdma0_eof2",
				"disp_wait_dp_intf0_te",
				"disp_dp_intf0_eof",
				"disp_mutex2_eof",
				"disp_wdma1_eof2",
				"disp_dsi0_sof0",
				"disp_token_vfp_period0",
				"disp_gpio_te1";

			gce-events = <&gce CMDQ_EVENT_DISP_STREAM_DONE_0>,
				<&gce CMDQ_EVENT_DP_INTF_FRAME_DONE_MM>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
				<&gce CMDQ_EVENT_DSI0_TE>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF>,
				<&gce CMDQ_EVENT_DSI0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF>,
				<&gce CMDQ_EVENT_DISP_RDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF>,
				<&gce CMDQ_EVENT_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DP_INTF_SOF>,
				<&gce CMDQ_EVENT_DP_INTF_FRAME_DONE_MM>,
				<&gce CMDQ_EVENT_DP_INTF_FRAME_DONE_MM>,
				<&gce CMDQ_EVENT_DISP_WDMA1_FRAME_DONE>,
				<&gce CMDQ_EVENT_DSI0_SOF>,
				<&gce CMDQ_SYNC_TOKEN_VFP_PERIOD>,
				<&gce CMDQ_EVENT_OUT_EVENT_1>;

			helper-name = "MTK_DRM_OPT_STAGE",
				"MTK_DRM_OPT_USE_CMDQ",
				"MTK_DRM_OPT_USE_M4U",
				"MTK_DRM_OPT_MMQOS_SUPPORT",
				"MTK_DRM_OPT_MMDVFS_SUPPORT",
				"MTK_DRM_OPT_SODI_SUPPORT",
				"MTK_DRM_OPT_IDLE_MGR",
				"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
				"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
				"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
				"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
				"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
				"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
				"MTK_DRM_OPT_MET_LOG",
				"MTK_DRM_OPT_USE_PQ",
				"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
				"MTK_DRM_OPT_ESD_CHECK_SWITCH",
				"MTK_DRM_OPT_PRESENT_FENCE",
				"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
				"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
				"MTK_DRM_OPT_HRT",
				"MTK_DRM_OPT_HRT_MODE",
				"MTK_DRM_OPT_DELAYED_TRIGGER",
				"MTK_DRM_OPT_OVL_EXT_LAYER",
				"MTK_DRM_OPT_AOD",
				"MTK_DRM_OPT_RPO",
				"MTK_DRM_OPT_DUAL_PIPE",
				"MTK_DRM_OPT_DC_BY_HRT",
				"MTK_DRM_OPT_OVL_WCG",
				"MTK_DRM_OPT_OVL_SBCH",
				"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
				"MTK_DRM_OPT_MET",
				"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
				"MTK_DRM_OPT_VP_PQ",
				"MTK_DRM_OPT_GAME_PQ",
				"MTK_DRM_OPT_MMPATH",
				"MTK_DRM_OPT_HBM",
				"MTK_DRM_OPT_VDS_PATH_SWITCH",
				"MTK_DRM_OPT_LAYER_REC",
				"MTK_DRM_OPT_CLEAR_LAYER",
				"MTK_DRM_OPT_LFR",
				"MTK_DRM_OPT_SF_PF",
				"MTK_DRM_OPT_DYN_MIPI_CHANGE",
				"MTK_DRM_OPT_PRIM_DUAL_PIPE",
				"MTK_DRM_OPT_MSYNC2_0",
				"MTK_DRM_OPT_MML_PRIMARY",
				"MTK_DRM_OPT_DUAL_TE";

			helper-value = <0>, /*MTK_DRM_OPT_STAGE*/
				<1>, /*MTK_DRM_OPT_USE_CMDQ*/
				<1>, /*MTK_DRM_OPT_USE_M4U*/
				<1>, /*MTK_DRM_OPT_MMQOS_SUPPORT*/
				<1>, /*MTK_DRM_OPT_MMDVFS_SUPPORT*/
				<0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
				<1>, /*MTK_DRM_OPT_IDLE_MGR*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
				<0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
				<0>, /*MTK_DRM_OPT_MET_LOG*/
				<1>, /*MTK_DRM_OPT_USE_PQ*/
				<1>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
				<1>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
				<1>, /*MTK_DRM_OPT_PRESENT_FENCE*/
				<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
				<0>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
				<1>, /*MTK_DRM_OPT_HRT*/
				<1>, /*MTK_DRM_OPT_HRT_MODE*/
				<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
				<1>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
				<0>, /*MTK_DRM_OPT_AOD*/
				<1>, /*MTK_DRM_OPT_RPO*/
				<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
				<1>, /*MTK_DRM_OPT_OVL_WCG*/
				<0>, /*MTK_DRM_OPT_OVL_SBCH*/
				<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
				<0>, /*MTK_DRM_OPT_MET*/
				<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
				<0>, /*MTK_DRM_OPT_VP_PQ*/
				<0>, /*MTK_DRM_OPT_GAME_PQ*/
				<0>, /*MTK_DRM_OPT_MMPATH*/
				<0>, /*MTK_DRM_OPT_HBM*/
				<0>, /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
				<0>, /*MTK_DRM_OPT_LAYER_REC*/
				<1>, /*MTK_DRM_OPT_CLEAR_LAYER*/
				<1>, /*MTK_DRM_OPT_LFR*/
				<0>, /*MTK_DRM_OPT_SF_PF*/
				<1>, /*MTK_DRM_OPT_DYN_MIPI_CHANGE*/
				<1>, /*MTK_DRM_OPT_PRIM_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_MSYNC2_0*/
				<1>, /*MTK_DRM_OPT_MML_PRIMARY*/
				<1>; /*MTK_DRM_OPT_DUAL_TE*/
		};

		disp_mutex0: disp_mutex@14117000 {
			compatible = "mediatek,disp_mutex0",
						"mediatek,mt6885-disp-mutex";
			mediatek,mml = <&mmlsys_config>;
			reg = <0 0x14117000 0 0x1000>;
			interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_MUTEX>;
		};

		disp_ovl0: disp_ovl@14000000 {
			compatible = "mediatek,disp_ovl0",
					"mediatek,mt6885-disp-ovl";
			reg = <0 0x14000000 0 0x1000>;
			interrupts = <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_OVL0>;
			mediatek,larb = <&larb0>;
			mediatek,smi-id = <0>;
			iommus = <&iommu0 M4U_PORT_L0_OVL_RDMA0>,
				 <&iommu0 M4U_PORT_L0_OVL_RDMA0_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_OVL_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_OVL_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_OVL_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL0_qos",
						"DDP_COMPONENT_OVL0_fbdc_qos",
						"DDP_COMPONENT_OVL0_hrt_qos";
		};

		disp_ovl0_2l: disp_ovl@14001000 {
			compatible = "mediatek,disp_ovl0_2l",
						"mediatek,mt6885-disp-ovl";
			reg = <0 0x14001000 0 0x1000>;
			interrupts = <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_OVL0_2L>;
			mediatek,larb = <&larb1>;
			mediatek,smi-id = <1>;
			iommus = <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0>,
				 <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos",
						"DDP_COMPONENT_OVL0_2L_fbdc_qos",
						"DDP_COMPONENT_OVL0_2L_hrt_qos";
		};

		disp_ovl2_2l: disp_ovl@14002000 {
			compatible = "mediatek,disp_ovl2_2l",
						"mediatek,mt6885-disp-ovl";
			reg = <0 0x14002000 0 0x1000>;
			interrupts = <GIC_SPI 275 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_OVL2_2L>;
			mediatek,larb = <&larb1>;
			mediatek,smi-id = <1>;
			iommus = <&iommu0 M4U_PORT_L1_OVL_2L_RDMA2>,
				 <&iommu0 M4U_PORT_L1_OVL_2L_RDMA2_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA2)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL2_2L_qos",
						"DDP_COMPONENT_OVL2_2L_fbdc_qos",
						"DDP_COMPONENT_OVL2_2L_hrt_qos";
		};

		disp_rdma0: disp_rdma@14003000 {
			compatible = "mediatek,disp_rdma0",
						"mediatek,mt6885-disp-rdma";
			reg = <0 0x14003000 0 0x1000>;
			interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_RDMA0>;
			mediatek,larb = <&larb0>;
			mediatek,smi-id = <0>;
			iommus = <&iommu0 M4U_PORT_L0_DISP_RDMA0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_RDMA0_qos",
						"DDP_COMPONENT_RDMA0_hrt_qos";
		};

		reserved@14004000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14004000 0 0x1000>;
		};

		disp_rdma4: disp_rdma@14005000 {
			compatible = "mediatek,disp_rdma4",
						"mediatek,mt6885-disp-rdma";
			reg = <0 0x14005000 0 0x1000>;
			interrupts = <GIC_SPI 295 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_RDMA4>;
			mediatek,larb = <&larb0>;
			mediatek,smi-id = <0>;
			iommus = <&iommu0 M4U_PORT_L0_DISP_FAKE0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_FAKE0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_DISP_FAKE0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_RDMA4_qos",
						"DDP_COMPONENT_RDMA4_hrt_qos";
		};

		disp_wdma0: disp_wdma@14006000 {
			compatible = "mediatek,disp_wdma0",
						"mediatek,mt6885-disp-wdma";
			reg = <0 0x14006000 0 0x1000>;
			interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_WDMA0>;
			mediatek,larb = <&larb0>;
			mediatek,smi-id = <0>;
			iommus = <&iommu0 M4U_PORT_L0_DISP_WDMA0>;
		};

		disp_color0: disp_color@14007000 {
			compatible = "mediatek,disp_color0",
						"mediatek,mt6885-disp-color";
			reg = <0 0x14007000 0 0x1000>;
			interrupts = <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_COLOR0>;
		};

		disp_ccorr0: disp_ccorr@14008000 {
			compatible = "mediatek,disp_ccorr0",
						"mediatek,mt6885-disp-ccorr";
			reg = <0 0x14008000 0 0x1000>;
			interrupts = <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_CCORR0>;
		};

		disp_aal0: disp_aal@14009000 {
			compatible = "mediatek,disp_aal0",
						"mediatek,mt6885-disp-aal";
			reg = <0 0x14009000 0 0x1000>;
			interrupts = <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_AAL0>;
			aal_dre3 = <&mdp_aal4>;
			mtk_aal_support = <1>;
			mtk_dre30_support = <0>;
		};

		disp_gamma0: disp_gamma@1400a000 {
			compatible = "mediatek,disp_gamma0",
						"mediatek,mt6885-disp-gamma";
			reg = <0 0x1400a000 0 0x1000>;
			interrupts = <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_GAMMA0>;
		};

		disp_dither0: disp_dither@1400b000 {
			compatible = "mediatek,disp_dither0",
						"mediatek,mt6885-disp-dither";
			reg = <0 0x1400b000 0 0x1000>;
			interrupts = <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_DITHER0>;
		};

		disp_rsz0: disp_rsz@1400c000 {
			compatible = "mediatek,disp_rsz0",
						"mediatek,mt6885-disp-rsz";
			reg = <0 0x1400c000 0 0x1000>;
			interrupts = <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_RSZ0>;
		};

		disp_postmask0: disp_postmask@1400d000 {
			compatible = "mediatek,disp_postmask0",
						"mediatek,mt6885-disp-postmask";
			reg = <0 0x1400d000 0 0x1000>;
			interrupts = <GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_POSTMASK0>;
			mediatek,larb = <&larb0>;
			mediatek,smi-id = <0>;
			iommus = <&iommu0 M4U_PORT_L0_DISP_POSTMASK0>;
		};

		gateic0: gateic@0 {
			compatible = "mediatek,mtk-drm-gateic-drv";
		};

		dsi0: dsi@1400e000 {
			compatible = "mediatek,dsi0",
						"mediatek,mt6885-dsi";
			reg = <0 0x1400e000 0 0x1000>;
			interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DSI0_MM_CLK>,
			<&mmsys_config_clk CLK_MM_DSI0_INTF_CLK>,
			<&mipi_tx_config0>;
			clock-names = "engine", "digital", "hs";
			phys = <&mipi_tx_config0>;
			phy-names = "dphy";
		};

		dsi1_te: dsi1_te {
			compatible = "mediatek, dsi1_te-int";
			status = "disabled";
		};

		dsi_te: dsi_te {
			compatible = "mediatek, dsi_te-eint";
			status = "disabled";
		};

		disp_merge0: disp_merge@14015000 {
			compatible = "mediatek,disp_merge0",
						"mediatek,mt6885-disp-merge";
			reg = <0 0x14015000 0 0x1000>;
			interrupts = <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_MERGE0>;
		};

		disp_ovl1: disp_ovl@14100000 {
			compatible = "mediatek,disp_ovl1",
						"mediatek,mt6885-disp-ovl";
			reg = <0 0x14100000 0 0x1000>;
			interrupts = <GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_OVL1>;
			mediatek,larb = <&larb1>;
			mediatek,smi-id = <1>;

			iommus = <&iommu0 M4U_PORT_L1_OVL_RDMA1>,
				 <&iommu0 M4U_PORT_L1_OVL_RDMA1_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_OVL_RDMA1)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_OVL_RDMA1)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_OVL_RDMA1)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL1_qos",
						"DDP_COMPONENT_OVL1_fbdc_qos",
						"DDP_COMPONENT_OVL1_hrt_qos";
		};

		disp_ovl1_2l: disp_ovl@14101000 {
			compatible = "mediatek,disp_ovl1_2l",
						"mediatek,mt6885-disp-ovl";
			reg = <0 0x14101000 0 0x1000>;
			interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_OVL1_2L>;
			mediatek,larb = <&larb0>;
			mediatek,smi-id = <0>;
			iommus = <&iommu0 M4U_PORT_L0_OVL_2L_RDMA1>,
				 <&iommu0 M4U_PORT_L0_OVL_2L_RDMA1_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_OVL_2L_RDMA1)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_OVL_2L_RDMA1)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_OVL_2L_RDMA1)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL1_2L_qos",
						"DDP_COMPONENT_OVL1_2L_fbdc_qos",
						"DDP_COMPONENT_OVL1_2L_hrt_qos";
		};

		disp_ovl3_2l: disp_ovl@14102000 {
			compatible = "mediatek,disp_ovl3_2l",
						"mediatek,mt6885-disp-ovl";
			reg = <0 0x14102000 0 0x1000>;
			interrupts = <GIC_SPI 276 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_OVL3_2L>;
			mediatek,larb = <&larb0>;
			mediatek,smi-id = <0>;
			iommus = <&iommu0 M4U_PORT_L0_OVL_2L_RDMA3>,
				 <&iommu0 M4U_PORT_L0_OVL_2L_RDMA3_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_OVL_2L_RDMA3)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_OVL_2L_RDMA3)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_OVL_2L_RDMA3)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL3_2L_qos",
						"DDP_COMPONENT_OVL3_2L_fbdc_qos",
						"DDP_COMPONENT_OVL3_2L_hrt_qos";
		};

		disp_rdma1: disp_rdma@14103000 {
			compatible = "mediatek,disp_rdma1",
						"mediatek,mt6885-disp-rdma";
			reg = <0 0x14103000 0 0x1000>;
			interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_RDMA1>;
			mediatek,larb = <&larb1>;
			mediatek,smi-id = <1>;
			iommus = <&iommu0 M4U_PORT_L1_DISP_RDMA1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_DISP_RDMA1)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_DISP_RDMA1)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_RDMA1_qos",
						"DDP_COMPONENT_RDMA1_hrt_qos";
		};

		reserved@14104000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14104000 0 0x1000>;
		};

		disp_rdma5: disp_rdma@14105000 {
			compatible = "mediatek,disp_rdma5",
						"mediatek,mt6885-disp-rdma";
			reg = <0 0x14105000 0 0x1000>;
			interrupts = <GIC_SPI 296 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_RDMA5>;
			mediatek,larb = <&larb1>;
			mediatek,smi-id = <1>;
			iommus = <&iommu0 M4U_PORT_L1_DISP_FAKE1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_DISP_FAKE1)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_DISP_FAKE1)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_RDMA5_qos",
						"DDP_COMPONENT_RDMA5_hrt_qos";
		};

		disp_wdma1: disp_wdma@14106000 {
			compatible = "mediatek,disp_wdma1",
						"mediatek,mt6885-disp-wdma";
			reg = <0 0x14106000 0 0x1000>;
			interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_WDMA1>;
			mediatek,larb = <&larb1>;
			mediatek,smi-id = <0>;
			iommus = <&iommu0 M4U_PORT_L1_DISP_WDMA1>;
		};

		disp_color1: disp_color@14107000 {
			compatible = "mediatek,disp_color1",
						"mediatek,mt6885-disp-color";
			reg = <0 0x14107000 0 0x1000>;
			interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_COLOR1>;
		};

		disp_ccorr1: disp_ccorr@14108000 {
			compatible = "mediatek,disp_ccorr1",
						"mediatek,mt6885-disp-ccorr";
			reg = <0 0x14108000 0 0x1000>;
			interrupts = <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_CCORR1>;
		};

		disp_aal1: disp_aal@14109000 {
			compatible = "mediatek,disp_aal1",
						"mediatek,mt6885-disp-aal";
			reg = <0 0x14109000 0 0x1000>;
			interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_AAL1>;
			aal_dre3 = <&mdp_aal5>;
			mtk_aal_support = <1>;
			mtk_dre30_support = <0>;
		};

		disp_gamma1: disp_gamma@1410a000 {
			compatible = "mediatek,disp_gamma1",
						"mediatek,mt6885-disp-gamma";
			reg = <0 0x1410a000 0 0x1000>;
			interrupts = <GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_GAMMA1>;
		};

		disp_dither1: disp_dither@1410b000 {
			compatible = "mediatek,disp_dither1",
						"mediatek,mt6885-disp-dither";
			reg = <0 0x1410b000 0 0x1000>;
			interrupts = <GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_DITHER1>;
		};

		disp_rsz1: disp_rsz@1410c000 {
			compatible = "mediatek,disp_rsz1",
						"mediatek,mt6885-disp-rsz";
			reg = <0 0x1410c000 0 0x1000>;
			interrupts = <GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_RSZ1>;
		};

		disp_postmask1: disp_postmask@1410d000 {
			compatible = "mediatek,disp_postmask1",
						"mediatek,mt6885-disp-postmask";
			reg = <0 0x1410d000 0 0x1000>;
			interrupts = <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_POSTMASK1>;
			mediatek,larb = <&larb1>;
			mediatek,smi-id = <1>;
			iommus = <&iommu0 M4U_PORT_L1_DISP_POSTMASK1>;
		};

		dsi1: dsi@1410e000 {
			status = "disabled";
			compatible = "mediatek,dsi1",
						"mediatek,mt6885-dsi";
			reg = <0 0x1410e000 0 0x1000>;
			interrupts = <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DSI1_MM_CLK>,
				<&mmsys_config_clk CLK_MM_DSI1_INTF_CLK>,
				<&mipi_tx_config1>;
			clock-names = "engine", "digital", "hs";
			phys = <&mipi_tx_config1>;
			phy-names = "dphy";
		};

		mdp_aal5:mdp_aal5@14110000 {
			compatible = "mediatek,mdp_aal5",
						"mediatek,mt6885-dmdp-aal";
			reg = <0 0x14110000 0 0x1000>;
			interrupts = <GIC_SPI 285 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_MDP_AAL5>;
			clock-names = "DRE3_AAL1";
		};

		disp_merge1: disp_merge@14115000 {
			compatible = "mediatek,disp_merge1",
						"mediatek,mt6885-disp-merge";
			reg = <0 0x14115000 0 0x1000>;
			interrupts = <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_MERGE1>;
		};

		disp_dsc_wrap: disp_dsc_wrap@14124000 {
			compatible = "mediatek,disp_dsc_wrap",
						"mediatek,mt6885-disp-dsc";
			reg = <0 0x14124000 0 0x1000>;
			interrupts = <GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_DISP_DSC_WRAP>;
		};

		dp_intf: dp_intf@14125000 {
			compatible = "mediatek,dp_intf",
						"mediatek,mt6885-dp-intf";
			reg = <0 0x14125000 0 0x1000>;
			interrupts = <GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk  CLK_MM_DP_INTF_INTF_CLK>,
				<&mmsys_config_clk CLK_MM_DP_INTF_MM_CLK>,
				<&topckgen_clk CLK_TOP_DP>,
				<&topckgen_clk CLK_TOP_TVDPLL_D2>,
				<&topckgen_clk CLK_TOP_TVDPLL_D4>,
				<&topckgen_clk CLK_TOP_TVDPLL_D8>,
				<&topckgen_clk CLK_TOP_TVDPLL_D16>,
				<&topckgen_clk CLK_TOP_TVDPLL>;
			clock-names = "hf_fmm_ck",
			  "hf_fdp_ck",
				"MUX_DP",
				"TVDPLL_D2",
				"TVDPLL_D4",
				"TVDPLL_D8",
				"TVDPLL_D16",
				"DPI_CK";
			phys = <&dp_tx>;
			phy-names = "dp_tx";
		};

		dp_tx: dp_tx@14800000 {
			compatible = "mediatek,dp_tx",
						"mediatek,mt6885-dp_tx";
			reg = <0 0x14800000 0 0x8000>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_DP_TX>;
			interrupts = <GIC_SPI 430 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mipi_tx_config0: mipi_tx_config@11e50000 {
			compatible = "mediatek,mipi_tx_config0",
						"mediatek,mt6885-mipi-tx";
			reg = <0 0x11e50000 0 0x1000>;
			clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx0_pll";
		};

		mipi_tx_config1: mipi_tx_config@11e60000 {
			status = "disabled";
			compatible = "mediatek,mipi_tx_config1",
						"mediatek,mt6885-mipi-tx";
			reg = <0 0x11e60000 0 0x1000>;
			clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx1_pll";
		};

		disp_ufbc_wdma0@14012000 {
			compatible = "mediatek,disp_ufbc_wdma0";
			reg = <0 0x14012000 0 0x1000>;
			interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&larb1>;
		};

		dpi0@14016000 {
			compatible = "mediatek,dpi0";
			reg = <0 0x14016000 0 0x1000>;
			interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mdp_aal4: mdp_aal4@14010000 {
			compatible = "mediatek,mdp_aal4",
						"mediatek,mt6885-dmdp-aal";
			reg = <0 0x14010000 0 0x1000>;
			interrupts = <GIC_SPI 285 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&mmsys_config_clk CLK_MM_MDP_AAL4>;
			clock-names = "DRE3_AAL0";
		};

		wifi: wifi@18000000 {
			compatible = "mediatek,wifi";
			reg = <0 0x18000000 0 0x700000>;
			interrupts = <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 378 IRQ_TYPE_LEVEL_HIGH 0>;
			memory-region = <&wifi_mem>;
		};

		fm: fm@18000000 {
			compatible = "mediatek,fm";
			family-id = <0x6885>;
			host-id = <0x6893>;
			conn-id = <0x2001>;
			interrupts = <GIC_SPI 380 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		gps: gps@18C00000 {
			compatible = "mediatek,mt6885-gps";
			reg = <0 0x18000000 0 0x100000>,
				<0 0x18C00000 0 0x100000>,
				<0 0x10003304 0 0x4>,
				<0 0x1001C018 0 0xC>;
			reg-names = "conn_infra_base", "conn_gps_base",
				"status_dummy_cr", "tia_gps";
			interrupts = <GIC_SPI 383 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 385 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 386 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 388 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 389 IRQ_TYPE_LEVEL_HIGH 0>;
			memory-region = <&gps_mem>;
		};

		consys: consys@18000000 {
			compatible = "mediatek,mt6893-consys";
			#thermal-sensor-cells = <0>;
			/* conn_infra_rgu */
			reg = <0 0x18000000 0 0x1000>,
				/* conn_infra_cfg */
				<0 0x18001000 0 0x1000>,
				/* conn_host_csr_top */
				<0 0x18060000 0 0x10000>,
				/* infracfg_ao */
				<0 0x10001000 0 0x1000>,
				/* TOP RGU */
				<0 0x10007000 0 0x1000>,
				/* SPM */
				<0 0x10006000 0 0x1000>,
				/* INFRACFG */
				<0 0x1020e000 0 0x1000>,
				/* conn_wt_slp_ctl_reg */
				<0 0x18005000 0 0x1000>,
				/* conn_afe_ctl */
				<0 0x18003000 0 0x1000>,
				/* conn_infra_sysram */
				<0 0x18050000 0 0x10000>,
				/* GPIO */
				<0 0x10005000 0 0x1000>,
				/* conn_rf_spi_mst_reg */
				<0 0x18004000 0 0x1000>,
				/* conn_semaphore */
				<0 0x18070000 0 0x10000>,
				/* conn_top_therm_ctl */
				<0 0x18002000 0 0x1000>,
				/* IOCFG_RT */
				<0 0x11ea0000 0 0x1000>,
				/* debug_ctrl */
				<0 0x1800f000 0 0x1000>;
			power-domains = <&scpsys MT6893_POWER_DOMAIN_CONN>;
			pmic = <&pmic>;
			memory-region = <&consys_mem>;
		};

		clock_buffer_ctrl: clock_buffer_ctrl {
			compatible = "mediatek,clock_buffer_ctrl";
			mediatek,clkbuf-quantity = <7>;
			mediatek,clkbuf-config = <2 1 1 2 0 0 1>;
			mediatek,clkbuf-output-impedance = <6 6 4 6 0 0 4>;
			mediatek,clkbuf-controls-for-desense = <0 4 0 4 0 0 0>;
			mediatek,xo-buf-hwbblpm-mask = <1 0 0 0 0 0 0>;
			mediatek,xo-buf-hwbblpm-bypass = <0 0 0 1 0 0 0>;
			mediatek,clkbuf-conn-inf-target = "XO_WCN";
			mediatek,clkbuf-nfc-inf-target = "XO_NFC";
			mediatek,xo-nfc = <0>;

			mediatek,enable;

			pmif = <&pwrap 0>,
				<&spmi 0>;
			srclken_rc = <&srclken_rc>;
		};

		clkmgr: syscon@50000000 {
			compatible = "mediatek,ktf-clkmgr-clk", "syscon";
			reg = <0 0x50000000 0 0x1000>;
			#clock-cells = <1>;
		};

		ktf-clkmgr-test {
			compatible = "mediatek,ktf-clkmgr-test";
			clocks = <&clkmgr 0>,
				 <&clkmgr 1>,
				 <&clkmgr 2>,
				 <&clkmgr 3>,
				 <&clkmgr 4>,
				 <&clkmgr 5>,
				 <&clkmgr 6>,
				 <&clkmgr 7>,
				 <&clkmgr 15>;
			clock-names = "pll_d2", "pll_d4", "mux0", "mux1",
				      "gate_sc", "gate_sc_inv", "gate_nsc",
				      "gate_nsc_inv", "pll";

			power-domains = <&scpsys MT6893_POWER_DOMAIN_CONN>;
		};

	};

	mtkfb: mtkfb@0 {
		compatible = "mediatek,mtkfb";
	};

	slbc: slbc {
		compatible = "mediatek,mtk-slbc";
		status = "enable";
	};

	mmsram@1f005000 {
		compatible = "mediatek,mmsram";
		reg = <0 0x1f005000 0 0x1000>,
			<0 0x1e000000 0 0x160000>;
		interrupts = <GIC_SPI 495 IRQ_TYPE_LEVEL_HIGH 0>;
		power-domains = <&scpsys MT6893_POWER_DOMAIN_MDP>;

		clocks = <&mdpsys CLK_MDP_APMCU_GALS>,
			<&mdpsys CLK_MDP_SMI0>, <&mdpsys CLK_MDP_SMI1>,
			<&mdpsys CLK_MDP_SMI2>,
			<&mdpsys CLK_MDP_MMSYSRAM>;
		clock-names = "mdp_apmcu_gals",
				"mdp_smi0", "mdp_smi1",
				"mdp_smi2", "mdp_mmsysram";
	};

	sound: sound {
		compatible = "mediatek,mt6885-mt6359p-sound";
		mediatek,snd_audio_dsp = <&snd_audio_dsp>;
		mediatek,headset-codec = <&accdet>;
		mediatek,platform = <&afe>;
	};

	/* feature : $enable $dl_mem $ul_mem $ref_mem $size */
	snd_audio_dsp: snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_primary = <0x5 0xffffffff 0xffffffff \
				   0xffffffff 0x30000>;
		mtk_dsp_offload = <0x1d 0xffffffff 0xffffffff \
				   0xffffffff 0x400000>;
		mtk_dsp_deep = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_playback = <0x1 0x4 0xffffffff 0x14 0x30000>;
		mtk_dsp_music = <0x1 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk_dsp_capture1 = <0x1 0xffffffff 0xd 0x13 0x20000>;
		mtk_dsp_a2dp = <0x1 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_bledl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_dataprovider = <0x0 0xffffffff 0xf 0xffffffff 0x30000>;
		mtk_dsp_call_final = <0x5 0x4 0x10 0x14 0x18000>;
		mtk_dsp_fast = <0x5 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_ktv = <0x1 0x8 0x12 0xffffffff 0x10000>;
		mtk_dsp_capture_raw = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_fm = <0x1 0xffffffff 0x10 0xffffffff 0x10000>;
		mtk_dsp_ver = <0x1>;
		swdsp_smartpa_process_enable = <0x5>;
		mtk_dsp_mem_afe = <0x1 0x40000>;
	};

	goodix_fp: fingerprint {
		compatible = "mediatek,goodix-fp";
	};

	/* feature: $enable */
	speech_usip_mem: speech_usip_mem {
		compatible = "mediatek,speech_usip_mem";
		adsp_phone_call_enh_enable = <0x3>;
	};

	mt_soc_offload_common {
		compatible = "mediatek,mt_soc_offload_common";
	};

	mtk_lpm: mtk_lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		suspend-method = "enable";

		logger-enable-states = "mcusysoff", "system_mem",
					"system_pll", "system_bus";

		irq-remain = <&edge_keypad &edge_mdwdt>,
				<&level_mali0 &level_mali1>,
				<&level_mali2 &level_mali3 &level_mali4>,
				<&level_mtk_mdla>,
				<&level_usb_host &level_ufshci>;

		resource-ctrl = <&bus26m &infra &syspll>,
				<&dram_s0 &dram_s1>;
		constraints = <&rc_bus26m &rc_syspll &rc_dram>,
				<&rc_cpu_buck_ldo>;
		spm-cond = <&spm_cond_cg &spm_cond_pll>;
		cg-shift = <0>; /* cg blocking index */
		pll-shift = <16>; /* pll blocking index */

		power-gs = <&gs_6359p &gs_6315_1 &gs_6315_2 &gs_6315_3>;

		mcusys-cnt-chk = <1>;

		cpupm_sysram: cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0 0x0011b000 0 0x500>;
		};

		mcusys_ctrl: mcusys-ctrl@0c53a000 {
			compatible = "mediatek,mcusys-ctrl";
			reg = <0 0x0c53a000 0 0x1000>;
		};

		lpm_sysram: lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0 0x0011b500 0 0x300>;
		};

		irq-remain-list {
			level_ufshci: level_ufshci {
				target = <&ufshci>;
				value = <0 0 0 0>;
			};
			edge_keypad: edge_keypad {
				target = <&keypad>;
				value = <1 0 0 0x04>;
			};
			edge_mdwdt: edge_mdwdt {
				target = <&mddriver>;
				value = <1 0 0 0x02000000>;
			};
			level_mali0: level_mali0 {
				target = <&mali>;
				value = <0 0 0 0>;
			};
			level_mali1: level_mali1 {
				target = <&mali>;
				value = <0 1 0 0>;
			};
			level_mali2: level_mali2 {
				target = <&mali>;
				value = <0 2 0 0>;
			};
			level_mali3: level_mali3 {
				target = <&mali>;
				value = <0 3 0 0>;
			};
			level_mali4: level_mali4 {
				target = <&mali>;
				value = <0 4 0 0>;
			};
			level_mtk_mdla: level_mtk_mdla {
				target = <&mtk_mdla>;
				value = <0 0 0 0>;
			};
			level_usb_host: level_usb_host {
				target = <&usb_host>;
				value = <0 0 0 0>;
			};
		};
		resource-ctrl-list {
			bus26m: bus26m {
				id = <0x00000000>;
				value = <0>;
			};
			infra: infra {
				id = <0x00000001>;
				value = <0>;
			};
			syspll: syspll {
				id = <0x00000002>;
				value = <0>;
			};
			dram_s0: dram_s0 {
				id = <0x00000003>;
				value = <0>;
			};
			dram_s1: dram_s1 {
				id = <0x00000004>;
				value = <0>;
			};
		};
		constraint-list {
			rc_bus26m: rc_bus26m {
				rc-name = "bus26m";
				id = <0x00000000>;
				value = <1>;
				cond-info = <1>;
			};
			rc_syspll: rc_syspll {
				rc-name = "syspll";
				id = <0x00000001>;
				value = <1>;
				cond-info = <1>;
			};
			rc_dram: rc_dram {
				rc-name = "dram";
				id = <0x00000002>;
				value = <1>;
				cond-info = <1>;
			};
			rc_cpu_buck_ldo: rc_cpu_buck_ldo{
				rc-name = "cpu-buck-ldo";
				id = <0x00000003>;
				value = <1>;
				cond-info = <0>;
			};
		};

		spm-cond-list {
			spm_cond_cg: spm_cond_cg {
				cg-name = "MTCMOS_0",
					"INFRA_0",
					"INFRA_1",
					"INFRA_2",
					"INFRA_3",
					"MMSYS_0",
					"MMSYS_1",
					"MMSYS_2";
			};
			spm_cond_pll: spm_cond_pll {
				pll-name = "UNIVPLL",
					"MFGPLL",
					"MSDCPLL",
					"TVPLL",
					"MMPLL",
					"USBPLL",
					"ADSPPLL",
					"APLL1",
					"APLL2",
					"APUPLL",
					"NPUPLL";
			};
		};
		/* FIXME */
		power-gs-list {
			gs_6359p: gs_6359p {
				target = <&pmic>;
				value = "mediatek,mt6359p-regulator";
			};
			gs_6315_1: gs_6315_1 {
				target = <&spmi>;
				value = "mediatek,mt6315_6-regulator";
			};
			gs_6315_2: gs_6315_2 {
				target = <&spmi>;
				value = "mediatek,mt6315_7-regulator";
			};
			gs_6315_3: gs_6315_3 {
				target = <&spmi>;
				value = "mediatek,mt6315_3-regulator";
			};
		};
	};

};

&pio {
	aud_clk_mosi_off: aud_clk_mosi_off {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO214__FUNC_GPIO214>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO215__FUNC_GPIO215>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_clk_mosi_on: aud_clk_mosi_on {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO214__FUNC_AUD_CLK_MOSI>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO215__FUNC_AUD_SYNC_MOSI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_off: aud_dat_mosi_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO216__FUNC_GPIO216>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO217__FUNC_GPIO217>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_on: aud_dat_mosi_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO216__FUNC_AUD_DAT_MOSI0>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO217__FUNC_AUD_DAT_MOSI1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_ch34_off: aud_dat_mosi_ch34_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO196__FUNC_GPIO196>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_ch34_on: aud_dat_mosi_ch34_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO196__FUNC_AUD_DAT_MOSI2>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso0_off: aud_dat_miso0_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO218__FUNC_GPIO218>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso0_on: aud_dat_miso0_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO218__FUNC_AUD_DAT_MISO0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_off: aud_dat_miso1_off {
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO219__FUNC_GPIO219>;
			input-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_on: aud_dat_miso1_on {
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO219__FUNC_AUD_DAT_MISO1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso2_off: aud_dat_miso2_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO199__FUNC_GPIO199>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso2_on: aud_dat_miso2_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO199__FUNC_AUD_DAT_MISO2>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_dat_miso_off: vow_dat_miso_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO218__FUNC_GPIO218>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_dat_miso_on: vow_dat_miso_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO218__FUNC_VOW_DAT_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_clk_miso_off: vow_clk_miso_off {
		pins_cmd3_dat {
			pinmux = <PINMUX_GPIO219__FUNC_GPIO219>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_clk_miso_on: vow_clk_miso_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO219__FUNC_VOW_CLK_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_nle_mosi_off: aud_nle_mosi_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO197__FUNC_GPIO197>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO198__FUNC_GPIO198>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_nle_mosi_on: aud_nle_mosi_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO197__FUNC_AUD_NLE_MOSI1>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO198__FUNC_AUD_NLE_MOSI0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2s0_off: aud_gpio_i2s0_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO34__FUNC_GPIO34>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2s0_on: aud_gpio_i2s0_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO34__FUNC_I2S0_DI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2s3_off: aud_gpio_i2s3_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO32__FUNC_GPIO32>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO33__FUNC_GPIO33>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd3_dat {
			pinmux = <PINMUX_GPIO35__FUNC_GPIO35>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2s3_on: aud_gpio_i2s3_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO32__FUNC_I2S3_BCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO33__FUNC_I2S3_LRCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd3_dat {
			pinmux = <PINMUX_GPIO35__FUNC_I2S3_DO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
};

#include "trusty.dtsi"
