// Seed: 3657735561
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply0 id_5
);
  wire id_7;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd18
) (
    input  wor  id_0,
    input  wor  id_1,
    input  wire _id_2,
    input  tri0 id_3,
    input  tri  id_4
    , id_10,
    output wand id_5,
    input  wand id_6,
    output tri1 id_7,
    input  tri0 id_8
);
  logic [id_2 : ~  1 'b0] id_11;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_7,
      id_8,
      id_4,
      id_0
  );
endmodule
