Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb  5 10:39:00 2024
| Host         : ERICPREBYS41E4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          3           
TIMING-18  Warning   Missing input or output delay  65          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.567       -7.588                      4                  224        0.179        0.000                      0                  224        4.500        0.000                       0                   117  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -2.567       -7.588                      4                  224        0.179        0.000                      0                  224        4.500        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            4  Failing Endpoints,  Worst Slack       -2.567ns,  Total Violation       -7.588ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.567ns  (required time - arrival time)
  Source:                 c1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/nibble_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.461ns  (logic 5.397ns (43.312%)  route 7.064ns (56.688%))
  Logic Levels:           20  (CARRY4=10 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.208    c1/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  c1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  c1/counter_reg[1]/Q
                         net (fo=11, routed)          0.561     6.225    c1/counter[1]
    SLICE_X62Y88         LUT3 (Prop_lut3_I2_O)        0.124     6.349 r  c1/dig20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.349    h1/dig20__40_carry_1[1]
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.899 r  h1/dig20_carry/CO[3]
                         net (fo=1, routed)           0.000     6.899    h1/dig20_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  h1/dig20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.013    h1/dig20_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.252 r  h1/dig20_carry__1/O[2]
                         net (fo=3, routed)           0.440     7.692    c1/dig20__40_carry__1_i_6_0[2]
    SLICE_X65Y91         LUT6 (Prop_lut6_I2_O)        0.302     7.994 r  c1/dig20__40_carry__1_i_10/O
                         net (fo=3, routed)           0.428     8.422    c1/dig20__40_carry__1_i_10_n_0
    SLICE_X65Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.546 r  c1/dig20__40_carry__1_i_2/O
                         net (fo=1, routed)           0.627     9.173    h1/dig20__40_carry__2_0[2]
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.571 r  h1/dig20__40_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.571    h1/dig20__40_carry__1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.810 r  h1/dig20__40_carry__2/O[2]
                         net (fo=15, routed)          0.779    10.589    h1/dig20__40_carry__2_i_8[0]
    SLICE_X62Y92         LUT3 (Prop_lut3_I2_O)        0.302    10.891 r  h1/dig20__94_carry_i_1/O
                         net (fo=1, routed)           0.356    11.247    h1/dig20__94_carry_i_1_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.643 r  h1/dig20__94_carry/CO[3]
                         net (fo=1, routed)           0.000    11.643    h1/dig20__94_carry_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.862 r  h1/dig20__94_carry__0/O[0]
                         net (fo=3, routed)           0.664    12.526    h1/dig20__94_carry__0_i_8_0[0]
    SLICE_X57Y93         LUT4 (Prop_lut4_I0_O)        0.295    12.821 r  h1/dig20__124_carry__0_i_1/O
                         net (fo=1, routed)           0.420    13.240    h1/dig20__124_carry__0_i_1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.625 r  h1/dig20__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.625    h1/dig20__124_carry__0_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  h1/dig20__124_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.739    h1/dig20__124_carry__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.010 r  h1/dig20__124_carry__2/CO[0]
                         net (fo=5, routed)           0.527    14.537    h1/dig20__124_carry__2_i_1[0]
    SLICE_X58Y96         LUT6 (Prop_lut6_I4_O)        0.373    14.910 r  h1/nibble[3]_i_45_comp/O
                         net (fo=4, routed)           0.325    15.235    c1/nibble[3]_i_18_1
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124    15.359 r  c1/nibble[3]_i_32/O
                         net (fo=3, routed)           0.910    16.269    h1/nibble[3]_i_7_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I1_O)        0.124    16.393 r  h1/nibble[3]_i_18/O
                         net (fo=4, routed)           0.615    17.008    h1/nibble[3]_i_18_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124    17.132 r  h1/nibble[2]_i_2/O
                         net (fo=2, routed)           0.413    17.545    h1/nibble[2]_i_2_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124    17.669 r  h1/nibble[2]_i_1/O
                         net (fo=1, routed)           0.000    17.669    f1/D[2]
    SLICE_X55Y97         FDRE                                         r  f1/nibble_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.443    14.847    f1/clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  f1/nibble_reg[2]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y97         FDRE (Setup_fdre_C_D)        0.032    15.102    f1/nibble_reg[2]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -17.669    
  -------------------------------------------------------------------
                         slack                                 -2.567    

Slack (VIOLATED) :        -2.459ns  (required time - arrival time)
  Source:                 c1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/nibble_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.353ns  (logic 5.397ns (43.690%)  route 6.956ns (56.310%))
  Logic Levels:           20  (CARRY4=10 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.208    c1/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  c1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  c1/counter_reg[1]/Q
                         net (fo=11, routed)          0.561     6.225    c1/counter[1]
    SLICE_X62Y88         LUT3 (Prop_lut3_I2_O)        0.124     6.349 r  c1/dig20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.349    h1/dig20__40_carry_1[1]
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.899 r  h1/dig20_carry/CO[3]
                         net (fo=1, routed)           0.000     6.899    h1/dig20_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  h1/dig20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.013    h1/dig20_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.252 r  h1/dig20_carry__1/O[2]
                         net (fo=3, routed)           0.440     7.692    c1/dig20__40_carry__1_i_6_0[2]
    SLICE_X65Y91         LUT6 (Prop_lut6_I2_O)        0.302     7.994 r  c1/dig20__40_carry__1_i_10/O
                         net (fo=3, routed)           0.428     8.422    c1/dig20__40_carry__1_i_10_n_0
    SLICE_X65Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.546 r  c1/dig20__40_carry__1_i_2/O
                         net (fo=1, routed)           0.627     9.173    h1/dig20__40_carry__2_0[2]
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.571 r  h1/dig20__40_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.571    h1/dig20__40_carry__1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.810 r  h1/dig20__40_carry__2/O[2]
                         net (fo=15, routed)          0.779    10.589    h1/dig20__40_carry__2_i_8[0]
    SLICE_X62Y92         LUT3 (Prop_lut3_I2_O)        0.302    10.891 r  h1/dig20__94_carry_i_1/O
                         net (fo=1, routed)           0.356    11.247    h1/dig20__94_carry_i_1_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.643 r  h1/dig20__94_carry/CO[3]
                         net (fo=1, routed)           0.000    11.643    h1/dig20__94_carry_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.862 r  h1/dig20__94_carry__0/O[0]
                         net (fo=3, routed)           0.664    12.526    h1/dig20__94_carry__0_i_8_0[0]
    SLICE_X57Y93         LUT4 (Prop_lut4_I0_O)        0.295    12.821 r  h1/dig20__124_carry__0_i_1/O
                         net (fo=1, routed)           0.420    13.240    h1/dig20__124_carry__0_i_1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.625 r  h1/dig20__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.625    h1/dig20__124_carry__0_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  h1/dig20__124_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.739    h1/dig20__124_carry__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.010 r  h1/dig20__124_carry__2/CO[0]
                         net (fo=5, routed)           0.527    14.537    h1/dig20__124_carry__2_i_1[0]
    SLICE_X58Y96         LUT6 (Prop_lut6_I4_O)        0.373    14.910 r  h1/nibble[3]_i_45_comp/O
                         net (fo=4, routed)           0.325    15.235    c1/nibble[3]_i_18_1
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124    15.359 r  c1/nibble[3]_i_32/O
                         net (fo=3, routed)           0.910    16.269    h1/nibble[3]_i_7_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I1_O)        0.124    16.393 r  h1/nibble[3]_i_18/O
                         net (fo=4, routed)           0.657    17.050    h1/nibble[3]_i_18_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I0_O)        0.124    17.174 r  h1/nibble[3]_i_6/O
                         net (fo=1, routed)           0.263    17.437    h1/nibble[3]_i_6_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I4_O)        0.124    17.561 r  h1/nibble[3]_i_1/O
                         net (fo=1, routed)           0.000    17.561    f1/D[3]
    SLICE_X57Y97         FDRE                                         r  f1/nibble_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.444    14.848    f1/clk_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  f1/nibble_reg[3]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X57Y97         FDRE (Setup_fdre_C_D)        0.031    15.102    f1/nibble_reg[3]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -17.561    
  -------------------------------------------------------------------
                         slack                                 -2.459    

Slack (VIOLATED) :        -2.431ns  (required time - arrival time)
  Source:                 c1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/nibble_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.324ns  (logic 5.397ns (43.793%)  route 6.927ns (56.207%))
  Logic Levels:           20  (CARRY4=10 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.208    c1/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  c1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  c1/counter_reg[1]/Q
                         net (fo=11, routed)          0.561     6.225    c1/counter[1]
    SLICE_X62Y88         LUT3 (Prop_lut3_I2_O)        0.124     6.349 r  c1/dig20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.349    h1/dig20__40_carry_1[1]
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.899 r  h1/dig20_carry/CO[3]
                         net (fo=1, routed)           0.000     6.899    h1/dig20_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  h1/dig20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.013    h1/dig20_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.252 r  h1/dig20_carry__1/O[2]
                         net (fo=3, routed)           0.440     7.692    c1/dig20__40_carry__1_i_6_0[2]
    SLICE_X65Y91         LUT6 (Prop_lut6_I2_O)        0.302     7.994 r  c1/dig20__40_carry__1_i_10/O
                         net (fo=3, routed)           0.428     8.422    c1/dig20__40_carry__1_i_10_n_0
    SLICE_X65Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.546 r  c1/dig20__40_carry__1_i_2/O
                         net (fo=1, routed)           0.627     9.173    h1/dig20__40_carry__2_0[2]
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.571 r  h1/dig20__40_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.571    h1/dig20__40_carry__1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.810 r  h1/dig20__40_carry__2/O[2]
                         net (fo=15, routed)          0.779    10.589    h1/dig20__40_carry__2_i_8[0]
    SLICE_X62Y92         LUT3 (Prop_lut3_I2_O)        0.302    10.891 r  h1/dig20__94_carry_i_1/O
                         net (fo=1, routed)           0.356    11.247    h1/dig20__94_carry_i_1_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.643 r  h1/dig20__94_carry/CO[3]
                         net (fo=1, routed)           0.000    11.643    h1/dig20__94_carry_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.862 r  h1/dig20__94_carry__0/O[0]
                         net (fo=3, routed)           0.664    12.526    h1/dig20__94_carry__0_i_8_0[0]
    SLICE_X57Y93         LUT4 (Prop_lut4_I0_O)        0.295    12.821 r  h1/dig20__124_carry__0_i_1/O
                         net (fo=1, routed)           0.420    13.240    h1/dig20__124_carry__0_i_1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.625 r  h1/dig20__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.625    h1/dig20__124_carry__0_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  h1/dig20__124_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.739    h1/dig20__124_carry__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.010 r  h1/dig20__124_carry__2/CO[0]
                         net (fo=5, routed)           0.527    14.537    h1/dig20__124_carry__2_i_1[0]
    SLICE_X58Y96         LUT6 (Prop_lut6_I4_O)        0.373    14.910 r  h1/nibble[3]_i_45_comp/O
                         net (fo=4, routed)           0.325    15.235    c1/nibble[3]_i_18_1
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124    15.359 r  c1/nibble[3]_i_32/O
                         net (fo=3, routed)           0.910    16.269    h1/nibble[3]_i_7_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I1_O)        0.124    16.393 r  h1/nibble[3]_i_18/O
                         net (fo=4, routed)           0.615    17.008    h1/nibble[3]_i_18_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124    17.132 r  h1/nibble[2]_i_2/O
                         net (fo=2, routed)           0.276    17.408    h1/nibble[2]_i_2_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124    17.532 r  h1/nibble[1]_i_1/O
                         net (fo=1, routed)           0.000    17.532    f1/D[1]
    SLICE_X55Y97         FDRE                                         r  f1/nibble_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.443    14.847    f1/clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  f1/nibble_reg[1]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y97         FDRE (Setup_fdre_C_D)        0.031    15.101    f1/nibble_reg[1]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -17.532    
  -------------------------------------------------------------------
                         slack                                 -2.431    

Slack (VIOLATED) :        -0.130ns  (required time - arrival time)
  Source:                 c1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/nibble_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 5.025ns (49.819%)  route 5.061ns (50.181%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.208    c1/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  c1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  c1/counter_reg[1]/Q
                         net (fo=11, routed)          0.561     6.225    c1/counter[1]
    SLICE_X62Y88         LUT3 (Prop_lut3_I2_O)        0.124     6.349 r  c1/dig20_carry_i_4/O
                         net (fo=1, routed)           0.000     6.349    h1/dig20__40_carry_1[1]
    SLICE_X62Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.899 r  h1/dig20_carry/CO[3]
                         net (fo=1, routed)           0.000     6.899    h1/dig20_carry_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  h1/dig20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.013    h1/dig20_carry__0_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.252 r  h1/dig20_carry__1/O[2]
                         net (fo=3, routed)           0.440     7.692    c1/dig20__40_carry__1_i_6_0[2]
    SLICE_X65Y91         LUT6 (Prop_lut6_I2_O)        0.302     7.994 r  c1/dig20__40_carry__1_i_10/O
                         net (fo=3, routed)           0.428     8.422    c1/dig20__40_carry__1_i_10_n_0
    SLICE_X65Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.546 r  c1/dig20__40_carry__1_i_2/O
                         net (fo=1, routed)           0.627     9.173    h1/dig20__40_carry__2_0[2]
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.571 r  h1/dig20__40_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.571    h1/dig20__40_carry__1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.810 r  h1/dig20__40_carry__2/O[2]
                         net (fo=15, routed)          0.779    10.589    h1/dig20__40_carry__2_i_8[0]
    SLICE_X62Y92         LUT3 (Prop_lut3_I2_O)        0.302    10.891 r  h1/dig20__94_carry_i_1/O
                         net (fo=1, routed)           0.356    11.247    h1/dig20__94_carry_i_1_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.643 r  h1/dig20__94_carry/CO[3]
                         net (fo=1, routed)           0.000    11.643    h1/dig20__94_carry_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.862 r  h1/dig20__94_carry__0/O[0]
                         net (fo=3, routed)           0.664    12.526    h1/dig20__94_carry__0_i_8_0[0]
    SLICE_X57Y93         LUT4 (Prop_lut4_I0_O)        0.295    12.821 r  h1/dig20__124_carry__0_i_1/O
                         net (fo=1, routed)           0.420    13.240    h1/dig20__124_carry__0_i_1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.625 r  h1/dig20__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.625    h1/dig20__124_carry__0_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  h1/dig20__124_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.739    h1/dig20__124_carry__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.010 r  h1/dig20__124_carry__2/CO[0]
                         net (fo=5, routed)           0.338    14.348    c1/nibble_reg[0][0]
    SLICE_X58Y96         LUT2 (Prop_lut2_I0_O)        0.373    14.721 r  c1/nibble[0]_i_3/O
                         net (fo=2, routed)           0.449    15.170    h1/nibble_reg[0]_2
    SLICE_X58Y97         LUT5 (Prop_lut5_I2_O)        0.124    15.294 r  h1/nibble[0]_i_1/O
                         net (fo=1, routed)           0.000    15.294    f1/D[0]
    SLICE_X58Y97         FDRE                                         r  f1/nibble_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509    14.913    f1/clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  f1/nibble_reg[0]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X58Y97         FDRE (Setup_fdre_C_D)        0.029    15.165    f1/nibble_reg[0]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 c1/set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 2.420ns (28.624%)  route 6.035ns (71.376%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.208    c1/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  c1/set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  c1/set_reg/Q
                         net (fo=49, routed)          1.397     7.061    da/set
    SLICE_X59Y87         LUT3 (Prop_lut3_I2_O)        0.124     7.185 r  da/delay_counter[0]_i_13/O
                         net (fo=1, routed)           0.385     7.570    da/delay_counter0_out[0]
    SLICE_X58Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.150 r  da/delay_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.150    da/delay_counter_reg[0]_i_5_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  da/delay_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.264    da/delay_counter_reg[0]_i_18_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.503 r  da/delay_counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           1.035     9.538    da/p_0_in[11]
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.302     9.840 r  da/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.957    10.797    da/delay_counter[0]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.921 r  da/delay_counter[0]_i_1/O
                         net (fo=24, routed)          1.576    12.497    da/busy1
    SLICE_X55Y87         LUT4 (Prop_lut4_I1_O)        0.154    12.651 r  da/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.495    13.146    da/FSM_onehot_state[4]_i_2_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I1_O)        0.327    13.473 r  da/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.190    13.663    da/FSM_onehot_state[4]_i_1_n_0
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.438    14.842    da/clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X54Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.896    da/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 c1/set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 2.420ns (28.624%)  route 6.035ns (71.376%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.208    c1/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  c1/set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  c1/set_reg/Q
                         net (fo=49, routed)          1.397     7.061    da/set
    SLICE_X59Y87         LUT3 (Prop_lut3_I2_O)        0.124     7.185 r  da/delay_counter[0]_i_13/O
                         net (fo=1, routed)           0.385     7.570    da/delay_counter0_out[0]
    SLICE_X58Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.150 r  da/delay_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.150    da/delay_counter_reg[0]_i_5_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  da/delay_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.264    da/delay_counter_reg[0]_i_18_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.503 r  da/delay_counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           1.035     9.538    da/p_0_in[11]
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.302     9.840 r  da/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.957    10.797    da/delay_counter[0]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.921 r  da/delay_counter[0]_i_1/O
                         net (fo=24, routed)          1.576    12.497    da/busy1
    SLICE_X55Y87         LUT4 (Prop_lut4_I1_O)        0.154    12.651 r  da/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.495    13.146    da/FSM_onehot_state[4]_i_2_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I1_O)        0.327    13.473 r  da/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.190    13.663    da/FSM_onehot_state[4]_i_1_n_0
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.438    14.842    da/clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X54Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.896    da/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 c1/set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 2.420ns (28.624%)  route 6.035ns (71.376%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.208    c1/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  c1/set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  c1/set_reg/Q
                         net (fo=49, routed)          1.397     7.061    da/set
    SLICE_X59Y87         LUT3 (Prop_lut3_I2_O)        0.124     7.185 r  da/delay_counter[0]_i_13/O
                         net (fo=1, routed)           0.385     7.570    da/delay_counter0_out[0]
    SLICE_X58Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.150 r  da/delay_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.150    da/delay_counter_reg[0]_i_5_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  da/delay_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.264    da/delay_counter_reg[0]_i_18_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.503 r  da/delay_counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           1.035     9.538    da/p_0_in[11]
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.302     9.840 r  da/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.957    10.797    da/delay_counter[0]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.921 r  da/delay_counter[0]_i_1/O
                         net (fo=24, routed)          1.576    12.497    da/busy1
    SLICE_X55Y87         LUT4 (Prop_lut4_I1_O)        0.154    12.651 r  da/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.495    13.146    da/FSM_onehot_state[4]_i_2_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I1_O)        0.327    13.473 r  da/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.190    13.663    da/FSM_onehot_state[4]_i_1_n_0
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.438    14.842    da/clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X54Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.896    da/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 c1/set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 2.420ns (28.624%)  route 6.035ns (71.376%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.208    c1/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  c1/set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  c1/set_reg/Q
                         net (fo=49, routed)          1.397     7.061    da/set
    SLICE_X59Y87         LUT3 (Prop_lut3_I2_O)        0.124     7.185 r  da/delay_counter[0]_i_13/O
                         net (fo=1, routed)           0.385     7.570    da/delay_counter0_out[0]
    SLICE_X58Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.150 r  da/delay_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.150    da/delay_counter_reg[0]_i_5_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  da/delay_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.264    da/delay_counter_reg[0]_i_18_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.503 r  da/delay_counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           1.035     9.538    da/p_0_in[11]
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.302     9.840 r  da/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.957    10.797    da/delay_counter[0]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.921 r  da/delay_counter[0]_i_1/O
                         net (fo=24, routed)          1.576    12.497    da/busy1
    SLICE_X55Y87         LUT4 (Prop_lut4_I1_O)        0.154    12.651 r  da/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.495    13.146    da/FSM_onehot_state[4]_i_2_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I1_O)        0.327    13.473 r  da/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.190    13.663    da/FSM_onehot_state[4]_i_1_n_0
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.438    14.842    da/clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X54Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.896    da/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 c1/set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 2.420ns (28.624%)  route 6.035ns (71.376%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.208    c1/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  c1/set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  c1/set_reg/Q
                         net (fo=49, routed)          1.397     7.061    da/set
    SLICE_X59Y87         LUT3 (Prop_lut3_I2_O)        0.124     7.185 r  da/delay_counter[0]_i_13/O
                         net (fo=1, routed)           0.385     7.570    da/delay_counter0_out[0]
    SLICE_X58Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.150 r  da/delay_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.150    da/delay_counter_reg[0]_i_5_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  da/delay_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.264    da/delay_counter_reg[0]_i_18_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.503 r  da/delay_counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           1.035     9.538    da/p_0_in[11]
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.302     9.840 r  da/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.957    10.797    da/delay_counter[0]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.921 r  da/delay_counter[0]_i_1/O
                         net (fo=24, routed)          1.576    12.497    da/busy1
    SLICE_X55Y87         LUT4 (Prop_lut4_I1_O)        0.154    12.651 r  da/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.495    13.146    da/FSM_onehot_state[4]_i_2_n_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I1_O)        0.327    13.473 r  da/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.190    13.663    da/FSM_onehot_state[4]_i_1_n_0
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.438    14.842    da/clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X54Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.896    da/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 c1/set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/cs_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 2.089ns (28.183%)  route 5.323ns (71.817%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.208    c1/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  c1/set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  c1/set_reg/Q
                         net (fo=49, routed)          1.397     7.061    da/set
    SLICE_X59Y87         LUT3 (Prop_lut3_I2_O)        0.124     7.185 r  da/delay_counter[0]_i_13/O
                         net (fo=1, routed)           0.385     7.570    da/delay_counter0_out[0]
    SLICE_X58Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.150 r  da/delay_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.150    da/delay_counter_reg[0]_i_5_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.264 r  da/delay_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.264    da/delay_counter_reg[0]_i_18_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.503 r  da/delay_counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           1.035     9.538    da/p_0_in[11]
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.302     9.840 r  da/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.957    10.797    da/delay_counter[0]_i_4_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.921 r  da/delay_counter[0]_i_1/O
                         net (fo=24, routed)          1.025    11.946    da/busy1
    SLICE_X54Y87         LUT3 (Prop_lut3_I2_O)        0.150    12.096 r  da/cs_i_1/O
                         net (fo=1, routed)           0.524    12.620    da/cs3_out
    SLICE_X55Y86         FDRE                                         r  da/cs_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.437    14.841    da/clk_IBUF_BUFG
    SLICE_X55Y86         FDRE                                         r  da/cs_reg/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y86         FDRE (Setup_fdre_C_CE)      -0.429    14.635    da/cs_reg
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  2.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 da/bit_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/sdin_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.754%)  route 0.148ns (44.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.562     1.506    da/clk_IBUF_BUFG
    SLICE_X55Y88         FDRE                                         r  da/bit_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  da/bit_index_reg[3]/Q
                         net (fo=5, routed)           0.148     1.794    c1/Q[3]
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  c1/sdin_i_2/O
                         net (fo=1, routed)           0.000     1.839    da/sdin_reg_0
    SLICE_X56Y87         FDRE                                         r  da/sdin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.830     2.020    da/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  da/sdin_reg/C
                         clock pessimism             -0.480     1.541    
    SLICE_X56Y87         FDRE (Hold_fdre_C_D)         0.120     1.661    da/sdin_reg
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 da/dac_register_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/dac_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.564     1.508    da/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  da/dac_register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  da/dac_register_reg[6]/Q
                         net (fo=1, routed)           0.137     1.809    c1/dac_register_reg[11][6]
    SLICE_X56Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  c1/dac_register[6]_i_1/O
                         net (fo=2, routed)           0.000     1.854    da/D[6]
    SLICE_X56Y89         FDRE                                         r  da/dac_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.832     2.022    da/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  da/dac_register_reg[6]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X56Y89         FDRE (Hold_fdre_C_D)         0.121     1.629    da/dac_register_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 f1/hold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/hold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.559     1.503    f1/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  f1/hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  f1/hold_reg[4]/Q
                         net (fo=4, routed)           0.101     1.752    f1/hold_reg[4]
    SLICE_X54Y83         LUT6 (Prop_lut6_I5_O)        0.098     1.850 r  f1/hold[5]_i_1/O
                         net (fo=1, routed)           0.000     1.850    f1/p_0_in[5]
    SLICE_X54Y83         FDRE                                         r  f1/hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.827     2.017    f1/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  f1/hold_reg[5]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.121     1.624    f1/hold_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 da/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.562     1.506    da/clk_IBUF_BUFG
    SLICE_X55Y88         FDRE                                         r  da/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  da/bit_index_reg[1]/Q
                         net (fo=10, routed)          0.099     1.733    da/bit_index_reg[3]_0[1]
    SLICE_X55Y88         LUT4 (Prop_lut4_I0_O)        0.099     1.832 r  da/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    da/bit_index[2]_i_1_n_0
    SLICE_X55Y88         FDRE                                         r  da/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.832     2.022    da/clk_IBUF_BUFG
    SLICE_X55Y88         FDRE                                         r  da/bit_index_reg[2]/C
                         clock pessimism             -0.517     1.506    
    SLICE_X55Y88         FDRE (Hold_fdre_C_D)         0.092     1.598    da/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 da/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.518%)  route 0.131ns (38.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.561     1.505    da/clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  da/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.131     1.800    da/Q[0]
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  da/busy_i_1/O
                         net (fo=1, routed)           0.000     1.845    da/busy_i_1_n_0
    SLICE_X55Y87         FDRE                                         r  da/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.830     2.020    da/clk_IBUF_BUFG
    SLICE_X55Y87         FDRE                                         r  da/busy_reg/C
                         clock pessimism             -0.503     1.518    
    SLICE_X55Y87         FDRE (Hold_fdre_C_D)         0.092     1.610    da/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 da/dac_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/dac_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.318%)  route 0.149ns (41.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.564     1.508    da/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  da/dac_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  da/dac_register_reg[5]/Q
                         net (fo=1, routed)           0.149     1.821    c1/dac_register_reg[11][5]
    SLICE_X56Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.866 r  c1/dac_register[5]_i_1/O
                         net (fo=2, routed)           0.000     1.866    da/D[5]
    SLICE_X56Y89         FDRE                                         r  da/dac_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.832     2.022    da/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  da/dac_register_reg[5]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X56Y89         FDRE (Hold_fdre_C_D)         0.121     1.629    da/dac_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 da/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.805%)  route 0.135ns (45.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.561     1.505    da/clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  da/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.135     1.804    da/FSM_onehot_state_reg_n_0_[4]
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.830     2.020    da/clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.060     1.565    da/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 da/dac_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/dac_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.564     1.508    da/clk_IBUF_BUFG
    SLICE_X57Y89         FDRE                                         r  da/dac_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  da/dac_register_reg[0]/Q
                         net (fo=1, routed)           0.156     1.805    c1/dac_register_reg[11][0]
    SLICE_X57Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  c1/dac_register[0]_i_1/O
                         net (fo=2, routed)           0.000     1.850    da/D[0]
    SLICE_X57Y89         FDRE                                         r  da/dac_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.832     2.022    da/clk_IBUF_BUFG
    SLICE_X57Y89         FDRE                                         r  da/dac_register_reg[0]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X57Y89         FDRE (Hold_fdre_C_D)         0.091     1.599    da/dac_register_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 da/dac_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/dac_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.564     1.508    da/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  da/dac_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  da/dac_register_reg[3]/Q
                         net (fo=1, routed)           0.163     1.835    c1/dac_register_reg[11][3]
    SLICE_X56Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  c1/dac_register[3]_i_1/O
                         net (fo=2, routed)           0.000     1.880    da/D[3]
    SLICE_X56Y89         FDRE                                         r  da/dac_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.832     2.022    da/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  da/dac_register_reg[3]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X56Y89         FDRE (Hold_fdre_C_D)         0.120     1.628    da/dac_register_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 da/bit_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.427%)  route 0.206ns (52.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.562     1.506    da/clk_IBUF_BUFG
    SLICE_X55Y88         FDRE                                         r  da/bit_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  da/bit_index_reg[3]/Q
                         net (fo=5, routed)           0.206     1.853    da/bit_index_reg[3]_0[3]
    SLICE_X54Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.898 r  da/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    da/FSM_onehot_state[1]_i_1_n_0
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.830     2.020    da/clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  da/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.120     1.640    da/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88   c1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y88   c1/counter_reg[0]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91   c1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y91   c1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89   c1/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y88   c1/counter_reg[1]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89   c1/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y88   c1/counter_reg[2]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91   c1/counter_reg[2]_replica_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   c1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   c1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   c1/counter_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   c1/counter_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   c1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   c1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y91   c1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y91   c1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   c1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   c1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   c1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   c1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   c1/counter_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   c1/counter_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   c1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   c1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y91   c1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y91   c1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   c1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   c1/counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.087ns  (logic 5.137ns (36.464%)  route 8.950ns (63.536%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         5.387     6.850    c1/io_led_OBUF[1]
    SLICE_X65Y92         LUT3 (Prop_lut3_I1_O)        0.124     6.974 r  c1/io_led_OBUF[9]_inst_i_1/O
                         net (fo=22, routed)          3.564    10.538    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    14.087 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.087    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.498ns  (logic 5.135ns (38.045%)  route 8.362ns (61.955%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         5.520     6.983    c1/io_led_OBUF[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.107 r  c1/io_led_OBUF[8]_inst_i_1/O
                         net (fo=20, routed)          2.843     9.950    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    13.498 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.498    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.633ns  (logic 5.137ns (40.667%)  route 7.496ns (59.333%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         5.237     6.700    c1/io_led_OBUF[1]
    SLICE_X64Y92         LUT3 (Prop_lut3_I1_O)        0.124     6.824 r  c1/io_led_OBUF[10]_inst_i_1/O
                         net (fo=12, routed)          2.259     9.083    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    12.633 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.633    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.669ns  (logic 5.039ns (43.180%)  route 6.631ns (56.820%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           6.631     8.167    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    11.669 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.669    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.644ns  (logic 5.138ns (44.126%)  route 6.506ns (55.874%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         4.630     6.094    c1/io_led_OBUF[1]
    SLICE_X62Y93         LUT3 (Prop_lut3_I1_O)        0.124     6.218 r  c1/io_led_OBUF[4]_inst_i_1/O
                         net (fo=14, routed)          1.876     8.094    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    11.644 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.644    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.459ns  (logic 5.129ns (44.763%)  route 6.330ns (55.237%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         3.451     4.915    c1/io_led_OBUF[1]
    SLICE_X60Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.039 r  c1/io_led_OBUF[7]_inst_i_1/O
                         net (fo=20, routed)          2.878     7.917    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    11.459 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.459    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.128ns  (logic 5.129ns (46.089%)  route 5.999ns (53.911%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         3.300     4.764    c1/io_led_OBUF[1]
    SLICE_X60Y92         LUT3 (Prop_lut3_I1_O)        0.124     4.888 r  c1/io_led_OBUF[6]_inst_i_1/O
                         net (fo=20, routed)          2.699     7.587    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.541    11.128 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.128    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.840ns  (logic 5.146ns (47.476%)  route 5.693ns (52.524%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         3.470     4.934    c1/io_led_OBUF[1]
    SLICE_X60Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.058 r  c1/io_led_OBUF[11]_inst_i_1/O
                         net (fo=17, routed)          2.223     7.281    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    10.840 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.840    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.699ns  (logic 5.137ns (48.014%)  route 5.562ns (51.986%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         3.421     4.884    c1/io_led_OBUF[1]
    SLICE_X65Y90         LUT3 (Prop_lut3_I1_O)        0.124     5.008 r  c1/io_led_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.142     7.150    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    10.699 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.699    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.453ns  (logic 5.138ns (49.160%)  route 5.314ns (50.840%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         2.950     4.413    c1/io_led_OBUF[1]
    SLICE_X61Y88         LUT3 (Prop_lut3_I1_O)        0.124     4.537 r  c1/io_led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          2.364     6.902    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    10.453 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.453    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.451ns (79.280%)  route 0.379ns (20.720%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=15, routed)          0.379     0.600    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.830 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     1.830    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.471ns (79.942%)  route 0.369ns (20.058%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=1, routed)           0.369     0.613    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     1.840 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.840    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.464ns (79.352%)  route 0.381ns (20.648%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         0.381     0.613    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.845 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     1.845    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.477ns (80.006%)  route 0.369ns (19.994%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=1, routed)           0.369     0.623    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     1.846 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.846    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.480ns (80.041%)  route 0.369ns (19.959%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=1, routed)           0.369     0.623    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     1.849 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.849    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.480ns (80.043%)  route 0.369ns (19.957%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=1, routed)           0.369     0.626    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     1.849 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     1.849    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.469ns (78.839%)  route 0.394ns (21.161%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=1, routed)           0.394     0.634    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     1.864 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     1.864    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.477ns (78.930%)  route 0.394ns (21.070%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=1, routed)           0.394     0.637    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     1.872 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     1.872    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[12]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.507ns (80.327%)  route 0.369ns (19.673%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[12] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[12]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_dip_IBUF[12]_inst/O
                         net (fo=1, routed)           0.369     0.631    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     1.876 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.876    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[13]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.517ns (80.433%)  route 0.369ns (19.567%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[13] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[13]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  io_dip_IBUF[13]_inst/O
                         net (fo=1, routed)           0.369     0.632    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     1.886 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.886    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 f1/nibble_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.650ns  (logic 4.384ns (37.631%)  route 7.266ns (62.369%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.626     5.210    f1/clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  f1/nibble_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  f1/nibble_reg[0]/Q
                         net (fo=7, routed)           1.323     6.989    f1/hex7segment/Q[0]
    SLICE_X53Y94         LUT4 (Prop_lut4_I2_O)        0.154     7.143 r  f1/hex7segment/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.943    13.086    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.774    16.860 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.860    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/nibble_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.451ns  (logic 4.159ns (36.316%)  route 7.293ns (63.684%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.626     5.210    f1/clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  f1/nibble_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  f1/nibble_reg[0]/Q
                         net (fo=7, routed)           1.323     6.989    f1/hex7segment/Q[0]
    SLICE_X53Y94         LUT4 (Prop_lut4_I3_O)        0.124     7.113 r  f1/hex7segment/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.969    13.083    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    16.661 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.661    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/nibble_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.460ns  (logic 4.395ns (38.350%)  route 7.065ns (61.650%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.144    f1/clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  f1/nibble_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  f1/nibble_reg[2]/Q
                         net (fo=7, routed)           1.232     6.832    f1/hex7segment/Q[2]
    SLICE_X53Y94         LUT4 (Prop_lut4_I1_O)        0.152     6.984 r  f1/hex7segment/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.833    12.817    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.787    16.604 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.604    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/nibble_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.340ns  (logic 4.374ns (38.573%)  route 6.966ns (61.427%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.144    f1/clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  f1/nibble_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  f1/nibble_reg[2]/Q
                         net (fo=7, routed)           1.233     6.833    f1/hex7segment/Q[2]
    SLICE_X53Y94         LUT4 (Prop_lut4_I1_O)        0.152     6.985 r  f1/hex7segment/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.733    12.718    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.766    16.484 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.484    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/nibble_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.144ns  (logic 4.149ns (37.228%)  route 6.995ns (62.772%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.144    f1/clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  f1/nibble_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  f1/nibble_reg[1]/Q
                         net (fo=7, routed)           1.052     6.652    f1/hex7segment/Q[1]
    SLICE_X53Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.776 r  f1/hex7segment/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.943    12.719    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    16.288 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.288    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/nibble_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.954ns  (logic 4.148ns (37.866%)  route 6.806ns (62.134%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.144    f1/clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  f1/nibble_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  f1/nibble_reg[2]/Q
                         net (fo=7, routed)           1.232     6.832    f1/hex7segment/Q[2]
    SLICE_X53Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  f1/hex7segment/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.575    12.530    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    16.098 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.098    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/nibble_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.849ns  (logic 4.148ns (38.233%)  route 6.701ns (61.767%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.144    f1/clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  f1/nibble_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  f1/nibble_reg[2]/Q
                         net (fo=7, routed)           1.233     6.833    f1/hex7segment/Q[2]
    SLICE_X53Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.957 r  f1/hex7segment/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.468    12.425    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    15.993 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.993    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/sel_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.664ns  (logic 4.157ns (43.014%)  route 5.507ns (56.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.558     5.142    f1/clk_IBUF_BUFG
    SLICE_X55Y91         FDSE                                         r  f1/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDSE (Prop_fdse_C_Q)         0.419     5.561 r  f1/sel_reg[2]/Q
                         net (fo=1, routed)           5.507    11.068    io_sel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.738    14.806 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.806    io_sel[2]
    N9                                                                r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/sel_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.572ns  (logic 4.032ns (42.122%)  route 5.540ns (57.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.558     5.142    f1/clk_IBUF_BUFG
    SLICE_X55Y91         FDSE                                         r  f1/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDSE (Prop_fdse_C_Q)         0.456     5.598 r  f1/sel_reg[1]/Q
                         net (fo=1, routed)           5.540    11.138    io_sel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.576    14.714 r  io_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.714    io_sel[1]
    R8                                                                r  io_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/sel_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.537ns  (logic 4.160ns (43.614%)  route 5.378ns (56.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.558     5.142    f1/clk_IBUF_BUFG
    SLICE_X55Y91         FDSE                                         r  f1/sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDSE (Prop_fdse_C_Q)         0.419     5.561 r  f1/sel_reg[3]/Q
                         net (fo=1, routed)           5.378    10.939    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.741    14.679 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.679    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c1/counter_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.437ns (71.378%)  route 0.576ns (28.622%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.537    c1/clk_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  c1/counter_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  c1/counter_reg[4]_replica_1/Q
                         net (fo=1, routed)           0.137     1.815    c1/counter_reg[11]_0[2]_repN_1
    SLICE_X62Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.860 r  c1/io_led_OBUF[4]_inst_i_1/O
                         net (fo=14, routed)          0.439     2.299    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.550 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.550    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.435ns (69.176%)  route 0.639ns (30.824%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.592     1.536    c1/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  c1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  c1/counter_reg[5]/Q
                         net (fo=16, routed)          0.218     1.895    c1/counter_reg[11]_0[3]
    SLICE_X65Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.940 r  c1/io_led_OBUF[5]_inst_i_1/O
                         net (fo=17, routed)          0.421     2.361    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.610 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.610    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.432ns (64.969%)  route 0.772ns (35.031%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.590     1.534    c1/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  c1/counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  c1/counter_reg[1]_replica/Q
                         net (fo=4, routed)           0.163     1.837    c1/counter[1]_repN
    SLICE_X61Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.882 r  c1/io_led_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.610     2.492    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.739 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.739    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.468ns (66.030%)  route 0.755ns (33.970%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.591     1.535    c1/clk_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  c1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  c1/counter_reg[11]/Q
                         net (fo=18, routed)          0.140     1.839    c1/counter_reg[11]_0[9]
    SLICE_X60Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.884 r  c1/io_led_OBUF[11]_inst_i_1/O
                         net (fo=17, routed)          0.615     2.499    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.758 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.758    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.455ns (65.333%)  route 0.772ns (34.667%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.590     1.534    c1/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  c1/counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  c1/counter_reg[0]_replica/Q
                         net (fo=5, routed)           0.161     1.859    c1/counter[0]_repN
    SLICE_X61Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.904 r  c1/io_led_OBUF[0]_inst_i_1/O
                         net (fo=6, routed)           0.611     2.515    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.761 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.761    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.436ns (63.153%)  route 0.838ns (36.847%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.591     1.535    c1/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  c1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  c1/counter_reg[3]/Q
                         net (fo=19, routed)          0.275     1.951    c1/counter_reg[11]_0[1]
    SLICE_X65Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.996 r  c1/io_led_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           0.563     2.559    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.809 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.809    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.437ns (63.085%)  route 0.841ns (36.915%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.591     1.535    c1/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  c1/counter_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  c1/counter_reg[2]_replica/Q
                         net (fo=4, routed)           0.177     1.853    c1/counter_reg[11]_0[0]_repN
    SLICE_X61Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.898 r  c1/io_led_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          0.664     2.562    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.813 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.813    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/ldac_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.356ns (56.501%)  route 1.044ns (43.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.563     1.507    da/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  da/ldac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  da/ldac_reg/Q
                         net (fo=1, routed)           1.044     2.692    UCD_io_OBUF[3]
    M4                   OBUF (Prop_obuf_I_O)         1.215     3.907 r  UCD_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.907    UCD_io[3]
    M4                                                                r  UCD_io[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.436ns (59.465%)  route 0.979ns (40.535%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.592     1.536    c1/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  c1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  c1/counter_reg[10]/Q
                         net (fo=21, routed)          0.363     2.040    c1/counter_reg[11]_0[8]
    SLICE_X64Y92         LUT3 (Prop_lut3_I0_O)        0.045     2.085 r  c1/io_led_OBUF[10]_inst_i_1/O
                         net (fo=12, routed)          0.616     2.701    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.951 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.951    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/sdin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.375ns (55.704%)  route 1.093ns (44.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.563     1.507    da/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  da/sdin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  da/sdin_reg/Q
                         net (fo=1, routed)           1.093     2.764    UCD_io_OBUF[2]
    L4                   OBUF (Prop_obuf_I_O)         1.211     3.975 r  UCD_io_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.975    UCD_io[2]
    L4                                                                r  UCD_io[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            f1/nibble_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.383ns  (logic 5.200ns (29.913%)  route 12.183ns (70.087%))
  Logic Levels:           17  (CARRY4=7 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         5.520     6.983    c1/io_led_OBUF[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.107 r  c1/io_led_OBUF[8]_inst_i_1/O
                         net (fo=20, routed)          1.029     8.136    c1/counter_reg[11]_1[8]
    SLICE_X65Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.260 r  c1/dig20__40_carry__1_i_2/O
                         net (fo=1, routed)           0.627     8.887    h1/dig20__40_carry__2_0[2]
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.285 r  h1/dig20__40_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.285    h1/dig20__40_carry__1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.524 r  h1/dig20__40_carry__2/O[2]
                         net (fo=15, routed)          0.779    10.303    h1/dig20__40_carry__2_i_8[0]
    SLICE_X62Y92         LUT3 (Prop_lut3_I2_O)        0.302    10.605 r  h1/dig20__94_carry_i_1/O
                         net (fo=1, routed)           0.356    10.961    h1/dig20__94_carry_i_1_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.357 r  h1/dig20__94_carry/CO[3]
                         net (fo=1, routed)           0.000    11.357    h1/dig20__94_carry_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.576 r  h1/dig20__94_carry__0/O[0]
                         net (fo=3, routed)           0.664    12.240    h1/dig20__94_carry__0_i_8_0[0]
    SLICE_X57Y93         LUT4 (Prop_lut4_I0_O)        0.295    12.535 r  h1/dig20__124_carry__0_i_1/O
                         net (fo=1, routed)           0.420    12.954    h1/dig20__124_carry__0_i_1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.339 r  h1/dig20__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.339    h1/dig20__124_carry__0_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  h1/dig20__124_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.453    h1/dig20__124_carry__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.724 r  h1/dig20__124_carry__2/CO[0]
                         net (fo=5, routed)           0.527    14.252    h1/dig20__124_carry__2_i_1[0]
    SLICE_X58Y96         LUT6 (Prop_lut6_I4_O)        0.373    14.625 r  h1/nibble[3]_i_45_comp/O
                         net (fo=4, routed)           0.325    14.949    c1/nibble[3]_i_18_1
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124    15.073 r  c1/nibble[3]_i_32/O
                         net (fo=3, routed)           0.910    15.983    h1/nibble[3]_i_7_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I1_O)        0.124    16.107 r  h1/nibble[3]_i_18/O
                         net (fo=4, routed)           0.615    16.722    h1/nibble[3]_i_18_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124    16.846 r  h1/nibble[2]_i_2/O
                         net (fo=2, routed)           0.413    17.259    h1/nibble[2]_i_2_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124    17.383 r  h1/nibble[2]_i_1/O
                         net (fo=1, routed)           0.000    17.383    f1/D[2]
    SLICE_X55Y97         FDRE                                         r  f1/nibble_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.443     4.847    f1/clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  f1/nibble_reg[2]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            f1/nibble_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.275ns  (logic 5.200ns (30.099%)  route 12.076ns (69.901%))
  Logic Levels:           17  (CARRY4=7 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         5.520     6.983    c1/io_led_OBUF[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.107 r  c1/io_led_OBUF[8]_inst_i_1/O
                         net (fo=20, routed)          1.029     8.136    c1/counter_reg[11]_1[8]
    SLICE_X65Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.260 r  c1/dig20__40_carry__1_i_2/O
                         net (fo=1, routed)           0.627     8.887    h1/dig20__40_carry__2_0[2]
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.285 r  h1/dig20__40_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.285    h1/dig20__40_carry__1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.524 r  h1/dig20__40_carry__2/O[2]
                         net (fo=15, routed)          0.779    10.303    h1/dig20__40_carry__2_i_8[0]
    SLICE_X62Y92         LUT3 (Prop_lut3_I2_O)        0.302    10.605 r  h1/dig20__94_carry_i_1/O
                         net (fo=1, routed)           0.356    10.961    h1/dig20__94_carry_i_1_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.357 r  h1/dig20__94_carry/CO[3]
                         net (fo=1, routed)           0.000    11.357    h1/dig20__94_carry_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.576 r  h1/dig20__94_carry__0/O[0]
                         net (fo=3, routed)           0.664    12.240    h1/dig20__94_carry__0_i_8_0[0]
    SLICE_X57Y93         LUT4 (Prop_lut4_I0_O)        0.295    12.535 r  h1/dig20__124_carry__0_i_1/O
                         net (fo=1, routed)           0.420    12.954    h1/dig20__124_carry__0_i_1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.339 r  h1/dig20__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.339    h1/dig20__124_carry__0_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  h1/dig20__124_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.453    h1/dig20__124_carry__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.724 r  h1/dig20__124_carry__2/CO[0]
                         net (fo=5, routed)           0.527    14.252    h1/dig20__124_carry__2_i_1[0]
    SLICE_X58Y96         LUT6 (Prop_lut6_I4_O)        0.373    14.625 r  h1/nibble[3]_i_45_comp/O
                         net (fo=4, routed)           0.325    14.949    c1/nibble[3]_i_18_1
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124    15.073 r  c1/nibble[3]_i_32/O
                         net (fo=3, routed)           0.910    15.983    h1/nibble[3]_i_7_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I1_O)        0.124    16.107 r  h1/nibble[3]_i_18/O
                         net (fo=4, routed)           0.657    16.764    h1/nibble[3]_i_18_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I0_O)        0.124    16.888 r  h1/nibble[3]_i_6/O
                         net (fo=1, routed)           0.263    17.151    h1/nibble[3]_i_6_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I4_O)        0.124    17.275 r  h1/nibble[3]_i_1/O
                         net (fo=1, routed)           0.000    17.275    f1/D[3]
    SLICE_X57Y97         FDRE                                         r  f1/nibble_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.444     4.848    f1/clk_IBUF_BUFG
    SLICE_X57Y97         FDRE                                         r  f1/nibble_reg[3]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            f1/nibble_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.246ns  (logic 5.200ns (30.150%)  route 12.046ns (69.850%))
  Logic Levels:           17  (CARRY4=7 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         5.520     6.983    c1/io_led_OBUF[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.107 r  c1/io_led_OBUF[8]_inst_i_1/O
                         net (fo=20, routed)          1.029     8.136    c1/counter_reg[11]_1[8]
    SLICE_X65Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.260 r  c1/dig20__40_carry__1_i_2/O
                         net (fo=1, routed)           0.627     8.887    h1/dig20__40_carry__2_0[2]
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.285 r  h1/dig20__40_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.285    h1/dig20__40_carry__1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.524 r  h1/dig20__40_carry__2/O[2]
                         net (fo=15, routed)          0.779    10.303    h1/dig20__40_carry__2_i_8[0]
    SLICE_X62Y92         LUT3 (Prop_lut3_I2_O)        0.302    10.605 r  h1/dig20__94_carry_i_1/O
                         net (fo=1, routed)           0.356    10.961    h1/dig20__94_carry_i_1_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.357 r  h1/dig20__94_carry/CO[3]
                         net (fo=1, routed)           0.000    11.357    h1/dig20__94_carry_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.576 r  h1/dig20__94_carry__0/O[0]
                         net (fo=3, routed)           0.664    12.240    h1/dig20__94_carry__0_i_8_0[0]
    SLICE_X57Y93         LUT4 (Prop_lut4_I0_O)        0.295    12.535 r  h1/dig20__124_carry__0_i_1/O
                         net (fo=1, routed)           0.420    12.954    h1/dig20__124_carry__0_i_1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.339 r  h1/dig20__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.339    h1/dig20__124_carry__0_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  h1/dig20__124_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.453    h1/dig20__124_carry__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.724 r  h1/dig20__124_carry__2/CO[0]
                         net (fo=5, routed)           0.527    14.252    h1/dig20__124_carry__2_i_1[0]
    SLICE_X58Y96         LUT6 (Prop_lut6_I4_O)        0.373    14.625 r  h1/nibble[3]_i_45_comp/O
                         net (fo=4, routed)           0.325    14.949    c1/nibble[3]_i_18_1
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.124    15.073 r  c1/nibble[3]_i_32/O
                         net (fo=3, routed)           0.910    15.983    h1/nibble[3]_i_7_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I1_O)        0.124    16.107 r  h1/nibble[3]_i_18/O
                         net (fo=4, routed)           0.615    16.722    h1/nibble[3]_i_18_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124    16.846 r  h1/nibble[2]_i_2/O
                         net (fo=2, routed)           0.276    17.122    h1/nibble[2]_i_2_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.124    17.246 r  h1/nibble[1]_i_1/O
                         net (fo=1, routed)           0.000    17.246    f1/D[1]
    SLICE_X55Y97         FDRE                                         r  f1/nibble_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.443     4.847    f1/clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  f1/nibble_reg[1]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            f1/nibble_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.009ns  (logic 4.828ns (32.166%)  route 10.181ns (67.834%))
  Logic Levels:           14  (CARRY4=7 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         5.520     6.983    c1/io_led_OBUF[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.107 r  c1/io_led_OBUF[8]_inst_i_1/O
                         net (fo=20, routed)          1.029     8.136    c1/counter_reg[11]_1[8]
    SLICE_X65Y90         LUT5 (Prop_lut5_I1_O)        0.124     8.260 r  c1/dig20__40_carry__1_i_2/O
                         net (fo=1, routed)           0.627     8.887    h1/dig20__40_carry__2_0[2]
    SLICE_X61Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.285 r  h1/dig20__40_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.285    h1/dig20__40_carry__1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.524 r  h1/dig20__40_carry__2/O[2]
                         net (fo=15, routed)          0.779    10.303    h1/dig20__40_carry__2_i_8[0]
    SLICE_X62Y92         LUT3 (Prop_lut3_I2_O)        0.302    10.605 r  h1/dig20__94_carry_i_1/O
                         net (fo=1, routed)           0.356    10.961    h1/dig20__94_carry_i_1_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.357 r  h1/dig20__94_carry/CO[3]
                         net (fo=1, routed)           0.000    11.357    h1/dig20__94_carry_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.576 r  h1/dig20__94_carry__0/O[0]
                         net (fo=3, routed)           0.664    12.240    h1/dig20__94_carry__0_i_8_0[0]
    SLICE_X57Y93         LUT4 (Prop_lut4_I0_O)        0.295    12.535 r  h1/dig20__124_carry__0_i_1/O
                         net (fo=1, routed)           0.420    12.954    h1/dig20__124_carry__0_i_1_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.339 r  h1/dig20__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.339    h1/dig20__124_carry__0_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  h1/dig20__124_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.453    h1/dig20__124_carry__1_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.724 r  h1/dig20__124_carry__2/CO[0]
                         net (fo=5, routed)           0.338    14.062    c1/nibble_reg[0][0]
    SLICE_X58Y96         LUT2 (Prop_lut2_I0_O)        0.373    14.435 r  c1/nibble[0]_i_3/O
                         net (fo=2, routed)           0.449    14.885    h1/nibble_reg[0]_2
    SLICE_X58Y97         LUT5 (Prop_lut5_I2_O)        0.124    15.009 r  h1/nibble[0]_i_1/O
                         net (fo=1, routed)           0.000    15.009    f1/D[0]
    SLICE_X58Y97         FDRE                                         r  f1/nibble_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509     4.913    f1/clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  f1/nibble_reg[0]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            da/sdin_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.335ns  (logic 1.836ns (17.761%)  route 8.500ns (82.239%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         5.520     6.983    c1/io_led_OBUF[1]
    SLICE_X63Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.107 r  c1/io_led_OBUF[8]_inst_i_1/O
                         net (fo=20, routed)          1.894     9.002    c1/counter_reg[11]_1[8]
    SLICE_X58Y87         LUT6 (Prop_lut6_I3_O)        0.124     9.126 r  c1/sdin_i_4/O
                         net (fo=1, routed)           1.086    10.211    c1/sdin_i_4_n_0
    SLICE_X56Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.335 r  c1/sdin_i_2/O
                         net (fo=1, routed)           0.000    10.335    da/sdin_reg_0
    SLICE_X56Y87         FDRE                                         r  da/sdin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.439     4.843    da/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  da/sdin_reg/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            da/dac_register_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.153ns  (logic 1.588ns (22.197%)  route 5.565ns (77.803%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=143, routed)         5.565     7.029    c1/io_led_OBUF[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.153 r  c1/dac_register[10]_i_1/O
                         net (fo=2, routed)           0.000     7.153    da/D[10]
    SLICE_X65Y92         FDRE                                         r  da/dac_register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.508     4.912    da/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  da/dac_register_reg[10]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            c1/counter_reg[4]_replica_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 2.469ns (37.350%)  route 4.141ns (62.650%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=15, routed)          2.675     4.127    c1/io_led_OBUF[0]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     4.251 r  c1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.251    c1/i__carry_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.801 r  c1/delay0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.801    c1/delay0_inferred__0/i__carry_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  c1/delay0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.915    c1/delay0_inferred__0/i__carry__0_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  c1/delay0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.029    c1/delay0_inferred__0/i__carry__1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  c1/delay0_inferred__0/i__carry__2/CO[3]
                         net (fo=52, routed)          1.466     6.609    c1/sel
    SLICE_X59Y92         FDRE                                         r  c1/counter_reg[4]_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.507     4.911    c1/clk_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  c1/counter_reg[4]_replica_2/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            c1/delay_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.471ns  (logic 2.469ns (38.150%)  route 4.002ns (61.850%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=15, routed)          2.675     4.127    c1/io_led_OBUF[0]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     4.251 r  c1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.251    c1/i__carry_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.801 r  c1/delay0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.801    c1/delay0_inferred__0/i__carry_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  c1/delay0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.915    c1/delay0_inferred__0/i__carry__0_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  c1/delay0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.029    c1/delay0_inferred__0/i__carry__1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  c1/delay0_inferred__0/i__carry__2/CO[3]
                         net (fo=52, routed)          1.327     6.471    c1/sel
    SLICE_X63Y84         FDRE                                         r  c1/delay_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.503     4.907    c1/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  c1/delay_reg[0]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            c1/delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.471ns  (logic 2.469ns (38.150%)  route 4.002ns (61.850%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=15, routed)          2.675     4.127    c1/io_led_OBUF[0]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     4.251 r  c1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.251    c1/i__carry_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.801 r  c1/delay0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.801    c1/delay0_inferred__0/i__carry_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  c1/delay0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.915    c1/delay0_inferred__0/i__carry__0_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  c1/delay0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.029    c1/delay0_inferred__0/i__carry__1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  c1/delay0_inferred__0/i__carry__2/CO[3]
                         net (fo=52, routed)          1.327     6.471    c1/sel
    SLICE_X63Y84         FDRE                                         r  c1/delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.503     4.907    c1/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  c1/delay_reg[1]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            c1/delay_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.471ns  (logic 2.469ns (38.150%)  route 4.002ns (61.850%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=15, routed)          2.675     4.127    c1/io_led_OBUF[0]
    SLICE_X65Y86         LUT3 (Prop_lut3_I0_O)        0.124     4.251 r  c1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.251    c1/i__carry_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.801 r  c1/delay0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.801    c1/delay0_inferred__0/i__carry_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  c1/delay0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.915    c1/delay0_inferred__0/i__carry__0_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  c1/delay0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.029    c1/delay0_inferred__0/i__carry__1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  c1/delay0_inferred__0/i__carry__2/CO[3]
                         net (fo=52, routed)          1.327     6.471    c1/sel
    SLICE_X63Y84         FDRE                                         r  c1/delay_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.503     4.907    c1/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  c1/delay_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[10]
                            (input port)
  Destination:            da/dac_register_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.317ns (41.662%)  route 0.443ns (58.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[10] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[10]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  io_dip_IBUF[10]_inst/O
                         net (fo=20, routed)          0.443     0.715    c1/io_dip_IBUF[10]
    SLICE_X65Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.760 r  c1/dac_register[10]_i_1/O
                         net (fo=2, routed)           0.000     0.760    da/D[10]
    SLICE_X65Y92         FDRE                                         r  da/dac_register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.862     2.052    da/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  da/dac_register_reg[10]/C

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            da/dac_register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.305ns (36.434%)  route 0.532ns (63.566%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=14, routed)          0.532     0.792    c1/io_dip_IBUF[8]
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.045     0.837 r  c1/dac_register[8]_i_1/O
                         net (fo=1, routed)           0.000     0.837    da/D[8]
    SLICE_X59Y87         FDRE                                         r  da/dac_register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.858     2.047    da/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  da/dac_register_reg[8]/C

Slack:                    inf
  Source:                 io_dip[11]
                            (input port)
  Destination:            da/dac_register_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.313ns (34.192%)  route 0.603ns (65.808%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[11] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[11]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_dip_IBUF[11]_inst/O
                         net (fo=17, routed)          0.603     0.871    c1/io_dip_IBUF[11]
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.045     0.916 r  c1/dac_register[11]_i_1/O
                         net (fo=1, routed)           0.000     0.916    da/D[11]
    SLICE_X58Y87         FDRE                                         r  da/dac_register_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.858     2.047    da/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  da/dac_register_reg[11]/C

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            da/dac_register_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.309ns (32.213%)  route 0.649ns (67.787%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=12, routed)          0.649     0.913    c1/io_dip_IBUF[9]
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.045     0.958 r  c1/dac_register[9]_i_1/O
                         net (fo=1, routed)           0.000     0.958    da/D[9]
    SLICE_X58Y87         FDRE                                         r  da/dac_register_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.858     2.047    da/clk_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  da/dac_register_reg[9]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            da/dac_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.287ns (28.688%)  route 0.713ns (71.312%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=10, routed)          0.713     0.954    c1/io_dip_IBUF[0]
    SLICE_X57Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.999 r  c1/dac_register[0]_i_1/O
                         net (fo=2, routed)           0.000     0.999    da/D[0]
    SLICE_X57Y89         FDRE                                         r  da/dac_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.832     2.022    da/clk_IBUF_BUFG
    SLICE_X57Y89         FDRE                                         r  da/dac_register_reg[0]/C

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            da/dac_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.299ns (27.985%)  route 0.770ns (72.015%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=18, routed)          0.770     1.024    c1/io_dip_IBUF[3]
    SLICE_X56Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.069 r  c1/dac_register[3]_i_1/O
                         net (fo=2, routed)           0.000     1.069    da/D[3]
    SLICE_X56Y89         FDRE                                         r  da/dac_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.832     2.022    da/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  da/dac_register_reg[3]/C

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            da/dac_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.284ns (25.869%)  route 0.814ns (74.131%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_dip_IBUF[1]_inst/O
                         net (fo=14, routed)          0.686     0.924    c1/io_dip_IBUF[1]
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.045     0.969 r  c1/dac_register[1]_i_1/O
                         net (fo=2, routed)           0.128     1.097    da/D[1]
    SLICE_X59Y87         FDRE                                         r  da/dac_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.858     2.047    da/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  da/dac_register_reg[1]/C

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            da/dac_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.298ns (24.147%)  route 0.937ns (75.853%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=13, routed)          0.808     1.062    c1/io_dip_IBUF[2]
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.107 r  c1/dac_register[2]_i_1/O
                         net (fo=2, routed)           0.129     1.235    da/D[2]
    SLICE_X59Y87         FDRE                                         r  da/dac_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.858     2.047    da/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  da/dac_register_reg[2]/C

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            da/dac_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.331ns (24.429%)  route 1.026ns (75.571%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=14, routed)          1.026     1.312    c1/io_dip_IBUF[6]
    SLICE_X56Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.357 r  c1/dac_register[6]_i_1/O
                         net (fo=2, routed)           0.000     1.357    da/D[6]
    SLICE_X56Y89         FDRE                                         r  da/dac_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.832     2.022    da/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  da/dac_register_reg[6]/C

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            da/dac_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.337ns (23.151%)  route 1.119ns (76.849%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_dip_IBUF[7]_inst/O
                         net (fo=15, routed)          1.119     1.411    c1/io_dip_IBUF[7]
    SLICE_X57Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.456 r  c1/dac_register[7]_i_1/O
                         net (fo=2, routed)           0.000     1.456    da/D[7]
    SLICE_X57Y89         FDRE                                         r  da/dac_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.832     2.022    da/clk_IBUF_BUFG
    SLICE_X57Y89         FDRE                                         r  da/dac_register_reg[7]/C





