{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1712910717294 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/ov7725_dri/i2c_dri.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/rtl/ov7725_dri/i2c_dri.v" 43 -1 0 } } { "../rtl/sdram/sdram_cmd.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/rtl/sdram/sdram_cmd.v" 71 -1 0 } } { "../rtl/ov7725_dri/i2c_dri.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/rtl/ov7725_dri/i2c_dri.v" 62 -1 0 } } { "../rtl/ov7725_dri/i2c_dri.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/rtl/ov7725_dri/i2c_dri.v" 61 -1 0 } } { "../rtl/hdmi/asyn_rst_syn.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/rtl/hdmi/asyn_rst_syn.v" 46 -1 0 } } { "../rtl/hdmi/asyn_rst_syn.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/rtl/hdmi/asyn_rst_syn.v" 31 -1 0 } } { "db/dcfifo_ilj1.tdf" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/prj/db/dcfifo_ilj1.tdf" 60 2 0 } } { "db/dcfifo_ilj1.tdf" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/prj/db/dcfifo_ilj1.tdf" 64 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/prj/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/prj/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/prj/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/prj/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/dcfifo_5mj1.tdf" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/prj/db/dcfifo_5mj1.tdf" 62 2 0 } } { "db/dcfifo_5mj1.tdf" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/prj/db/dcfifo_5mj1.tdf" 66 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1712910717317 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1712910717317 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cam_rst_n VCC " "Pin \"cam_rst_n\" is stuck at VCC" {  } { { "../rtl/ov7725_hdmi.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/rtl/ov7725_hdmi.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1712910717724 "|ov7725_hdmi|cam_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cam_sgm_ctrl VCC " "Pin \"cam_sgm_ctrl\" is stuck at VCC" {  } { { "../rtl/ov7725_hdmi.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/rtl/ov7725_hdmi.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1712910717724 "|ov7725_hdmi|cam_sgm_ctrl"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/ov7725_hdmi.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/rtl/ov7725_hdmi.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1712910717724 "|ov7725_hdmi|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/ov7725_hdmi.v" "" { Text "E:/ZEYI/FPGA/EP4C/Finalize/ov7725_hdmi/rtl/ov7725_hdmi.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1712910717724 "|ov7725_hdmi|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 0 1712910717724 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1712910717806 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1712910719107 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1527 " "Implemented 1527 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1712910719118 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1712910719118 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1712910719118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1402 " "Implemented 1402 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1712910719118 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1712910719118 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1712910719118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1712910719118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1712910719168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 16:31:59 2024 " "Processing ended: Fri Apr 12 16:31:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1712910719168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1712910719168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1712910719168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1712910719168 ""}
