
proba_motorlcdledek.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006af0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08006cc0  08006cc0  00016cc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006dd8  08006dd8  00016dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006de0  08006de0  00016de0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006de4  08006de4  00016de4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  08006de8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000004a4  20000074  08006e5c  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000518  08006e5c  00020518  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   000240fe  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003909  00000000  00000000  000441a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000b22e  00000000  00000000  00047aab  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000de8  00000000  00000000  00052ce0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001300  00000000  00000000  00053ac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00008d75  00000000  00000000  00054dc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005425  00000000  00000000  0005db3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00062f62  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000322c  00000000  00000000  00062fe0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006ca8 	.word	0x08006ca8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08006ca8 	.word	0x08006ca8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f092 0f00 	teq	r2, #0
 800059a:	bf14      	ite	ne
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b0:	e720      	b.n	80003f4 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aedc 	beq.w	80003a2 <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6c1      	b.n	80003a2 <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__gedf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__ledf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpdf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a6e:	d01b      	beq.n	8000aa8 <__cmpdf2+0x54>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a76:	bf0c      	ite	eq
 8000a78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a7c:	ea91 0f03 	teqne	r1, r3
 8000a80:	bf02      	ittt	eq
 8000a82:	ea90 0f02 	teqeq	r0, r2
 8000a86:	2000      	moveq	r0, #0
 8000a88:	4770      	bxeq	lr
 8000a8a:	f110 0f00 	cmn.w	r0, #0
 8000a8e:	ea91 0f03 	teq	r1, r3
 8000a92:	bf58      	it	pl
 8000a94:	4299      	cmppl	r1, r3
 8000a96:	bf08      	it	eq
 8000a98:	4290      	cmpeq	r0, r2
 8000a9a:	bf2c      	ite	cs
 8000a9c:	17d8      	asrcs	r0, r3, #31
 8000a9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aa2:	f040 0001 	orr.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__cmpdf2+0x64>
 8000ab2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ab6:	d107      	bne.n	8000ac8 <__cmpdf2+0x74>
 8000ab8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d1d6      	bne.n	8000a70 <__cmpdf2+0x1c>
 8000ac2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ac6:	d0d3      	beq.n	8000a70 <__cmpdf2+0x1c>
 8000ac8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdrcmple>:
 8000ad0:	4684      	mov	ip, r0
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4662      	mov	r2, ip
 8000ad6:	468c      	mov	ip, r1
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4663      	mov	r3, ip
 8000adc:	e000      	b.n	8000ae0 <__aeabi_cdcmpeq>
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdcmpeq>:
 8000ae0:	b501      	push	{r0, lr}
 8000ae2:	f7ff ffb7 	bl	8000a54 <__cmpdf2>
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	bf48      	it	mi
 8000aea:	f110 0f00 	cmnmi.w	r0, #0
 8000aee:	bd01      	pop	{r0, pc}

08000af0 <__aeabi_dcmpeq>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff fff4 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000af8:	bf0c      	ite	eq
 8000afa:	2001      	moveq	r0, #1
 8000afc:	2000      	movne	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmplt>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffea 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b0c:	bf34      	ite	cc
 8000b0e:	2001      	movcc	r0, #1
 8000b10:	2000      	movcs	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmple>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffe0 	bl	8000ae0 <__aeabi_cdcmpeq>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpge>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffce 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b34:	bf94      	ite	ls
 8000b36:	2001      	movls	r0, #1
 8000b38:	2000      	movhi	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpgt>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffc4 	bl	8000ad0 <__aeabi_cdrcmple>
 8000b48:	bf34      	ite	cc
 8000b4a:	2001      	movcc	r0, #1
 8000b4c:	2000      	movcs	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpun>:
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x10>
 8000b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b62:	d10a      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x20>
 8000b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_dcmpun+0x26>
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0001 	mov.w	r0, #1
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2f>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b88:	bf24      	itt	cs
 8000b8a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b8e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b92:	d90d      	bls.n	8000bb0 <__aeabi_d2f+0x30>
 8000b94:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b98:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b9c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ba0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ba4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba8:	bf08      	it	eq
 8000baa:	f020 0001 	biceq.w	r0, r0, #1
 8000bae:	4770      	bx	lr
 8000bb0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bb4:	d121      	bne.n	8000bfa <__aeabi_d2f+0x7a>
 8000bb6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bba:	bfbc      	itt	lt
 8000bbc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bc0:	4770      	bxlt	lr
 8000bc2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bc6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bca:	f1c2 0218 	rsb	r2, r2, #24
 8000bce:	f1c2 0c20 	rsb	ip, r2, #32
 8000bd2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bda:	bf18      	it	ne
 8000bdc:	f040 0001 	orrne.w	r0, r0, #1
 8000be0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bec:	ea40 000c 	orr.w	r0, r0, ip
 8000bf0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf8:	e7cc      	b.n	8000b94 <__aeabi_d2f+0x14>
 8000bfa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfe:	d107      	bne.n	8000c10 <__aeabi_d2f+0x90>
 8000c00:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c04:	bf1e      	ittt	ne
 8000c06:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c0a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c0e:	4770      	bxne	lr
 8000c10:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop

08000c20 <__aeabi_uldivmod>:
 8000c20:	b953      	cbnz	r3, 8000c38 <__aeabi_uldivmod+0x18>
 8000c22:	b94a      	cbnz	r2, 8000c38 <__aeabi_uldivmod+0x18>
 8000c24:	2900      	cmp	r1, #0
 8000c26:	bf08      	it	eq
 8000c28:	2800      	cmpeq	r0, #0
 8000c2a:	bf1c      	itt	ne
 8000c2c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c30:	f04f 30ff 	movne.w	r0, #4294967295
 8000c34:	f000 b97a 	b.w	8000f2c <__aeabi_idiv0>
 8000c38:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c3c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c40:	f000 f806 	bl	8000c50 <__udivmoddi4>
 8000c44:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c4c:	b004      	add	sp, #16
 8000c4e:	4770      	bx	lr

08000c50 <__udivmoddi4>:
 8000c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c54:	468c      	mov	ip, r1
 8000c56:	460d      	mov	r5, r1
 8000c58:	4604      	mov	r4, r0
 8000c5a:	9e08      	ldr	r6, [sp, #32]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d151      	bne.n	8000d04 <__udivmoddi4+0xb4>
 8000c60:	428a      	cmp	r2, r1
 8000c62:	4617      	mov	r7, r2
 8000c64:	d96d      	bls.n	8000d42 <__udivmoddi4+0xf2>
 8000c66:	fab2 fe82 	clz	lr, r2
 8000c6a:	f1be 0f00 	cmp.w	lr, #0
 8000c6e:	d00b      	beq.n	8000c88 <__udivmoddi4+0x38>
 8000c70:	f1ce 0c20 	rsb	ip, lr, #32
 8000c74:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c78:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c7c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c80:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c84:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c88:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c8c:	0c25      	lsrs	r5, r4, #16
 8000c8e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c92:	fa1f f987 	uxth.w	r9, r7
 8000c96:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c9a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c9e:	fb08 f309 	mul.w	r3, r8, r9
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x6c>
 8000ca6:	19ed      	adds	r5, r5, r7
 8000ca8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000cac:	f080 8123 	bcs.w	8000ef6 <__udivmoddi4+0x2a6>
 8000cb0:	42ab      	cmp	r3, r5
 8000cb2:	f240 8120 	bls.w	8000ef6 <__udivmoddi4+0x2a6>
 8000cb6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cba:	443d      	add	r5, r7
 8000cbc:	1aed      	subs	r5, r5, r3
 8000cbe:	b2a4      	uxth	r4, r4
 8000cc0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000cc4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000cc8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ccc:	fb00 f909 	mul.w	r9, r0, r9
 8000cd0:	45a1      	cmp	r9, r4
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x98>
 8000cd4:	19e4      	adds	r4, r4, r7
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	f080 810a 	bcs.w	8000ef2 <__udivmoddi4+0x2a2>
 8000cde:	45a1      	cmp	r9, r4
 8000ce0:	f240 8107 	bls.w	8000ef2 <__udivmoddi4+0x2a2>
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	443c      	add	r4, r7
 8000ce8:	eba4 0409 	sub.w	r4, r4, r9
 8000cec:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d061      	beq.n	8000dba <__udivmoddi4+0x16a>
 8000cf6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	6034      	str	r4, [r6, #0]
 8000cfe:	6073      	str	r3, [r6, #4]
 8000d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d04:	428b      	cmp	r3, r1
 8000d06:	d907      	bls.n	8000d18 <__udivmoddi4+0xc8>
 8000d08:	2e00      	cmp	r6, #0
 8000d0a:	d054      	beq.n	8000db6 <__udivmoddi4+0x166>
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d12:	4608      	mov	r0, r1
 8000d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d18:	fab3 f183 	clz	r1, r3
 8000d1c:	2900      	cmp	r1, #0
 8000d1e:	f040 808e 	bne.w	8000e3e <__udivmoddi4+0x1ee>
 8000d22:	42ab      	cmp	r3, r5
 8000d24:	d302      	bcc.n	8000d2c <__udivmoddi4+0xdc>
 8000d26:	4282      	cmp	r2, r0
 8000d28:	f200 80fa 	bhi.w	8000f20 <__udivmoddi4+0x2d0>
 8000d2c:	1a84      	subs	r4, r0, r2
 8000d2e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d32:	2001      	movs	r0, #1
 8000d34:	46ac      	mov	ip, r5
 8000d36:	2e00      	cmp	r6, #0
 8000d38:	d03f      	beq.n	8000dba <__udivmoddi4+0x16a>
 8000d3a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	b912      	cbnz	r2, 8000d4a <__udivmoddi4+0xfa>
 8000d44:	2701      	movs	r7, #1
 8000d46:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d4a:	fab7 fe87 	clz	lr, r7
 8000d4e:	f1be 0f00 	cmp.w	lr, #0
 8000d52:	d134      	bne.n	8000dbe <__udivmoddi4+0x16e>
 8000d54:	1beb      	subs	r3, r5, r7
 8000d56:	0c3a      	lsrs	r2, r7, #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	2101      	movs	r1, #1
 8000d5e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d62:	0c25      	lsrs	r5, r4, #16
 8000d64:	fb02 3318 	mls	r3, r2, r8, r3
 8000d68:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d6c:	fb0c f308 	mul.w	r3, ip, r8
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x134>
 8000d74:	19ed      	adds	r5, r5, r7
 8000d76:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x132>
 8000d7c:	42ab      	cmp	r3, r5
 8000d7e:	f200 80d1 	bhi.w	8000f24 <__udivmoddi4+0x2d4>
 8000d82:	4680      	mov	r8, r0
 8000d84:	1aed      	subs	r5, r5, r3
 8000d86:	b2a3      	uxth	r3, r4
 8000d88:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d8c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d90:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d94:	fb0c fc00 	mul.w	ip, ip, r0
 8000d98:	45a4      	cmp	ip, r4
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x15c>
 8000d9c:	19e4      	adds	r4, r4, r7
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x15a>
 8000da4:	45a4      	cmp	ip, r4
 8000da6:	f200 80b8 	bhi.w	8000f1a <__udivmoddi4+0x2ca>
 8000daa:	4618      	mov	r0, r3
 8000dac:	eba4 040c 	sub.w	r4, r4, ip
 8000db0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000db4:	e79d      	b.n	8000cf2 <__udivmoddi4+0xa2>
 8000db6:	4631      	mov	r1, r6
 8000db8:	4630      	mov	r0, r6
 8000dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbe:	f1ce 0420 	rsb	r4, lr, #32
 8000dc2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000dc6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dca:	fa20 f804 	lsr.w	r8, r0, r4
 8000dce:	0c3a      	lsrs	r2, r7, #16
 8000dd0:	fa25 f404 	lsr.w	r4, r5, r4
 8000dd4:	ea48 0803 	orr.w	r8, r8, r3
 8000dd8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000ddc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000de0:	fb02 4411 	mls	r4, r2, r1, r4
 8000de4:	fa1f fc87 	uxth.w	ip, r7
 8000de8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000dec:	fb01 f30c 	mul.w	r3, r1, ip
 8000df0:	42ab      	cmp	r3, r5
 8000df2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000df6:	d909      	bls.n	8000e0c <__udivmoddi4+0x1bc>
 8000df8:	19ed      	adds	r5, r5, r7
 8000dfa:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dfe:	f080 808a 	bcs.w	8000f16 <__udivmoddi4+0x2c6>
 8000e02:	42ab      	cmp	r3, r5
 8000e04:	f240 8087 	bls.w	8000f16 <__udivmoddi4+0x2c6>
 8000e08:	3902      	subs	r1, #2
 8000e0a:	443d      	add	r5, r7
 8000e0c:	1aeb      	subs	r3, r5, r3
 8000e0e:	fa1f f588 	uxth.w	r5, r8
 8000e12:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e16:	fb02 3310 	mls	r3, r2, r0, r3
 8000e1a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e1e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e22:	42ab      	cmp	r3, r5
 8000e24:	d907      	bls.n	8000e36 <__udivmoddi4+0x1e6>
 8000e26:	19ed      	adds	r5, r5, r7
 8000e28:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2c:	d26f      	bcs.n	8000f0e <__udivmoddi4+0x2be>
 8000e2e:	42ab      	cmp	r3, r5
 8000e30:	d96d      	bls.n	8000f0e <__udivmoddi4+0x2be>
 8000e32:	3802      	subs	r0, #2
 8000e34:	443d      	add	r5, r7
 8000e36:	1aeb      	subs	r3, r5, r3
 8000e38:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e3c:	e78f      	b.n	8000d5e <__udivmoddi4+0x10e>
 8000e3e:	f1c1 0720 	rsb	r7, r1, #32
 8000e42:	fa22 f807 	lsr.w	r8, r2, r7
 8000e46:	408b      	lsls	r3, r1
 8000e48:	fa05 f401 	lsl.w	r4, r5, r1
 8000e4c:	ea48 0303 	orr.w	r3, r8, r3
 8000e50:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e54:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e58:	40fd      	lsrs	r5, r7
 8000e5a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e5e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e62:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e66:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e6a:	fa1f f883 	uxth.w	r8, r3
 8000e6e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e72:	fb09 f408 	mul.w	r4, r9, r8
 8000e76:	42ac      	cmp	r4, r5
 8000e78:	fa02 f201 	lsl.w	r2, r2, r1
 8000e7c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e80:	d908      	bls.n	8000e94 <__udivmoddi4+0x244>
 8000e82:	18ed      	adds	r5, r5, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	d243      	bcs.n	8000f12 <__udivmoddi4+0x2c2>
 8000e8a:	42ac      	cmp	r4, r5
 8000e8c:	d941      	bls.n	8000f12 <__udivmoddi4+0x2c2>
 8000e8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e92:	441d      	add	r5, r3
 8000e94:	1b2d      	subs	r5, r5, r4
 8000e96:	fa1f fe8e 	uxth.w	lr, lr
 8000e9a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e9e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ea2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ea6:	fb00 f808 	mul.w	r8, r0, r8
 8000eaa:	45a0      	cmp	r8, r4
 8000eac:	d907      	bls.n	8000ebe <__udivmoddi4+0x26e>
 8000eae:	18e4      	adds	r4, r4, r3
 8000eb0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000eb4:	d229      	bcs.n	8000f0a <__udivmoddi4+0x2ba>
 8000eb6:	45a0      	cmp	r8, r4
 8000eb8:	d927      	bls.n	8000f0a <__udivmoddi4+0x2ba>
 8000eba:	3802      	subs	r0, #2
 8000ebc:	441c      	add	r4, r3
 8000ebe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec2:	eba4 0408 	sub.w	r4, r4, r8
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	454c      	cmp	r4, r9
 8000ecc:	46c6      	mov	lr, r8
 8000ece:	464d      	mov	r5, r9
 8000ed0:	d315      	bcc.n	8000efe <__udivmoddi4+0x2ae>
 8000ed2:	d012      	beq.n	8000efa <__udivmoddi4+0x2aa>
 8000ed4:	b156      	cbz	r6, 8000eec <__udivmoddi4+0x29c>
 8000ed6:	ebba 030e 	subs.w	r3, sl, lr
 8000eda:	eb64 0405 	sbc.w	r4, r4, r5
 8000ede:	fa04 f707 	lsl.w	r7, r4, r7
 8000ee2:	40cb      	lsrs	r3, r1
 8000ee4:	431f      	orrs	r7, r3
 8000ee6:	40cc      	lsrs	r4, r1
 8000ee8:	6037      	str	r7, [r6, #0]
 8000eea:	6074      	str	r4, [r6, #4]
 8000eec:	2100      	movs	r1, #0
 8000eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	e6f8      	b.n	8000ce8 <__udivmoddi4+0x98>
 8000ef6:	4690      	mov	r8, r2
 8000ef8:	e6e0      	b.n	8000cbc <__udivmoddi4+0x6c>
 8000efa:	45c2      	cmp	sl, r8
 8000efc:	d2ea      	bcs.n	8000ed4 <__udivmoddi4+0x284>
 8000efe:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f02:	eb69 0503 	sbc.w	r5, r9, r3
 8000f06:	3801      	subs	r0, #1
 8000f08:	e7e4      	b.n	8000ed4 <__udivmoddi4+0x284>
 8000f0a:	4628      	mov	r0, r5
 8000f0c:	e7d7      	b.n	8000ebe <__udivmoddi4+0x26e>
 8000f0e:	4640      	mov	r0, r8
 8000f10:	e791      	b.n	8000e36 <__udivmoddi4+0x1e6>
 8000f12:	4681      	mov	r9, r0
 8000f14:	e7be      	b.n	8000e94 <__udivmoddi4+0x244>
 8000f16:	4601      	mov	r1, r0
 8000f18:	e778      	b.n	8000e0c <__udivmoddi4+0x1bc>
 8000f1a:	3802      	subs	r0, #2
 8000f1c:	443c      	add	r4, r7
 8000f1e:	e745      	b.n	8000dac <__udivmoddi4+0x15c>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e708      	b.n	8000d36 <__udivmoddi4+0xe6>
 8000f24:	f1a8 0802 	sub.w	r8, r8, #2
 8000f28:	443d      	add	r5, r7
 8000f2a:	e72b      	b.n	8000d84 <__udivmoddi4+0x134>

08000f2c <__aeabi_idiv0>:
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop

08000f30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f30:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f32:	4b0e      	ldr	r3, [pc, #56]	; (8000f6c <HAL_InitTick+0x3c>)
{
 8000f34:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f36:	4a0e      	ldr	r2, [pc, #56]	; (8000f70 <HAL_InitTick+0x40>)
 8000f38:	7818      	ldrb	r0, [r3, #0]
 8000f3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f3e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000f42:	6810      	ldr	r0, [r2, #0]
 8000f44:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f48:	f000 fb06 	bl	8001558 <HAL_SYSTICK_Config>
 8000f4c:	4604      	mov	r4, r0
 8000f4e:	b958      	cbnz	r0, 8000f68 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f50:	2d0f      	cmp	r5, #15
 8000f52:	d809      	bhi.n	8000f68 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f54:	4602      	mov	r2, r0
 8000f56:	4629      	mov	r1, r5
 8000f58:	f04f 30ff 	mov.w	r0, #4294967295
 8000f5c:	f000 fab8 	bl	80014d0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f60:	4b04      	ldr	r3, [pc, #16]	; (8000f74 <HAL_InitTick+0x44>)
 8000f62:	4620      	mov	r0, r4
 8000f64:	601d      	str	r5, [r3, #0]
 8000f66:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000f68:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000f6a:	bd38      	pop	{r3, r4, r5, pc}
 8000f6c:	20000000 	.word	0x20000000
 8000f70:	20000008 	.word	0x20000008
 8000f74:	20000004 	.word	0x20000004

08000f78 <HAL_Init>:
{
 8000f78:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f7a:	2003      	movs	r0, #3
 8000f7c:	f000 fa96 	bl	80014ac <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f80:	2000      	movs	r0, #0
 8000f82:	f7ff ffd5 	bl	8000f30 <HAL_InitTick>
  HAL_MspInit();
 8000f86:	f003 ff49 	bl	8004e1c <HAL_MspInit>
}
 8000f8a:	2000      	movs	r0, #0
 8000f8c:	bd08      	pop	{r3, pc}
	...

08000f90 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f90:	4a03      	ldr	r2, [pc, #12]	; (8000fa0 <HAL_IncTick+0x10>)
 8000f92:	4b04      	ldr	r3, [pc, #16]	; (8000fa4 <HAL_IncTick+0x14>)
 8000f94:	6811      	ldr	r1, [r2, #0]
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	440b      	add	r3, r1
 8000f9a:	6013      	str	r3, [r2, #0]
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	200000b8 	.word	0x200000b8
 8000fa4:	20000000 	.word	0x20000000

08000fa8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000fa8:	4b01      	ldr	r3, [pc, #4]	; (8000fb0 <HAL_GetTick+0x8>)
 8000faa:	6818      	ldr	r0, [r3, #0]
}
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	200000b8 	.word	0x200000b8

08000fb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fb4:	b538      	push	{r3, r4, r5, lr}
 8000fb6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000fb8:	f7ff fff6 	bl	8000fa8 <HAL_GetTick>
 8000fbc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fbe:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000fc0:	bf1e      	ittt	ne
 8000fc2:	4b04      	ldrne	r3, [pc, #16]	; (8000fd4 <HAL_Delay+0x20>)
 8000fc4:	781b      	ldrbne	r3, [r3, #0]
 8000fc6:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fc8:	f7ff ffee 	bl	8000fa8 <HAL_GetTick>
 8000fcc:	1b40      	subs	r0, r0, r5
 8000fce:	4284      	cmp	r4, r0
 8000fd0:	d8fa      	bhi.n	8000fc8 <HAL_Delay+0x14>
  {
  }
}
 8000fd2:	bd38      	pop	{r3, r4, r5, pc}
 8000fd4:	20000000 	.word	0x20000000

08000fd8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000fd8:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000fda:	4604      	mov	r4, r0
 8000fdc:	2800      	cmp	r0, #0
 8000fde:	f000 8099 	beq.w	8001114 <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8000fe2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000fe4:	b923      	cbnz	r3, 8000ff0 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fe6:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000fe8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fec:	f003 ff2e 	bl	8004e4c <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ff0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ff2:	06db      	lsls	r3, r3, #27
 8000ff4:	f100 808c 	bmi.w	8001110 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ff8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ffa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000ffe:	f023 0302 	bic.w	r3, r3, #2
 8001002:	f043 0302 	orr.w	r3, r3, #2
 8001006:	6423      	str	r3, [r4, #64]	; 0x40
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001008:	4b43      	ldr	r3, [pc, #268]	; (8001118 <HAL_ADC_Init+0x140>)
 800100a:	685a      	ldr	r2, [r3, #4]
 800100c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001010:	605a      	str	r2, [r3, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001012:	685a      	ldr	r2, [r3, #4]
 8001014:	6861      	ldr	r1, [r4, #4]
 8001016:	430a      	orrs	r2, r1
 8001018:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800101a:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800101c:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800101e:	685a      	ldr	r2, [r3, #4]
 8001020:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001024:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001026:	685a      	ldr	r2, [r3, #4]
 8001028:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800102c:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800102e:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001030:	685a      	ldr	r2, [r3, #4]
 8001032:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001036:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001038:	685a      	ldr	r2, [r3, #4]
 800103a:	430a      	orrs	r2, r1
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800103c:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800103e:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001040:	689a      	ldr	r2, [r3, #8]
 8001042:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001046:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001048:	689a      	ldr	r2, [r3, #8]
 800104a:	430a      	orrs	r2, r1
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800104c:	4933      	ldr	r1, [pc, #204]	; (800111c <HAL_ADC_Init+0x144>)
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800104e:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001050:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001052:	428a      	cmp	r2, r1
 8001054:	d050      	beq.n	80010f8 <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001056:	6899      	ldr	r1, [r3, #8]
 8001058:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 800105c:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800105e:	6899      	ldr	r1, [r3, #8]
 8001060:	430a      	orrs	r2, r1
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001062:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001064:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001066:	689a      	ldr	r2, [r3, #8]
 8001068:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800106c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800106e:	689a      	ldr	r2, [r3, #8]
 8001070:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001072:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001074:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8001076:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001078:	f022 0202 	bic.w	r2, r2, #2
 800107c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800107e:	689a      	ldr	r2, [r3, #8]
 8001080:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001084:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001086:	6a22      	ldr	r2, [r4, #32]
 8001088:	2a00      	cmp	r2, #0
 800108a:	d03d      	beq.n	8001108 <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800108c:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800108e:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001090:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001094:	3901      	subs	r1, #1
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001096:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001098:	685a      	ldr	r2, [r3, #4]
 800109a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800109e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80010a0:	685a      	ldr	r2, [r3, #4]
 80010a2:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80010a6:	605a      	str	r2, [r3, #4]
    ADC_CLEAR_ERRORCODE(hadc);
 80010a8:	2000      	movs	r0, #0
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80010aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80010ac:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80010ae:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80010b2:	3901      	subs	r1, #1
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80010b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80010b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010b8:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80010bc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80010be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80010c0:	689a      	ldr	r2, [r3, #8]
 80010c2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80010c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80010c8:	689a      	ldr	r2, [r3, #8]
 80010ca:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80010ce:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80010d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80010d2:	689a      	ldr	r2, [r3, #8]
 80010d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80010d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80010da:	689a      	ldr	r2, [r3, #8]
 80010dc:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 80010e0:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80010e2:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80010e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010e6:	f023 0303 	bic.w	r3, r3, #3
 80010ea:	f043 0301 	orr.w	r3, r3, #1
 80010ee:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80010f0:	2300      	movs	r3, #0
 80010f2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 80010f6:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80010f8:	689a      	ldr	r2, [r3, #8]
 80010fa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80010fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001100:	689a      	ldr	r2, [r3, #8]
 8001102:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001106:	e7b4      	b.n	8001072 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001108:	685a      	ldr	r2, [r3, #4]
 800110a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800110e:	e7ca      	b.n	80010a6 <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 8001110:	2001      	movs	r0, #1
 8001112:	e7ed      	b.n	80010f0 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 8001114:	2001      	movs	r0, #1
}
 8001116:	bd10      	pop	{r4, pc}
 8001118:	40012300 	.word	0x40012300
 800111c:	0f000001 	.word	0x0f000001

08001120 <HAL_ADC_Start>:
  __IO uint32_t counter = 0;
 8001120:	2300      	movs	r3, #0
{
 8001122:	b082      	sub	sp, #8
  __IO uint32_t counter = 0;
 8001124:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001126:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800112a:	2b01      	cmp	r3, #1
 800112c:	d04e      	beq.n	80011cc <HAL_ADC_Start+0xac>
 800112e:	2301      	movs	r3, #1
 8001130:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001134:	6803      	ldr	r3, [r0, #0]
 8001136:	689a      	ldr	r2, [r3, #8]
 8001138:	07d1      	lsls	r1, r2, #31
 800113a:	d505      	bpl.n	8001148 <HAL_ADC_Start+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800113c:	689a      	ldr	r2, [r3, #8]
 800113e:	07d2      	lsls	r2, r2, #31
 8001140:	d414      	bmi.n	800116c <HAL_ADC_Start+0x4c>
  return HAL_OK;
 8001142:	2000      	movs	r0, #0
}
 8001144:	b002      	add	sp, #8
 8001146:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 8001148:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800114a:	4921      	ldr	r1, [pc, #132]	; (80011d0 <HAL_ADC_Start+0xb0>)
    __HAL_ADC_ENABLE(hadc);
 800114c:	f042 0201 	orr.w	r2, r2, #1
 8001150:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001152:	4a20      	ldr	r2, [pc, #128]	; (80011d4 <HAL_ADC_Start+0xb4>)
 8001154:	6812      	ldr	r2, [r2, #0]
 8001156:	fbb2 f2f1 	udiv	r2, r2, r1
 800115a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 800115e:	9201      	str	r2, [sp, #4]
    while(counter != 0)
 8001160:	9a01      	ldr	r2, [sp, #4]
 8001162:	2a00      	cmp	r2, #0
 8001164:	d0ea      	beq.n	800113c <HAL_ADC_Start+0x1c>
      counter--;
 8001166:	9a01      	ldr	r2, [sp, #4]
 8001168:	3a01      	subs	r2, #1
 800116a:	e7f8      	b.n	800115e <HAL_ADC_Start+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 800116c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800116e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001172:	f022 0201 	bic.w	r2, r2, #1
 8001176:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800117a:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800117c:	685a      	ldr	r2, [r3, #4]
 800117e:	0551      	lsls	r1, r2, #21
 8001180:	d505      	bpl.n	800118e <HAL_ADC_Start+0x6e>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001182:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001184:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001188:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800118c:	6402      	str	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800118e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001190:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001194:	d002      	beq.n	800119c <HAL_ADC_Start+0x7c>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001196:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001198:	f022 0206 	bic.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 800119c:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 800119e:	2200      	movs	r2, #0
 80011a0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80011a4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80011a8:	601a      	str	r2, [r3, #0]
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80011aa:	4a0b      	ldr	r2, [pc, #44]	; (80011d8 <HAL_ADC_Start+0xb8>)
 80011ac:	6852      	ldr	r2, [r2, #4]
 80011ae:	06d2      	lsls	r2, r2, #27
 80011b0:	d108      	bne.n	80011c4 <HAL_ADC_Start+0xa4>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011b2:	6898      	ldr	r0, [r3, #8]
 80011b4:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80011b8:	d1c3      	bne.n	8001142 <HAL_ADC_Start+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011ba:	689a      	ldr	r2, [r3, #8]
 80011bc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	e7bf      	b.n	8001144 <HAL_ADC_Start+0x24>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011c4:	4a05      	ldr	r2, [pc, #20]	; (80011dc <HAL_ADC_Start+0xbc>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d1bb      	bne.n	8001142 <HAL_ADC_Start+0x22>
 80011ca:	e7f2      	b.n	80011b2 <HAL_ADC_Start+0x92>
  __HAL_LOCK(hadc);
 80011cc:	2002      	movs	r0, #2
 80011ce:	e7b9      	b.n	8001144 <HAL_ADC_Start+0x24>
 80011d0:	000f4240 	.word	0x000f4240
 80011d4:	20000008 	.word	0x20000008
 80011d8:	40012300 	.word	0x40012300
 80011dc:	40012000 	.word	0x40012000

080011e0 <HAL_ADC_Start_DMA>:
{
 80011e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80011e2:	4613      	mov	r3, r2
  __IO uint32_t counter = 0;
 80011e4:	2200      	movs	r2, #0
{
 80011e6:	4604      	mov	r4, r0
  __IO uint32_t counter = 0;
 80011e8:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80011ea:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80011ee:	2a01      	cmp	r2, #1
 80011f0:	d065      	beq.n	80012be <HAL_ADC_Start_DMA+0xde>
 80011f2:	2201      	movs	r2, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80011f4:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hadc);
 80011f6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80011fa:	68aa      	ldr	r2, [r5, #8]
 80011fc:	07d2      	lsls	r2, r2, #31
 80011fe:	d505      	bpl.n	800120c <HAL_ADC_Start_DMA+0x2c>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001200:	68aa      	ldr	r2, [r5, #8]
 8001202:	07d0      	lsls	r0, r2, #31
 8001204:	d415      	bmi.n	8001232 <HAL_ADC_Start_DMA+0x52>
  return HAL_OK;
 8001206:	2000      	movs	r0, #0
}
 8001208:	b003      	add	sp, #12
 800120a:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 800120c:	68aa      	ldr	r2, [r5, #8]
 800120e:	f042 0201 	orr.w	r2, r2, #1
 8001212:	60aa      	str	r2, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001214:	4a2b      	ldr	r2, [pc, #172]	; (80012c4 <HAL_ADC_Start_DMA+0xe4>)
 8001216:	6810      	ldr	r0, [r2, #0]
 8001218:	4a2b      	ldr	r2, [pc, #172]	; (80012c8 <HAL_ADC_Start_DMA+0xe8>)
 800121a:	fbb0 f0f2 	udiv	r0, r0, r2
 800121e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001222:	9001      	str	r0, [sp, #4]
    while(counter != 0)
 8001224:	9a01      	ldr	r2, [sp, #4]
 8001226:	2a00      	cmp	r2, #0
 8001228:	d0ea      	beq.n	8001200 <HAL_ADC_Start_DMA+0x20>
      counter--;
 800122a:	9a01      	ldr	r2, [sp, #4]
 800122c:	3a01      	subs	r2, #1
 800122e:	9201      	str	r2, [sp, #4]
 8001230:	e7f8      	b.n	8001224 <HAL_ADC_Start_DMA+0x44>
    ADC_STATE_CLR_SET(hadc->State,
 8001232:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001234:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8001238:	f020 0001 	bic.w	r0, r0, #1
 800123c:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8001240:	6420      	str	r0, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001242:	686a      	ldr	r2, [r5, #4]
 8001244:	0552      	lsls	r2, r2, #21
 8001246:	d505      	bpl.n	8001254 <HAL_ADC_Start_DMA+0x74>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001248:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800124a:	f420 5040 	bic.w	r0, r0, #12288	; 0x3000
 800124e:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 8001252:	6420      	str	r0, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001254:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001256:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800125a:	d002      	beq.n	8001262 <HAL_ADC_Start_DMA+0x82>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800125c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800125e:	f022 0206 	bic.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001262:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hadc);   
 8001264:	2200      	movs	r2, #0
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001266:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    __HAL_UNLOCK(hadc);   
 8001268:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800126c:	4a17      	ldr	r2, [pc, #92]	; (80012cc <HAL_ADC_Start_DMA+0xec>)
 800126e:	63c2      	str	r2, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001270:	4a17      	ldr	r2, [pc, #92]	; (80012d0 <HAL_ADC_Start_DMA+0xf0>)
 8001272:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001274:	4a17      	ldr	r2, [pc, #92]	; (80012d4 <HAL_ADC_Start_DMA+0xf4>)
 8001276:	64c2      	str	r2, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001278:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800127c:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800127e:	686a      	ldr	r2, [r5, #4]
 8001280:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001284:	606a      	str	r2, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001286:	68aa      	ldr	r2, [r5, #8]
 8001288:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800128c:	60aa      	str	r2, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800128e:	460a      	mov	r2, r1
 8001290:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 8001294:	f000 fa0a 	bl	80016ac <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001298:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <HAL_ADC_Start_DMA+0xf8>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f013 0f1f 	tst.w	r3, #31
 80012a0:	6823      	ldr	r3, [r4, #0]
 80012a2:	d108      	bne.n	80012b6 <HAL_ADC_Start_DMA+0xd6>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80012a4:	6898      	ldr	r0, [r3, #8]
 80012a6:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80012aa:	d1ac      	bne.n	8001206 <HAL_ADC_Start_DMA+0x26>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80012ac:	689a      	ldr	r2, [r3, #8]
 80012ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012b2:	609a      	str	r2, [r3, #8]
 80012b4:	e7a8      	b.n	8001208 <HAL_ADC_Start_DMA+0x28>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80012b6:	4a09      	ldr	r2, [pc, #36]	; (80012dc <HAL_ADC_Start_DMA+0xfc>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d1a4      	bne.n	8001206 <HAL_ADC_Start_DMA+0x26>
 80012bc:	e7f2      	b.n	80012a4 <HAL_ADC_Start_DMA+0xc4>
  __HAL_LOCK(hadc);
 80012be:	2002      	movs	r0, #2
 80012c0:	e7a2      	b.n	8001208 <HAL_ADC_Start_DMA+0x28>
 80012c2:	bf00      	nop
 80012c4:	20000008 	.word	0x20000008
 80012c8:	000f4240 	.word	0x000f4240
 80012cc:	080012e9 	.word	0x080012e9
 80012d0:	0800134b 	.word	0x0800134b
 80012d4:	08001357 	.word	0x08001357
 80012d8:	40012300 	.word	0x40012300
 80012dc:	40012000 	.word	0x40012000

080012e0 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80012e0:	6803      	ldr	r3, [r0, #0]
 80012e2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80012e4:	4770      	bx	lr

080012e6 <HAL_ADC_ConvCpltCallback>:
 80012e6:	4770      	bx	lr

080012e8 <ADC_DMAConvCplt>:
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80012e8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80012ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012ec:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 80012f0:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80012f2:	d124      	bne.n	800133e <ADC_DMAConvCplt+0x56>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80012f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80012fa:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	6891      	ldr	r1, [r2, #8]
 8001300:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 8001304:	d117      	bne.n	8001336 <ADC_DMAConvCplt+0x4e>
 8001306:	6999      	ldr	r1, [r3, #24]
 8001308:	b9a9      	cbnz	r1, 8001336 <ADC_DMAConvCplt+0x4e>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800130a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800130c:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 8001310:	d002      	beq.n	8001318 <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001312:	6891      	ldr	r1, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001314:	0549      	lsls	r1, r1, #21
 8001316:	d40e      	bmi.n	8001336 <ADC_DMAConvCplt+0x4e>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001318:	6851      	ldr	r1, [r2, #4]
 800131a:	f021 0120 	bic.w	r1, r1, #32
 800131e:	6051      	str	r1, [r2, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001320:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001322:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001326:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001328:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800132a:	04d2      	lsls	r2, r2, #19
 800132c:	d403      	bmi.n	8001336 <ADC_DMAConvCplt+0x4e>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800132e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001330:	f042 0201 	orr.w	r2, r2, #1
 8001334:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff ffd5 	bl	80012e6 <HAL_ADC_ConvCpltCallback>
 800133c:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800133e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  }
}
 8001340:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001346:	4718      	bx	r3

08001348 <HAL_ADC_ConvHalfCpltCallback>:
 8001348:	4770      	bx	lr

0800134a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800134a:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800134c:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800134e:	f7ff fffb 	bl	8001348 <HAL_ADC_ConvHalfCpltCallback>
 8001352:	bd08      	pop	{r3, pc}

08001354 <HAL_ADC_ErrorCallback>:
{
 8001354:	4770      	bx	lr

08001356 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001356:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001358:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800135a:	2340      	movs	r3, #64	; 0x40
 800135c:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800135e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001360:	f043 0304 	orr.w	r3, r3, #4
 8001364:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 8001366:	f7ff fff5 	bl	8001354 <HAL_ADC_ErrorCallback>
 800136a:	bd08      	pop	{r3, pc}

0800136c <HAL_ADC_ConfigChannel>:
  __IO uint32_t counter = 0;
 800136c:	2300      	movs	r3, #0
{
 800136e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0;
 8001370:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001372:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001376:	2b01      	cmp	r3, #1
 8001378:	d071      	beq.n	800145e <HAL_ADC_ConfigChannel+0xf2>
	if (sConfig->Channel > ADC_CHANNEL_9)
 800137a:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 800137c:	2301      	movs	r3, #1
 800137e:	6804      	ldr	r4, [r0, #0]
	if (sConfig->Channel > ADC_CHANNEL_9)
 8001380:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8001382:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8001386:	b2ae      	uxth	r6, r5
 8001388:	688a      	ldr	r2, [r1, #8]
	if (sConfig->Channel > ADC_CHANNEL_9)
 800138a:	d931      	bls.n	80013f0 <HAL_ADC_ConfigChannel+0x84>
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800138c:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8001390:	f04f 0e07 	mov.w	lr, #7
 8001394:	68e7      	ldr	r7, [r4, #12]
 8001396:	3b1e      	subs	r3, #30
 8001398:	fa0e fe03 	lsl.w	lr, lr, r3
 800139c:	ea27 070e 	bic.w	r7, r7, lr
 80013a0:	60e7      	str	r7, [r4, #12]
		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80013a2:	4f3d      	ldr	r7, [pc, #244]	; (8001498 <HAL_ADC_ConfigChannel+0x12c>)
 80013a4:	42bd      	cmp	r5, r7
 80013a6:	d11e      	bne.n	80013e6 <HAL_ADC_ConfigChannel+0x7a>
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80013a8:	68e3      	ldr	r3, [r4, #12]
 80013aa:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80013ae:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7)
 80013b0:	684a      	ldr	r2, [r1, #4]
 80013b2:	2a06      	cmp	r2, #6
 80013b4:	ea4f 0382 	mov.w	r3, r2, lsl #2
 80013b8:	d82a      	bhi.n	8001410 <HAL_ADC_ConfigChannel+0xa4>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80013ba:	4413      	add	r3, r2
 80013bc:	6b67      	ldr	r7, [r4, #52]	; 0x34
 80013be:	1f59      	subs	r1, r3, #5
 80013c0:	231f      	movs	r3, #31
 80013c2:	408b      	lsls	r3, r1
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80013c4:	fa06 f101 	lsl.w	r1, r6, r1
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80013c8:	ea27 0303 	bic.w	r3, r7, r3
 80013cc:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80013ce:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80013d0:	4311      	orrs	r1, r2
 80013d2:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80013d4:	4b31      	ldr	r3, [pc, #196]	; (800149c <HAL_ADC_ConfigChannel+0x130>)
 80013d6:	429c      	cmp	r4, r3
 80013d8:	d039      	beq.n	800144e <HAL_ADC_ConfigChannel+0xe2>
  __HAL_UNLOCK(hadc);
 80013da:	2300      	movs	r3, #0
 80013dc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80013e0:	4618      	mov	r0, r3
}
 80013e2:	b003      	add	sp, #12
 80013e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80013e6:	68e7      	ldr	r7, [r4, #12]
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	433b      	orrs	r3, r7
 80013ee:	e7de      	b.n	80013ae <HAL_ADC_ConfigChannel+0x42>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80013f0:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80013f4:	f04f 0e07 	mov.w	lr, #7
 80013f8:	6927      	ldr	r7, [r4, #16]
 80013fa:	fa0e fe03 	lsl.w	lr, lr, r3
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80013fe:	fa02 f303 	lsl.w	r3, r2, r3
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001402:	ea27 070e 	bic.w	r7, r7, lr
 8001406:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001408:	6927      	ldr	r7, [r4, #16]
 800140a:	433b      	orrs	r3, r7
 800140c:	6123      	str	r3, [r4, #16]
 800140e:	e7cf      	b.n	80013b0 <HAL_ADC_ConfigChannel+0x44>
  else if (sConfig->Rank < 13)
 8001410:	2a0c      	cmp	r2, #12
 8001412:	d80e      	bhi.n	8001432 <HAL_ADC_ConfigChannel+0xc6>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001414:	4413      	add	r3, r2
 8001416:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001418:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 800141c:	231f      	movs	r3, #31
 800141e:	4093      	lsls	r3, r2
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001420:	fa06 f202 	lsl.w	r2, r6, r2
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001424:	ea21 0303 	bic.w	r3, r1, r3
 8001428:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800142a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800142c:	431a      	orrs	r2, r3
 800142e:	6322      	str	r2, [r4, #48]	; 0x30
 8001430:	e7d0      	b.n	80013d4 <HAL_ADC_ConfigChannel+0x68>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001432:	4413      	add	r3, r2
 8001434:	221f      	movs	r2, #31
 8001436:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001438:	3b41      	subs	r3, #65	; 0x41
 800143a:	409a      	lsls	r2, r3
 800143c:	ea21 0202 	bic.w	r2, r1, r2
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001440:	fa06 f103 	lsl.w	r1, r6, r3
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001444:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001446:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001448:	4311      	orrs	r1, r2
 800144a:	62e1      	str	r1, [r4, #44]	; 0x2c
 800144c:	e7c2      	b.n	80013d4 <HAL_ADC_ConfigChannel+0x68>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800144e:	2d12      	cmp	r5, #18
 8001450:	d107      	bne.n	8001462 <HAL_ADC_ConfigChannel+0xf6>
    ADC->CCR |= ADC_CCR_VBATE;
 8001452:	4a13      	ldr	r2, [pc, #76]	; (80014a0 <HAL_ADC_ConfigChannel+0x134>)
 8001454:	6853      	ldr	r3, [r2, #4]
 8001456:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800145a:	6053      	str	r3, [r2, #4]
 800145c:	e7bd      	b.n	80013da <HAL_ADC_ConfigChannel+0x6e>
  __HAL_LOCK(hadc);
 800145e:	2002      	movs	r0, #2
 8001460:	e7bf      	b.n	80013e2 <HAL_ADC_ConfigChannel+0x76>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001462:	4b0d      	ldr	r3, [pc, #52]	; (8001498 <HAL_ADC_ConfigChannel+0x12c>)
 8001464:	429d      	cmp	r5, r3
 8001466:	d001      	beq.n	800146c <HAL_ADC_ConfigChannel+0x100>
 8001468:	2d11      	cmp	r5, #17
 800146a:	d1b6      	bne.n	80013da <HAL_ADC_ConfigChannel+0x6e>
    ADC->CCR |= ADC_CCR_TSVREFE;
 800146c:	490c      	ldr	r1, [pc, #48]	; (80014a0 <HAL_ADC_ConfigChannel+0x134>)
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800146e:	429d      	cmp	r5, r3
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001470:	684a      	ldr	r2, [r1, #4]
 8001472:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001476:	604a      	str	r2, [r1, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001478:	d1af      	bne.n	80013da <HAL_ADC_ConfigChannel+0x6e>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800147a:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <HAL_ADC_ConfigChannel+0x138>)
 800147c:	4a0a      	ldr	r2, [pc, #40]	; (80014a8 <HAL_ADC_ConfigChannel+0x13c>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	fbb3 f2f2 	udiv	r2, r3, r2
 8001484:	230a      	movs	r3, #10
 8001486:	4353      	muls	r3, r2
        counter--;
 8001488:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 800148a:	9b01      	ldr	r3, [sp, #4]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d0a4      	beq.n	80013da <HAL_ADC_ConfigChannel+0x6e>
        counter--;
 8001490:	9b01      	ldr	r3, [sp, #4]
 8001492:	3b01      	subs	r3, #1
 8001494:	e7f8      	b.n	8001488 <HAL_ADC_ConfigChannel+0x11c>
 8001496:	bf00      	nop
 8001498:	10000012 	.word	0x10000012
 800149c:	40012000 	.word	0x40012000
 80014a0:	40012300 	.word	0x40012300
 80014a4:	20000008 	.word	0x20000008
 80014a8:	000f4240 	.word	0x000f4240

080014ac <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014ac:	4a07      	ldr	r2, [pc, #28]	; (80014cc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80014ae:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014b0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80014b2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014b6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80014ba:	041b      	lsls	r3, r3, #16
 80014bc:	0c1b      	lsrs	r3, r3, #16
 80014be:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80014c6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80014c8:	60d3      	str	r3, [r2, #12]
 80014ca:	4770      	bx	lr
 80014cc:	e000ed00 	.word	0xe000ed00

080014d0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014d0:	4b19      	ldr	r3, [pc, #100]	; (8001538 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014d2:	b530      	push	{r4, r5, lr}
 80014d4:	68dc      	ldr	r4, [r3, #12]
 80014d6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014da:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014de:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014e0:	2b04      	cmp	r3, #4
 80014e2:	bf28      	it	cs
 80014e4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014e6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e8:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ec:	bf8c      	ite	hi
 80014ee:	3c03      	subhi	r4, #3
 80014f0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f2:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) < 0)
 80014f6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f8:	f103 33ff 	add.w	r3, r3, #4294967295
 80014fc:	ea01 0103 	and.w	r1, r1, r3
 8001500:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001504:	fa05 f404 	lsl.w	r4, r5, r4
 8001508:	f104 34ff 	add.w	r4, r4, #4294967295
 800150c:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001510:	ea42 0201 	orr.w	r2, r2, r1
 8001514:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) < 0)
 8001518:	da05      	bge.n	8001526 <HAL_NVIC_SetPriority+0x56>
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800151a:	f000 000f 	and.w	r0, r0, #15
 800151e:	b2d2      	uxtb	r2, r2
 8001520:	4b06      	ldr	r3, [pc, #24]	; (800153c <HAL_NVIC_SetPriority+0x6c>)
 8001522:	541a      	strb	r2, [r3, r0]
 8001524:	bd30      	pop	{r4, r5, pc}
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001526:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800152a:	b2d2      	uxtb	r2, r2
 800152c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001530:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 8001534:	bd30      	pop	{r4, r5, pc}
 8001536:	bf00      	nop
 8001538:	e000ed00 	.word	0xe000ed00
 800153c:	e000ed14 	.word	0xe000ed14

08001540 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001540:	0942      	lsrs	r2, r0, #5
 8001542:	2301      	movs	r3, #1
 8001544:	f000 001f 	and.w	r0, r0, #31
 8001548:	fa03 f000 	lsl.w	r0, r3, r0
 800154c:	4b01      	ldr	r3, [pc, #4]	; (8001554 <HAL_NVIC_EnableIRQ+0x14>)
 800154e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001552:	4770      	bx	lr
 8001554:	e000e100 	.word	0xe000e100

08001558 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001558:	3801      	subs	r0, #1
 800155a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800155e:	d20a      	bcs.n	8001576 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001560:	4b06      	ldr	r3, [pc, #24]	; (800157c <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001562:	21f0      	movs	r1, #240	; 0xf0
 8001564:	4a06      	ldr	r2, [pc, #24]	; (8001580 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001566:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001568:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800156a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800156e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001570:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001576:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	e000e010 	.word	0xe000e010
 8001580:	e000ed00 	.word	0xe000ed00

08001584 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001584:	6803      	ldr	r3, [r0, #0]
 8001586:	2118      	movs	r1, #24
 8001588:	b2da      	uxtb	r2, r3
 800158a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800158e:	3a10      	subs	r2, #16
 8001590:	f023 0303 	bic.w	r3, r3, #3
 8001594:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001598:	4904      	ldr	r1, [pc, #16]	; (80015ac <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 800159a:	2a03      	cmp	r2, #3
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800159c:	5c89      	ldrb	r1, [r1, r2]
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800159e:	bf88      	it	hi
 80015a0:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80015a2:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80015a4:	6583      	str	r3, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 80015a6:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	08006cd4 	.word	0x08006cd4

080015b0 <HAL_DMA_Init>:
{
 80015b0:	b570      	push	{r4, r5, r6, lr}
 80015b2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80015b4:	f7ff fcf8 	bl	8000fa8 <HAL_GetTick>
 80015b8:	4605      	mov	r5, r0
  if(hdma == NULL)
 80015ba:	2c00      	cmp	r4, #0
 80015bc:	d071      	beq.n	80016a2 <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 80015be:	2300      	movs	r3, #0
  __HAL_DMA_DISABLE(hdma);
 80015c0:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 80015c2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 80015c6:	2302      	movs	r3, #2
 80015c8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80015cc:	6813      	ldr	r3, [r2, #0]
 80015ce:	f023 0301 	bic.w	r3, r3, #1
 80015d2:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015d4:	6821      	ldr	r1, [r4, #0]
 80015d6:	680b      	ldr	r3, [r1, #0]
 80015d8:	07d8      	lsls	r0, r3, #31
 80015da:	d43c      	bmi.n	8001656 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 80015dc:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80015de:	4d32      	ldr	r5, [pc, #200]	; (80016a8 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015e0:	6862      	ldr	r2, [r4, #4]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80015e2:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015e4:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015e6:	69a0      	ldr	r0, [r4, #24]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015e8:	4313      	orrs	r3, r2
 80015ea:	68e2      	ldr	r2, [r4, #12]
 80015ec:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015ee:	6922      	ldr	r2, [r4, #16]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	6962      	ldr	r2, [r4, #20]
 80015f4:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015f6:	69e2      	ldr	r2, [r4, #28]
 80015f8:	4303      	orrs	r3, r0
 80015fa:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 80015fc:	6a22      	ldr	r2, [r4, #32]
 80015fe:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001600:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001602:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001604:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001608:	bf01      	itttt	eq
 800160a:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 800160c:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 800160e:	4335      	orreq	r5, r6
 8001610:	432b      	orreq	r3, r5
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001612:	2a04      	cmp	r2, #4
  hdma->Instance->CR = tmp;  
 8001614:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8001616:	694b      	ldr	r3, [r1, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001618:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 800161c:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001620:	d10b      	bne.n	800163a <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 8001622:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001624:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8001626:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001628:	b13d      	cbz	r5, 800163a <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800162a:	b9f8      	cbnz	r0, 800166c <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 800162c:	2a01      	cmp	r2, #1
 800162e:	d02d      	beq.n	800168c <HAL_DMA_Init+0xdc>
 8001630:	d301      	bcc.n	8001636 <HAL_DMA_Init+0x86>
 8001632:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001634:	d101      	bne.n	800163a <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001636:	01ea      	lsls	r2, r5, #7
 8001638:	d42b      	bmi.n	8001692 <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 800163a:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800163c:	4620      	mov	r0, r4
 800163e:	f7ff ffa1 	bl	8001584 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001642:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001644:	233f      	movs	r3, #63	; 0x3f
 8001646:	4093      	lsls	r3, r2
 8001648:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800164a:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800164c:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800164e:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001650:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001654:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001656:	f7ff fca7 	bl	8000fa8 <HAL_GetTick>
 800165a:	1b40      	subs	r0, r0, r5
 800165c:	2805      	cmp	r0, #5
 800165e:	d9b9      	bls.n	80015d4 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001660:	2320      	movs	r3, #32
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001662:	2003      	movs	r0, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001664:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001666:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800166a:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800166c:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8001670:	d113      	bne.n	800169a <HAL_DMA_Init+0xea>
    switch (tmp)
 8001672:	2a03      	cmp	r2, #3
 8001674:	d8e1      	bhi.n	800163a <HAL_DMA_Init+0x8a>
 8001676:	a001      	add	r0, pc, #4	; (adr r0, 800167c <HAL_DMA_Init+0xcc>)
 8001678:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 800167c:	08001693 	.word	0x08001693
 8001680:	08001637 	.word	0x08001637
 8001684:	08001693 	.word	0x08001693
 8001688:	0800168d 	.word	0x0800168d
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800168c:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8001690:	d1d3      	bne.n	800163a <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001692:	2340      	movs	r3, #64	; 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8001694:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001696:	6563      	str	r3, [r4, #84]	; 0x54
 8001698:	e7e5      	b.n	8001666 <HAL_DMA_Init+0xb6>
    switch (tmp)
 800169a:	2a02      	cmp	r2, #2
 800169c:	d9f9      	bls.n	8001692 <HAL_DMA_Init+0xe2>
 800169e:	2a03      	cmp	r2, #3
 80016a0:	e7c8      	b.n	8001634 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 80016a2:	2001      	movs	r0, #1
 80016a4:	bd70      	pop	{r4, r5, r6, pc}
 80016a6:	bf00      	nop
 80016a8:	f010803f 	.word	0xf010803f

080016ac <HAL_DMA_Start_IT>:
{
 80016ac:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 80016ae:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80016b2:	2c01      	cmp	r4, #1
 80016b4:	d035      	beq.n	8001722 <HAL_DMA_Start_IT+0x76>
 80016b6:	2401      	movs	r4, #1
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016b8:	6d86      	ldr	r6, [r0, #88]	; 0x58
 80016ba:	2500      	movs	r5, #0
  __HAL_LOCK(hdma);
 80016bc:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80016c0:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 80016c4:	2c01      	cmp	r4, #1
 80016c6:	f04f 0402 	mov.w	r4, #2
 80016ca:	d128      	bne.n	800171e <HAL_DMA_Start_IT+0x72>
    hdma->State = HAL_DMA_STATE_BUSY;
 80016cc:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80016d0:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016d2:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80016d4:	6825      	ldr	r5, [r4, #0]
 80016d6:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80016da:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80016dc:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016de:	6883      	ldr	r3, [r0, #8]
 80016e0:	2b40      	cmp	r3, #64	; 0x40
 80016e2:	d119      	bne.n	8001718 <HAL_DMA_Start_IT+0x6c>
    hdma->Instance->PAR = DstAddress;
 80016e4:	60a2      	str	r2, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 80016e6:	60e1      	str	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016e8:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80016ea:	233f      	movs	r3, #63	; 0x3f
 80016ec:	4093      	lsls	r3, r2
 80016ee:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80016f0:	6823      	ldr	r3, [r4, #0]
 80016f2:	f043 0316 	orr.w	r3, r3, #22
 80016f6:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80016f8:	6963      	ldr	r3, [r4, #20]
 80016fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016fe:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001700:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001702:	b11b      	cbz	r3, 800170c <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001704:	6823      	ldr	r3, [r4, #0]
 8001706:	f043 0308 	orr.w	r3, r3, #8
 800170a:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800170c:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800170e:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001710:	f043 0301 	orr.w	r3, r3, #1
 8001714:	6023      	str	r3, [r4, #0]
 8001716:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->PAR = SrcAddress;
 8001718:	60a1      	str	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 800171a:	60e2      	str	r2, [r4, #12]
 800171c:	e7e4      	b.n	80016e8 <HAL_DMA_Start_IT+0x3c>
    __HAL_UNLOCK(hdma);	  
 800171e:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8001722:	2002      	movs	r0, #2
}
 8001724:	bd70      	pop	{r4, r5, r6, pc}
	...

08001728 <HAL_DMA_IRQHandler>:
  __IO uint32_t count = 0;
 8001728:	2300      	movs	r3, #0
{
 800172a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0;
 800172c:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800172e:	2208      	movs	r2, #8
  uint32_t timeout = SystemCoreClock / 9600;
 8001730:	4b59      	ldr	r3, [pc, #356]	; (8001898 <HAL_DMA_IRQHandler+0x170>)
{
 8001732:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001734:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600;
 8001736:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001738:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 800173a:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800173c:	409a      	lsls	r2, r3
 800173e:	4216      	tst	r6, r2
 8001740:	d00c      	beq.n	800175c <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001742:	6801      	ldr	r1, [r0, #0]
 8001744:	6808      	ldr	r0, [r1, #0]
 8001746:	0740      	lsls	r0, r0, #29
 8001748:	d508      	bpl.n	800175c <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800174a:	6808      	ldr	r0, [r1, #0]
 800174c:	f020 0004 	bic.w	r0, r0, #4
 8001750:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001752:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001754:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001756:	f042 0201 	orr.w	r2, r2, #1
 800175a:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800175c:	2201      	movs	r2, #1
 800175e:	409a      	lsls	r2, r3
 8001760:	4216      	tst	r6, r2
 8001762:	d008      	beq.n	8001776 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001764:	6821      	ldr	r1, [r4, #0]
 8001766:	6949      	ldr	r1, [r1, #20]
 8001768:	0609      	lsls	r1, r1, #24
 800176a:	d504      	bpl.n	8001776 <HAL_DMA_IRQHandler+0x4e>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800176c:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800176e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001770:	f042 0202 	orr.w	r2, r2, #2
 8001774:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001776:	2204      	movs	r2, #4
 8001778:	409a      	lsls	r2, r3
 800177a:	4216      	tst	r6, r2
 800177c:	d008      	beq.n	8001790 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800177e:	6821      	ldr	r1, [r4, #0]
 8001780:	6809      	ldr	r1, [r1, #0]
 8001782:	0788      	lsls	r0, r1, #30
 8001784:	d504      	bpl.n	8001790 <HAL_DMA_IRQHandler+0x68>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001786:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001788:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800178a:	f042 0204 	orr.w	r2, r2, #4
 800178e:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001790:	2210      	movs	r2, #16
 8001792:	409a      	lsls	r2, r3
 8001794:	4216      	tst	r6, r2
 8001796:	d010      	beq.n	80017ba <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001798:	6823      	ldr	r3, [r4, #0]
 800179a:	6819      	ldr	r1, [r3, #0]
 800179c:	0709      	lsls	r1, r1, #28
 800179e:	d50c      	bpl.n	80017ba <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80017a0:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	0350      	lsls	r0, r2, #13
 80017a6:	d535      	bpl.n	8001814 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	0319      	lsls	r1, r3, #12
 80017ac:	d401      	bmi.n	80017b2 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80017ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80017b0:	e000      	b.n	80017b4 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80017b2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80017b4:	b10b      	cbz	r3, 80017ba <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80017b6:	4620      	mov	r0, r4
 80017b8:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80017ba:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80017bc:	2220      	movs	r2, #32
 80017be:	408a      	lsls	r2, r1
 80017c0:	4216      	tst	r6, r2
 80017c2:	d038      	beq.n	8001836 <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80017c4:	6823      	ldr	r3, [r4, #0]
 80017c6:	6818      	ldr	r0, [r3, #0]
 80017c8:	06c6      	lsls	r6, r0, #27
 80017ca:	d534      	bpl.n	8001836 <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80017cc:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80017ce:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80017d2:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80017d4:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80017d6:	d125      	bne.n	8001824 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80017d8:	f022 0216 	bic.w	r2, r2, #22
 80017dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80017de:	695a      	ldr	r2, [r3, #20]
 80017e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80017e4:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80017e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80017e8:	b90a      	cbnz	r2, 80017ee <HAL_DMA_IRQHandler+0xc6>
 80017ea:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80017ec:	b11a      	cbz	r2, 80017f6 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	f022 0208 	bic.w	r2, r2, #8
 80017f4:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017f6:	233f      	movs	r3, #63	; 0x3f
 80017f8:	408b      	lsls	r3, r1
 80017fa:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 80017fc:	2300      	movs	r3, #0
 80017fe:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001802:	2301      	movs	r3, #1
 8001804:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001808:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 800180a:	b10b      	cbz	r3, 8001810 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 800180c:	4620      	mov	r0, r4
 800180e:	4798      	blx	r3
}
 8001810:	b003      	add	sp, #12
 8001812:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	05d2      	lsls	r2, r2, #23
 8001818:	d4c9      	bmi.n	80017ae <HAL_DMA_IRQHandler+0x86>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	f022 0208 	bic.w	r2, r2, #8
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	e7c4      	b.n	80017ae <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001824:	0350      	lsls	r0, r2, #13
 8001826:	d528      	bpl.n	800187a <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	0319      	lsls	r1, r3, #12
 800182c:	d432      	bmi.n	8001894 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 800182e:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001830:	b10b      	cbz	r3, 8001836 <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 8001832:	4620      	mov	r0, r4
 8001834:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001836:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001838:	2b00      	cmp	r3, #0
 800183a:	d0e9      	beq.n	8001810 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800183c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800183e:	07da      	lsls	r2, r3, #31
 8001840:	d519      	bpl.n	8001876 <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001842:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8001844:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8001846:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 800184a:	6813      	ldr	r3, [r2, #0]
 800184c:	f023 0301 	bic.w	r3, r3, #1
 8001850:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 8001852:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001856:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 800185a:	9b01      	ldr	r3, [sp, #4]
 800185c:	3301      	adds	r3, #1
 800185e:	429f      	cmp	r7, r3
 8001860:	9301      	str	r3, [sp, #4]
 8001862:	d302      	bcc.n	800186a <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001864:	6813      	ldr	r3, [r2, #0]
 8001866:	07db      	lsls	r3, r3, #31
 8001868:	d4f7      	bmi.n	800185a <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 800186a:	2300      	movs	r3, #0
 800186c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001870:	2301      	movs	r3, #1
 8001872:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8001876:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001878:	e7c7      	b.n	800180a <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001880:	d108      	bne.n	8001894 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001882:	6819      	ldr	r1, [r3, #0]
 8001884:	f021 0110 	bic.w	r1, r1, #16
 8001888:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800188a:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 800188c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001890:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8001894:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001896:	e7cb      	b.n	8001830 <HAL_DMA_IRQHandler+0x108>
 8001898:	20000008 	.word	0x20000008

0800189c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800189c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018a0:	680b      	ldr	r3, [r1, #0]
{
 80018a2:	b085      	sub	sp, #20
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001a68 <HAL_GPIO_Init+0x1cc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018a8:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 80018aa:	2300      	movs	r3, #0
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018ac:	4a6c      	ldr	r2, [pc, #432]	; (8001a60 <HAL_GPIO_Init+0x1c4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80018ae:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 8001a6c <HAL_GPIO_Init+0x1d0>
    ioposition = ((uint32_t)0x01) << position;
 80018b2:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018b6:	9c01      	ldr	r4, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 80018b8:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018bc:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80018c0:	45b6      	cmp	lr, r6
 80018c2:	f040 80b3 	bne.w	8001a2c <HAL_GPIO_Init+0x190>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018c6:	684c      	ldr	r4, [r1, #4]
 80018c8:	f024 0710 	bic.w	r7, r4, #16
 80018cc:	2f02      	cmp	r7, #2
 80018ce:	d116      	bne.n	80018fe <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 80018d0:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80018d4:	f003 0b07 	and.w	fp, r3, #7
 80018d8:	f04f 0c0f 	mov.w	ip, #15
 80018dc:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 80018e0:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 80018e4:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80018e8:	fa0c fc0b 	lsl.w	ip, ip, fp
 80018ec:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80018f0:	690d      	ldr	r5, [r1, #16]
 80018f2:	fa05 f50b 	lsl.w	r5, r5, fp
 80018f6:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 80018fa:	f8ca 5020 	str.w	r5, [sl, #32]
 80018fe:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001902:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001904:	f8d0 b000 	ldr.w	fp, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001908:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800190c:	fa05 f50a 	lsl.w	r5, r5, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001910:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001912:	fa0c fc0a 	lsl.w	ip, ip, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001916:	43ed      	mvns	r5, r5
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001918:	2f01      	cmp	r7, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800191a:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800191e:	ea4c 0c0b 	orr.w	ip, ip, fp
      GPIOx->MODER = temp;
 8001922:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001926:	d811      	bhi.n	800194c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001928:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800192a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 800192e:	68cf      	ldr	r7, [r1, #12]
 8001930:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001934:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001938:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800193a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800193c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001940:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8001944:	409f      	lsls	r7, r3
 8001946:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800194a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800194c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800194e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001950:	688f      	ldr	r7, [r1, #8]
 8001952:	fa07 f70a 	lsl.w	r7, r7, sl
 8001956:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001958:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800195a:	00e5      	lsls	r5, r4, #3
 800195c:	d566      	bpl.n	8001a2c <HAL_GPIO_Init+0x190>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800195e:	f8d8 5044 	ldr.w	r5, [r8, #68]	; 0x44
 8001962:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001966:	f003 0e03 	and.w	lr, r3, #3
 800196a:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196e:	f445 4580 	orr.w	r5, r5, #16384	; 0x4000
 8001972:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001976:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800197a:	f8c8 5044 	str.w	r5, [r8, #68]	; 0x44
 800197e:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 8001982:	f8d8 5044 	ldr.w	r5, [r8, #68]	; 0x44
 8001986:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
 800198a:	9503      	str	r5, [sp, #12]
 800198c:	9d03      	ldr	r5, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800198e:	fa0c f50e 	lsl.w	r5, ip, lr
        temp = SYSCFG->EXTICR[position >> 2];
 8001992:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001996:	ea2a 0c05 	bic.w	ip, sl, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800199a:	4d32      	ldr	r5, [pc, #200]	; (8001a64 <HAL_GPIO_Init+0x1c8>)
 800199c:	42a8      	cmp	r0, r5
 800199e:	d04c      	beq.n	8001a3a <HAL_GPIO_Init+0x19e>
 80019a0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019a4:	42a8      	cmp	r0, r5
 80019a6:	d04a      	beq.n	8001a3e <HAL_GPIO_Init+0x1a2>
 80019a8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019ac:	42a8      	cmp	r0, r5
 80019ae:	d048      	beq.n	8001a42 <HAL_GPIO_Init+0x1a6>
 80019b0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019b4:	42a8      	cmp	r0, r5
 80019b6:	d046      	beq.n	8001a46 <HAL_GPIO_Init+0x1aa>
 80019b8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019bc:	42a8      	cmp	r0, r5
 80019be:	d044      	beq.n	8001a4a <HAL_GPIO_Init+0x1ae>
 80019c0:	4548      	cmp	r0, r9
 80019c2:	d044      	beq.n	8001a4e <HAL_GPIO_Init+0x1b2>
 80019c4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80019c8:	42a8      	cmp	r0, r5
 80019ca:	d042      	beq.n	8001a52 <HAL_GPIO_Init+0x1b6>
 80019cc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019d0:	42a8      	cmp	r0, r5
 80019d2:	d040      	beq.n	8001a56 <HAL_GPIO_Init+0x1ba>
 80019d4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019d8:	42a8      	cmp	r0, r5
 80019da:	d03e      	beq.n	8001a5a <HAL_GPIO_Init+0x1be>
 80019dc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019e0:	42a8      	cmp	r0, r5
 80019e2:	bf14      	ite	ne
 80019e4:	250a      	movne	r5, #10
 80019e6:	2509      	moveq	r5, #9
 80019e8:	fa05 f50e 	lsl.w	r5, r5, lr
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019ec:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80019f0:	ea45 050c 	orr.w	r5, r5, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 80019f4:	60bd      	str	r5, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 80019f6:	ea6f 0706 	mvn.w	r7, r6
        temp = EXTI->IMR;
 80019fa:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80019fc:	bf0c      	ite	eq
 80019fe:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001a00:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a02:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        EXTI->IMR = temp;
 8001a06:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8001a08:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8001a0a:	bf0c      	ite	eq
 8001a0c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001a0e:	4335      	orrne	r5, r6
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a10:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        EXTI->EMR = temp;
 8001a14:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8001a16:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001a18:	bf0c      	ite	eq
 8001a1a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001a1c:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a1e:	02a4      	lsls	r4, r4, #10
        EXTI->RTSR = temp;
 8001a20:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8001a22:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8001a24:	bf54      	ite	pl
 8001a26:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001a28:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001a2a:	60d5      	str	r5, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	2b10      	cmp	r3, #16
 8001a30:	f47f af3f 	bne.w	80018b2 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001a34:	b005      	add	sp, #20
 8001a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001a3a:	2500      	movs	r5, #0
 8001a3c:	e7d4      	b.n	80019e8 <HAL_GPIO_Init+0x14c>
 8001a3e:	2501      	movs	r5, #1
 8001a40:	e7d2      	b.n	80019e8 <HAL_GPIO_Init+0x14c>
 8001a42:	2502      	movs	r5, #2
 8001a44:	e7d0      	b.n	80019e8 <HAL_GPIO_Init+0x14c>
 8001a46:	2503      	movs	r5, #3
 8001a48:	e7ce      	b.n	80019e8 <HAL_GPIO_Init+0x14c>
 8001a4a:	2504      	movs	r5, #4
 8001a4c:	e7cc      	b.n	80019e8 <HAL_GPIO_Init+0x14c>
 8001a4e:	2505      	movs	r5, #5
 8001a50:	e7ca      	b.n	80019e8 <HAL_GPIO_Init+0x14c>
 8001a52:	2506      	movs	r5, #6
 8001a54:	e7c8      	b.n	80019e8 <HAL_GPIO_Init+0x14c>
 8001a56:	2507      	movs	r5, #7
 8001a58:	e7c6      	b.n	80019e8 <HAL_GPIO_Init+0x14c>
 8001a5a:	2508      	movs	r5, #8
 8001a5c:	e7c4      	b.n	80019e8 <HAL_GPIO_Init+0x14c>
 8001a5e:	bf00      	nop
 8001a60:	40013c00 	.word	0x40013c00
 8001a64:	40020000 	.word	0x40020000
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40021400 	.word	0x40021400

08001a70 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a70:	6903      	ldr	r3, [r0, #16]
 8001a72:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001a74:	bf14      	ite	ne
 8001a76:	2001      	movne	r0, #1
 8001a78:	2000      	moveq	r0, #0
 8001a7a:	4770      	bx	lr

08001a7c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a7c:	b10a      	cbz	r2, 8001a82 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001a7e:	6181      	str	r1, [r0, #24]
 8001a80:	4770      	bx	lr
 8001a82:	0409      	lsls	r1, r1, #16
 8001a84:	e7fb      	b.n	8001a7e <HAL_GPIO_WritePin+0x2>

08001a86 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001a86:	6943      	ldr	r3, [r0, #20]
 8001a88:	4059      	eors	r1, r3
 8001a8a:	6141      	str	r1, [r0, #20]
 8001a8c:	4770      	bx	lr

08001a8e <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a8e:	4770      	bx	lr

08001a90 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001a90:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001a92:	4b04      	ldr	r3, [pc, #16]	; (8001aa4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001a94:	6959      	ldr	r1, [r3, #20]
 8001a96:	4201      	tst	r1, r0
 8001a98:	d002      	beq.n	8001aa0 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a9a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a9c:	f7ff fff7 	bl	8001a8e <HAL_GPIO_EXTI_Callback>
 8001aa0:	bd08      	pop	{r3, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40013c00 	.word	0x40013c00

08001aa8 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001aa8:	6803      	ldr	r3, [r0, #0]
 8001aaa:	699a      	ldr	r2, [r3, #24]
 8001aac:	0791      	lsls	r1, r2, #30
 8001aae:	d501      	bpl.n	8001ab4 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ab4:	699a      	ldr	r2, [r3, #24]
 8001ab6:	07d2      	lsls	r2, r2, #31
 8001ab8:	d403      	bmi.n	8001ac2 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001aba:	699a      	ldr	r2, [r3, #24]
 8001abc:	f042 0201 	orr.w	r2, r2, #1
 8001ac0:	619a      	str	r2, [r3, #24]
 8001ac2:	4770      	bx	lr

08001ac4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001ac4:	b530      	push	{r4, r5, lr}
 8001ac6:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001ac8:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001acc:	6805      	ldr	r5, [r0, #0]
 8001ace:	4323      	orrs	r3, r4
 8001ad0:	0d64      	lsrs	r4, r4, #21
 8001ad2:	6868      	ldr	r0, [r5, #4]
 8001ad4:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8001ad8:	4319      	orrs	r1, r3
 8001ada:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8001ade:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001ae2:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8001ae6:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8001aea:	f044 0403 	orr.w	r4, r4, #3
 8001aee:	ea20 0404 	bic.w	r4, r0, r4
 8001af2:	4321      	orrs	r1, r4
 8001af4:	6069      	str	r1, [r5, #4]
 8001af6:	bd30      	pop	{r4, r5, pc}

08001af8 <I2C_WaitOnFlagUntilTimeout>:
{
 8001af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001afc:	9f06      	ldr	r7, [sp, #24]
 8001afe:	4604      	mov	r4, r0
 8001b00:	4688      	mov	r8, r1
 8001b02:	4616      	mov	r6, r2
 8001b04:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b06:	6822      	ldr	r2, [r4, #0]
 8001b08:	6993      	ldr	r3, [r2, #24]
 8001b0a:	ea38 0303 	bics.w	r3, r8, r3
 8001b0e:	bf0c      	ite	eq
 8001b10:	2301      	moveq	r3, #1
 8001b12:	2300      	movne	r3, #0
 8001b14:	42b3      	cmp	r3, r6
 8001b16:	d002      	beq.n	8001b1e <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8001b18:	2000      	movs	r0, #0
}
 8001b1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001b1e:	1c6b      	adds	r3, r5, #1
 8001b20:	d0f2      	beq.n	8001b08 <I2C_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001b22:	b955      	cbnz	r5, 8001b3a <I2C_WaitOnFlagUntilTimeout+0x42>
        hi2c->State = HAL_I2C_STATE_READY;
 8001b24:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8001b26:	2003      	movs	r0, #3
        hi2c->State = HAL_I2C_STATE_READY;
 8001b28:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8001b32:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8001b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001b3a:	f7ff fa35 	bl	8000fa8 <HAL_GetTick>
 8001b3e:	1bc0      	subs	r0, r0, r7
 8001b40:	4285      	cmp	r5, r0
 8001b42:	d2e0      	bcs.n	8001b06 <I2C_WaitOnFlagUntilTimeout+0xe>
 8001b44:	e7ee      	b.n	8001b24 <I2C_WaitOnFlagUntilTimeout+0x2c>

08001b46 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b46:	6803      	ldr	r3, [r0, #0]
{
 8001b48:	b570      	push	{r4, r5, r6, lr}
 8001b4a:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b4c:	6998      	ldr	r0, [r3, #24]
{
 8001b4e:	460d      	mov	r5, r1
 8001b50:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b52:	f010 0010 	ands.w	r0, r0, #16
 8001b56:	d112      	bne.n	8001b7e <I2C_IsAcknowledgeFailed+0x38>
 8001b58:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8001b5a:	1c69      	adds	r1, r5, #1
 8001b5c:	d010      	beq.n	8001b80 <I2C_IsAcknowledgeFailed+0x3a>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001b5e:	b94d      	cbnz	r5, 8001b74 <I2C_IsAcknowledgeFailed+0x2e>
          hi2c->State = HAL_I2C_STATE_READY;
 8001b60:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 8001b62:	2003      	movs	r0, #3
          hi2c->State = HAL_I2C_STATE_READY;
 8001b64:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8001b6e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001b72:	bd70      	pop	{r4, r5, r6, pc}
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001b74:	f7ff fa18 	bl	8000fa8 <HAL_GetTick>
 8001b78:	1b80      	subs	r0, r0, r6
 8001b7a:	4285      	cmp	r5, r0
 8001b7c:	d3f0      	bcc.n	8001b60 <I2C_IsAcknowledgeFailed+0x1a>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b7e:	6823      	ldr	r3, [r4, #0]
 8001b80:	6999      	ldr	r1, [r3, #24]
 8001b82:	068a      	lsls	r2, r1, #26
 8001b84:	d5e9      	bpl.n	8001b5a <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b86:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b88:	2520      	movs	r5, #32
    I2C_Flush_TXDR(hi2c);
 8001b8a:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b8c:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b8e:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001b90:	f7ff ff8a 	bl	8001aa8 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001b94:	6822      	ldr	r2, [r4, #0]
    return HAL_ERROR;
 8001b96:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8001b98:	6853      	ldr	r3, [r2, #4]
 8001b9a:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8001b9e:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8001ba2:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8001ba6:	f023 0301 	bic.w	r3, r3, #1
 8001baa:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001bac:	2304      	movs	r3, #4
 8001bae:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bb0:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001bb2:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001bb6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
}
 8001bbe:	bd70      	pop	{r4, r5, r6, pc}

08001bc0 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001bc0:	b570      	push	{r4, r5, r6, lr}
 8001bc2:	4604      	mov	r4, r0
 8001bc4:	460d      	mov	r5, r1
 8001bc6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001bc8:	6823      	ldr	r3, [r4, #0]
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	079b      	lsls	r3, r3, #30
 8001bce:	d501      	bpl.n	8001bd4 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8001bd0:	2000      	movs	r0, #0
 8001bd2:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bd4:	4632      	mov	r2, r6
 8001bd6:	4629      	mov	r1, r5
 8001bd8:	4620      	mov	r0, r4
 8001bda:	f7ff ffb4 	bl	8001b46 <I2C_IsAcknowledgeFailed>
 8001bde:	b9b0      	cbnz	r0, 8001c0e <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8001be0:	1c6a      	adds	r2, r5, #1
 8001be2:	d0f1      	beq.n	8001bc8 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001be4:	b96d      	cbnz	r5, 8001c02 <I2C_WaitOnTXISFlagUntilTimeout+0x42>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001be6:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8001be8:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bea:	f043 0320 	orr.w	r3, r3, #32
 8001bee:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001bf0:	2320      	movs	r3, #32
 8001bf2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001bfc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001c00:	bd70      	pop	{r4, r5, r6, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c02:	f7ff f9d1 	bl	8000fa8 <HAL_GetTick>
 8001c06:	1b80      	subs	r0, r0, r6
 8001c08:	4285      	cmp	r5, r0
 8001c0a:	d2dd      	bcs.n	8001bc8 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
 8001c0c:	e7eb      	b.n	8001be6 <I2C_WaitOnTXISFlagUntilTimeout+0x26>
      return HAL_ERROR;
 8001c0e:	2001      	movs	r0, #1
}
 8001c10:	bd70      	pop	{r4, r5, r6, pc}
	...

08001c14 <I2C_RequestMemoryWrite>:
{
 8001c14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001c16:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001c18:	4b18      	ldr	r3, [pc, #96]	; (8001c7c <I2C_RequestMemoryWrite+0x68>)
{
 8001c1a:	4604      	mov	r4, r0
 8001c1c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001c1e:	9300      	str	r3, [sp, #0]
{
 8001c20:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001c22:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c26:	b2fa      	uxtb	r2, r7
 8001c28:	f7ff ff4c 	bl	8001ac4 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c2c:	4632      	mov	r2, r6
 8001c2e:	9908      	ldr	r1, [sp, #32]
 8001c30:	4620      	mov	r0, r4
 8001c32:	f7ff ffc5 	bl	8001bc0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c36:	b128      	cbz	r0, 8001c44 <I2C_RequestMemoryWrite+0x30>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c38:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001c3a:	2b04      	cmp	r3, #4
 8001c3c:	d110      	bne.n	8001c60 <I2C_RequestMemoryWrite+0x4c>
      return HAL_ERROR;
 8001c3e:	2001      	movs	r0, #1
}
 8001c40:	b003      	add	sp, #12
 8001c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c44:	2f01      	cmp	r7, #1
 8001c46:	6823      	ldr	r3, [r4, #0]
 8001c48:	d10c      	bne.n	8001c64 <I2C_RequestMemoryWrite+0x50>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c4a:	b2ed      	uxtb	r5, r5
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	2180      	movs	r1, #128	; 0x80
 8001c50:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c52:	629d      	str	r5, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001c54:	9b08      	ldr	r3, [sp, #32]
 8001c56:	9600      	str	r6, [sp, #0]
 8001c58:	f7ff ff4e 	bl	8001af8 <I2C_WaitOnFlagUntilTimeout>
 8001c5c:	2800      	cmp	r0, #0
 8001c5e:	d0ef      	beq.n	8001c40 <I2C_RequestMemoryWrite+0x2c>
      return HAL_TIMEOUT;
 8001c60:	2003      	movs	r0, #3
 8001c62:	e7ed      	b.n	8001c40 <I2C_RequestMemoryWrite+0x2c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001c64:	0a2a      	lsrs	r2, r5, #8
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c66:	9908      	ldr	r1, [sp, #32]
 8001c68:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001c6a:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c6c:	4632      	mov	r2, r6
 8001c6e:	f7ff ffa7 	bl	8001bc0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c72:	2800      	cmp	r0, #0
 8001c74:	d1e0      	bne.n	8001c38 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c76:	6823      	ldr	r3, [r4, #0]
 8001c78:	e7e7      	b.n	8001c4a <I2C_RequestMemoryWrite+0x36>
 8001c7a:	bf00      	nop
 8001c7c:	80002000 	.word	0x80002000

08001c80 <I2C_RequestMemoryRead>:
{
 8001c80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001c82:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001c84:	4b17      	ldr	r3, [pc, #92]	; (8001ce4 <I2C_RequestMemoryRead+0x64>)
{
 8001c86:	4604      	mov	r4, r0
 8001c88:	9e09      	ldr	r6, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001c8a:	9300      	str	r3, [sp, #0]
{
 8001c8c:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001c8e:	2300      	movs	r3, #0
 8001c90:	b2fa      	uxtb	r2, r7
 8001c92:	f7ff ff17 	bl	8001ac4 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c96:	4632      	mov	r2, r6
 8001c98:	9908      	ldr	r1, [sp, #32]
 8001c9a:	4620      	mov	r0, r4
 8001c9c:	f7ff ff90 	bl	8001bc0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ca0:	b128      	cbz	r0, 8001cae <I2C_RequestMemoryRead+0x2e>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ca2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001ca4:	2b04      	cmp	r3, #4
 8001ca6:	d110      	bne.n	8001cca <I2C_RequestMemoryRead+0x4a>
      return HAL_ERROR;
 8001ca8:	2001      	movs	r0, #1
}
 8001caa:	b003      	add	sp, #12
 8001cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001cae:	2f01      	cmp	r7, #1
 8001cb0:	6823      	ldr	r3, [r4, #0]
 8001cb2:	d10c      	bne.n	8001cce <I2C_RequestMemoryRead+0x4e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001cb4:	b2ed      	uxtb	r5, r5
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	2140      	movs	r1, #64	; 0x40
 8001cba:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001cbc:	629d      	str	r5, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001cbe:	9b08      	ldr	r3, [sp, #32]
 8001cc0:	9600      	str	r6, [sp, #0]
 8001cc2:	f7ff ff19 	bl	8001af8 <I2C_WaitOnFlagUntilTimeout>
 8001cc6:	2800      	cmp	r0, #0
 8001cc8:	d0ef      	beq.n	8001caa <I2C_RequestMemoryRead+0x2a>
      return HAL_TIMEOUT;
 8001cca:	2003      	movs	r0, #3
 8001ccc:	e7ed      	b.n	8001caa <I2C_RequestMemoryRead+0x2a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001cce:	0a2a      	lsrs	r2, r5, #8
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cd0:	9908      	ldr	r1, [sp, #32]
 8001cd2:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001cd4:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cd6:	4632      	mov	r2, r6
 8001cd8:	f7ff ff72 	bl	8001bc0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001cdc:	2800      	cmp	r0, #0
 8001cde:	d1e0      	bne.n	8001ca2 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ce0:	6823      	ldr	r3, [r4, #0]
 8001ce2:	e7e7      	b.n	8001cb4 <I2C_RequestMemoryRead+0x34>
 8001ce4:	80002000 	.word	0x80002000

08001ce8 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001ce8:	b570      	push	{r4, r5, r6, lr}
 8001cea:	4604      	mov	r4, r0
 8001cec:	460d      	mov	r5, r1
 8001cee:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001cf0:	6823      	ldr	r3, [r4, #0]
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	069b      	lsls	r3, r3, #26
 8001cf6:	d501      	bpl.n	8001cfc <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8001cf8:	2000      	movs	r0, #0
 8001cfa:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cfc:	4632      	mov	r2, r6
 8001cfe:	4629      	mov	r1, r5
 8001d00:	4620      	mov	r0, r4
 8001d02:	f7ff ff20 	bl	8001b46 <I2C_IsAcknowledgeFailed>
 8001d06:	b9a0      	cbnz	r0, 8001d32 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d08:	b96d      	cbnz	r5, 8001d26 <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d0a:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8001d0c:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d0e:	f043 0320 	orr.w	r3, r3, #32
 8001d12:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001d14:	2320      	movs	r3, #32
 8001d16:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001d20:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001d24:	bd70      	pop	{r4, r5, r6, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d26:	f7ff f93f 	bl	8000fa8 <HAL_GetTick>
 8001d2a:	1b80      	subs	r0, r0, r6
 8001d2c:	4285      	cmp	r5, r0
 8001d2e:	d2df      	bcs.n	8001cf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
 8001d30:	e7eb      	b.n	8001d0a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001d32:	2001      	movs	r0, #1
}
 8001d34:	bd70      	pop	{r4, r5, r6, pc}

08001d36 <HAL_I2C_Init>:
{
 8001d36:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8001d38:	4604      	mov	r4, r0
 8001d3a:	2800      	cmp	r0, #0
 8001d3c:	d04a      	beq.n	8001dd4 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d3e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001d42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001d46:	b91b      	cbnz	r3, 8001d50 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8001d48:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001d4c:	f003 f8f4 	bl	8004f38 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d50:	2324      	movs	r3, #36	; 0x24
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d52:	68e1      	ldr	r1, [r4, #12]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d54:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d58:	2901      	cmp	r1, #1
  __HAL_I2C_DISABLE(hi2c);
 8001d5a:	6823      	ldr	r3, [r4, #0]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	f022 0201 	bic.w	r2, r2, #1
 8001d62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001d64:	6862      	ldr	r2, [r4, #4]
 8001d66:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d6a:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001d6c:	689a      	ldr	r2, [r3, #8]
 8001d6e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d76:	d124      	bne.n	8001dc2 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d78:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d7c:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d7e:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d80:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001d82:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d84:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001d88:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d8c:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d8e:	68da      	ldr	r2, [r3, #12]
 8001d90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d94:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001d96:	6922      	ldr	r2, [r4, #16]
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	69a1      	ldr	r1, [r4, #24]
 8001d9c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001da0:	6a21      	ldr	r1, [r4, #32]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001da2:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001da4:	69e2      	ldr	r2, [r4, #28]
 8001da6:	430a      	orrs	r2, r1
 8001da8:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	f042 0201 	orr.w	r2, r2, #1
 8001db0:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001db2:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001db4:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001db6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001dba:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dbc:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001dc0:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001dc2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001dc6:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001dc8:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001dca:	d1d8      	bne.n	8001d7e <HAL_I2C_Init+0x48>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001dcc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	e7d4      	b.n	8001d7e <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8001dd4:	2001      	movs	r0, #1
}
 8001dd6:	bd10      	pop	{r4, pc}

08001dd8 <HAL_I2C_Mem_Write>:
{
 8001dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ddc:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dde:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001de2:	b085      	sub	sp, #20
 8001de4:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001de6:	2b20      	cmp	r3, #32
{
 8001de8:	460f      	mov	r7, r1
 8001dea:	9203      	str	r2, [sp, #12]
 8001dec:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8001df0:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001df4:	f040 80a6 	bne.w	8001f44 <HAL_I2C_Mem_Write+0x16c>
    if ((pData == NULL) || (Size == 0U))
 8001df8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001dfa:	b91b      	cbnz	r3, 8001e04 <HAL_I2C_Mem_Write+0x2c>
      return  HAL_ERROR;
 8001dfc:	2001      	movs	r0, #1
}
 8001dfe:	b005      	add	sp, #20
 8001e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((pData == NULL) || (Size == 0U))
 8001e04:	f1ba 0f00 	cmp.w	sl, #0
 8001e08:	d0f8      	beq.n	8001dfc <HAL_I2C_Mem_Write+0x24>
    __HAL_LOCK(hi2c);
 8001e0a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	f000 8098 	beq.w	8001f44 <HAL_I2C_Mem_Write+0x16c>
 8001e14:	2501      	movs	r5, #1
 8001e16:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001e1a:	f7ff f8c5 	bl	8000fa8 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e1e:	2319      	movs	r3, #25
 8001e20:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001e22:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e24:	462a      	mov	r2, r5
 8001e26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e2a:	4620      	mov	r0, r4
 8001e2c:	f7ff fe64 	bl	8001af8 <I2C_WaitOnFlagUntilTimeout>
 8001e30:	4680      	mov	r8, r0
 8001e32:	b9d0      	cbnz	r0, 8001e6a <HAL_I2C_Mem_Write+0x92>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e34:	2321      	movs	r3, #33	; 0x21
    hi2c->XferISR   = NULL;
 8001e36:	6360      	str	r0, [r4, #52]	; 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e38:	9601      	str	r6, [sp, #4]
 8001e3a:	4639      	mov	r1, r7
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e3c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e40:	2340      	movs	r3, #64	; 0x40
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e42:	f8cd 9000 	str.w	r9, [sp]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e46:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001e4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e4c:	6460      	str	r0, [r4, #68]	; 0x44
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e4e:	4620      	mov	r0, r4
    hi2c->pBuffPtr  = pData;
 8001e50:	6263      	str	r3, [r4, #36]	; 0x24
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e52:	465b      	mov	r3, fp
    hi2c->XferCount = Size;
 8001e54:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e58:	9a03      	ldr	r2, [sp, #12]
 8001e5a:	f7ff fedb 	bl	8001c14 <I2C_RequestMemoryWrite>
 8001e5e:	b130      	cbz	r0, 8001e6e <HAL_I2C_Mem_Write+0x96>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e60:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8001e62:	f884 8040 	strb.w	r8, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e66:	2b04      	cmp	r3, #4
 8001e68:	d0c8      	beq.n	8001dfc <HAL_I2C_Mem_Write+0x24>
          return HAL_TIMEOUT;
 8001e6a:	2003      	movs	r0, #3
 8001e6c:	e7c7      	b.n	8001dfe <HAL_I2C_Mem_Write+0x26>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e6e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	2bff      	cmp	r3, #255	; 0xff
 8001e74:	d910      	bls.n	8001e98 <HAL_I2C_Mem_Write+0xc0>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e76:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001e78:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e7c:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e7e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e80:	4639      	mov	r1, r7
 8001e82:	4620      	mov	r0, r4
 8001e84:	f7ff fe1e 	bl	8001ac4 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e88:	4632      	mov	r2, r6
 8001e8a:	4649      	mov	r1, r9
 8001e8c:	4620      	mov	r0, r4
 8001e8e:	f7ff fe97 	bl	8001bc0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e92:	b148      	cbz	r0, 8001ea8 <HAL_I2C_Mem_Write+0xd0>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e94:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001e96:	e7e6      	b.n	8001e66 <HAL_I2C_Mem_Write+0x8e>
      hi2c->XferSize = hi2c->XferCount;
 8001e98:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e9a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e9e:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001ea0:	b292      	uxth	r2, r2
 8001ea2:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ea4:	b2d2      	uxtb	r2, r2
 8001ea6:	e7eb      	b.n	8001e80 <HAL_I2C_Mem_Write+0xa8>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8001ea8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001eaa:	6822      	ldr	r2, [r4, #0]
 8001eac:	1c59      	adds	r1, r3, #1
 8001eae:	6261      	str	r1, [r4, #36]	; 0x24
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferSize--;
 8001eb4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001eb6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001eb8:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8001eba:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8001ebc:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8001ebe:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001ec0:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001ec2:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8001ec4:	b9ba      	cbnz	r2, 8001ef6 <HAL_I2C_Mem_Write+0x11e>
 8001ec6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	b1a3      	cbz	r3, 8001ef6 <HAL_I2C_Mem_Write+0x11e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ecc:	9600      	str	r6, [sp, #0]
 8001ece:	464b      	mov	r3, r9
 8001ed0:	2180      	movs	r1, #128	; 0x80
 8001ed2:	4620      	mov	r0, r4
 8001ed4:	f7ff fe10 	bl	8001af8 <I2C_WaitOnFlagUntilTimeout>
 8001ed8:	2800      	cmp	r0, #0
 8001eda:	d1c6      	bne.n	8001e6a <HAL_I2C_Mem_Write+0x92>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001edc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	2bff      	cmp	r3, #255	; 0xff
 8001ee2:	d927      	bls.n	8001f34 <HAL_I2C_Mem_Write+0x15c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ee4:	22ff      	movs	r2, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001ee6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001eea:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001eec:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001eee:	4639      	mov	r1, r7
 8001ef0:	4620      	mov	r0, r4
 8001ef2:	f7ff fde7 	bl	8001ac4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8001ef6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d1c4      	bne.n	8001e88 <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001efe:	4632      	mov	r2, r6
 8001f00:	4649      	mov	r1, r9
 8001f02:	4620      	mov	r0, r4
 8001f04:	f7ff fef0 	bl	8001ce8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f08:	2800      	cmp	r0, #0
 8001f0a:	d1c3      	bne.n	8001e94 <HAL_I2C_Mem_Write+0xbc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f0c:	6823      	ldr	r3, [r4, #0]
 8001f0e:	2120      	movs	r1, #32
 8001f10:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001f12:	685a      	ldr	r2, [r3, #4]
 8001f14:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001f18:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001f1c:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001f20:	f022 0201 	bic.w	r2, r2, #1
 8001f24:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001f26:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001f2a:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f2e:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001f32:	e764      	b.n	8001dfe <HAL_I2C_Mem_Write+0x26>
          hi2c->XferSize = hi2c->XferCount;
 8001f34:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001f36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f3a:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001f3c:	b292      	uxth	r2, r2
 8001f3e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001f40:	b2d2      	uxtb	r2, r2
 8001f42:	e7d4      	b.n	8001eee <HAL_I2C_Mem_Write+0x116>
    return HAL_BUSY;
 8001f44:	2002      	movs	r0, #2
 8001f46:	e75a      	b.n	8001dfe <HAL_I2C_Mem_Write+0x26>

08001f48 <HAL_I2C_Mem_Read>:
{
 8001f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f4c:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f4e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001f52:	b085      	sub	sp, #20
 8001f54:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f56:	2b20      	cmp	r3, #32
{
 8001f58:	460f      	mov	r7, r1
 8001f5a:	9203      	str	r2, [sp, #12]
 8001f5c:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8001f60:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f64:	f040 80a9 	bne.w	80020ba <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 8001f68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001f6a:	b91b      	cbnz	r3, 8001f74 <HAL_I2C_Mem_Read+0x2c>
      return  HAL_ERROR;
 8001f6c:	2001      	movs	r0, #1
}
 8001f6e:	b005      	add	sp, #20
 8001f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((pData == NULL) || (Size == 0U))
 8001f74:	f1ba 0f00 	cmp.w	sl, #0
 8001f78:	d0f8      	beq.n	8001f6c <HAL_I2C_Mem_Read+0x24>
    __HAL_LOCK(hi2c);
 8001f7a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	f000 809b 	beq.w	80020ba <HAL_I2C_Mem_Read+0x172>
 8001f84:	2501      	movs	r5, #1
 8001f86:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001f8a:	f7ff f80d 	bl	8000fa8 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f8e:	2319      	movs	r3, #25
 8001f90:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001f92:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f94:	462a      	mov	r2, r5
 8001f96:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f9a:	4620      	mov	r0, r4
 8001f9c:	f7ff fdac 	bl	8001af8 <I2C_WaitOnFlagUntilTimeout>
 8001fa0:	4680      	mov	r8, r0
 8001fa2:	b9d0      	cbnz	r0, 8001fda <HAL_I2C_Mem_Read+0x92>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001fa4:	2322      	movs	r3, #34	; 0x22
    hi2c->XferISR   = NULL;
 8001fa6:	6360      	str	r0, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001fa8:	9601      	str	r6, [sp, #4]
 8001faa:	4639      	mov	r1, r7
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001fac:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001fb0:	2340      	movs	r3, #64	; 0x40
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001fb2:	f8cd 9000 	str.w	r9, [sp]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001fb6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001fba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fbc:	6460      	str	r0, [r4, #68]	; 0x44
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001fbe:	4620      	mov	r0, r4
    hi2c->pBuffPtr  = pData;
 8001fc0:	6263      	str	r3, [r4, #36]	; 0x24
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001fc2:	465b      	mov	r3, fp
    hi2c->XferCount = Size;
 8001fc4:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001fc8:	9a03      	ldr	r2, [sp, #12]
 8001fca:	f7ff fe59 	bl	8001c80 <I2C_RequestMemoryRead>
 8001fce:	b130      	cbz	r0, 8001fde <HAL_I2C_Mem_Read+0x96>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fd0:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8001fd2:	f884 8040 	strb.w	r8, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	d0c8      	beq.n	8001f6c <HAL_I2C_Mem_Read+0x24>
        return HAL_TIMEOUT;
 8001fda:	2003      	movs	r0, #3
 8001fdc:	e7c7      	b.n	8001f6e <HAL_I2C_Mem_Read+0x26>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fde:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	2bff      	cmp	r3, #255	; 0xff
 8001fe4:	4b36      	ldr	r3, [pc, #216]	; (80020c0 <HAL_I2C_Mem_Read+0x178>)
 8001fe6:	d944      	bls.n	8002072 <HAL_I2C_Mem_Read+0x12a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fe8:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ff0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001ff2:	4639      	mov	r1, r7
 8001ff4:	4620      	mov	r0, r4
 8001ff6:	f7ff fd65 	bl	8001ac4 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001ffa:	9600      	str	r6, [sp, #0]
 8001ffc:	464b      	mov	r3, r9
 8001ffe:	2200      	movs	r2, #0
 8002000:	2104      	movs	r1, #4
 8002002:	4620      	mov	r0, r4
 8002004:	f7ff fd78 	bl	8001af8 <I2C_WaitOnFlagUntilTimeout>
 8002008:	2800      	cmp	r0, #0
 800200a:	d1e6      	bne.n	8001fda <HAL_I2C_Mem_Read+0x92>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800200c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800200e:	1c5a      	adds	r2, r3, #1
 8002010:	6262      	str	r2, [r4, #36]	; 0x24
 8002012:	6822      	ldr	r2, [r4, #0]
 8002014:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002016:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8002018:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800201a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800201c:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 800201e:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8002020:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8002022:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8002024:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002026:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8002028:	b9ba      	cbnz	r2, 800205a <HAL_I2C_Mem_Read+0x112>
 800202a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800202c:	b29b      	uxth	r3, r3
 800202e:	b1a3      	cbz	r3, 800205a <HAL_I2C_Mem_Read+0x112>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002030:	9600      	str	r6, [sp, #0]
 8002032:	464b      	mov	r3, r9
 8002034:	2180      	movs	r1, #128	; 0x80
 8002036:	4620      	mov	r0, r4
 8002038:	f7ff fd5e 	bl	8001af8 <I2C_WaitOnFlagUntilTimeout>
 800203c:	2800      	cmp	r0, #0
 800203e:	d1cc      	bne.n	8001fda <HAL_I2C_Mem_Read+0x92>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002040:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002042:	b29b      	uxth	r3, r3
 8002044:	2bff      	cmp	r3, #255	; 0xff
 8002046:	d91c      	bls.n	8002082 <HAL_I2C_Mem_Read+0x13a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002048:	22ff      	movs	r2, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800204a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800204e:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002050:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002052:	4639      	mov	r1, r7
 8002054:	4620      	mov	r0, r4
 8002056:	f7ff fd35 	bl	8001ac4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 800205a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800205c:	b29b      	uxth	r3, r3
 800205e:	2b00      	cmp	r3, #0
 8002060:	d1cb      	bne.n	8001ffa <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002062:	4632      	mov	r2, r6
 8002064:	4649      	mov	r1, r9
 8002066:	4620      	mov	r0, r4
 8002068:	f7ff fe3e 	bl	8001ce8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800206c:	b188      	cbz	r0, 8002092 <HAL_I2C_Mem_Read+0x14a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800206e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002070:	e7b1      	b.n	8001fd6 <HAL_I2C_Mem_Read+0x8e>
      hi2c->XferSize = hi2c->XferCount;
 8002072:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002074:	9300      	str	r3, [sp, #0]
 8002076:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
      hi2c->XferSize = hi2c->XferCount;
 800207a:	b292      	uxth	r2, r2
 800207c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800207e:	b2d2      	uxtb	r2, r2
 8002080:	e7b7      	b.n	8001ff2 <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 8002082:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002084:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002088:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800208a:	b292      	uxth	r2, r2
 800208c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800208e:	b2d2      	uxtb	r2, r2
 8002090:	e7df      	b.n	8002052 <HAL_I2C_Mem_Read+0x10a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002092:	6823      	ldr	r3, [r4, #0]
 8002094:	2120      	movs	r1, #32
 8002096:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002098:	685a      	ldr	r2, [r3, #4]
 800209a:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800209e:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80020a2:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80020a6:	f022 0201 	bic.w	r2, r2, #1
 80020aa:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80020ac:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80020b0:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80020b4:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80020b8:	e759      	b.n	8001f6e <HAL_I2C_Mem_Read+0x26>
    return HAL_BUSY;
 80020ba:	2002      	movs	r0, #2
 80020bc:	e757      	b.n	8001f6e <HAL_I2C_Mem_Read+0x26>
 80020be:	bf00      	nop
 80020c0:	80002400 	.word	0x80002400

080020c4 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020c4:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80020c8:	b2d2      	uxtb	r2, r2
 80020ca:	2a20      	cmp	r2, #32
{
 80020cc:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80020ce:	d11d      	bne.n	800210c <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020d0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d019      	beq.n	800210c <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020d8:	2324      	movs	r3, #36	; 0x24
 80020da:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020de:	6803      	ldr	r3, [r0, #0]
 80020e0:	681c      	ldr	r4, [r3, #0]
 80020e2:	f024 0401 	bic.w	r4, r4, #1
 80020e6:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80020e8:	681c      	ldr	r4, [r3, #0]
 80020ea:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 80020ee:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80020f0:	681c      	ldr	r4, [r3, #0]
 80020f2:	4321      	orrs	r1, r4
 80020f4:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020f6:	6819      	ldr	r1, [r3, #0]
 80020f8:	f041 0101 	orr.w	r1, r1, #1
 80020fc:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020fe:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002100:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002104:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002108:	4618      	mov	r0, r3
 800210a:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 800210c:	2002      	movs	r0, #2
  }
}
 800210e:	bd10      	pop	{r4, pc}

08002110 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002110:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002112:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8002116:	b2e4      	uxtb	r4, r4
 8002118:	2c20      	cmp	r4, #32
 800211a:	d11c      	bne.n	8002156 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800211c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002120:	2b01      	cmp	r3, #1
 8002122:	d018      	beq.n	8002156 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002124:	2324      	movs	r3, #36	; 0x24
 8002126:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800212a:	6803      	ldr	r3, [r0, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	f022 0201 	bic.w	r2, r2, #1
 8002132:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002134:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002136:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800213a:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800213e:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	f042 0201 	orr.w	r2, r2, #1
 8002146:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002148:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800214a:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800214e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002152:	4618      	mov	r0, r3
 8002154:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8002156:	2002      	movs	r0, #2
  }
}
 8002158:	bd10      	pop	{r4, pc}
	...

0800215c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800215c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002160:	4604      	mov	r4, r0
 8002162:	b918      	cbnz	r0, 800216c <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8002164:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8002166:	b002      	add	sp, #8
 8002168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800216c:	6803      	ldr	r3, [r0, #0]
 800216e:	07d8      	lsls	r0, r3, #31
 8002170:	d410      	bmi.n	8002194 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002172:	6823      	ldr	r3, [r4, #0]
 8002174:	0799      	lsls	r1, r3, #30
 8002176:	d45e      	bmi.n	8002236 <HAL_RCC_OscConfig+0xda>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002178:	6823      	ldr	r3, [r4, #0]
 800217a:	0719      	lsls	r1, r3, #28
 800217c:	f100 80a3 	bmi.w	80022c6 <HAL_RCC_OscConfig+0x16a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002180:	6823      	ldr	r3, [r4, #0]
 8002182:	075a      	lsls	r2, r3, #29
 8002184:	f100 80c4 	bmi.w	8002310 <HAL_RCC_OscConfig+0x1b4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002188:	69a2      	ldr	r2, [r4, #24]
 800218a:	2a00      	cmp	r2, #0
 800218c:	f040 812e 	bne.w	80023ec <HAL_RCC_OscConfig+0x290>
  return HAL_OK;
 8002190:	2000      	movs	r0, #0
 8002192:	e7e8      	b.n	8002166 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002194:	4b93      	ldr	r3, [pc, #588]	; (80023e4 <HAL_RCC_OscConfig+0x288>)
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	f002 020c 	and.w	r2, r2, #12
 800219c:	2a04      	cmp	r2, #4
 800219e:	d007      	beq.n	80021b0 <HAL_RCC_OscConfig+0x54>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021a0:	689a      	ldr	r2, [r3, #8]
 80021a2:	f002 020c 	and.w	r2, r2, #12
 80021a6:	2a08      	cmp	r2, #8
 80021a8:	d10a      	bne.n	80021c0 <HAL_RCC_OscConfig+0x64>
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	025a      	lsls	r2, r3, #9
 80021ae:	d507      	bpl.n	80021c0 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021b0:	4b8c      	ldr	r3, [pc, #560]	; (80023e4 <HAL_RCC_OscConfig+0x288>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	039b      	lsls	r3, r3, #14
 80021b6:	d5dc      	bpl.n	8002172 <HAL_RCC_OscConfig+0x16>
 80021b8:	6863      	ldr	r3, [r4, #4]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1d9      	bne.n	8002172 <HAL_RCC_OscConfig+0x16>
 80021be:	e7d1      	b.n	8002164 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021c0:	6863      	ldr	r3, [r4, #4]
 80021c2:	4d88      	ldr	r5, [pc, #544]	; (80023e4 <HAL_RCC_OscConfig+0x288>)
 80021c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021c8:	d111      	bne.n	80021ee <HAL_RCC_OscConfig+0x92>
 80021ca:	682b      	ldr	r3, [r5, #0]
 80021cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021d0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80021d2:	f7fe fee9 	bl	8000fa8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021d6:	4d83      	ldr	r5, [pc, #524]	; (80023e4 <HAL_RCC_OscConfig+0x288>)
        tickstart = HAL_GetTick();
 80021d8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021da:	682b      	ldr	r3, [r5, #0]
 80021dc:	039f      	lsls	r7, r3, #14
 80021de:	d4c8      	bmi.n	8002172 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021e0:	f7fe fee2 	bl	8000fa8 <HAL_GetTick>
 80021e4:	1b80      	subs	r0, r0, r6
 80021e6:	2864      	cmp	r0, #100	; 0x64
 80021e8:	d9f7      	bls.n	80021da <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 80021ea:	2003      	movs	r0, #3
 80021ec:	e7bb      	b.n	8002166 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ee:	b99b      	cbnz	r3, 8002218 <HAL_RCC_OscConfig+0xbc>
 80021f0:	682b      	ldr	r3, [r5, #0]
 80021f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021f6:	602b      	str	r3, [r5, #0]
 80021f8:	682b      	ldr	r3, [r5, #0]
 80021fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021fe:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002200:	f7fe fed2 	bl	8000fa8 <HAL_GetTick>
 8002204:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002206:	682b      	ldr	r3, [r5, #0]
 8002208:	0398      	lsls	r0, r3, #14
 800220a:	d5b2      	bpl.n	8002172 <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800220c:	f7fe fecc 	bl	8000fa8 <HAL_GetTick>
 8002210:	1b80      	subs	r0, r0, r6
 8002212:	2864      	cmp	r0, #100	; 0x64
 8002214:	d9f7      	bls.n	8002206 <HAL_RCC_OscConfig+0xaa>
 8002216:	e7e8      	b.n	80021ea <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002218:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800221c:	682b      	ldr	r3, [r5, #0]
 800221e:	d103      	bne.n	8002228 <HAL_RCC_OscConfig+0xcc>
 8002220:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002224:	602b      	str	r3, [r5, #0]
 8002226:	e7d0      	b.n	80021ca <HAL_RCC_OscConfig+0x6e>
 8002228:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800222c:	602b      	str	r3, [r5, #0]
 800222e:	682b      	ldr	r3, [r5, #0]
 8002230:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002234:	e7cc      	b.n	80021d0 <HAL_RCC_OscConfig+0x74>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002236:	4b6b      	ldr	r3, [pc, #428]	; (80023e4 <HAL_RCC_OscConfig+0x288>)
 8002238:	689a      	ldr	r2, [r3, #8]
 800223a:	f012 0f0c 	tst.w	r2, #12
 800223e:	d007      	beq.n	8002250 <HAL_RCC_OscConfig+0xf4>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002240:	689a      	ldr	r2, [r3, #8]
 8002242:	f002 020c 	and.w	r2, r2, #12
 8002246:	2a08      	cmp	r2, #8
 8002248:	d111      	bne.n	800226e <HAL_RCC_OscConfig+0x112>
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	0259      	lsls	r1, r3, #9
 800224e:	d40e      	bmi.n	800226e <HAL_RCC_OscConfig+0x112>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002250:	4b64      	ldr	r3, [pc, #400]	; (80023e4 <HAL_RCC_OscConfig+0x288>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	0792      	lsls	r2, r2, #30
 8002256:	d502      	bpl.n	800225e <HAL_RCC_OscConfig+0x102>
 8002258:	68e2      	ldr	r2, [r4, #12]
 800225a:	2a01      	cmp	r2, #1
 800225c:	d182      	bne.n	8002164 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	6921      	ldr	r1, [r4, #16]
 8002262:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002266:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800226a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800226c:	e784      	b.n	8002178 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800226e:	68e3      	ldr	r3, [r4, #12]
 8002270:	4d5c      	ldr	r5, [pc, #368]	; (80023e4 <HAL_RCC_OscConfig+0x288>)
 8002272:	b1bb      	cbz	r3, 80022a4 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_ENABLE();
 8002274:	682b      	ldr	r3, [r5, #0]
 8002276:	f043 0301 	orr.w	r3, r3, #1
 800227a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800227c:	f7fe fe94 	bl	8000fa8 <HAL_GetTick>
 8002280:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002282:	682b      	ldr	r3, [r5, #0]
 8002284:	079f      	lsls	r7, r3, #30
 8002286:	d507      	bpl.n	8002298 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002288:	682b      	ldr	r3, [r5, #0]
 800228a:	6922      	ldr	r2, [r4, #16]
 800228c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002290:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002294:	602b      	str	r3, [r5, #0]
 8002296:	e76f      	b.n	8002178 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002298:	f7fe fe86 	bl	8000fa8 <HAL_GetTick>
 800229c:	1b80      	subs	r0, r0, r6
 800229e:	2802      	cmp	r0, #2
 80022a0:	d9ef      	bls.n	8002282 <HAL_RCC_OscConfig+0x126>
 80022a2:	e7a2      	b.n	80021ea <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 80022a4:	682b      	ldr	r3, [r5, #0]
 80022a6:	f023 0301 	bic.w	r3, r3, #1
 80022aa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80022ac:	f7fe fe7c 	bl	8000fa8 <HAL_GetTick>
 80022b0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022b2:	682b      	ldr	r3, [r5, #0]
 80022b4:	0798      	lsls	r0, r3, #30
 80022b6:	f57f af5f 	bpl.w	8002178 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022ba:	f7fe fe75 	bl	8000fa8 <HAL_GetTick>
 80022be:	1b80      	subs	r0, r0, r6
 80022c0:	2802      	cmp	r0, #2
 80022c2:	d9f6      	bls.n	80022b2 <HAL_RCC_OscConfig+0x156>
 80022c4:	e791      	b.n	80021ea <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80022c6:	6963      	ldr	r3, [r4, #20]
 80022c8:	4d46      	ldr	r5, [pc, #280]	; (80023e4 <HAL_RCC_OscConfig+0x288>)
 80022ca:	b183      	cbz	r3, 80022ee <HAL_RCC_OscConfig+0x192>
      __HAL_RCC_LSI_ENABLE();
 80022cc:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80022ce:	f043 0301 	orr.w	r3, r3, #1
 80022d2:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 80022d4:	f7fe fe68 	bl	8000fa8 <HAL_GetTick>
 80022d8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022da:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80022dc:	079b      	lsls	r3, r3, #30
 80022de:	f53f af4f 	bmi.w	8002180 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022e2:	f7fe fe61 	bl	8000fa8 <HAL_GetTick>
 80022e6:	1b80      	subs	r0, r0, r6
 80022e8:	2802      	cmp	r0, #2
 80022ea:	d9f6      	bls.n	80022da <HAL_RCC_OscConfig+0x17e>
 80022ec:	e77d      	b.n	80021ea <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 80022ee:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80022f0:	f023 0301 	bic.w	r3, r3, #1
 80022f4:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 80022f6:	f7fe fe57 	bl	8000fa8 <HAL_GetTick>
 80022fa:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022fc:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80022fe:	079f      	lsls	r7, r3, #30
 8002300:	f57f af3e 	bpl.w	8002180 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002304:	f7fe fe50 	bl	8000fa8 <HAL_GetTick>
 8002308:	1b80      	subs	r0, r0, r6
 800230a:	2802      	cmp	r0, #2
 800230c:	d9f6      	bls.n	80022fc <HAL_RCC_OscConfig+0x1a0>
 800230e:	e76c      	b.n	80021ea <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002310:	4b34      	ldr	r3, [pc, #208]	; (80023e4 <HAL_RCC_OscConfig+0x288>)
 8002312:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002314:	00d0      	lsls	r0, r2, #3
 8002316:	d427      	bmi.n	8002368 <HAL_RCC_OscConfig+0x20c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002318:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 800231a:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800231c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002320:	641a      	str	r2, [r3, #64]	; 0x40
 8002322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002324:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002328:	9301      	str	r3, [sp, #4]
 800232a:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800232c:	4d2e      	ldr	r5, [pc, #184]	; (80023e8 <HAL_RCC_OscConfig+0x28c>)
 800232e:	682b      	ldr	r3, [r5, #0]
 8002330:	05d9      	lsls	r1, r3, #23
 8002332:	d51b      	bpl.n	800236c <HAL_RCC_OscConfig+0x210>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002334:	68a3      	ldr	r3, [r4, #8]
 8002336:	4d2b      	ldr	r5, [pc, #172]	; (80023e4 <HAL_RCC_OscConfig+0x288>)
 8002338:	2b01      	cmp	r3, #1
 800233a:	d127      	bne.n	800238c <HAL_RCC_OscConfig+0x230>
 800233c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800233e:	f043 0301 	orr.w	r3, r3, #1
 8002342:	672b      	str	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002344:	f241 3588 	movw	r5, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002348:	f7fe fe2e 	bl	8000fa8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800234c:	4f25      	ldr	r7, [pc, #148]	; (80023e4 <HAL_RCC_OscConfig+0x288>)
      tickstart = HAL_GetTick();
 800234e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002350:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002352:	079b      	lsls	r3, r3, #30
 8002354:	d53f      	bpl.n	80023d6 <HAL_RCC_OscConfig+0x27a>
    if(pwrclkchanged == SET)
 8002356:	2e00      	cmp	r6, #0
 8002358:	f43f af16 	beq.w	8002188 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 800235c:	4a21      	ldr	r2, [pc, #132]	; (80023e4 <HAL_RCC_OscConfig+0x288>)
 800235e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002360:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002364:	6413      	str	r3, [r2, #64]	; 0x40
 8002366:	e70f      	b.n	8002188 <HAL_RCC_OscConfig+0x2c>
  FlagStatus pwrclkchanged = RESET;
 8002368:	2600      	movs	r6, #0
 800236a:	e7df      	b.n	800232c <HAL_RCC_OscConfig+0x1d0>
      PWR->CR1 |= PWR_CR1_DBP;
 800236c:	682b      	ldr	r3, [r5, #0]
 800236e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002372:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002374:	f7fe fe18 	bl	8000fa8 <HAL_GetTick>
 8002378:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800237a:	682b      	ldr	r3, [r5, #0]
 800237c:	05da      	lsls	r2, r3, #23
 800237e:	d4d9      	bmi.n	8002334 <HAL_RCC_OscConfig+0x1d8>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002380:	f7fe fe12 	bl	8000fa8 <HAL_GetTick>
 8002384:	1bc0      	subs	r0, r0, r7
 8002386:	2864      	cmp	r0, #100	; 0x64
 8002388:	d9f7      	bls.n	800237a <HAL_RCC_OscConfig+0x21e>
 800238a:	e72e      	b.n	80021ea <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800238c:	b9ab      	cbnz	r3, 80023ba <HAL_RCC_OscConfig+0x25e>
 800238e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002390:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002394:	f023 0301 	bic.w	r3, r3, #1
 8002398:	672b      	str	r3, [r5, #112]	; 0x70
 800239a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800239c:	f023 0304 	bic.w	r3, r3, #4
 80023a0:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80023a2:	f7fe fe01 	bl	8000fa8 <HAL_GetTick>
 80023a6:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023a8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80023aa:	0798      	lsls	r0, r3, #30
 80023ac:	d5d3      	bpl.n	8002356 <HAL_RCC_OscConfig+0x1fa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023ae:	f7fe fdfb 	bl	8000fa8 <HAL_GetTick>
 80023b2:	1bc0      	subs	r0, r0, r7
 80023b4:	4540      	cmp	r0, r8
 80023b6:	d9f7      	bls.n	80023a8 <HAL_RCC_OscConfig+0x24c>
 80023b8:	e717      	b.n	80021ea <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023ba:	2b05      	cmp	r3, #5
 80023bc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80023be:	d103      	bne.n	80023c8 <HAL_RCC_OscConfig+0x26c>
 80023c0:	f043 0304 	orr.w	r3, r3, #4
 80023c4:	672b      	str	r3, [r5, #112]	; 0x70
 80023c6:	e7b9      	b.n	800233c <HAL_RCC_OscConfig+0x1e0>
 80023c8:	f023 0301 	bic.w	r3, r3, #1
 80023cc:	672b      	str	r3, [r5, #112]	; 0x70
 80023ce:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80023d0:	f023 0304 	bic.w	r3, r3, #4
 80023d4:	e7b5      	b.n	8002342 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023d6:	f7fe fde7 	bl	8000fa8 <HAL_GetTick>
 80023da:	eba0 0008 	sub.w	r0, r0, r8
 80023de:	42a8      	cmp	r0, r5
 80023e0:	d9b6      	bls.n	8002350 <HAL_RCC_OscConfig+0x1f4>
 80023e2:	e702      	b.n	80021ea <HAL_RCC_OscConfig+0x8e>
 80023e4:	40023800 	.word	0x40023800
 80023e8:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023ec:	4d24      	ldr	r5, [pc, #144]	; (8002480 <HAL_RCC_OscConfig+0x324>)
 80023ee:	68ab      	ldr	r3, [r5, #8]
 80023f0:	f003 030c 	and.w	r3, r3, #12
 80023f4:	2b08      	cmp	r3, #8
 80023f6:	f43f aeb5 	beq.w	8002164 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 80023fa:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023fc:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80023fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002402:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002404:	d12e      	bne.n	8002464 <HAL_RCC_OscConfig+0x308>
        tickstart = HAL_GetTick();
 8002406:	f7fe fdcf 	bl	8000fa8 <HAL_GetTick>
 800240a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800240c:	682b      	ldr	r3, [r5, #0]
 800240e:	0199      	lsls	r1, r3, #6
 8002410:	d422      	bmi.n	8002458 <HAL_RCC_OscConfig+0x2fc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002412:	6a22      	ldr	r2, [r4, #32]
 8002414:	69e3      	ldr	r3, [r4, #28]
 8002416:	4313      	orrs	r3, r2
 8002418:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800241a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800241e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002422:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002424:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002428:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800242a:	4c15      	ldr	r4, [pc, #84]	; (8002480 <HAL_RCC_OscConfig+0x324>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800242c:	0852      	lsrs	r2, r2, #1
 800242e:	3a01      	subs	r2, #1
 8002430:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002434:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002436:	682b      	ldr	r3, [r5, #0]
 8002438:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800243c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800243e:	f7fe fdb3 	bl	8000fa8 <HAL_GetTick>
 8002442:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002444:	6823      	ldr	r3, [r4, #0]
 8002446:	019a      	lsls	r2, r3, #6
 8002448:	f53f aea2 	bmi.w	8002190 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800244c:	f7fe fdac 	bl	8000fa8 <HAL_GetTick>
 8002450:	1b40      	subs	r0, r0, r5
 8002452:	2802      	cmp	r0, #2
 8002454:	d9f6      	bls.n	8002444 <HAL_RCC_OscConfig+0x2e8>
 8002456:	e6c8      	b.n	80021ea <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002458:	f7fe fda6 	bl	8000fa8 <HAL_GetTick>
 800245c:	1b80      	subs	r0, r0, r6
 800245e:	2802      	cmp	r0, #2
 8002460:	d9d4      	bls.n	800240c <HAL_RCC_OscConfig+0x2b0>
 8002462:	e6c2      	b.n	80021ea <HAL_RCC_OscConfig+0x8e>
        tickstart = HAL_GetTick();
 8002464:	f7fe fda0 	bl	8000fa8 <HAL_GetTick>
 8002468:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800246a:	682b      	ldr	r3, [r5, #0]
 800246c:	019b      	lsls	r3, r3, #6
 800246e:	f57f ae8f 	bpl.w	8002190 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002472:	f7fe fd99 	bl	8000fa8 <HAL_GetTick>
 8002476:	1b00      	subs	r0, r0, r4
 8002478:	2802      	cmp	r0, #2
 800247a:	d9f6      	bls.n	800246a <HAL_RCC_OscConfig+0x30e>
 800247c:	e6b5      	b.n	80021ea <HAL_RCC_OscConfig+0x8e>
 800247e:	bf00      	nop
 8002480:	40023800 	.word	0x40023800

08002484 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002484:	4913      	ldr	r1, [pc, #76]	; (80024d4 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8002486:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002488:	688b      	ldr	r3, [r1, #8]
 800248a:	f003 030c 	and.w	r3, r3, #12
 800248e:	2b04      	cmp	r3, #4
 8002490:	d003      	beq.n	800249a <HAL_RCC_GetSysClockFreq+0x16>
 8002492:	2b08      	cmp	r3, #8
 8002494:	d003      	beq.n	800249e <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002496:	4810      	ldr	r0, [pc, #64]	; (80024d8 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002498:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800249a:	4810      	ldr	r0, [pc, #64]	; (80024dc <HAL_RCC_GetSysClockFreq+0x58>)
 800249c:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800249e:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80024a0:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024a2:	6849      	ldr	r1, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024a4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80024a8:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024ac:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80024b0:	bf1a      	itte	ne
 80024b2:	480a      	ldrne	r0, [pc, #40]	; (80024dc <HAL_RCC_GetSysClockFreq+0x58>)
 80024b4:	2300      	movne	r3, #0
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024b6:	4808      	ldreq	r0, [pc, #32]	; (80024d8 <HAL_RCC_GetSysClockFreq+0x54>)
 80024b8:	fba1 0100 	umull	r0, r1, r1, r0
 80024bc:	f7fe fbb0 	bl	8000c20 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 80024c0:	4b04      	ldr	r3, [pc, #16]	; (80024d4 <HAL_RCC_GetSysClockFreq+0x50>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80024c8:	3301      	adds	r3, #1
 80024ca:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 80024cc:	fbb0 f0f3 	udiv	r0, r0, r3
 80024d0:	bd08      	pop	{r3, pc}
 80024d2:	bf00      	nop
 80024d4:	40023800 	.word	0x40023800
 80024d8:	00f42400 	.word	0x00f42400
 80024dc:	017d7840 	.word	0x017d7840

080024e0 <HAL_RCC_ClockConfig>:
{
 80024e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024e4:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80024e6:	4604      	mov	r4, r0
 80024e8:	b910      	cbnz	r0, 80024f0 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80024ea:	2001      	movs	r0, #1
 80024ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024f0:	4a46      	ldr	r2, [pc, #280]	; (800260c <HAL_RCC_ClockConfig+0x12c>)
 80024f2:	6813      	ldr	r3, [r2, #0]
 80024f4:	f003 030f 	and.w	r3, r3, #15
 80024f8:	428b      	cmp	r3, r1
 80024fa:	d328      	bcc.n	800254e <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024fc:	6821      	ldr	r1, [r4, #0]
 80024fe:	078f      	lsls	r7, r1, #30
 8002500:	d430      	bmi.n	8002564 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002502:	07c8      	lsls	r0, r1, #31
 8002504:	d443      	bmi.n	800258e <HAL_RCC_ClockConfig+0xae>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002506:	4a41      	ldr	r2, [pc, #260]	; (800260c <HAL_RCC_ClockConfig+0x12c>)
 8002508:	6813      	ldr	r3, [r2, #0]
 800250a:	f003 030f 	and.w	r3, r3, #15
 800250e:	429d      	cmp	r5, r3
 8002510:	d367      	bcc.n	80025e2 <HAL_RCC_ClockConfig+0x102>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002512:	6822      	ldr	r2, [r4, #0]
 8002514:	0751      	lsls	r1, r2, #29
 8002516:	d470      	bmi.n	80025fa <HAL_RCC_ClockConfig+0x11a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002518:	0713      	lsls	r3, r2, #28
 800251a:	d507      	bpl.n	800252c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800251c:	4a3c      	ldr	r2, [pc, #240]	; (8002610 <HAL_RCC_ClockConfig+0x130>)
 800251e:	6921      	ldr	r1, [r4, #16]
 8002520:	6893      	ldr	r3, [r2, #8]
 8002522:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002526:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800252a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800252c:	f7ff ffaa 	bl	8002484 <HAL_RCC_GetSysClockFreq>
 8002530:	4b37      	ldr	r3, [pc, #220]	; (8002610 <HAL_RCC_ClockConfig+0x130>)
 8002532:	4a38      	ldr	r2, [pc, #224]	; (8002614 <HAL_RCC_ClockConfig+0x134>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800253a:	5cd3      	ldrb	r3, [r2, r3]
 800253c:	40d8      	lsrs	r0, r3
 800253e:	4b36      	ldr	r3, [pc, #216]	; (8002618 <HAL_RCC_ClockConfig+0x138>)
 8002540:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002542:	2000      	movs	r0, #0
 8002544:	f7fe fcf4 	bl	8000f30 <HAL_InitTick>
  return HAL_OK;
 8002548:	2000      	movs	r0, #0
 800254a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800254e:	6813      	ldr	r3, [r2, #0]
 8002550:	f023 030f 	bic.w	r3, r3, #15
 8002554:	430b      	orrs	r3, r1
 8002556:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002558:	6813      	ldr	r3, [r2, #0]
 800255a:	f003 030f 	and.w	r3, r3, #15
 800255e:	4299      	cmp	r1, r3
 8002560:	d1c3      	bne.n	80024ea <HAL_RCC_ClockConfig+0xa>
 8002562:	e7cb      	b.n	80024fc <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002564:	f011 0f04 	tst.w	r1, #4
 8002568:	4b29      	ldr	r3, [pc, #164]	; (8002610 <HAL_RCC_ClockConfig+0x130>)
 800256a:	d003      	beq.n	8002574 <HAL_RCC_ClockConfig+0x94>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800256c:	689a      	ldr	r2, [r3, #8]
 800256e:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8002572:	609a      	str	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002574:	070e      	lsls	r6, r1, #28
 8002576:	d503      	bpl.n	8002580 <HAL_RCC_ClockConfig+0xa0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002578:	689a      	ldr	r2, [r3, #8]
 800257a:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800257e:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002580:	689a      	ldr	r2, [r3, #8]
 8002582:	68a0      	ldr	r0, [r4, #8]
 8002584:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002588:	4302      	orrs	r2, r0
 800258a:	609a      	str	r2, [r3, #8]
 800258c:	e7b9      	b.n	8002502 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800258e:	6861      	ldr	r1, [r4, #4]
 8002590:	4b1f      	ldr	r3, [pc, #124]	; (8002610 <HAL_RCC_ClockConfig+0x130>)
 8002592:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002594:	681a      	ldr	r2, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002596:	d11c      	bne.n	80025d2 <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002598:	f412 3f00 	tst.w	r2, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800259c:	d0a5      	beq.n	80024ea <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800259e:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025a0:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025a4:	4e1a      	ldr	r6, [pc, #104]	; (8002610 <HAL_RCC_ClockConfig+0x130>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025a6:	f022 0203 	bic.w	r2, r2, #3
 80025aa:	430a      	orrs	r2, r1
 80025ac:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80025ae:	f7fe fcfb 	bl	8000fa8 <HAL_GetTick>
 80025b2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025b4:	68b3      	ldr	r3, [r6, #8]
 80025b6:	6862      	ldr	r2, [r4, #4]
 80025b8:	f003 030c 	and.w	r3, r3, #12
 80025bc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80025c0:	d0a1      	beq.n	8002506 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025c2:	f7fe fcf1 	bl	8000fa8 <HAL_GetTick>
 80025c6:	1bc0      	subs	r0, r0, r7
 80025c8:	4540      	cmp	r0, r8
 80025ca:	d9f3      	bls.n	80025b4 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 80025cc:	2003      	movs	r0, #3
}
 80025ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025d2:	2902      	cmp	r1, #2
 80025d4:	d102      	bne.n	80025dc <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025d6:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80025da:	e7df      	b.n	800259c <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025dc:	f012 0f02 	tst.w	r2, #2
 80025e0:	e7dc      	b.n	800259c <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e2:	6813      	ldr	r3, [r2, #0]
 80025e4:	f023 030f 	bic.w	r3, r3, #15
 80025e8:	432b      	orrs	r3, r5
 80025ea:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ec:	6813      	ldr	r3, [r2, #0]
 80025ee:	f003 030f 	and.w	r3, r3, #15
 80025f2:	429d      	cmp	r5, r3
 80025f4:	f47f af79 	bne.w	80024ea <HAL_RCC_ClockConfig+0xa>
 80025f8:	e78b      	b.n	8002512 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025fa:	4905      	ldr	r1, [pc, #20]	; (8002610 <HAL_RCC_ClockConfig+0x130>)
 80025fc:	68e0      	ldr	r0, [r4, #12]
 80025fe:	688b      	ldr	r3, [r1, #8]
 8002600:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002604:	4303      	orrs	r3, r0
 8002606:	608b      	str	r3, [r1, #8]
 8002608:	e786      	b.n	8002518 <HAL_RCC_ClockConfig+0x38>
 800260a:	bf00      	nop
 800260c:	40023c00 	.word	0x40023c00
 8002610:	40023800 	.word	0x40023800
 8002614:	08006d46 	.word	0x08006d46
 8002618:	20000008 	.word	0x20000008

0800261c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800261c:	4b04      	ldr	r3, [pc, #16]	; (8002630 <HAL_RCC_GetPCLK1Freq+0x14>)
 800261e:	4a05      	ldr	r2, [pc, #20]	; (8002634 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002626:	5cd3      	ldrb	r3, [r2, r3]
 8002628:	4a03      	ldr	r2, [pc, #12]	; (8002638 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800262a:	6810      	ldr	r0, [r2, #0]
}
 800262c:	40d8      	lsrs	r0, r3
 800262e:	4770      	bx	lr
 8002630:	40023800 	.word	0x40023800
 8002634:	08006d56 	.word	0x08006d56
 8002638:	20000008 	.word	0x20000008

0800263c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800263c:	4b04      	ldr	r3, [pc, #16]	; (8002650 <HAL_RCC_GetPCLK2Freq+0x14>)
 800263e:	4a05      	ldr	r2, [pc, #20]	; (8002654 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002646:	5cd3      	ldrb	r3, [r2, r3]
 8002648:	4a03      	ldr	r2, [pc, #12]	; (8002658 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800264a:	6810      	ldr	r0, [r2, #0]
}
 800264c:	40d8      	lsrs	r0, r3
 800264e:	4770      	bx	lr
 8002650:	40023800 	.word	0x40023800
 8002654:	08006d56 	.word	0x08006d56
 8002658:	20000008 	.word	0x20000008

0800265c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800265c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002660:	6802      	ldr	r2, [r0, #0]
{
 8002662:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002664:	f012 0601 	ands.w	r6, r2, #1
 8002668:	d00b      	beq.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800266a:	4bb8      	ldr	r3, [pc, #736]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800266c:	6899      	ldr	r1, [r3, #8]
 800266e:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 8002672:	6099      	str	r1, [r3, #8]
 8002674:	6b46      	ldr	r6, [r0, #52]	; 0x34
 8002676:	6899      	ldr	r1, [r3, #8]
 8002678:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800267a:	fab6 f686 	clz	r6, r6
 800267e:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002680:	6099      	str	r1, [r3, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002682:	f412 2500 	ands.w	r5, r2, #524288	; 0x80000
 8002686:	d012      	beq.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002688:	49b0      	ldr	r1, [pc, #704]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800268a:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800268c:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002690:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002694:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
    {
      plli2sused = 1;
 8002698:	bf08      	it	eq
 800269a:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800269c:	ea43 0305 	orr.w	r3, r3, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80026a0:	bf16      	itet	ne
 80026a2:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 80026a6:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80026a8:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80026aa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80026ae:	02d1      	lsls	r1, r2, #11
 80026b0:	d510      	bpl.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80026b2:	48a6      	ldr	r0, [pc, #664]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80026b4:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80026b6:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80026ba:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80026be:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80026c2:	ea43 0301 	orr.w	r3, r3, r1
 80026c6:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80026ca:	f000 8185 	beq.w	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 80026ce:	2900      	cmp	r1, #0
 80026d0:	bf08      	it	eq
 80026d2:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 80026d4:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 80026d8:	bf18      	it	ne
 80026da:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80026dc:	0692      	lsls	r2, r2, #26
 80026de:	d531      	bpl.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80026e0:	4b9a      	ldr	r3, [pc, #616]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80026e2:	4f9b      	ldr	r7, [pc, #620]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80026e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026e6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80026ea:	641a      	str	r2, [r3, #64]	; 0x40
 80026ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026f2:	9301      	str	r3, [sp, #4]
 80026f4:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026fc:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026fe:	f7fe fc53 	bl	8000fa8 <HAL_GetTick>
 8002702:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	05db      	lsls	r3, r3, #23
 8002708:	f140 8168 	bpl.w	80029dc <HAL_RCCEx_PeriphCLKConfig+0x380>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800270c:	4f8f      	ldr	r7, [pc, #572]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800270e:	6f3b      	ldr	r3, [r7, #112]	; 0x70

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002710:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002714:	f040 816d 	bne.w	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x396>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002718:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800271a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800271e:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8002722:	4a8a      	ldr	r2, [pc, #552]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002724:	f040 818b 	bne.w	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8002728:	6891      	ldr	r1, [r2, #8]
 800272a:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 800272e:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8002732:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8002736:	4301      	orrs	r1, r0
 8002738:	6091      	str	r1, [r2, #8]
 800273a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800273e:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8002740:	430b      	orrs	r3, r1
 8002742:	6713      	str	r3, [r2, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002744:	6823      	ldr	r3, [r4, #0]
 8002746:	06da      	lsls	r2, r3, #27
 8002748:	d50c      	bpl.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800274a:	4a80      	ldr	r2, [pc, #512]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800274c:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8002750:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8002754:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 8002758:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800275c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800275e:	4301      	orrs	r1, r0
 8002760:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002764:	045f      	lsls	r7, r3, #17
 8002766:	d508      	bpl.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002768:	4978      	ldr	r1, [pc, #480]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800276a:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800276c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002770:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002774:	4302      	orrs	r2, r0
 8002776:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800277a:	0418      	lsls	r0, r3, #16
 800277c:	d508      	bpl.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800277e:	4973      	ldr	r1, [pc, #460]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002780:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8002782:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002786:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800278a:	4302      	orrs	r2, r0
 800278c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002790:	03d9      	lsls	r1, r3, #15
 8002792:	d508      	bpl.n	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002794:	496d      	ldr	r1, [pc, #436]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002796:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002798:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800279c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80027a0:	4302      	orrs	r2, r0
 80027a2:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80027a6:	039a      	lsls	r2, r3, #14
 80027a8:	d508      	bpl.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80027aa:	4968      	ldr	r1, [pc, #416]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80027ac:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80027ae:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80027b2:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80027b6:	4302      	orrs	r2, r0
 80027b8:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027bc:	065f      	lsls	r7, r3, #25
 80027be:	d508      	bpl.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027c0:	4962      	ldr	r1, [pc, #392]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80027c2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80027c4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80027c8:	f022 0203 	bic.w	r2, r2, #3
 80027cc:	4302      	orrs	r2, r0
 80027ce:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80027d2:	0618      	lsls	r0, r3, #24
 80027d4:	d508      	bpl.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80027d6:	495d      	ldr	r1, [pc, #372]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80027d8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80027da:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80027de:	f022 020c 	bic.w	r2, r2, #12
 80027e2:	4302      	orrs	r2, r0
 80027e4:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80027e8:	05d9      	lsls	r1, r3, #23
 80027ea:	d508      	bpl.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80027ec:	4957      	ldr	r1, [pc, #348]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80027ee:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80027f0:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80027f4:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80027f8:	4302      	orrs	r2, r0
 80027fa:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80027fe:	059a      	lsls	r2, r3, #22
 8002800:	d508      	bpl.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002802:	4952      	ldr	r1, [pc, #328]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002804:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002806:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800280a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800280e:	4302      	orrs	r2, r0
 8002810:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002814:	055f      	lsls	r7, r3, #21
 8002816:	d508      	bpl.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002818:	494c      	ldr	r1, [pc, #304]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800281a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800281c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002820:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002824:	4302      	orrs	r2, r0
 8002826:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800282a:	0518      	lsls	r0, r3, #20
 800282c:	d508      	bpl.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800282e:	4947      	ldr	r1, [pc, #284]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002830:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002832:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002836:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800283a:	4302      	orrs	r2, r0
 800283c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002840:	04d9      	lsls	r1, r3, #19
 8002842:	d508      	bpl.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002844:	4941      	ldr	r1, [pc, #260]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002846:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002848:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800284c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002850:	4302      	orrs	r2, r0
 8002852:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002856:	049a      	lsls	r2, r3, #18
 8002858:	d508      	bpl.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800285a:	493c      	ldr	r1, [pc, #240]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800285c:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800285e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002862:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002866:	4302      	orrs	r2, r0
 8002868:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800286c:	025f      	lsls	r7, r3, #9
 800286e:	d508      	bpl.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002870:	4936      	ldr	r1, [pc, #216]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002872:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8002874:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002878:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800287c:	4302      	orrs	r2, r0
 800287e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002882:	0298      	lsls	r0, r3, #10
 8002884:	d50c      	bpl.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002886:	4831      	ldr	r0, [pc, #196]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002888:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800288a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 800288e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002892:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1;
 8002896:	bf08      	it	eq
 8002898:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800289a:	430a      	orrs	r2, r1
 800289c:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 80028a0:	f013 0f08 	tst.w	r3, #8
 80028a4:	bf18      	it	ne
 80028a6:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80028a8:	0359      	lsls	r1, r3, #13
 80028aa:	d508      	bpl.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80028ac:	4927      	ldr	r1, [pc, #156]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80028ae:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80028b0:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80028b4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80028b8:	4302      	orrs	r2, r0
 80028ba:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80028be:	021a      	lsls	r2, r3, #8
 80028c0:	d509      	bpl.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80028c2:	4922      	ldr	r1, [pc, #136]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80028c4:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80028c8:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80028cc:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80028d0:	4302      	orrs	r2, r0
 80028d2:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80028d6:	2e01      	cmp	r6, #1
 80028d8:	f000 80b5 	beq.w	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 80028dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80028e0:	f000 80b1 	beq.w	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80028e4:	2d01      	cmp	r5, #1
 80028e6:	d175      	bne.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x378>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80028e8:	4d18      	ldr	r5, [pc, #96]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80028ea:	682b      	ldr	r3, [r5, #0]
 80028ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028f0:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028f2:	f7fe fb59 	bl	8000fa8 <HAL_GetTick>
 80028f6:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80028f8:	682b      	ldr	r3, [r5, #0]
 80028fa:	009f      	lsls	r7, r3, #2
 80028fc:	f100 8127 	bmi.w	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x4f2>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002900:	6821      	ldr	r1, [r4, #0]
 8002902:	030e      	lsls	r6, r1, #12
 8002904:	d501      	bpl.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x2ae>
 8002906:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002908:	b11b      	cbz	r3, 8002912 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 800290a:	02cd      	lsls	r5, r1, #11
 800290c:	d522      	bpl.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800290e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002910:	bb03      	cbnz	r3, 8002954 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002912:	4a0e      	ldr	r2, [pc, #56]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002914:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002918:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800291c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002920:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8002924:	4303      	orrs	r3, r0
 8002926:	6960      	ldr	r0, [r4, #20]
 8002928:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800292c:	69a0      	ldr	r0, [r4, #24]
 800292e:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8002932:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002936:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800293a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800293c:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8002940:	3801      	subs	r0, #1
 8002942:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002946:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800294a:	e003      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 800294c:	40023800 	.word	0x40023800
 8002950:	40007000 	.word	0x40007000
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002954:	0288      	lsls	r0, r1, #10
 8002956:	d515      	bpl.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8002958:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800295a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800295e:	d111      	bne.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002960:	4a82      	ldr	r2, [pc, #520]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002962:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002966:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800296a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 800296e:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8002972:	4303      	orrs	r3, r0
 8002974:	6960      	ldr	r0, [r4, #20]
 8002976:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800297a:	6a20      	ldr	r0, [r4, #32]
 800297c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8002980:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002984:	070a      	lsls	r2, r1, #28
 8002986:	d519      	bpl.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002988:	4978      	ldr	r1, [pc, #480]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 800298a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800298e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002992:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8002996:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800299a:	4313      	orrs	r3, r2
 800299c:	6962      	ldr	r2, [r4, #20]
 800299e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80029a2:	69e2      	ldr	r2, [r4, #28]
 80029a4:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80029a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80029ac:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 80029b0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80029b2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80029b6:	4313      	orrs	r3, r2
 80029b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80029bc:	4c6b      	ldr	r4, [pc, #428]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 80029be:	6823      	ldr	r3, [r4, #0]
 80029c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029c4:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029c6:	f7fe faef 	bl	8000fa8 <HAL_GetTick>
 80029ca:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80029cc:	6823      	ldr	r3, [r4, #0]
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	f140 80c4 	bpl.w	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x500>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80029d4:	2000      	movs	r0, #0
 80029d6:	e009      	b.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x390>
      plli2sused = 1;
 80029d8:	2601      	movs	r6, #1
 80029da:	e67b      	b.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029dc:	f7fe fae4 	bl	8000fa8 <HAL_GetTick>
 80029e0:	eba0 0008 	sub.w	r0, r0, r8
 80029e4:	2864      	cmp	r0, #100	; 0x64
 80029e6:	f67f ae8d 	bls.w	8002704 <HAL_RCCEx_PeriphCLKConfig+0xa8>
        return HAL_TIMEOUT;
 80029ea:	2003      	movs	r0, #3
}
 80029ec:	b003      	add	sp, #12
 80029ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80029f2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80029f4:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80029f8:	4293      	cmp	r3, r2
 80029fa:	f43f ae8d 	beq.w	8002718 <HAL_RCCEx_PeriphCLKConfig+0xbc>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80029fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a00:	6f3a      	ldr	r2, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002a02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a06:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002a0a:	673a      	str	r2, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a0c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002a0e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002a12:	673a      	str	r2, [r7, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8002a14:	673b      	str	r3, [r7, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002a16:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a18:	07d8      	lsls	r0, r3, #31
 8002a1a:	f57f ae7d 	bpl.w	8002718 <HAL_RCCEx_PeriphCLKConfig+0xbc>
        tickstart = HAL_GetTick();
 8002a1e:	f7fe fac3 	bl	8000fa8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a22:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002a26:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a28:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a2a:	0799      	lsls	r1, r3, #30
 8002a2c:	f53f ae74 	bmi.w	8002718 <HAL_RCCEx_PeriphCLKConfig+0xbc>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a30:	f7fe faba 	bl	8000fa8 <HAL_GetTick>
 8002a34:	eba0 0008 	sub.w	r0, r0, r8
 8002a38:	4548      	cmp	r0, r9
 8002a3a:	d9f5      	bls.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8002a3c:	e7d5      	b.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x38e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a3e:	6891      	ldr	r1, [r2, #8]
 8002a40:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8002a44:	e678      	b.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_PLLI2S_DISABLE();
 8002a46:	4e49      	ldr	r6, [pc, #292]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002a48:	6833      	ldr	r3, [r6, #0]
 8002a4a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002a4e:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002a50:	f7fe faaa 	bl	8000fa8 <HAL_GetTick>
 8002a54:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002a56:	6833      	ldr	r3, [r6, #0]
 8002a58:	011b      	lsls	r3, r3, #4
 8002a5a:	d472      	bmi.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002a5c:	6822      	ldr	r2, [r4, #0]
 8002a5e:	07d7      	lsls	r7, r2, #31
 8002a60:	d512      	bpl.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8002a62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002a64:	b983      	cbnz	r3, 8002a88 <HAL_RCCEx_PeriphCLKConfig+0x42c>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002a66:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002a6a:	f8d6 1084 	ldr.w	r1, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002a6e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a72:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8002a76:	430b      	orrs	r3, r1
 8002a78:	6861      	ldr	r1, [r4, #4]
 8002a7a:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002a7e:	68a1      	ldr	r1, [r4, #8]
 8002a80:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8002a84:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002a88:	0316      	lsls	r6, r2, #12
 8002a8a:	d503      	bpl.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x438>
 8002a8c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002a8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a92:	d005      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x444>
 8002a94:	02d0      	lsls	r0, r2, #11
 8002a96:	d51e      	bpl.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x47a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002a98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002a9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a9e:	d11a      	bne.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x47a>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002aa0:	4932      	ldr	r1, [pc, #200]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002aa2:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002aa6:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002aaa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002aae:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8002ab2:	4303      	orrs	r3, r0
 8002ab4:	6860      	ldr	r0, [r4, #4]
 8002ab6:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002aba:	68e0      	ldr	r0, [r4, #12]
 8002abc:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8002ac0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002ac4:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
 8002ac8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002aca:	f020 001f 	bic.w	r0, r0, #31
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	4303      	orrs	r3, r0
 8002ad2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002ad6:	01d1      	lsls	r1, r2, #7
 8002ad8:	d511      	bpl.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002ada:	4924      	ldr	r1, [pc, #144]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002adc:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002ae0:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002ae4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8002ae8:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8002aec:	4303      	orrs	r3, r0
 8002aee:	6860      	ldr	r0, [r4, #4]
 8002af0:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002af4:	6920      	ldr	r0, [r4, #16]
 8002af6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8002afa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002afe:	0192      	lsls	r2, r2, #6
 8002b00:	d50d      	bpl.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002b02:	6923      	ldr	r3, [r4, #16]
 8002b04:	6862      	ldr	r2, [r4, #4]
 8002b06:	041b      	lsls	r3, r3, #16
 8002b08:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002b0c:	68e2      	ldr	r2, [r4, #12]
 8002b0e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002b12:	68a2      	ldr	r2, [r4, #8]
 8002b14:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002b18:	4a14      	ldr	r2, [pc, #80]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002b1a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8002b1e:	4e13      	ldr	r6, [pc, #76]	; (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x510>)
 8002b20:	6833      	ldr	r3, [r6, #0]
 8002b22:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002b26:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002b28:	f7fe fa3e 	bl	8000fa8 <HAL_GetTick>
 8002b2c:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002b2e:	6833      	ldr	r3, [r6, #0]
 8002b30:	011b      	lsls	r3, r3, #4
 8002b32:	f53f aed7 	bmi.w	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x288>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002b36:	f7fe fa37 	bl	8000fa8 <HAL_GetTick>
 8002b3a:	1bc0      	subs	r0, r0, r7
 8002b3c:	2864      	cmp	r0, #100	; 0x64
 8002b3e:	d9f6      	bls.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002b40:	e753      	b.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x38e>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002b42:	f7fe fa31 	bl	8000fa8 <HAL_GetTick>
 8002b46:	1bc0      	subs	r0, r0, r7
 8002b48:	2864      	cmp	r0, #100	; 0x64
 8002b4a:	d984      	bls.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8002b4c:	e74d      	b.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x38e>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002b4e:	f7fe fa2b 	bl	8000fa8 <HAL_GetTick>
 8002b52:	1b80      	subs	r0, r0, r6
 8002b54:	2864      	cmp	r0, #100	; 0x64
 8002b56:	f67f aecf 	bls.w	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8002b5a:	e746      	b.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x38e>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002b5c:	f7fe fa24 	bl	8000fa8 <HAL_GetTick>
 8002b60:	1b40      	subs	r0, r0, r5
 8002b62:	2864      	cmp	r0, #100	; 0x64
 8002b64:	f67f af32 	bls.w	80029cc <HAL_RCCEx_PeriphCLKConfig+0x370>
 8002b68:	e73f      	b.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x38e>
 8002b6a:	bf00      	nop
 8002b6c:	40023800 	.word	0x40023800

08002b70 <TIM_TI1_ConfigInputStage>:
{
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b70:	6a03      	ldr	r3, [r0, #32]
{
 8002b72:	b510      	push	{r4, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b74:	6a04      	ldr	r4, [r0, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b76:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b7a:	f024 0401 	bic.w	r4, r4, #1
  tmpccer |= TIM_ICPolarity;
 8002b7e:	430b      	orrs	r3, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b80:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8002b82:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b84:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 8002b88:	ea44 1202 	orr.w	r2, r4, r2, lsl #4
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b8c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002b8e:	6203      	str	r3, [r0, #32]
 8002b90:	bd10      	pop	{r4, pc}

08002b92 <TIM_TI2_ConfigInputStage>:
{
uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b92:	6a03      	ldr	r3, [r0, #32]
 8002b94:	f023 0310 	bic.w	r3, r3, #16
{
 8002b98:	b510      	push	{r4, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b9a:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b9c:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002b9e:	6a03      	ldr	r3, [r0, #32]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ba0:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ba4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12);
 8002ba8:	ea44 3202 	orr.w	r2, r4, r2, lsl #12
  tmpccer |= (TIM_ICPolarity << 4);
 8002bac:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002bb0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002bb2:	6203      	str	r3, [r0, #32]
 8002bb4:	bd10      	pop	{r4, pc}

08002bb6 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bb6:	6803      	ldr	r3, [r0, #0]
}
 8002bb8:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bba:	68da      	ldr	r2, [r3, #12]
 8002bbc:	f042 0201 	orr.w	r2, r2, #1
 8002bc0:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	f042 0201 	orr.w	r2, r2, #1
 8002bc8:	601a      	str	r2, [r3, #0]
}
 8002bca:	4770      	bx	lr

08002bcc <HAL_TIM_PWM_MspInit>:
 8002bcc:	4770      	bx	lr

08002bce <HAL_TIM_OC_DelayElapsedCallback>:
 8002bce:	4770      	bx	lr

08002bd0 <HAL_TIM_IC_CaptureCallback>:
 8002bd0:	4770      	bx	lr

08002bd2 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002bd2:	4770      	bx	lr

08002bd4 <HAL_TIM_TriggerCallback>:
 8002bd4:	4770      	bx	lr

08002bd6 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002bd6:	6803      	ldr	r3, [r0, #0]
 8002bd8:	691a      	ldr	r2, [r3, #16]
 8002bda:	0791      	lsls	r1, r2, #30
{
 8002bdc:	b510      	push	{r4, lr}
 8002bde:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002be0:	d50f      	bpl.n	8002c02 <HAL_TIM_IRQHandler+0x2c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002be2:	68da      	ldr	r2, [r3, #12]
 8002be4:	0792      	lsls	r2, r2, #30
 8002be6:	d50c      	bpl.n	8002c02 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002be8:	f06f 0202 	mvn.w	r2, #2
 8002bec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bee:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002bf0:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bf2:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002bf4:	0799      	lsls	r1, r3, #30
 8002bf6:	f000 8085 	beq.w	8002d04 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002bfa:	f7ff ffe9 	bl	8002bd0 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c02:	6823      	ldr	r3, [r4, #0]
 8002c04:	691a      	ldr	r2, [r3, #16]
 8002c06:	0752      	lsls	r2, r2, #29
 8002c08:	d510      	bpl.n	8002c2c <HAL_TIM_IRQHandler+0x56>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002c0a:	68da      	ldr	r2, [r3, #12]
 8002c0c:	0750      	lsls	r0, r2, #29
 8002c0e:	d50d      	bpl.n	8002c2c <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c10:	f06f 0204 	mvn.w	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8002c14:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c18:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002c1a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c1c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002c1e:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002c22:	d075      	beq.n	8002d10 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c24:	f7ff ffd4 	bl	8002bd0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c2c:	6823      	ldr	r3, [r4, #0]
 8002c2e:	691a      	ldr	r2, [r3, #16]
 8002c30:	0711      	lsls	r1, r2, #28
 8002c32:	d50f      	bpl.n	8002c54 <HAL_TIM_IRQHandler+0x7e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002c34:	68da      	ldr	r2, [r3, #12]
 8002c36:	0712      	lsls	r2, r2, #28
 8002c38:	d50c      	bpl.n	8002c54 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c3a:	f06f 0208 	mvn.w	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8002c3e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c42:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002c44:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c46:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002c48:	079b      	lsls	r3, r3, #30
 8002c4a:	d067      	beq.n	8002d1c <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c4c:	f7ff ffc0 	bl	8002bd0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c50:	2300      	movs	r3, #0
 8002c52:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c54:	6823      	ldr	r3, [r4, #0]
 8002c56:	691a      	ldr	r2, [r3, #16]
 8002c58:	06d0      	lsls	r0, r2, #27
 8002c5a:	d510      	bpl.n	8002c7e <HAL_TIM_IRQHandler+0xa8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	06d1      	lsls	r1, r2, #27
 8002c60:	d50d      	bpl.n	8002c7e <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c62:	f06f 0210 	mvn.w	r2, #16
        HAL_TIM_IC_CaptureCallback(htim);
 8002c66:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c6a:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002c6c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c6e:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002c70:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002c74:	d058      	beq.n	8002d28 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c76:	f7ff ffab 	bl	8002bd0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c7e:	6823      	ldr	r3, [r4, #0]
 8002c80:	691a      	ldr	r2, [r3, #16]
 8002c82:	07d2      	lsls	r2, r2, #31
 8002c84:	d508      	bpl.n	8002c98 <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002c86:	68da      	ldr	r2, [r3, #12]
 8002c88:	07d0      	lsls	r0, r2, #31
 8002c8a:	d505      	bpl.n	8002c98 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c8c:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c90:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c92:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c94:	f001 fda2 	bl	80047dc <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c98:	6823      	ldr	r3, [r4, #0]
 8002c9a:	691a      	ldr	r2, [r3, #16]
 8002c9c:	0611      	lsls	r1, r2, #24
 8002c9e:	d508      	bpl.n	8002cb2 <HAL_TIM_IRQHandler+0xdc>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002ca0:	68da      	ldr	r2, [r3, #12]
 8002ca2:	0612      	lsls	r2, r2, #24
 8002ca4:	d505      	bpl.n	8002cb2 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ca6:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8002caa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002cac:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002cae:	f000 fbac 	bl	800340a <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002cb2:	6823      	ldr	r3, [r4, #0]
 8002cb4:	691a      	ldr	r2, [r3, #16]
 8002cb6:	05d0      	lsls	r0, r2, #23
 8002cb8:	d508      	bpl.n	8002ccc <HAL_TIM_IRQHandler+0xf6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002cba:	68da      	ldr	r2, [r3, #12]
 8002cbc:	0611      	lsls	r1, r2, #24
 8002cbe:	d505      	bpl.n	8002ccc <HAL_TIM_IRQHandler+0xf6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002cc0:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8002cc4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002cc6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002cc8:	f000 fb9f 	bl	800340a <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002ccc:	6823      	ldr	r3, [r4, #0]
 8002cce:	691a      	ldr	r2, [r3, #16]
 8002cd0:	0652      	lsls	r2, r2, #25
 8002cd2:	d508      	bpl.n	8002ce6 <HAL_TIM_IRQHandler+0x110>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002cd4:	68da      	ldr	r2, [r3, #12]
 8002cd6:	0650      	lsls	r0, r2, #25
 8002cd8:	d505      	bpl.n	8002ce6 <HAL_TIM_IRQHandler+0x110>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002cda:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8002cde:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ce0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002ce2:	f7ff ff77 	bl	8002bd4 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ce6:	6823      	ldr	r3, [r4, #0]
 8002ce8:	691a      	ldr	r2, [r3, #16]
 8002cea:	0691      	lsls	r1, r2, #26
 8002cec:	d522      	bpl.n	8002d34 <HAL_TIM_IRQHandler+0x15e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002cee:	68da      	ldr	r2, [r3, #12]
 8002cf0:	0692      	lsls	r2, r2, #26
 8002cf2:	d51f      	bpl.n	8002d34 <HAL_TIM_IRQHandler+0x15e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002cf4:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002cf8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002cfa:	611a      	str	r2, [r3, #16]
}
 8002cfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8002d00:	f000 bb82 	b.w	8003408 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d04:	f7ff ff63 	bl	8002bce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d08:	4620      	mov	r0, r4
 8002d0a:	f7ff ff62 	bl	8002bd2 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d0e:	e776      	b.n	8002bfe <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d10:	f7ff ff5d 	bl	8002bce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d14:	4620      	mov	r0, r4
 8002d16:	f7ff ff5c 	bl	8002bd2 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d1a:	e785      	b.n	8002c28 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d1c:	f7ff ff57 	bl	8002bce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d20:	4620      	mov	r0, r4
 8002d22:	f7ff ff56 	bl	8002bd2 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d26:	e793      	b.n	8002c50 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d28:	f7ff ff51 	bl	8002bce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d2c:	4620      	mov	r0, r4
 8002d2e:	f7ff ff50 	bl	8002bd2 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d32:	e7a2      	b.n	8002c7a <HAL_TIM_IRQHandler+0xa4>
 8002d34:	bd10      	pop	{r4, pc}
	...

08002d38 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002d38:	4a30      	ldr	r2, [pc, #192]	; (8002dfc <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8002d3a:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002d3c:	4290      	cmp	r0, r2
 8002d3e:	d012      	beq.n	8002d66 <TIM_Base_SetConfig+0x2e>
 8002d40:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002d44:	d00f      	beq.n	8002d66 <TIM_Base_SetConfig+0x2e>
 8002d46:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002d4a:	4290      	cmp	r0, r2
 8002d4c:	d00b      	beq.n	8002d66 <TIM_Base_SetConfig+0x2e>
 8002d4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d52:	4290      	cmp	r0, r2
 8002d54:	d007      	beq.n	8002d66 <TIM_Base_SetConfig+0x2e>
 8002d56:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d5a:	4290      	cmp	r0, r2
 8002d5c:	d003      	beq.n	8002d66 <TIM_Base_SetConfig+0x2e>
 8002d5e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002d62:	4290      	cmp	r0, r2
 8002d64:	d11d      	bne.n	8002da2 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 8002d66:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002d6c:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002d6e:	4a23      	ldr	r2, [pc, #140]	; (8002dfc <TIM_Base_SetConfig+0xc4>)
 8002d70:	4290      	cmp	r0, r2
 8002d72:	d104      	bne.n	8002d7e <TIM_Base_SetConfig+0x46>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d78:	68ca      	ldr	r2, [r1, #12]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	e028      	b.n	8002dd0 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002d7e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002d82:	d0f7      	beq.n	8002d74 <TIM_Base_SetConfig+0x3c>
 8002d84:	4a1e      	ldr	r2, [pc, #120]	; (8002e00 <TIM_Base_SetConfig+0xc8>)
 8002d86:	4290      	cmp	r0, r2
 8002d88:	d0f4      	beq.n	8002d74 <TIM_Base_SetConfig+0x3c>
 8002d8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d8e:	4290      	cmp	r0, r2
 8002d90:	d0f0      	beq.n	8002d74 <TIM_Base_SetConfig+0x3c>
 8002d92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d96:	4290      	cmp	r0, r2
 8002d98:	d0ec      	beq.n	8002d74 <TIM_Base_SetConfig+0x3c>
 8002d9a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002d9e:	4290      	cmp	r0, r2
 8002da0:	d0e8      	beq.n	8002d74 <TIM_Base_SetConfig+0x3c>
 8002da2:	4a18      	ldr	r2, [pc, #96]	; (8002e04 <TIM_Base_SetConfig+0xcc>)
 8002da4:	4290      	cmp	r0, r2
 8002da6:	d0e5      	beq.n	8002d74 <TIM_Base_SetConfig+0x3c>
 8002da8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002dac:	4290      	cmp	r0, r2
 8002dae:	d0e1      	beq.n	8002d74 <TIM_Base_SetConfig+0x3c>
 8002db0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002db4:	4290      	cmp	r0, r2
 8002db6:	d0dd      	beq.n	8002d74 <TIM_Base_SetConfig+0x3c>
 8002db8:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002dbc:	4290      	cmp	r0, r2
 8002dbe:	d0d9      	beq.n	8002d74 <TIM_Base_SetConfig+0x3c>
 8002dc0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002dc4:	4290      	cmp	r0, r2
 8002dc6:	d0d5      	beq.n	8002d74 <TIM_Base_SetConfig+0x3c>
 8002dc8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002dcc:	4290      	cmp	r0, r2
 8002dce:	d0d1      	beq.n	8002d74 <TIM_Base_SetConfig+0x3c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002dd0:	694a      	ldr	r2, [r1, #20]
 8002dd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002dd6:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002dd8:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002dda:	688b      	ldr	r3, [r1, #8]
 8002ddc:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002dde:	680b      	ldr	r3, [r1, #0]
 8002de0:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8002de2:	4b06      	ldr	r3, [pc, #24]	; (8002dfc <TIM_Base_SetConfig+0xc4>)
 8002de4:	4298      	cmp	r0, r3
 8002de6:	d006      	beq.n	8002df6 <TIM_Base_SetConfig+0xbe>
 8002de8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002dec:	4298      	cmp	r0, r3
 8002dee:	d002      	beq.n	8002df6 <TIM_Base_SetConfig+0xbe>
  TIMx->EGR = TIM_EGR_UG;
 8002df0:	2301      	movs	r3, #1
 8002df2:	6143      	str	r3, [r0, #20]
}
 8002df4:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8002df6:	690b      	ldr	r3, [r1, #16]
 8002df8:	6303      	str	r3, [r0, #48]	; 0x30
 8002dfa:	e7f9      	b.n	8002df0 <TIM_Base_SetConfig+0xb8>
 8002dfc:	40010000 	.word	0x40010000
 8002e00:	40000400 	.word	0x40000400
 8002e04:	40014000 	.word	0x40014000

08002e08 <HAL_TIM_Base_Init>:
{ 
 8002e08:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002e0a:	4604      	mov	r4, r0
 8002e0c:	b1a0      	cbz	r0, 8002e38 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002e0e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002e12:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002e16:	b91b      	cbnz	r3, 8002e20 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002e18:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002e1c:	f002 f92c 	bl	8005078 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002e20:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002e22:	6820      	ldr	r0, [r4, #0]
 8002e24:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;
 8002e26:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002e2a:	f7ff ff85 	bl	8002d38 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002e2e:	2301      	movs	r3, #1
  return HAL_OK;
 8002e30:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002e32:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002e36:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002e38:	2001      	movs	r0, #1
}
 8002e3a:	bd10      	pop	{r4, pc}

08002e3c <HAL_TIM_PWM_Init>:
{
 8002e3c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002e3e:	4604      	mov	r4, r0
 8002e40:	b1a0      	cbz	r0, 8002e6c <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002e42:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002e46:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002e4a:	b91b      	cbnz	r3, 8002e54 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002e4c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002e50:	f7ff febc 	bl	8002bcc <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 8002e54:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002e56:	6820      	ldr	r0, [r4, #0]
 8002e58:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;  
 8002e5a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002e5e:	f7ff ff6b 	bl	8002d38 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002e62:	2301      	movs	r3, #1
  return HAL_OK;
 8002e64:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002e66:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002e6a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002e6c:	2001      	movs	r0, #1
}  
 8002e6e:	bd10      	pop	{r4, pc}

08002e70 <HAL_TIM_IC_Init>:
{
 8002e70:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002e72:	4604      	mov	r4, r0
 8002e74:	b1a0      	cbz	r0, 8002ea0 <HAL_TIM_IC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002e76:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002e7a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002e7e:	b91b      	cbnz	r3, 8002e88 <HAL_TIM_IC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002e80:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8002e84:	f002 f8b6 	bl	8004ff4 <HAL_TIM_IC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;   
 8002e88:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002e8a:	6820      	ldr	r0, [r4, #0]
 8002e8c:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;   
 8002e8e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002e92:	f7ff ff51 	bl	8002d38 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002e96:	2301      	movs	r3, #1
  return HAL_OK;
 8002e98:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002e9a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002e9e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002ea0:	2001      	movs	r0, #1
}
 8002ea2:	bd10      	pop	{r4, pc}

08002ea4 <TIM_OC1_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ea4:	6a03      	ldr	r3, [r0, #32]
 8002ea6:	f023 0301 	bic.w	r3, r3, #1
{
 8002eaa:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002eac:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002eae:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8002eb0:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002eb2:	6984      	ldr	r4, [r0, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8002eb4:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx |= OC_Config->OCMode;
 8002eb8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002eba:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8002ebe:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002ec2:	432c      	orrs	r4, r5
  tmpccer |= OC_Config->OCPolarity;
 8002ec4:	688d      	ldr	r5, [r1, #8]
 8002ec6:	432b      	orrs	r3, r5
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002ec8:	4d0c      	ldr	r5, [pc, #48]	; (8002efc <TIM_OC1_SetConfig+0x58>)
 8002eca:	42a8      	cmp	r0, r5
 8002ecc:	d009      	beq.n	8002ee2 <TIM_OC1_SetConfig+0x3e>
 8002ece:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002ed2:	42a8      	cmp	r0, r5
 8002ed4:	d005      	beq.n	8002ee2 <TIM_OC1_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 8002ed6:	6042      	str	r2, [r0, #4]
  TIMx->CCR1 = OC_Config->Pulse;
 8002ed8:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002eda:	6184      	str	r4, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002edc:	6342      	str	r2, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 8002ede:	6203      	str	r3, [r0, #32]
} 
 8002ee0:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 8002ee2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002ee4:	f023 0308 	bic.w	r3, r3, #8
    tmpcr2 |= OC_Config->OCNIdleState;
 8002ee8:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002eea:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpccer |= OC_Config->OCNPolarity;
 8002eee:	432b      	orrs	r3, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8002ef0:	694d      	ldr	r5, [r1, #20]
 8002ef2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ef4:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002ef8:	432a      	orrs	r2, r5
 8002efa:	e7ec      	b.n	8002ed6 <TIM_OC1_SetConfig+0x32>
 8002efc:	40010000 	.word	0x40010000

08002f00 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f00:	6a03      	ldr	r3, [r0, #32]
 8002f02:	f023 0310 	bic.w	r3, r3, #16
{
 8002f06:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f08:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002f0a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8002f0c:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002f0e:	6984      	ldr	r4, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8002f10:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002f14:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002f16:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 8002f1a:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002f1e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4);
 8002f22:	688d      	ldr	r5, [r1, #8]
 8002f24:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002f28:	4d0d      	ldr	r5, [pc, #52]	; (8002f60 <TIM_OC2_SetConfig+0x60>)
 8002f2a:	42a8      	cmp	r0, r5
 8002f2c:	d009      	beq.n	8002f42 <TIM_OC2_SetConfig+0x42>
 8002f2e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002f32:	42a8      	cmp	r0, r5
 8002f34:	d005      	beq.n	8002f42 <TIM_OC2_SetConfig+0x42>
  TIMx->CR2 = tmpcr2;
 8002f36:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8002f38:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002f3a:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002f3c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002f3e:	6203      	str	r3, [r0, #32]
}
 8002f40:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8002f42:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002f44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002f48:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002f4a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8002f4e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8002f52:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002f54:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002f56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002f5a:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8002f5e:	e7ea      	b.n	8002f36 <TIM_OC2_SetConfig+0x36>
 8002f60:	40010000 	.word	0x40010000

08002f64 <TIM_OC3_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f64:	6a03      	ldr	r3, [r0, #32]
 8002f66:	f423 7380 	bic.w	r3, r3, #256	; 0x100
{
 8002f6a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f6c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002f6e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8002f70:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8002f72:	69c4      	ldr	r4, [r0, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8002f74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx |= OC_Config->OCMode;
 8002f78:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8002f7a:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8002f7e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002f82:	432c      	orrs	r4, r5
  tmpccer |= (OC_Config->OCPolarity << 8);
 8002f84:	688d      	ldr	r5, [r1, #8]
 8002f86:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002f8a:	4d0e      	ldr	r5, [pc, #56]	; (8002fc4 <TIM_OC3_SetConfig+0x60>)
 8002f8c:	42a8      	cmp	r0, r5
 8002f8e:	d009      	beq.n	8002fa4 <TIM_OC3_SetConfig+0x40>
 8002f90:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002f94:	42a8      	cmp	r0, r5
 8002f96:	d005      	beq.n	8002fa4 <TIM_OC3_SetConfig+0x40>
  TIMx->CR2 = tmpcr2;
 8002f98:	6042      	str	r2, [r0, #4]
  TIMx->CCR3 = OC_Config->Pulse;
 8002f9a:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002f9c:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8002f9e:	63c2      	str	r2, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8002fa0:	6203      	str	r3, [r0, #32]
}
 8002fa2:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8002fa4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002fa6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8002faa:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002fac:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8002fb0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8002fb4:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8002fb6:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8002fb8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8002fbc:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8002fc0:	e7ea      	b.n	8002f98 <TIM_OC3_SetConfig+0x34>
 8002fc2:	bf00      	nop
 8002fc4:	40010000 	.word	0x40010000

08002fc8 <TIM_OC4_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002fc8:	6a03      	ldr	r3, [r0, #32]
 8002fca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
{
 8002fce:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002fd0:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002fd2:	6a04      	ldr	r4, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8002fd4:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8002fd6:	69c3      	ldr	r3, [r0, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8002fd8:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002fdc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002fde:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fe2:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002fe6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12);
 8002fea:	688d      	ldr	r5, [r1, #8]
 8002fec:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002ff0:	4d09      	ldr	r5, [pc, #36]	; (8003018 <TIM_OC4_SetConfig+0x50>)
 8002ff2:	42a8      	cmp	r0, r5
 8002ff4:	d009      	beq.n	800300a <TIM_OC4_SetConfig+0x42>
 8002ff6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002ffa:	42a8      	cmp	r0, r5
 8002ffc:	d005      	beq.n	800300a <TIM_OC4_SetConfig+0x42>
  TIMx->CR2 = tmpcr2;
 8002ffe:	6042      	str	r2, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003000:	61c3      	str	r3, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8003002:	684b      	ldr	r3, [r1, #4]
 8003004:	6403      	str	r3, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8003006:	6204      	str	r4, [r0, #32]
}
 8003008:	bd30      	pop	{r4, r5, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 800300a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 800300e:	694d      	ldr	r5, [r1, #20]
 8003010:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 8003014:	e7f3      	b.n	8002ffe <TIM_OC4_SetConfig+0x36>
 8003016:	bf00      	nop
 8003018:	40010000 	.word	0x40010000

0800301c <TIM_TI1_SetConfig>:
{
 800301c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800301e:	6a04      	ldr	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003020:	4e1a      	ldr	r6, [pc, #104]	; (800308c <TIM_TI1_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003022:	f024 0401 	bic.w	r4, r4, #1
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003026:	42b0      	cmp	r0, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003028:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800302a:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800302c:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800302e:	d01a      	beq.n	8003066 <TIM_TI1_SetConfig+0x4a>
 8003030:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003034:	d017      	beq.n	8003066 <TIM_TI1_SetConfig+0x4a>
 8003036:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 800303a:	42b0      	cmp	r0, r6
 800303c:	d013      	beq.n	8003066 <TIM_TI1_SetConfig+0x4a>
 800303e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003042:	42b0      	cmp	r0, r6
 8003044:	d00f      	beq.n	8003066 <TIM_TI1_SetConfig+0x4a>
 8003046:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800304a:	42b0      	cmp	r0, r6
 800304c:	d00b      	beq.n	8003066 <TIM_TI1_SetConfig+0x4a>
 800304e:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 8003052:	42b0      	cmp	r0, r6
 8003054:	d007      	beq.n	8003066 <TIM_TI1_SetConfig+0x4a>
 8003056:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 800305a:	42b0      	cmp	r0, r6
 800305c:	d003      	beq.n	8003066 <TIM_TI1_SetConfig+0x4a>
 800305e:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8003062:	42b0      	cmp	r0, r6
 8003064:	d10f      	bne.n	8003086 <TIM_TI1_SetConfig+0x6a>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003066:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 800306a:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4) & TIM_CCMR1_IC1F);
 800306c:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800306e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003072:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003076:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4) & TIM_CCMR1_IC1F);
 800307a:	b2db      	uxtb	r3, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800307c:	4329      	orrs	r1, r5
  tmpccmr1 |= ((TIM_ICFilter << 4) & TIM_CCMR1_IC1F);
 800307e:	431a      	orrs	r2, r3
  TIMx->CCMR1 = tmpccmr1;
 8003080:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003082:	6201      	str	r1, [r0, #32]
}
 8003084:	bd70      	pop	{r4, r5, r6, pc}
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003086:	f044 0201 	orr.w	r2, r4, #1
 800308a:	e7ef      	b.n	800306c <TIM_TI1_SetConfig+0x50>
 800308c:	40010000 	.word	0x40010000

08003090 <HAL_TIM_IC_ConfigChannel>:
{
 8003090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003092:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003096:	4604      	mov	r4, r0
 8003098:	460d      	mov	r5, r1
 800309a:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 800309c:	2b01      	cmp	r3, #1
 800309e:	d019      	beq.n	80030d4 <HAL_TIM_IC_ConfigChannel+0x44>
 80030a0:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80030a2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 80030a6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 80030aa:	b9a2      	cbnz	r2, 80030d6 <HAL_TIM_IC_ConfigChannel+0x46>
    TIM_TI1_SetConfig(htim->Instance,
 80030ac:	68cb      	ldr	r3, [r1, #12]
 80030ae:	6820      	ldr	r0, [r4, #0]
 80030b0:	c906      	ldmia	r1, {r1, r2}
 80030b2:	f7ff ffb3 	bl	800301c <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80030b6:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80030b8:	68a9      	ldr	r1, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80030ba:	699a      	ldr	r2, [r3, #24]
 80030bc:	f022 020c 	bic.w	r2, r2, #12
 80030c0:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80030c2:	699a      	ldr	r2, [r3, #24]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80030c8:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80030ca:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80030cc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80030d0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80030d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 80030d6:	2a04      	cmp	r2, #4
 80030d8:	688e      	ldr	r6, [r1, #8]
 80030da:	6823      	ldr	r3, [r4, #0]
 80030dc:	68e8      	ldr	r0, [r5, #12]
 80030de:	c982      	ldmia	r1, {r1, r7}
 80030e0:	d11f      	bne.n	8003122 <HAL_TIM_IC_ConfigChannel+0x92>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030e2:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 |= ((TIM_ICFilter << 12) & TIM_CCMR1_IC2F);
 80030e4:	0300      	lsls	r0, r0, #12
  tmpccer |= ((TIM_ICPolarity << 4) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80030e6:	0109      	lsls	r1, r1, #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030e8:	f022 0210 	bic.w	r2, r2, #16
  tmpccmr1 |= ((TIM_ICFilter << 12) & TIM_CCMR1_IC2F);
 80030ec:	b280      	uxth	r0, r0
  tmpccer |= ((TIM_ICPolarity << 4) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80030ee:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030f4:	699a      	ldr	r2, [r3, #24]
  tmpccer = TIMx->CCER;
 80030f6:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80030f8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8);
 80030fc:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003100:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12) & TIM_CCMR1_IC2F);
 8003104:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003106:	f025 00a0 	bic.w	r0, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800310a:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 800310c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800310e:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003110:	699a      	ldr	r2, [r3, #24]
 8003112:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003116:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8);
 8003118:	699a      	ldr	r2, [r3, #24]
 800311a:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 800311e:	619e      	str	r6, [r3, #24]
 8003120:	e7d2      	b.n	80030c8 <HAL_TIM_IC_ConfigChannel+0x38>
  else if (Channel == TIM_CHANNEL_3)
 8003122:	2a08      	cmp	r2, #8
{
  uint32_t tmpccmr2 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003124:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 8003126:	d11c      	bne.n	8003162 <HAL_TIM_IC_ConfigChannel+0xd2>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003128:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
  tmpccmr2 |= TIM_ICSelection;

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
  tmpccmr2 |= ((TIM_ICFilter << 4) & TIM_CCMR2_IC3F);
 800312c:	0100      	lsls	r0, r0, #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= ((TIM_ICPolarity << 8) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800312e:	0209      	lsls	r1, r1, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003130:	621a      	str	r2, [r3, #32]
  tmpccmr2 |= ((TIM_ICFilter << 4) & TIM_CCMR2_IC3F);
 8003132:	b2c0      	uxtb	r0, r0
  tmpccmr2 = TIMx->CCMR2;
 8003134:	69da      	ldr	r2, [r3, #28]
  tmpccer |= ((TIM_ICPolarity << 8) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003136:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccer = TIMx->CCER;
 800313a:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800313c:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr2 |= TIM_ICSelection;
 8003140:	433a      	orrs	r2, r7
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003142:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4) & TIM_CCMR2_IC3F);
 8003146:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003148:	f425 6020 	bic.w	r0, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800314c:	4301      	orrs	r1, r0

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800314e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003150:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003152:	69da      	ldr	r2, [r3, #28]
 8003154:	f022 020c 	bic.w	r2, r2, #12
 8003158:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800315a:	69da      	ldr	r2, [r3, #28]
 800315c:	4316      	orrs	r6, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8);
 800315e:	61de      	str	r6, [r3, #28]
 8003160:	e7b2      	b.n	80030c8 <HAL_TIM_IC_ConfigChannel+0x38>
{
  uint32_t tmpccmr2 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003162:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
  tmpccmr2 |= (TIM_ICSelection << 8);

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
  tmpccmr2 |= ((TIM_ICFilter << 12) & TIM_CCMR2_IC4F);
 8003166:	0300      	lsls	r0, r0, #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= ((TIM_ICPolarity << 12) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003168:	0309      	lsls	r1, r1, #12
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800316a:	621a      	str	r2, [r3, #32]
  tmpccmr2 |= ((TIM_ICFilter << 12) & TIM_CCMR2_IC4F);
 800316c:	b280      	uxth	r0, r0
  tmpccmr2 = TIMx->CCMR2;
 800316e:	69da      	ldr	r2, [r3, #28]
  tmpccer |= ((TIM_ICPolarity << 12) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003170:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
  tmpccer = TIMx->CCER;
 8003174:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003176:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8);
 800317a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800317e:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12) & TIM_CCMR2_IC4F);
 8003182:	4310      	orrs	r0, r2
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003184:	f425 4220 	bic.w	r2, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003188:	4311      	orrs	r1, r2

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800318a:	61d8      	str	r0, [r3, #28]
  TIMx->CCER = tmpccer ;
 800318c:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800318e:	69da      	ldr	r2, [r3, #28]
 8003190:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003194:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8);
 8003196:	69da      	ldr	r2, [r3, #28]
 8003198:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 800319c:	e7df      	b.n	800315e <HAL_TIM_IC_ConfigChannel+0xce>

0800319e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800319e:	b510      	push	{r4, lr}

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80031a0:	430a      	orrs	r2, r1
  tmpsmcr = TIMx->SMCR;
 80031a2:	6884      	ldr	r4, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80031a4:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031a8:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80031ac:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031ae:	6083      	str	r3, [r0, #8]
 80031b0:	bd10      	pop	{r4, pc}
	...

080031b4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80031b4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80031b8:	2b01      	cmp	r3, #1
{
 80031ba:	b510      	push	{r4, lr}
 80031bc:	4604      	mov	r4, r0
 80031be:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80031c2:	d018      	beq.n	80031f6 <HAL_TIM_ConfigClockSource+0x42>
  htim->State = HAL_TIM_STATE_BUSY;
 80031c4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 80031c8:	2301      	movs	r3, #1
  tmpsmcr = htim->Instance->SMCR;
 80031ca:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80031cc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80031d0:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031d2:	4b3e      	ldr	r3, [pc, #248]	; (80032cc <HAL_TIM_ConfigClockSource+0x118>)
 80031d4:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 80031d6:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80031d8:	680b      	ldr	r3, [r1, #0]
 80031da:	2b40      	cmp	r3, #64	; 0x40
 80031dc:	d059      	beq.n	8003292 <HAL_TIM_ConfigClockSource+0xde>
 80031de:	d815      	bhi.n	800320c <HAL_TIM_ConfigClockSource+0x58>
 80031e0:	2b10      	cmp	r3, #16
 80031e2:	d067      	beq.n	80032b4 <HAL_TIM_ConfigClockSource+0x100>
 80031e4:	d808      	bhi.n	80031f8 <HAL_TIM_ConfigClockSource+0x44>
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d05e      	beq.n	80032a8 <HAL_TIM_ConfigClockSource+0xf4>
  htim->State = HAL_TIM_STATE_READY;
 80031ea:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80031ec:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80031ee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80031f2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80031f6:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 80031f8:	2b20      	cmp	r3, #32
 80031fa:	d061      	beq.n	80032c0 <HAL_TIM_ConfigClockSource+0x10c>
 80031fc:	2b30      	cmp	r3, #48	; 0x30
 80031fe:	d1f4      	bne.n	80031ea <HAL_TIM_ConfigClockSource+0x36>
   tmpsmcr = TIMx->SMCR;
 8003200:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003206:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 800320a:	e026      	b.n	800325a <HAL_TIM_ConfigClockSource+0xa6>
  switch (sClockSourceConfig->ClockSource)
 800320c:	2b70      	cmp	r3, #112	; 0x70
 800320e:	d026      	beq.n	800325e <HAL_TIM_ConfigClockSource+0xaa>
 8003210:	d80e      	bhi.n	8003230 <HAL_TIM_ConfigClockSource+0x7c>
 8003212:	2b50      	cmp	r3, #80	; 0x50
 8003214:	d032      	beq.n	800327c <HAL_TIM_ConfigClockSource+0xc8>
 8003216:	2b60      	cmp	r3, #96	; 0x60
 8003218:	d1e7      	bne.n	80031ea <HAL_TIM_ConfigClockSource+0x36>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800321a:	68ca      	ldr	r2, [r1, #12]
 800321c:	6849      	ldr	r1, [r1, #4]
 800321e:	f7ff fcb8 	bl	8002b92 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003222:	6822      	ldr	r2, [r4, #0]
   tmpsmcr = TIMx->SMCR;
 8003224:	6893      	ldr	r3, [r2, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003226:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800322a:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 800322e:	e023      	b.n	8003278 <HAL_TIM_ConfigClockSource+0xc4>
  switch (sClockSourceConfig->ClockSource)
 8003230:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003234:	d00c      	beq.n	8003250 <HAL_TIM_ConfigClockSource+0x9c>
 8003236:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800323a:	d1d6      	bne.n	80031ea <HAL_TIM_ConfigClockSource+0x36>
      TIM_ETR_SetConfig(htim->Instance, 
 800323c:	68cb      	ldr	r3, [r1, #12]
 800323e:	684a      	ldr	r2, [r1, #4]
 8003240:	6889      	ldr	r1, [r1, #8]
 8003242:	f7ff ffac 	bl	800319e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003246:	6822      	ldr	r2, [r4, #0]
 8003248:	6893      	ldr	r3, [r2, #8]
 800324a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800324e:	e013      	b.n	8003278 <HAL_TIM_ConfigClockSource+0xc4>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003250:	6883      	ldr	r3, [r0, #8]
 8003252:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003256:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 800325a:	6083      	str	r3, [r0, #8]
 800325c:	e7c5      	b.n	80031ea <HAL_TIM_ConfigClockSource+0x36>
      TIM_ETR_SetConfig(htim->Instance, 
 800325e:	68cb      	ldr	r3, [r1, #12]
 8003260:	684a      	ldr	r2, [r1, #4]
 8003262:	6889      	ldr	r1, [r1, #8]
 8003264:	f7ff ff9b 	bl	800319e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003268:	6822      	ldr	r2, [r4, #0]
 800326a:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800326c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003270:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003274:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003278:	6093      	str	r3, [r2, #8]
    break;
 800327a:	e7b6      	b.n	80031ea <HAL_TIM_ConfigClockSource+0x36>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800327c:	68ca      	ldr	r2, [r1, #12]
 800327e:	6849      	ldr	r1, [r1, #4]
 8003280:	f7ff fc76 	bl	8002b70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003284:	6822      	ldr	r2, [r4, #0]
   tmpsmcr = TIMx->SMCR;
 8003286:	6893      	ldr	r3, [r2, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003288:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800328c:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 8003290:	e7f2      	b.n	8003278 <HAL_TIM_ConfigClockSource+0xc4>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8003292:	68ca      	ldr	r2, [r1, #12]
 8003294:	6849      	ldr	r1, [r1, #4]
 8003296:	f7ff fc6b 	bl	8002b70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800329a:	6822      	ldr	r2, [r4, #0]
   tmpsmcr = TIMx->SMCR;
 800329c:	6893      	ldr	r3, [r2, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800329e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80032a2:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80032a6:	e7e7      	b.n	8003278 <HAL_TIM_ConfigClockSource+0xc4>
   tmpsmcr = TIMx->SMCR;
 80032a8:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80032aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80032ae:	f043 0307 	orr.w	r3, r3, #7
 80032b2:	e7d2      	b.n	800325a <HAL_TIM_ConfigClockSource+0xa6>
   tmpsmcr = TIMx->SMCR;
 80032b4:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80032b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80032ba:	f043 0317 	orr.w	r3, r3, #23
 80032be:	e7cc      	b.n	800325a <HAL_TIM_ConfigClockSource+0xa6>
   tmpsmcr = TIMx->SMCR;
 80032c0:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80032c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80032c6:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 80032ca:	e7c6      	b.n	800325a <HAL_TIM_ConfigClockSource+0xa6>
 80032cc:	fffe0088 	.word	0xfffe0088

080032d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80032d0:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80032d2:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80032d4:	6a03      	ldr	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80032d6:	408a      	lsls	r2, r1
  tmp = TIM_CCER_CC1E << Channel;
 80032d8:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80032da:	ea23 0304 	bic.w	r3, r3, r4
 80032de:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80032e0:	6a03      	ldr	r3, [r0, #32]
 80032e2:	431a      	orrs	r2, r3
 80032e4:	6202      	str	r2, [r0, #32]
 80032e6:	bd10      	pop	{r4, pc}

080032e8 <HAL_TIM_PWM_Start>:
{
 80032e8:	b510      	push	{r4, lr}
 80032ea:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80032ec:	2201      	movs	r2, #1
 80032ee:	6800      	ldr	r0, [r0, #0]
 80032f0:	f7ff ffee 	bl	80032d0 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 80032f4:	6823      	ldr	r3, [r4, #0]
 80032f6:	4a08      	ldr	r2, [pc, #32]	; (8003318 <HAL_TIM_PWM_Start+0x30>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d003      	beq.n	8003304 <HAL_TIM_PWM_Start+0x1c>
 80032fc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003300:	4293      	cmp	r3, r2
 8003302:	d103      	bne.n	800330c <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8003304:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003306:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800330a:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 800330c:	681a      	ldr	r2, [r3, #0]
} 
 800330e:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8003310:	f042 0201 	orr.w	r2, r2, #1
 8003314:	601a      	str	r2, [r3, #0]
} 
 8003316:	bd10      	pop	{r4, pc}
 8003318:	40010000 	.word	0x40010000

0800331c <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800331c:	6a03      	ldr	r3, [r0, #32]
 800331e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
{
 8003322:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003324:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003326:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003328:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800332a:	6d43      	ldr	r3, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800332c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccmrx |= OC_Config->OCMode;
 8003330:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003332:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 800333a:	432b      	orrs	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 800333c:	688d      	ldr	r5, [r1, #8]
 800333e:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003342:	4d09      	ldr	r5, [pc, #36]	; (8003368 <TIM_OC5_SetConfig+0x4c>)
 8003344:	42a8      	cmp	r0, r5
 8003346:	d003      	beq.n	8003350 <TIM_OC5_SetConfig+0x34>
 8003348:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800334c:	42a8      	cmp	r0, r5
 800334e:	d104      	bne.n	800335a <TIM_OC5_SetConfig+0x3e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003350:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 8003354:	694d      	ldr	r5, [r1, #20]
 8003356:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800335a:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800335c:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800335e:	684b      	ldr	r3, [r1, #4]
 8003360:	6583      	str	r3, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003362:	6202      	str	r2, [r0, #32]
 8003364:	bd30      	pop	{r4, r5, pc}
 8003366:	bf00      	nop
 8003368:	40010000 	.word	0x40010000

0800336c <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800336c:	6a03      	ldr	r3, [r0, #32]
 800336e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
{
 8003372:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003374:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003376:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003378:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800337a:	6d43      	ldr	r3, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800337c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccmrx |= (OC_Config->OCMode << 8);
 8003380:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003382:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003386:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8);
 800338a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 800338e:	688d      	ldr	r5, [r1, #8]
 8003390:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003394:	4d08      	ldr	r5, [pc, #32]	; (80033b8 <TIM_OC6_SetConfig+0x4c>)
 8003396:	42a8      	cmp	r0, r5
 8003398:	d003      	beq.n	80033a2 <TIM_OC6_SetConfig+0x36>
 800339a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800339e:	42a8      	cmp	r0, r5
 80033a0:	d104      	bne.n	80033ac <TIM_OC6_SetConfig+0x40>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80033a2:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 80033a6:	694d      	ldr	r5, [r1, #20]
 80033a8:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033ac:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80033ae:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80033b0:	684b      	ldr	r3, [r1, #4]
 80033b2:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80033b4:	6202      	str	r2, [r0, #32]
 80033b6:	bd30      	pop	{r4, r5, pc}
 80033b8:	40010000 	.word	0x40010000

080033bc <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 80033bc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80033c0:	2b01      	cmp	r3, #1
{
 80033c2:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80033c4:	d01c      	beq.n	8003400 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  tmpcr2 = htim->Instance->CR2;
 80033c6:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80033c8:	4d0e      	ldr	r5, [pc, #56]	; (8003404 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 80033ca:	6853      	ldr	r3, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80033cc:	42aa      	cmp	r2, r5
  tmpsmcr = htim->Instance->SMCR;
 80033ce:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80033d0:	d003      	beq.n	80033da <HAL_TIMEx_MasterConfigSynchronization+0x1e>
 80033d2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80033d6:	42aa      	cmp	r2, r5
 80033d8:	d103      	bne.n	80033e2 <HAL_TIMEx_MasterConfigSynchronization+0x26>
    tmpcr2 &= ~TIM_CR2_MMS2;
 80033da:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80033de:	684d      	ldr	r5, [r1, #4]
 80033e0:	432b      	orrs	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033e2:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80033e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033e8:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 80033ea:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033ee:	432b      	orrs	r3, r5
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033f0:	4321      	orrs	r1, r4
  htim->Instance->CR2 = tmpcr2;
 80033f2:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(htim);
 80033f4:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 80033f6:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 80033f8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80033fc:	4618      	mov	r0, r3
 80033fe:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8003400:	2002      	movs	r0, #2
} 
 8003402:	bd30      	pop	{r4, r5, pc}
 8003404:	40010000 	.word	0x40010000

08003408 <HAL_TIMEx_CommutationCallback>:
 8003408:	4770      	bx	lr

0800340a <HAL_TIMEx_BreakCallback>:
{
 800340a:	4770      	bx	lr

0800340c <HAL_TIM_PWM_ConfigChannel>:
{
 800340c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800340e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003412:	4604      	mov	r4, r0
 8003414:	460d      	mov	r5, r1
 8003416:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8003418:	2b01      	cmp	r3, #1
 800341a:	d010      	beq.n	800343e <HAL_TIM_PWM_ConfigChannel+0x32>
 800341c:	2301      	movs	r3, #1
  switch (Channel)
 800341e:	2a08      	cmp	r2, #8
  htim->State = HAL_TIM_STATE_BUSY;
 8003420:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8003424:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8003428:	d043      	beq.n	80034b2 <HAL_TIM_PWM_ConfigChannel+0xa6>
 800342a:	d809      	bhi.n	8003440 <HAL_TIM_PWM_ConfigChannel+0x34>
 800342c:	b1fa      	cbz	r2, 800346e <HAL_TIM_PWM_ConfigChannel+0x62>
 800342e:	2a04      	cmp	r2, #4
 8003430:	d02e      	beq.n	8003490 <HAL_TIM_PWM_ConfigChannel+0x84>
  htim->State = HAL_TIM_STATE_READY;
 8003432:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8003434:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003436:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800343a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800343e:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8003440:	2a10      	cmp	r2, #16
 8003442:	d047      	beq.n	80034d4 <HAL_TIM_PWM_ConfigChannel+0xc8>
 8003444:	2a14      	cmp	r2, #20
 8003446:	d056      	beq.n	80034f6 <HAL_TIM_PWM_ConfigChannel+0xea>
 8003448:	2a0c      	cmp	r2, #12
 800344a:	d1f2      	bne.n	8003432 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800344c:	6820      	ldr	r0, [r4, #0]
 800344e:	f7ff fdbb 	bl	8002fc8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003452:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 8003454:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003456:	69da      	ldr	r2, [r3, #28]
 8003458:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800345c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800345e:	69da      	ldr	r2, [r3, #28]
 8003460:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003464:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 8003466:	69da      	ldr	r2, [r3, #28]
 8003468:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800346c:	e030      	b.n	80034d0 <HAL_TIM_PWM_ConfigChannel+0xc4>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800346e:	6820      	ldr	r0, [r4, #0]
 8003470:	f7ff fd18 	bl	8002ea4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003474:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003476:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003478:	699a      	ldr	r2, [r3, #24]
 800347a:	f042 0208 	orr.w	r2, r2, #8
 800347e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003480:	699a      	ldr	r2, [r3, #24]
 8003482:	f022 0204 	bic.w	r2, r2, #4
 8003486:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003488:	699a      	ldr	r2, [r3, #24]
 800348a:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800348c:	619a      	str	r2, [r3, #24]
    break;
 800348e:	e7d0      	b.n	8003432 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003490:	6820      	ldr	r0, [r4, #0]
 8003492:	f7ff fd35 	bl	8002f00 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003496:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8003498:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800349a:	699a      	ldr	r2, [r3, #24]
 800349c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034a0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034a2:	699a      	ldr	r2, [r3, #24]
 80034a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034a8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80034aa:	699a      	ldr	r2, [r3, #24]
 80034ac:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80034b0:	e7ec      	b.n	800348c <HAL_TIM_PWM_ConfigChannel+0x80>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034b2:	6820      	ldr	r0, [r4, #0]
 80034b4:	f7ff fd56 	bl	8002f64 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034b8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80034ba:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034bc:	69da      	ldr	r2, [r3, #28]
 80034be:	f042 0208 	orr.w	r2, r2, #8
 80034c2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80034c4:	69da      	ldr	r2, [r3, #28]
 80034c6:	f022 0204 	bic.w	r2, r2, #4
 80034ca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80034cc:	69da      	ldr	r2, [r3, #28]
 80034ce:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 80034d0:	61da      	str	r2, [r3, #28]
    break;
 80034d2:	e7ae      	b.n	8003432 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80034d4:	6820      	ldr	r0, [r4, #0]
 80034d6:	f7ff ff21 	bl	800331c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80034da:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 80034dc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80034de:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034e0:	f042 0208 	orr.w	r2, r2, #8
 80034e4:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80034e6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034e8:	f022 0204 	bic.w	r2, r2, #4
 80034ec:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 80034ee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80034f0:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 80034f2:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 80034f4:	e79d      	b.n	8003432 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80034f6:	6820      	ldr	r0, [r4, #0]
 80034f8:	f7ff ff38 	bl	800336c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80034fc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 80034fe:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003500:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003502:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003506:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003508:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800350a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800350e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8003510:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003512:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003516:	e7ec      	b.n	80034f2 <HAL_TIM_PWM_ConfigChannel+0xe6>

08003518 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800351c:	9d06      	ldr	r5, [sp, #24]
 800351e:	4604      	mov	r4, r0
 8003520:	460f      	mov	r7, r1
 8003522:	4616      	mov	r6, r2
 8003524:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003526:	6821      	ldr	r1, [r4, #0]
 8003528:	69ca      	ldr	r2, [r1, #28]
 800352a:	ea37 0302 	bics.w	r3, r7, r2
 800352e:	bf0c      	ite	eq
 8003530:	2201      	moveq	r2, #1
 8003532:	2200      	movne	r2, #0
 8003534:	42b2      	cmp	r2, r6
 8003536:	d002      	beq.n	800353e <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003538:	2000      	movs	r0, #0
}
 800353a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 800353e:	1c6b      	adds	r3, r5, #1
 8003540:	d0f2      	beq.n	8003528 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8003542:	b99d      	cbnz	r5, 800356c <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003544:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8003546:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800354e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003550:	689a      	ldr	r2, [r3, #8]
 8003552:	f022 0201 	bic.w	r2, r2, #1
 8003556:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003558:	2320      	movs	r3, #32
 800355a:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800355e:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 8003562:	2300      	movs	r3, #0
 8003564:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 8003568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800356c:	f7fd fd1c 	bl	8000fa8 <HAL_GetTick>
 8003570:	eba0 0008 	sub.w	r0, r0, r8
 8003574:	4285      	cmp	r5, r0
 8003576:	d8d6      	bhi.n	8003526 <UART_WaitOnFlagUntilTimeout+0xe>
 8003578:	e7e4      	b.n	8003544 <UART_WaitOnFlagUntilTimeout+0x2c>

0800357a <HAL_UART_Transmit>:
{
 800357a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800357e:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8003580:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
{
 8003584:	4604      	mov	r4, r0
 8003586:	460d      	mov	r5, r1
  if(huart->gState == HAL_UART_STATE_READY)
 8003588:	2b20      	cmp	r3, #32
{
 800358a:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 800358c:	d14c      	bne.n	8003628 <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 800358e:	2900      	cmp	r1, #0
 8003590:	d048      	beq.n	8003624 <HAL_UART_Transmit+0xaa>
 8003592:	2a00      	cmp	r2, #0
 8003594:	d046      	beq.n	8003624 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 8003596:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 800359a:	2b01      	cmp	r3, #1
 800359c:	d044      	beq.n	8003628 <HAL_UART_Transmit+0xae>
 800359e:	2301      	movs	r3, #1
 80035a0:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035a4:	2300      	movs	r3, #0
 80035a6:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80035a8:	2321      	movs	r3, #33	; 0x21
 80035aa:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 80035ae:	f7fd fcfb 	bl	8000fa8 <HAL_GetTick>
 80035b2:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 80035b4:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 80035b8:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 80035bc:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 80035c0:	b292      	uxth	r2, r2
 80035c2:	b962      	cbnz	r2, 80035de <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035c4:	9700      	str	r7, [sp, #0]
 80035c6:	4633      	mov	r3, r6
 80035c8:	2140      	movs	r1, #64	; 0x40
 80035ca:	4620      	mov	r0, r4
 80035cc:	f7ff ffa4 	bl	8003518 <UART_WaitOnFlagUntilTimeout>
 80035d0:	b998      	cbnz	r0, 80035fa <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 80035d2:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 80035d4:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 80035d8:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    return HAL_OK;
 80035dc:	e00e      	b.n	80035fc <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 80035de:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035e2:	2200      	movs	r2, #0
 80035e4:	9700      	str	r7, [sp, #0]
 80035e6:	2180      	movs	r1, #128	; 0x80
      huart->TxXferCount--;
 80035e8:	3b01      	subs	r3, #1
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035ea:	4620      	mov	r0, r4
      huart->TxXferCount--;
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035f2:	4633      	mov	r3, r6
 80035f4:	f7ff ff90 	bl	8003518 <UART_WaitOnFlagUntilTimeout>
 80035f8:	b118      	cbz	r0, 8003602 <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 80035fa:	2003      	movs	r0, #3
}
 80035fc:	b002      	add	sp, #8
 80035fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003602:	68a3      	ldr	r3, [r4, #8]
 8003604:	6822      	ldr	r2, [r4, #0]
 8003606:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800360a:	d107      	bne.n	800361c <HAL_UART_Transmit+0xa2>
 800360c:	6923      	ldr	r3, [r4, #16]
 800360e:	b92b      	cbnz	r3, 800361c <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003610:	f835 3b02 	ldrh.w	r3, [r5], #2
 8003614:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003618:	6293      	str	r3, [r2, #40]	; 0x28
        pData += 2;
 800361a:	e7cf      	b.n	80035bc <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800361c:	782b      	ldrb	r3, [r5, #0]
 800361e:	3501      	adds	r5, #1
 8003620:	6293      	str	r3, [r2, #40]	; 0x28
 8003622:	e7cb      	b.n	80035bc <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8003624:	2001      	movs	r0, #1
 8003626:	e7e9      	b.n	80035fc <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 8003628:	2002      	movs	r0, #2
 800362a:	e7e7      	b.n	80035fc <HAL_UART_Transmit+0x82>

0800362c <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800362c:	b538      	push	{r3, r4, r5, lr}
 800362e:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003630:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003632:	69c3      	ldr	r3, [r0, #28]
 8003634:	6921      	ldr	r1, [r4, #16]
 8003636:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003638:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800363a:	430a      	orrs	r2, r1
 800363c:	6961      	ldr	r1, [r4, #20]
 800363e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003640:	4993      	ldr	r1, [pc, #588]	; (8003890 <UART_SetConfig+0x264>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003642:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003644:	4001      	ands	r1, r0
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003646:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003648:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800364a:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800364c:	602a      	str	r2, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800364e:	686a      	ldr	r2, [r5, #4]
 8003650:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003654:	430a      	orrs	r2, r1
 8003656:	606a      	str	r2, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003658:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800365a:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800365c:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800365e:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8003662:	430a      	orrs	r2, r1
 8003664:	60aa      	str	r2, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003666:	4a8b      	ldr	r2, [pc, #556]	; (8003894 <UART_SetConfig+0x268>)
 8003668:	4295      	cmp	r5, r2
 800366a:	d119      	bne.n	80036a0 <UART_SetConfig+0x74>
 800366c:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8003670:	4989      	ldr	r1, [pc, #548]	; (8003898 <UART_SetConfig+0x26c>)
 8003672:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8003676:	f002 0203 	and.w	r2, r2, #3

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800367a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800367e:	5c8a      	ldrb	r2, [r1, r2]
 8003680:	f040 80b3 	bne.w	80037ea <UART_SetConfig+0x1be>
  {
    switch (clocksource)
 8003684:	2a08      	cmp	r2, #8
 8003686:	f200 80ad 	bhi.w	80037e4 <UART_SetConfig+0x1b8>
 800368a:	e8df f012 	tbh	[pc, r2, lsl #1]
 800368e:	0026      	.short	0x0026
 8003690:	00e9007b 	.word	0x00e9007b
 8003694:	00f500ab 	.word	0x00f500ab
 8003698:	00ab00ab 	.word	0x00ab00ab
 800369c:	00fb00ab 	.word	0x00fb00ab
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036a0:	4a7e      	ldr	r2, [pc, #504]	; (800389c <UART_SetConfig+0x270>)
 80036a2:	4295      	cmp	r5, r2
 80036a4:	d107      	bne.n	80036b6 <UART_SetConfig+0x8a>
 80036a6:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 80036aa:	497d      	ldr	r1, [pc, #500]	; (80038a0 <UART_SetConfig+0x274>)
 80036ac:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80036b0:	f002 020c 	and.w	r2, r2, #12
 80036b4:	e7e1      	b.n	800367a <UART_SetConfig+0x4e>
 80036b6:	4a7b      	ldr	r2, [pc, #492]	; (80038a4 <UART_SetConfig+0x278>)
 80036b8:	4295      	cmp	r5, r2
 80036ba:	d12b      	bne.n	8003714 <UART_SetConfig+0xe8>
 80036bc:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
 80036c0:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80036c4:	f002 0230 	and.w	r2, r2, #48	; 0x30
 80036c8:	2a10      	cmp	r2, #16
 80036ca:	f000 80d2 	beq.w	8003872 <UART_SetConfig+0x246>
 80036ce:	d816      	bhi.n	80036fe <UART_SetConfig+0xd2>
 80036d0:	b9da      	cbnz	r2, 800370a <UART_SetConfig+0xde>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036d6:	f040 809f 	bne.w	8003818 <UART_SetConfig+0x1ec>
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80036da:	f7fe ff9f 	bl	800261c <HAL_RCC_GetPCLK1Freq>
      break;
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80036de:	6861      	ldr	r1, [r4, #4]
 80036e0:	084a      	lsrs	r2, r1, #1
 80036e2:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 80036e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80036ea:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80036ec:	2000      	movs	r0, #0
    default:
        ret = HAL_ERROR;
      break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 80036ee:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80036f2:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 80036f6:	6821      	ldr	r1, [r4, #0]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	60cb      	str	r3, [r1, #12]
 80036fc:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036fe:	2a20      	cmp	r2, #32
 8003700:	f000 80ab 	beq.w	800385a <UART_SetConfig+0x22e>
 8003704:	2a30      	cmp	r2, #48	; 0x30
 8003706:	f000 80ba 	beq.w	800387e <UART_SetConfig+0x252>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800370a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800370e:	d069      	beq.n	80037e4 <UART_SetConfig+0x1b8>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
      break;
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8003710:	2001      	movs	r0, #1
    }
  }

  return ret;

}
 8003712:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003714:	4a64      	ldr	r2, [pc, #400]	; (80038a8 <UART_SetConfig+0x27c>)
 8003716:	4295      	cmp	r5, r2
 8003718:	d10e      	bne.n	8003738 <UART_SetConfig+0x10c>
 800371a:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
 800371e:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8003722:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8003726:	2a40      	cmp	r2, #64	; 0x40
 8003728:	f000 80a3 	beq.w	8003872 <UART_SetConfig+0x246>
 800372c:	d9d0      	bls.n	80036d0 <UART_SetConfig+0xa4>
 800372e:	2a80      	cmp	r2, #128	; 0x80
 8003730:	f000 8093 	beq.w	800385a <UART_SetConfig+0x22e>
 8003734:	2ac0      	cmp	r2, #192	; 0xc0
 8003736:	e7e6      	b.n	8003706 <UART_SetConfig+0xda>
 8003738:	4a5c      	ldr	r2, [pc, #368]	; (80038ac <UART_SetConfig+0x280>)
 800373a:	4295      	cmp	r5, r2
 800373c:	d110      	bne.n	8003760 <UART_SetConfig+0x134>
 800373e:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
 8003742:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8003746:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800374a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800374e:	f000 8090 	beq.w	8003872 <UART_SetConfig+0x246>
 8003752:	d9bd      	bls.n	80036d0 <UART_SetConfig+0xa4>
 8003754:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8003758:	d07f      	beq.n	800385a <UART_SetConfig+0x22e>
 800375a:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800375e:	e7d2      	b.n	8003706 <UART_SetConfig+0xda>
 8003760:	4a53      	ldr	r2, [pc, #332]	; (80038b0 <UART_SetConfig+0x284>)
 8003762:	4295      	cmp	r5, r2
 8003764:	d117      	bne.n	8003796 <UART_SetConfig+0x16a>
 8003766:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
 800376a:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800376e:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8003772:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003776:	d07c      	beq.n	8003872 <UART_SetConfig+0x246>
 8003778:	d807      	bhi.n	800378a <UART_SetConfig+0x15e>
 800377a:	2a00      	cmp	r2, #0
 800377c:	d1c5      	bne.n	800370a <UART_SetConfig+0xde>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800377e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003782:	d154      	bne.n	800382e <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003784:	f7fe ff5a 	bl	800263c <HAL_RCC_GetPCLK2Freq>
 8003788:	e7a9      	b.n	80036de <UART_SetConfig+0xb2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800378a:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800378e:	d064      	beq.n	800385a <UART_SetConfig+0x22e>
 8003790:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8003794:	e7b7      	b.n	8003706 <UART_SetConfig+0xda>
 8003796:	4a47      	ldr	r2, [pc, #284]	; (80038b4 <UART_SetConfig+0x288>)
 8003798:	4295      	cmp	r5, r2
 800379a:	d10f      	bne.n	80037bc <UART_SetConfig+0x190>
 800379c:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 80037a0:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80037a4:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 80037a8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80037ac:	d061      	beq.n	8003872 <UART_SetConfig+0x246>
 80037ae:	d98f      	bls.n	80036d0 <UART_SetConfig+0xa4>
 80037b0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80037b4:	d051      	beq.n	800385a <UART_SetConfig+0x22e>
 80037b6:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 80037ba:	e7a4      	b.n	8003706 <UART_SetConfig+0xda>
 80037bc:	4a3e      	ldr	r2, [pc, #248]	; (80038b8 <UART_SetConfig+0x28c>)
 80037be:	4295      	cmp	r5, r2
 80037c0:	d1a3      	bne.n	800370a <UART_SetConfig+0xde>
 80037c2:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
 80037c6:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80037ca:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 80037ce:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80037d2:	d04e      	beq.n	8003872 <UART_SetConfig+0x246>
 80037d4:	f67f af7c 	bls.w	80036d0 <UART_SetConfig+0xa4>
 80037d8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80037dc:	d03d      	beq.n	800385a <UART_SetConfig+0x22e>
 80037de:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 80037e2:	e790      	b.n	8003706 <UART_SetConfig+0xda>
        ret = HAL_ERROR;
 80037e4:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 80037e6:	2300      	movs	r3, #0
 80037e8:	e781      	b.n	80036ee <UART_SetConfig+0xc2>
    switch (clocksource)
 80037ea:	2a08      	cmp	r2, #8
 80037ec:	d890      	bhi.n	8003710 <UART_SetConfig+0xe4>
 80037ee:	a301      	add	r3, pc, #4	; (adr r3, 80037f4 <UART_SetConfig+0x1c8>)
 80037f0:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 80037f4:	08003819 	.word	0x08003819
 80037f8:	0800382f 	.word	0x0800382f
 80037fc:	08003835 	.word	0x08003835
 8003800:	08003711 	.word	0x08003711
 8003804:	0800384b 	.word	0x0800384b
 8003808:	08003711 	.word	0x08003711
 800380c:	08003711 	.word	0x08003711
 8003810:	08003711 	.word	0x08003711
 8003814:	08003851 	.word	0x08003851
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003818:	f7fe ff00 	bl	800261c <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800381c:	6863      	ldr	r3, [r4, #4]
 800381e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003822:	fbb0 f0f3 	udiv	r0, r0, r3
 8003826:	b280      	uxth	r0, r0
 8003828:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800382a:	2000      	movs	r0, #0
      break;
 800382c:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800382e:	f7fe ff05 	bl	800263c <HAL_RCC_GetPCLK2Freq>
 8003832:	e7f3      	b.n	800381c <UART_SetConfig+0x1f0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003834:	6862      	ldr	r2, [r4, #4]
 8003836:	0853      	lsrs	r3, r2, #1
 8003838:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800383c:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003840:	fbb3 f3f2 	udiv	r3, r3, r2
 8003844:	b29b      	uxth	r3, r3
 8003846:	60eb      	str	r3, [r5, #12]
 8003848:	e7ef      	b.n	800382a <UART_SetConfig+0x1fe>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800384a:	f7fe fe1b 	bl	8002484 <HAL_RCC_GetSysClockFreq>
 800384e:	e7e5      	b.n	800381c <UART_SetConfig+0x1f0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003850:	6862      	ldr	r2, [r4, #4]
 8003852:	0853      	lsrs	r3, r2, #1
 8003854:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003858:	e7f2      	b.n	8003840 <UART_SetConfig+0x214>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800385a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800385e:	d1e9      	bne.n	8003834 <UART_SetConfig+0x208>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003860:	6860      	ldr	r0, [r4, #4]
 8003862:	0843      	lsrs	r3, r0, #1
 8003864:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003868:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800386c:	fbb3 f3f0 	udiv	r3, r3, r0
 8003870:	e73b      	b.n	80036ea <UART_SetConfig+0xbe>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003872:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003876:	d1e8      	bne.n	800384a <UART_SetConfig+0x21e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003878:	f7fe fe04 	bl	8002484 <HAL_RCC_GetSysClockFreq>
 800387c:	e72f      	b.n	80036de <UART_SetConfig+0xb2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800387e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003882:	d1e5      	bne.n	8003850 <UART_SetConfig+0x224>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003884:	6860      	ldr	r0, [r4, #4]
 8003886:	0843      	lsrs	r3, r0, #1
 8003888:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800388c:	e7ee      	b.n	800386c <UART_SetConfig+0x240>
 800388e:	bf00      	nop
 8003890:	efff69f3 	.word	0xefff69f3
 8003894:	40011000 	.word	0x40011000
 8003898:	08006cdc 	.word	0x08006cdc
 800389c:	40004400 	.word	0x40004400
 80038a0:	08006ce0 	.word	0x08006ce0
 80038a4:	40004800 	.word	0x40004800
 80038a8:	40004c00 	.word	0x40004c00
 80038ac:	40005000 	.word	0x40005000
 80038b0:	40011400 	.word	0x40011400
 80038b4:	40007800 	.word	0x40007800
 80038b8:	40007c00 	.word	0x40007c00

080038bc <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80038bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80038be:	07da      	lsls	r2, r3, #31
{
 80038c0:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80038c2:	d506      	bpl.n	80038d2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80038c4:	6801      	ldr	r1, [r0, #0]
 80038c6:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80038c8:	684a      	ldr	r2, [r1, #4]
 80038ca:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80038ce:	4322      	orrs	r2, r4
 80038d0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80038d2:	079c      	lsls	r4, r3, #30
 80038d4:	d506      	bpl.n	80038e4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038d6:	6801      	ldr	r1, [r0, #0]
 80038d8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80038da:	684a      	ldr	r2, [r1, #4]
 80038dc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80038e0:	4322      	orrs	r2, r4
 80038e2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80038e4:	0759      	lsls	r1, r3, #29
 80038e6:	d506      	bpl.n	80038f6 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038e8:	6801      	ldr	r1, [r0, #0]
 80038ea:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80038ec:	684a      	ldr	r2, [r1, #4]
 80038ee:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80038f2:	4322      	orrs	r2, r4
 80038f4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038f6:	071a      	lsls	r2, r3, #28
 80038f8:	d506      	bpl.n	8003908 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038fa:	6801      	ldr	r1, [r0, #0]
 80038fc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80038fe:	684a      	ldr	r2, [r1, #4]
 8003900:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003904:	4322      	orrs	r2, r4
 8003906:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003908:	06dc      	lsls	r4, r3, #27
 800390a:	d506      	bpl.n	800391a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800390c:	6801      	ldr	r1, [r0, #0]
 800390e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003910:	688a      	ldr	r2, [r1, #8]
 8003912:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003916:	4322      	orrs	r2, r4
 8003918:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800391a:	0699      	lsls	r1, r3, #26
 800391c:	d506      	bpl.n	800392c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800391e:	6801      	ldr	r1, [r0, #0]
 8003920:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003922:	688a      	ldr	r2, [r1, #8]
 8003924:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003928:	4322      	orrs	r2, r4
 800392a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800392c:	065a      	lsls	r2, r3, #25
 800392e:	d510      	bpl.n	8003952 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003930:	6801      	ldr	r1, [r0, #0]
 8003932:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003934:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003936:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800393a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800393e:	ea42 0204 	orr.w	r2, r2, r4
 8003942:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003944:	d105      	bne.n	8003952 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003946:	684a      	ldr	r2, [r1, #4]
 8003948:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800394a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800394e:	4322      	orrs	r2, r4
 8003950:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003952:	061b      	lsls	r3, r3, #24
 8003954:	d506      	bpl.n	8003964 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003956:	6802      	ldr	r2, [r0, #0]
 8003958:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800395a:	6853      	ldr	r3, [r2, #4]
 800395c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003960:	430b      	orrs	r3, r1
 8003962:	6053      	str	r3, [r2, #4]
 8003964:	bd10      	pop	{r4, pc}

08003966 <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003966:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003968:	2500      	movs	r5, #0
{
 800396a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800396c:	66c5      	str	r5, [r0, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800396e:	f7fd fb1b 	bl	8000fa8 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003972:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 8003974:	4603      	mov	r3, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003976:	6812      	ldr	r2, [r2, #0]
 8003978:	0712      	lsls	r2, r2, #28
 800397a:	d409      	bmi.n	8003990 <UART_CheckIdleState+0x2a>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 800397c:	2320      	movs	r3, #32
  huart->RxState= HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800397e:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8003980:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8003984:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState= HAL_UART_STATE_READY;
 8003988:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

  return HAL_OK;
}
 800398c:	b003      	add	sp, #12
 800398e:	bd30      	pop	{r4, r5, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003990:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8003994:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003998:	4620      	mov	r0, r4
 800399a:	9200      	str	r2, [sp, #0]
 800399c:	462a      	mov	r2, r5
 800399e:	f7ff fdbb 	bl	8003518 <UART_WaitOnFlagUntilTimeout>
 80039a2:	2800      	cmp	r0, #0
 80039a4:	d0ea      	beq.n	800397c <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80039a6:	2003      	movs	r0, #3
 80039a8:	e7f0      	b.n	800398c <UART_CheckIdleState+0x26>

080039aa <HAL_UART_Init>:
{
 80039aa:	b510      	push	{r4, lr}
  if(huart == NULL)
 80039ac:	4604      	mov	r4, r0
 80039ae:	b360      	cbz	r0, 8003a0a <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 80039b0:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80039b4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80039b8:	b91b      	cbnz	r3, 80039c2 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80039ba:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 80039be:	f001 fbf3 	bl	80051a8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80039c2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80039c4:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039c6:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 80039c8:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 80039cc:	6813      	ldr	r3, [r2, #0]
 80039ce:	f023 0301 	bic.w	r3, r3, #1
 80039d2:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039d4:	f7ff fe2a 	bl	800362c <UART_SetConfig>
 80039d8:	2801      	cmp	r0, #1
 80039da:	d016      	beq.n	8003a0a <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039de:	b113      	cbz	r3, 80039e6 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 80039e0:	4620      	mov	r0, r4
 80039e2:	f7ff ff6b 	bl	80038bc <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039e6:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 80039e8:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039f0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039f2:	689a      	ldr	r2, [r3, #8]
 80039f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039f8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	f042 0201 	orr.w	r2, r2, #1
}
 8003a00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8003a04:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8003a06:	f7ff bfae 	b.w	8003966 <UART_CheckIdleState>
}
 8003a0a:	2001      	movs	r0, #1
 8003a0c:	bd10      	pop	{r4, pc}
	...

08003a10 <LCD_int>:
 */

#include "fuggvenyek.h"

void LCD_int(uint32_t number, int lenght){
	unsigned char stringecske[lenght];
 8003a10:	3107      	adds	r1, #7
	sprintf(stringecske, "%d",number);
 8003a12:	4602      	mov	r2, r0
	unsigned char stringecske[lenght];
 8003a14:	f021 0107 	bic.w	r1, r1, #7
void LCD_int(uint32_t number, int lenght){
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	af00      	add	r7, sp, #0
	unsigned char stringecske[lenght];
 8003a1c:	ebad 0d01 	sub.w	sp, sp, r1
	sprintf(stringecske, "%d",number);
 8003a20:	4904      	ldr	r1, [pc, #16]	; (8003a34 <LCD_int+0x24>)
 8003a22:	4668      	mov	r0, sp
 8003a24:	f001 fcaa 	bl	800537c <siprintf>

	LCD_string(stringecske);
 8003a28:	4668      	mov	r0, sp
 8003a2a:	f000 f95d 	bl	8003ce8 <LCD_string>
}
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	08006ced 	.word	0x08006ced

08003a38 <reverse>:
}
*/

void reverse(char* str, int len)
{
    int i = 0, j = len - 1, temp;
 8003a38:	3901      	subs	r1, #1
    while (i < j) {
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	4401      	add	r1, r0
{
 8003a3e:	b510      	push	{r4, lr}
    while (i < j) {
 8003a40:	1a1a      	subs	r2, r3, r0
 8003a42:	1a0c      	subs	r4, r1, r0
 8003a44:	42a2      	cmp	r2, r4
 8003a46:	db00      	blt.n	8003a4a <reverse+0x12>
        str[i] = str[j];
        str[j] = temp;
        i++;
        j--;
    }
}
 8003a48:	bd10      	pop	{r4, pc}
        temp = str[i];
 8003a4a:	781a      	ldrb	r2, [r3, #0]
        str[i] = str[j];
 8003a4c:	780c      	ldrb	r4, [r1, #0]
 8003a4e:	f803 4b01 	strb.w	r4, [r3], #1
        str[j] = temp;
 8003a52:	f801 2901 	strb.w	r2, [r1], #-1
 8003a56:	e7f3      	b.n	8003a40 <reverse+0x8>

08003a58 <intToStr>:

int intToStr(int x, char str[], int d) {
 8003a58:	b538      	push	{r3, r4, r5, lr}
 8003a5a:	460d      	mov	r5, r1
    int i = 0;
    while (x) {
 8003a5c:	460b      	mov	r3, r1
        str[i++] = (x % 10) + '0';
 8003a5e:	210a      	movs	r1, #10
 8003a60:	1b5c      	subs	r4, r3, r5
    while (x) {
 8003a62:	b958      	cbnz	r0, 8003a7c <intToStr+0x24>
 8003a64:	192b      	adds	r3, r5, r4
    }

    // If number of digits required is more, then
    // add 0s at the beginning
    while (i < d)
        str[i++] = '0';
 8003a66:	2130      	movs	r1, #48	; 0x30
    while (i < d)
 8003a68:	4294      	cmp	r4, r2
 8003a6a:	db10      	blt.n	8003a8e <intToStr+0x36>

    reverse(str, i);
 8003a6c:	4628      	mov	r0, r5
 8003a6e:	4621      	mov	r1, r4
 8003a70:	f7ff ffe2 	bl	8003a38 <reverse>
    str[i] = '\0';
 8003a74:	2300      	movs	r3, #0
    return i;
}
 8003a76:	4620      	mov	r0, r4
    str[i] = '\0';
 8003a78:	552b      	strb	r3, [r5, r4]
}
 8003a7a:	bd38      	pop	{r3, r4, r5, pc}
        str[i++] = (x % 10) + '0';
 8003a7c:	fb90 f4f1 	sdiv	r4, r0, r1
 8003a80:	fb01 0014 	mls	r0, r1, r4, r0
 8003a84:	3030      	adds	r0, #48	; 0x30
 8003a86:	f803 0b01 	strb.w	r0, [r3], #1
        x = x / 10;
 8003a8a:	4620      	mov	r0, r4
 8003a8c:	e7e8      	b.n	8003a60 <intToStr+0x8>
        str[i++] = '0';
 8003a8e:	3401      	adds	r4, #1
 8003a90:	f803 1b01 	strb.w	r1, [r3], #1
 8003a94:	e7e8      	b.n	8003a68 <intToStr+0x10>
	...

08003a98 <ftoa>:

void ftoa(float n, char* res, int afterpoint) {
 8003a98:	b570      	push	{r4, r5, r6, lr}
 8003a9a:	ed2d 8b02 	vpush	{d8}
    // Extract integer part
    int ipart = (int)n;
 8003a9e:	eebd 8ac0 	vcvt.s32.f32	s16, s0
void ftoa(float n, char* res, int afterpoint) {
 8003aa2:	460e      	mov	r6, r1
 8003aa4:	b082      	sub	sp, #8

    // Extract floating part
    float fpart = n - (float)ipart;

    // convert integer part to string
    int i = intToStr(ipart, res, 0);
 8003aa6:	4601      	mov	r1, r0
void ftoa(float n, char* res, int afterpoint) {
 8003aa8:	4604      	mov	r4, r0
    int i = intToStr(ipart, res, 0);
 8003aaa:	2200      	movs	r2, #0
 8003aac:	ee18 0a10 	vmov	r0, s16
void ftoa(float n, char* res, int afterpoint) {
 8003ab0:	eef0 8a40 	vmov.f32	s17, s0
    int i = intToStr(ipart, res, 0);
 8003ab4:	f7ff ffd0 	bl	8003a58 <intToStr>
 8003ab8:	4605      	mov	r5, r0

    // check for display option after point
    if (afterpoint != 0) {
 8003aba:	b36e      	cbz	r6, 8003b18 <ftoa+0x80>
        res[i] = '.'; // add dot
 8003abc:	232e      	movs	r3, #46	; 0x2e
        // Get the value of fraction part upto given no.
        // of points after dot. The third parameter
        // is needed to handle cases like 233.007
        fpart = fpart * pow(10, afterpoint);

        intToStr((int)fpart, res + i + 1, afterpoint);
 8003abe:	3501      	adds	r5, #1
        res[i] = '.'; // add dot
 8003ac0:	5423      	strb	r3, [r4, r0]
        fpart = fpart * pow(10, afterpoint);
 8003ac2:	4630      	mov	r0, r6
 8003ac4:	f7fc fd46 	bl	8000554 <__aeabi_i2d>
        intToStr((int)fpart, res + i + 1, afterpoint);
 8003ac8:	442c      	add	r4, r5
        fpart = fpart * pow(10, afterpoint);
 8003aca:	ec41 0b11 	vmov	d1, r0, r1
 8003ace:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8003b20 <ftoa+0x88>
 8003ad2:	f002 f871 	bl	8005bb8 <pow>
    float fpart = n - (float)ipart;
 8003ad6:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
        fpart = fpart * pow(10, afterpoint);
 8003ada:	ec53 2b10 	vmov	r2, r3, d0
 8003ade:	ee78 7ac8 	vsub.f32	s15, s17, s16
 8003ae2:	e9cd 2300 	strd	r2, r3, [sp]
 8003ae6:	ee17 0a90 	vmov	r0, s15
 8003aea:	f7fc fd45 	bl	8000578 <__aeabi_f2d>
 8003aee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003af2:	f7fc fd95 	bl	8000620 <__aeabi_dmul>
 8003af6:	f7fd f843 	bl	8000b80 <__aeabi_d2f>
        intToStr((int)fpart, res + i + 1, afterpoint);
 8003afa:	ee07 0a90 	vmov	s15, r0
 8003afe:	4632      	mov	r2, r6
 8003b00:	4621      	mov	r1, r4
 8003b02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b06:	ee17 0a90 	vmov	r0, s15
    }
}
 8003b0a:	b002      	add	sp, #8
 8003b0c:	ecbd 8b02 	vpop	{d8}
 8003b10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        intToStr((int)fpart, res + i + 1, afterpoint);
 8003b14:	f7ff bfa0 	b.w	8003a58 <intToStr>
}
 8003b18:	b002      	add	sp, #8
 8003b1a:	ecbd 8b02 	vpop	{d8}
 8003b1e:	bd70      	pop	{r4, r5, r6, pc}
 8003b20:	00000000 	.word	0x00000000
 8003b24:	40240000 	.word	0x40240000

08003b28 <uart_newrow>:
void uart_newrow(){
	HAL_UART_Transmit(&huart3,"\n\r",sizeof("\n\r"),1000);
 8003b28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b2c:	2203      	movs	r2, #3
 8003b2e:	4902      	ldr	r1, [pc, #8]	; (8003b38 <uart_newrow+0x10>)
 8003b30:	4802      	ldr	r0, [pc, #8]	; (8003b3c <uart_newrow+0x14>)
 8003b32:	f7ff bd22 	b.w	800357a <HAL_UART_Transmit>
 8003b36:	bf00      	nop
 8003b38:	08006cf0 	.word	0x08006cf0
 8003b3c:	20000148 	.word	0x20000148

08003b40 <LCD_enable>:
		default:
			break;
	}
}

void LCD_enable(void){
 8003b40:	b510      	push	{r4, lr}
	//LCD_E 0-1-0 atmenetet kell megcsinalnunk
	HAL_GPIO_WritePin(LCD_E_GPIO_Port,LCD_E_Pin,RESET);
 8003b42:	4c0f      	ldr	r4, [pc, #60]	; (8003b80 <LCD_enable+0x40>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b4a:	4620      	mov	r0, r4
 8003b4c:	f7fd ff96 	bl	8001a7c <HAL_GPIO_WritePin>
	//kell bele kesleltetes is , adatlapbl kiolvasni mirt
	HAL_Delay(5);
 8003b50:	2005      	movs	r0, #5
 8003b52:	f7fd fa2f 	bl	8000fb4 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_E_GPIO_Port,LCD_E_Pin,SET);
 8003b56:	2201      	movs	r2, #1
 8003b58:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b5c:	4620      	mov	r0, r4
 8003b5e:	f7fd ff8d 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8003b62:	2005      	movs	r0, #5
 8003b64:	f7fd fa26 	bl	8000fb4 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_E_GPIO_Port,LCD_E_Pin,RESET);
 8003b68:	4620      	mov	r0, r4
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b70:	f7fd ff84 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8003b74:	2005      	movs	r0, #5
}
 8003b76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_Delay(5);
 8003b7a:	f7fd ba1b 	b.w	8000fb4 <HAL_Delay>
 8003b7e:	bf00      	nop
 8003b80:	40021000 	.word	0x40021000

08003b84 <LCD_command>:

void LCD_command(uint8_t cmd){
 8003b84:	b570      	push	{r4, r5, r6, lr}
	//Rs -> 0-ba kell rakni,
	// R/W(neg) -> 0-ba kell rakni, mert irunk ------------> de ez mar fldn van
	//1. felso 4 adatbit
	HAL_GPIO_WritePin(LCD_Rs_GPIO_Port,LCD_Rs_Pin,RESET);
 8003b86:	4d22      	ldr	r5, [pc, #136]	; (8003c10 <LCD_command+0x8c>)
void LCD_command(uint8_t cmd){
 8003b88:	4604      	mov	r4, r0

	HAL_GPIO_WritePin(LCD_DATA7_GPIO_Port,LCD_DATA7_Pin, (cmd>>7)&0x01);
 8003b8a:	4e22      	ldr	r6, [pc, #136]	; (8003c14 <LCD_command+0x90>)
	HAL_GPIO_WritePin(LCD_Rs_GPIO_Port,LCD_Rs_Pin,RESET);
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	4628      	mov	r0, r5
 8003b90:	2180      	movs	r1, #128	; 0x80
 8003b92:	f7fd ff73 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA7_GPIO_Port,LCD_DATA7_Pin, (cmd>>7)&0x01);
 8003b96:	4630      	mov	r0, r6
 8003b98:	09e2      	lsrs	r2, r4, #7
 8003b9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b9e:	f7fd ff6d 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA6_GPIO_Port,LCD_DATA6_Pin, (cmd>>6)&0x01);
 8003ba2:	f3c4 1280 	ubfx	r2, r4, #6, #1
 8003ba6:	4628      	mov	r0, r5
 8003ba8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003bac:	f7fd ff66 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA5_GPIO_Port,LCD_DATA5_Pin, (cmd>>5)&0x01);
 8003bb0:	f3c4 1240 	ubfx	r2, r4, #5, #1
 8003bb4:	4628      	mov	r0, r5
 8003bb6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003bba:	f7fd ff5f 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA4_GPIO_Port,LCD_DATA4_Pin, (cmd>>4)&0x01);
 8003bbe:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8003bc2:	4628      	mov	r0, r5
 8003bc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bc8:	f7fd ff58 	bl	8001a7c <HAL_GPIO_WritePin>

	//enable kzte, meg utana

	LCD_enable();
 8003bcc:	f7ff ffb8 	bl	8003b40 <LCD_enable>

	//2. also 4 adatbit

	HAL_GPIO_WritePin(LCD_DATA7_GPIO_Port,LCD_DATA7_Pin, (cmd>>3)&0x01);
 8003bd0:	f3c4 02c0 	ubfx	r2, r4, #3, #1
 8003bd4:	4630      	mov	r0, r6
 8003bd6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003bda:	f7fd ff4f 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA6_GPIO_Port,LCD_DATA6_Pin, (cmd>>2)&0x01);
 8003bde:	f3c4 0280 	ubfx	r2, r4, #2, #1
 8003be2:	4628      	mov	r0, r5
 8003be4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003be8:	f7fd ff48 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA5_GPIO_Port,LCD_DATA5_Pin, (cmd>>1)&0x01);
 8003bec:	f3c4 0240 	ubfx	r2, r4, #1, #1
 8003bf0:	4628      	mov	r0, r5
 8003bf2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003bf6:	f7fd ff41 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA4_GPIO_Port,LCD_DATA4_Pin, (cmd>>0)&0x01);
 8003bfa:	f004 0201 	and.w	r2, r4, #1
 8003bfe:	4628      	mov	r0, r5
 8003c00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c04:	f7fd ff3a 	bl	8001a7c <HAL_GPIO_WritePin>

	//enable

	LCD_enable();
}
 8003c08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	LCD_enable();
 8003c0c:	f7ff bf98 	b.w	8003b40 <LCD_enable>
 8003c10:	40021000 	.word	0x40021000
 8003c14:	40020400 	.word	0x40020400

08003c18 <LCD_goto>:
	switch(row){
 8003c18:	2801      	cmp	r0, #1
void LCD_goto(uint8_t row, uint8_t col){
 8003c1a:	b510      	push	{r4, lr}
 8003c1c:	460c      	mov	r4, r1
	switch(row){
 8003c1e:	d002      	beq.n	8003c26 <LCD_goto+0xe>
 8003c20:	2802      	cmp	r0, #2
 8003c22:	d00b      	beq.n	8003c3c <LCD_goto+0x24>
 8003c24:	bd10      	pop	{r4, pc}
			LCD_command(0x80);
 8003c26:	2080      	movs	r0, #128	; 0x80
 8003c28:	f7ff ffac 	bl	8003b84 <LCD_command>
			for(uint8_t i = col; i--; i>0){
 8003c2c:	b904      	cbnz	r4, 8003c30 <LCD_goto+0x18>
 8003c2e:	bd10      	pop	{r4, pc}
 8003c30:	3c01      	subs	r4, #1
				LCD_command(0x14);
 8003c32:	2014      	movs	r0, #20
 8003c34:	f7ff ffa6 	bl	8003b84 <LCD_command>
 8003c38:	b2e4      	uxtb	r4, r4
 8003c3a:	e7f7      	b.n	8003c2c <LCD_goto+0x14>
			LCD_command(0xC0);
 8003c3c:	20c0      	movs	r0, #192	; 0xc0
 8003c3e:	f7ff ffa1 	bl	8003b84 <LCD_command>
			for(uint8_t i = col; i--; i>0){
 8003c42:	b904      	cbnz	r4, 8003c46 <LCD_goto+0x2e>
 8003c44:	bd10      	pop	{r4, pc}
 8003c46:	3c01      	subs	r4, #1
				LCD_command(0x14);
 8003c48:	2014      	movs	r0, #20
 8003c4a:	f7ff ff9b 	bl	8003b84 <LCD_command>
 8003c4e:	b2e4      	uxtb	r4, r4
 8003c50:	e7f7      	b.n	8003c42 <LCD_goto+0x2a>
	...

08003c54 <LCD_data>:

//LCD_data kinzetre ugyan az mint command, csak itt set van  es mast shiftelnk
void LCD_data(uint8_t data){
 8003c54:	b570      	push	{r4, r5, r6, lr}
	//Rs -> 0-ba kell rakni,
	// R/W(neg) -> 0-ba kell rakni, mert irunk ------------> de ez mar fldn van
	//1. felso 4 adatbit

	HAL_GPIO_WritePin(LCD_Rs_GPIO_Port,LCD_Rs_Pin,SET);
 8003c56:	4d22      	ldr	r5, [pc, #136]	; (8003ce0 <LCD_data+0x8c>)
void LCD_data(uint8_t data){
 8003c58:	4604      	mov	r4, r0

	HAL_GPIO_WritePin(LCD_DATA7_GPIO_Port,LCD_DATA7_Pin, (data>>7)&0x01);
 8003c5a:	4e22      	ldr	r6, [pc, #136]	; (8003ce4 <LCD_data+0x90>)
	HAL_GPIO_WritePin(LCD_Rs_GPIO_Port,LCD_Rs_Pin,SET);
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	4628      	mov	r0, r5
 8003c60:	2180      	movs	r1, #128	; 0x80
 8003c62:	f7fd ff0b 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA7_GPIO_Port,LCD_DATA7_Pin, (data>>7)&0x01);
 8003c66:	4630      	mov	r0, r6
 8003c68:	09e2      	lsrs	r2, r4, #7
 8003c6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003c6e:	f7fd ff05 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA6_GPIO_Port,LCD_DATA6_Pin, (data>>6)&0x01);
 8003c72:	f3c4 1280 	ubfx	r2, r4, #6, #1
 8003c76:	4628      	mov	r0, r5
 8003c78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c7c:	f7fd fefe 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA5_GPIO_Port,LCD_DATA5_Pin, (data>>5)&0x01);
 8003c80:	f3c4 1240 	ubfx	r2, r4, #5, #1
 8003c84:	4628      	mov	r0, r5
 8003c86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003c8a:	f7fd fef7 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA4_GPIO_Port,LCD_DATA4_Pin, (data>>4)&0x01);
 8003c8e:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8003c92:	4628      	mov	r0, r5
 8003c94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c98:	f7fd fef0 	bl	8001a7c <HAL_GPIO_WritePin>

	//enable kzte, meg utana

	LCD_enable();
 8003c9c:	f7ff ff50 	bl	8003b40 <LCD_enable>

	//2. also 4 adatbit

	HAL_GPIO_WritePin(LCD_DATA7_GPIO_Port,LCD_DATA7_Pin, (data>>3)&0x01);
 8003ca0:	f3c4 02c0 	ubfx	r2, r4, #3, #1
 8003ca4:	4630      	mov	r0, r6
 8003ca6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003caa:	f7fd fee7 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA6_GPIO_Port,LCD_DATA6_Pin, (data>>2)&0x01);
 8003cae:	f3c4 0280 	ubfx	r2, r4, #2, #1
 8003cb2:	4628      	mov	r0, r5
 8003cb4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003cb8:	f7fd fee0 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA5_GPIO_Port,LCD_DATA5_Pin, (data>>1)&0x01);
 8003cbc:	f3c4 0240 	ubfx	r2, r4, #1, #1
 8003cc0:	4628      	mov	r0, r5
 8003cc2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003cc6:	f7fd fed9 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DATA4_GPIO_Port,LCD_DATA4_Pin, (data>>0)&0x01);
 8003cca:	f004 0201 	and.w	r2, r4, #1
 8003cce:	4628      	mov	r0, r5
 8003cd0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003cd4:	f7fd fed2 	bl	8001a7c <HAL_GPIO_WritePin>

	//enable

	LCD_enable();
}
 8003cd8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	LCD_enable();
 8003cdc:	f7ff bf30 	b.w	8003b40 <LCD_enable>
 8003ce0:	40021000 	.word	0x40021000
 8003ce4:	40020400 	.word	0x40020400

08003ce8 <LCD_string>:
void LCD_string(char *p){
 8003ce8:	b510      	push	{r4, lr}
 8003cea:	1e44      	subs	r4, r0, #1
	while(*p ){
 8003cec:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8003cf0:	b900      	cbnz	r0, 8003cf4 <LCD_string+0xc>
}
 8003cf2:	bd10      	pop	{r4, pc}
		LCD_data(*p); // lehet igy is LCD_data(*p++)
 8003cf4:	f7ff ffae 	bl	8003c54 <LCD_data>
 8003cf8:	e7f8      	b.n	8003cec <LCD_string+0x4>
	...

08003cfc <LCD1_test>:
void LCD1_test(){
 8003cfc:	b510      	push	{r4, lr}
	LCD_string("++++LCD_INIT++++");
 8003cfe:	4c09      	ldr	r4, [pc, #36]	; (8003d24 <LCD1_test+0x28>)
 8003d00:	4620      	mov	r0, r4
 8003d02:	f7ff fff1 	bl	8003ce8 <LCD_string>
	LCD_command(0xC0);
 8003d06:	20c0      	movs	r0, #192	; 0xc0
 8003d08:	f7ff ff3c 	bl	8003b84 <LCD_command>
	LCD_string("++++LCD_INIT++++");
 8003d0c:	4620      	mov	r0, r4
 8003d0e:	f7ff ffeb 	bl	8003ce8 <LCD_string>
	HAL_Delay(1000);
 8003d12:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d16:	f7fd f94d 	bl	8000fb4 <HAL_Delay>
	LCD_command(0x01);
 8003d1a:	2001      	movs	r0, #1
}
 8003d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LCD_command(0x01);
 8003d20:	f7ff bf30 	b.w	8003b84 <LCD_command>
 8003d24:	08006cf3 	.word	0x08006cf3

08003d28 <LCD_init_customcurzor>:

	LCD_command(0x0F);		//lcd - kurzor blinking

}

void LCD_init_customcurzor(bool on, bool blink){
 8003d28:	b538      	push	{r3, r4, r5, lr}
 8003d2a:	4605      	mov	r5, r0
	//eroszakolos, 4 bites technika
		//4 bites mod - 2 sor - 5*8 pixel - lcd on - cursor on - cursor blink on
	HAL_Delay(15);
 8003d2c:	200f      	movs	r0, #15
void LCD_init_customcurzor(bool on, bool blink){
 8003d2e:	460c      	mov	r4, r1
	HAL_Delay(15);
 8003d30:	f7fd f940 	bl	8000fb4 <HAL_Delay>
	LCD_command(0x20);
 8003d34:	2020      	movs	r0, #32
 8003d36:	f7ff ff25 	bl	8003b84 <LCD_command>

	LCD_enable();
 8003d3a:	f7ff ff01 	bl	8003b40 <LCD_enable>
	LCD_enable();
 8003d3e:	f7ff feff 	bl	8003b40 <LCD_enable>
	LCD_enable();
 8003d42:	f7ff fefd 	bl	8003b40 <LCD_enable>

	//azert kell 3szor mert nem tudjuk milyen modban van
	LCD_command(0x28);		//mod allitas : 4bit, 2 sor, 5*8 pixel
 8003d46:	2028      	movs	r0, #40	; 0x28
 8003d48:	f7ff ff1c 	bl	8003b84 <LCD_command>
	LCD_command(0x28);
 8003d4c:	2028      	movs	r0, #40	; 0x28
 8003d4e:	f7ff ff19 	bl	8003b84 <LCD_command>
	LCD_command(0x28);
 8003d52:	2028      	movs	r0, #40	; 0x28
 8003d54:	f7ff ff16 	bl	8003b84 <LCD_command>

	LCD_command(0x01);		//lcd clear
 8003d58:	2001      	movs	r0, #1
 8003d5a:	f7ff ff13 	bl	8003b84 <LCD_command>
	LCD_command(0x02); 		//lcd home
 8003d5e:	2002      	movs	r0, #2
 8003d60:	f7ff ff10 	bl	8003b84 <LCD_command>

	//LCD_command(0x0F);		//lcd - kurzor blinking
	LCD_command(0x08|(1<<LCD_E)|(on<<LCD_Curzor)|(blink<<LCD_Curzor_blink));
 8003d64:	f044 000c 	orr.w	r0, r4, #12
 8003d68:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
}
 8003d6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD_command(0x08|(1<<LCD_E)|(on<<LCD_Curzor)|(blink<<LCD_Curzor_blink));
 8003d70:	b2c0      	uxtb	r0, r0
 8003d72:	f7ff bf07 	b.w	8003b84 <LCD_command>
	...

08003d78 <LCD2_enable2>:
		default:
			break;
	}
}

void LCD2_enable2(){
 8003d78:	b510      	push	{r4, lr}
	//LCD_E 0-1-0 atmenetet kell megcsinalnunk
	HAL_GPIO_WritePin(LCD2_E_GPIO_Port,LCD2_E_Pin,RESET);
 8003d7a:	4c0d      	ldr	r4, [pc, #52]	; (8003db0 <LCD2_enable2+0x38>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	2104      	movs	r1, #4
 8003d80:	4620      	mov	r0, r4
 8003d82:	f7fd fe7b 	bl	8001a7c <HAL_GPIO_WritePin>
	//kell bele kesleltetes is , adatlapbl kiolvasni mirt
	HAL_Delay(5);
 8003d86:	2005      	movs	r0, #5
 8003d88:	f7fd f914 	bl	8000fb4 <HAL_Delay>
	HAL_GPIO_WritePin(LCD2_E_GPIO_Port,LCD2_E_Pin,SET);
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	2104      	movs	r1, #4
 8003d90:	4620      	mov	r0, r4
 8003d92:	f7fd fe73 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8003d96:	2005      	movs	r0, #5
 8003d98:	f7fd f90c 	bl	8000fb4 <HAL_Delay>
	HAL_GPIO_WritePin(LCD2_E_GPIO_Port,LCD2_E_Pin,RESET);
 8003d9c:	4620      	mov	r0, r4
 8003d9e:	2200      	movs	r2, #0
 8003da0:	2104      	movs	r1, #4
 8003da2:	f7fd fe6b 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8003da6:	2005      	movs	r0, #5
}
 8003da8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_Delay(5);
 8003dac:	f7fd b902 	b.w	8000fb4 <HAL_Delay>
 8003db0:	40021000 	.word	0x40021000

08003db4 <LCD2_command2>:
void LCD2_command2(uint8_t cmd){
 8003db4:	b538      	push	{r3, r4, r5, lr}
 8003db6:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(LCD2_DATA7_GPIO_Port,LCD2_DATA7_Pin, (cmd>>7)&0x01);
 8003db8:	4c1d      	ldr	r4, [pc, #116]	; (8003e30 <LCD2_command2+0x7c>)
	HAL_GPIO_WritePin(LCD2_Rs_GPIO_Port,LCD2_Rs_Pin,RESET);
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003dc0:	481c      	ldr	r0, [pc, #112]	; (8003e34 <LCD2_command2+0x80>)
 8003dc2:	f7fd fe5b 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD2_DATA7_GPIO_Port,LCD2_DATA7_Pin, (cmd>>7)&0x01);
 8003dc6:	4620      	mov	r0, r4
 8003dc8:	09ea      	lsrs	r2, r5, #7
 8003dca:	2140      	movs	r1, #64	; 0x40
 8003dcc:	f7fd fe56 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD2_DATA6_GPIO_Port,LCD2_DATA6_Pin, (cmd>>6)&0x01);
 8003dd0:	f3c5 1280 	ubfx	r2, r5, #6, #1
 8003dd4:	4620      	mov	r0, r4
 8003dd6:	2120      	movs	r1, #32
 8003dd8:	f7fd fe50 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD2_DATA5_GPIO_Port,LCD2_DATA5_Pin, (cmd>>5)&0x01);
 8003ddc:	f3c5 1240 	ubfx	r2, r5, #5, #1
 8003de0:	4620      	mov	r0, r4
 8003de2:	2110      	movs	r1, #16
 8003de4:	f7fd fe4a 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD2_DATA4_GPIO_Port,LCD2_DATA4_Pin, (cmd>>4)&0x01);
 8003de8:	f3c5 1200 	ubfx	r2, r5, #4, #1
 8003dec:	4620      	mov	r0, r4
 8003dee:	2108      	movs	r1, #8
 8003df0:	f7fd fe44 	bl	8001a7c <HAL_GPIO_WritePin>
	LCD2_enable2();
 8003df4:	f7ff ffc0 	bl	8003d78 <LCD2_enable2>
	HAL_GPIO_WritePin(LCD2_DATA7_GPIO_Port,LCD2_DATA7_Pin, (cmd>>3)&0x01);
 8003df8:	f3c5 02c0 	ubfx	r2, r5, #3, #1
 8003dfc:	4620      	mov	r0, r4
 8003dfe:	2140      	movs	r1, #64	; 0x40
 8003e00:	f7fd fe3c 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD2_DATA6_GPIO_Port,LCD2_DATA6_Pin, (cmd>>2)&0x01);
 8003e04:	f3c5 0280 	ubfx	r2, r5, #2, #1
 8003e08:	4620      	mov	r0, r4
 8003e0a:	2120      	movs	r1, #32
 8003e0c:	f7fd fe36 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD2_DATA5_GPIO_Port,LCD2_DATA5_Pin, (cmd>>1)&0x01);
 8003e10:	f3c5 0240 	ubfx	r2, r5, #1, #1
 8003e14:	4620      	mov	r0, r4
 8003e16:	2110      	movs	r1, #16
 8003e18:	f7fd fe30 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD2_DATA4_GPIO_Port,LCD2_DATA4_Pin, (cmd>>0)&0x01);
 8003e1c:	f005 0201 	and.w	r2, r5, #1
 8003e20:	4620      	mov	r0, r4
 8003e22:	2108      	movs	r1, #8
 8003e24:	f7fd fe2a 	bl	8001a7c <HAL_GPIO_WritePin>
}
 8003e28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD2_enable2();
 8003e2c:	f7ff bfa4 	b.w	8003d78 <LCD2_enable2>
 8003e30:	40021000 	.word	0x40021000
 8003e34:	40021400 	.word	0x40021400

08003e38 <LCD2_goto2>:
	switch(row){
 8003e38:	2801      	cmp	r0, #1
void LCD2_goto2(uint8_t row, uint8_t col){
 8003e3a:	b510      	push	{r4, lr}
 8003e3c:	460c      	mov	r4, r1
	switch(row){
 8003e3e:	d002      	beq.n	8003e46 <LCD2_goto2+0xe>
 8003e40:	2802      	cmp	r0, #2
 8003e42:	d00b      	beq.n	8003e5c <LCD2_goto2+0x24>
 8003e44:	bd10      	pop	{r4, pc}
			LCD2_command2(0x80);
 8003e46:	2080      	movs	r0, #128	; 0x80
 8003e48:	f7ff ffb4 	bl	8003db4 <LCD2_command2>
			for(uint8_t i = col; i--; i>0){
 8003e4c:	b904      	cbnz	r4, 8003e50 <LCD2_goto2+0x18>
 8003e4e:	bd10      	pop	{r4, pc}
 8003e50:	3c01      	subs	r4, #1
				LCD2_command2(0x14);
 8003e52:	2014      	movs	r0, #20
 8003e54:	f7ff ffae 	bl	8003db4 <LCD2_command2>
 8003e58:	b2e4      	uxtb	r4, r4
 8003e5a:	e7f7      	b.n	8003e4c <LCD2_goto2+0x14>
			LCD2_command2(0xC0);
 8003e5c:	20c0      	movs	r0, #192	; 0xc0
 8003e5e:	f7ff ffa9 	bl	8003db4 <LCD2_command2>
			for(uint8_t i = col; i--; i>0){
 8003e62:	b904      	cbnz	r4, 8003e66 <LCD2_goto2+0x2e>
 8003e64:	bd10      	pop	{r4, pc}
 8003e66:	3c01      	subs	r4, #1
				LCD2_command2(0x14);
 8003e68:	2014      	movs	r0, #20
 8003e6a:	f7ff ffa3 	bl	8003db4 <LCD2_command2>
 8003e6e:	b2e4      	uxtb	r4, r4
 8003e70:	e7f7      	b.n	8003e62 <LCD2_goto2+0x2a>

08003e72 <LCD2_init_customcurzor2>:
void LCD2_init_customcurzor2(bool on, bool blink){
 8003e72:	b538      	push	{r3, r4, r5, lr}
 8003e74:	4605      	mov	r5, r0
	HAL_Delay(15);
 8003e76:	200f      	movs	r0, #15
void LCD2_init_customcurzor2(bool on, bool blink){
 8003e78:	460c      	mov	r4, r1
	HAL_Delay(15);
 8003e7a:	f7fd f89b 	bl	8000fb4 <HAL_Delay>
	LCD2_command2(0x20);
 8003e7e:	2020      	movs	r0, #32
 8003e80:	f7ff ff98 	bl	8003db4 <LCD2_command2>
	LCD2_enable2();
 8003e84:	f7ff ff78 	bl	8003d78 <LCD2_enable2>
	LCD2_enable2();
 8003e88:	f7ff ff76 	bl	8003d78 <LCD2_enable2>
	LCD2_enable2();
 8003e8c:	f7ff ff74 	bl	8003d78 <LCD2_enable2>
	LCD2_command2(0x28);		//mod allitas : 4bit, 2 sor, 5*8 pixel
 8003e90:	2028      	movs	r0, #40	; 0x28
 8003e92:	f7ff ff8f 	bl	8003db4 <LCD2_command2>
	LCD2_command2(0x28);
 8003e96:	2028      	movs	r0, #40	; 0x28
 8003e98:	f7ff ff8c 	bl	8003db4 <LCD2_command2>
	LCD2_command2(0x28);
 8003e9c:	2028      	movs	r0, #40	; 0x28
 8003e9e:	f7ff ff89 	bl	8003db4 <LCD2_command2>
	LCD2_command2(0x01);		//lcd clear
 8003ea2:	2001      	movs	r0, #1
 8003ea4:	f7ff ff86 	bl	8003db4 <LCD2_command2>
	LCD2_command2(0x02); 		//lcd home
 8003ea8:	2002      	movs	r0, #2
 8003eaa:	f7ff ff83 	bl	8003db4 <LCD2_command2>
	LCD2_command2(0x08|(1<<LCD_E)|(on<<LCD_Curzor)|(blink<<LCD_Curzor_blink));
 8003eae:	f044 000c 	orr.w	r0, r4, #12
 8003eb2:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
}
 8003eb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD2_command2(0x08|(1<<LCD_E)|(on<<LCD_Curzor)|(blink<<LCD_Curzor_blink));
 8003eba:	b2c0      	uxtb	r0, r0
 8003ebc:	f7ff bf7a 	b.w	8003db4 <LCD2_command2>

08003ec0 <LCD2_data2>:
void LCD2_data2(uint8_t data){
 8003ec0:	b538      	push	{r3, r4, r5, lr}
 8003ec2:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(LCD2_DATA7_GPIO_Port,LCD2_DATA7_Pin, (data>>7)&0x01);
 8003ec4:	4c1d      	ldr	r4, [pc, #116]	; (8003f3c <LCD2_data2+0x7c>)
	HAL_GPIO_WritePin(LCD2_Rs_GPIO_Port,LCD2_Rs_Pin,SET);
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ecc:	481c      	ldr	r0, [pc, #112]	; (8003f40 <LCD2_data2+0x80>)
 8003ece:	f7fd fdd5 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD2_DATA7_GPIO_Port,LCD2_DATA7_Pin, (data>>7)&0x01);
 8003ed2:	4620      	mov	r0, r4
 8003ed4:	09ea      	lsrs	r2, r5, #7
 8003ed6:	2140      	movs	r1, #64	; 0x40
 8003ed8:	f7fd fdd0 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD2_DATA6_GPIO_Port,LCD2_DATA6_Pin, (data>>6)&0x01);
 8003edc:	f3c5 1280 	ubfx	r2, r5, #6, #1
 8003ee0:	4620      	mov	r0, r4
 8003ee2:	2120      	movs	r1, #32
 8003ee4:	f7fd fdca 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD2_DATA5_GPIO_Port,LCD2_DATA5_Pin, (data>>5)&0x01);
 8003ee8:	f3c5 1240 	ubfx	r2, r5, #5, #1
 8003eec:	4620      	mov	r0, r4
 8003eee:	2110      	movs	r1, #16
 8003ef0:	f7fd fdc4 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD2_DATA4_GPIO_Port,LCD2_DATA4_Pin, (data>>4)&0x01);
 8003ef4:	f3c5 1200 	ubfx	r2, r5, #4, #1
 8003ef8:	4620      	mov	r0, r4
 8003efa:	2108      	movs	r1, #8
 8003efc:	f7fd fdbe 	bl	8001a7c <HAL_GPIO_WritePin>
	LCD2_enable2();
 8003f00:	f7ff ff3a 	bl	8003d78 <LCD2_enable2>
	HAL_GPIO_WritePin(LCD2_DATA7_GPIO_Port,LCD2_DATA7_Pin, (data>>3)&0x01);
 8003f04:	f3c5 02c0 	ubfx	r2, r5, #3, #1
 8003f08:	4620      	mov	r0, r4
 8003f0a:	2140      	movs	r1, #64	; 0x40
 8003f0c:	f7fd fdb6 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD2_DATA6_GPIO_Port,LCD2_DATA6_Pin, (data>>2)&0x01);
 8003f10:	f3c5 0280 	ubfx	r2, r5, #2, #1
 8003f14:	4620      	mov	r0, r4
 8003f16:	2120      	movs	r1, #32
 8003f18:	f7fd fdb0 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD2_DATA5_GPIO_Port,LCD2_DATA5_Pin, (data>>1)&0x01);
 8003f1c:	f3c5 0240 	ubfx	r2, r5, #1, #1
 8003f20:	4620      	mov	r0, r4
 8003f22:	2110      	movs	r1, #16
 8003f24:	f7fd fdaa 	bl	8001a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD2_DATA4_GPIO_Port,LCD2_DATA4_Pin, (data>>0)&0x01);
 8003f28:	f005 0201 	and.w	r2, r5, #1
 8003f2c:	4620      	mov	r0, r4
 8003f2e:	2108      	movs	r1, #8
 8003f30:	f7fd fda4 	bl	8001a7c <HAL_GPIO_WritePin>
}
 8003f34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD2_enable2();
 8003f38:	f7ff bf1e 	b.w	8003d78 <LCD2_enable2>
 8003f3c:	40021000 	.word	0x40021000
 8003f40:	40021400 	.word	0x40021400

08003f44 <LCD2_string2>:
void LCD2_string2(char *p){
 8003f44:	b510      	push	{r4, lr}
 8003f46:	1e44      	subs	r4, r0, #1
	while(*p ){
 8003f48:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8003f4c:	b900      	cbnz	r0, 8003f50 <LCD2_string2+0xc>
}
 8003f4e:	bd10      	pop	{r4, pc}
		LCD2_data2(*p); // lehet igy is LCD_data(*p++)
 8003f50:	f7ff ffb6 	bl	8003ec0 <LCD2_data2>
 8003f54:	e7f8      	b.n	8003f48 <LCD2_string2+0x4>
	...

08003f58 <LCD2_test>:
void LCD2_test(){
 8003f58:	b510      	push	{r4, lr}
	LCD2_string2("++++LCD_INIT++++");
 8003f5a:	4c09      	ldr	r4, [pc, #36]	; (8003f80 <LCD2_test+0x28>)
 8003f5c:	4620      	mov	r0, r4
 8003f5e:	f7ff fff1 	bl	8003f44 <LCD2_string2>
	LCD2_command2(0xC0);
 8003f62:	20c0      	movs	r0, #192	; 0xc0
 8003f64:	f7ff ff26 	bl	8003db4 <LCD2_command2>
	LCD2_string2("++++LCD_INIT++++");
 8003f68:	4620      	mov	r0, r4
 8003f6a:	f7ff ffeb 	bl	8003f44 <LCD2_string2>
	HAL_Delay(1000);
 8003f6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f72:	f7fd f81f 	bl	8000fb4 <HAL_Delay>
	LCD2_command2(0x01);
 8003f76:	2001      	movs	r0, #1
}
 8003f78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LCD2_command2(0x01);
 8003f7c:	f7ff bf1a 	b.w	8003db4 <LCD2_command2>
 8003f80:	08006cf3 	.word	0x08006cf3

08003f84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f84:	b510      	push	{r4, lr}
 8003f86:	b0b4      	sub	sp, #208	; 0xd0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f88:	2230      	movs	r2, #48	; 0x30
 8003f8a:	2100      	movs	r1, #0
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003f8c:	2400      	movs	r4, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f8e:	a807      	add	r0, sp, #28
 8003f90:	f001 f9ec 	bl	800536c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f94:	2214      	movs	r2, #20
 8003f96:	2100      	movs	r1, #0
 8003f98:	a802      	add	r0, sp, #8
 8003f9a:	f001 f9e7 	bl	800536c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	2284      	movs	r2, #132	; 0x84
 8003fa2:	a813      	add	r0, sp, #76	; 0x4c
 8003fa4:	f001 f9e2 	bl	800536c <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fa8:	4b19      	ldr	r3, [pc, #100]	; (8004010 <SystemClock_Config+0x8c>)
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003faa:	a807      	add	r0, sp, #28
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003fb2:	641a      	str	r2, [r3, #64]	; 0x40
 8003fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003fb6:	4a17      	ldr	r2, [pc, #92]	; (8004014 <SystemClock_Config+0x90>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fbc:	9300      	str	r3, [sp, #0]
 8003fbe:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003fc0:	6813      	ldr	r3, [r2, #0]
 8003fc2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003fc6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fca:	6013      	str	r3, [r2, #0]
 8003fcc:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003fce:	940d      	str	r4, [sp, #52]	; 0x34
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003fd0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003fd4:	9301      	str	r3, [sp, #4]
 8003fd6:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003fd8:	2302      	movs	r3, #2
 8003fda:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003fe0:	2310      	movs	r3, #16
 8003fe2:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003fe4:	f7fe f8ba 	bl	800215c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003fe8:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003fea:	4621      	mov	r1, r4
 8003fec:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003fee:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ff0:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003ff2:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003ff4:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003ff6:	9406      	str	r4, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003ff8:	f7fe fa72 	bl	80024e0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C2
 8003ffc:	4b06      	ldr	r3, [pc, #24]	; (8004018 <SystemClock_Config+0x94>)
                              |RCC_PERIPHCLK_I2C4;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ffe:	a813      	add	r0, sp, #76	; 0x4c
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004000:	9426      	str	r4, [sp, #152]	; 0x98
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C2
 8004002:	9313      	str	r3, [sp, #76]	; 0x4c
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8004004:	942d      	str	r4, [sp, #180]	; 0xb4
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8004006:	942f      	str	r4, [sp, #188]	; 0xbc
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004008:	f7fe fb28 	bl	800265c <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 800400c:	b034      	add	sp, #208	; 0xd0
 800400e:	bd10      	pop	{r4, pc}
 8004010:	40023800 	.word	0x40023800
 8004014:	40007000 	.word	0x40007000
 8004018:	00028100 	.word	0x00028100
 800401c:	00000000 	.word	0x00000000

08004020 <main>:
{
 8004020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	float coordinate[3] = {0.0,0.0,0.0};
 8004024:	2300      	movs	r3, #0
{
 8004026:	b0a3      	sub	sp, #140	; 0x8c
	char uart_buffer_tx[20] = "helo helo";
 8004028:	4ab8      	ldr	r2, [pc, #736]	; (800430c <main+0x2ec>)
 800402a:	2400      	movs	r4, #0
	float coordinate[3] = {0.0,0.0,0.0};
 800402c:	9310      	str	r3, [sp, #64]	; 0x40
                           LCD2_DATA7_Pin LCD_Rs_Pin LCD_E_Pin HCS_trig_Pin 
                           LCD_DATA4_Pin LCD_DATA5_Pin LCD_DATA6_Pin */
  GPIO_InitStruct.Pin = LCD2_E_Pin|LCD2_DATA4_Pin|LCD2_DATA5_Pin|LCD2_DATA6_Pin 
                          |LCD2_DATA7_Pin|LCD_Rs_Pin|LCD_E_Pin|HCS_trig_Pin 
                          |LCD_DATA4_Pin|LCD_DATA5_Pin|LCD_DATA6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800402e:	2601      	movs	r6, #1
	char uart_buffer_tx[20] = "helo helo";
 8004030:	6851      	ldr	r1, [r2, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);

  /*Configure GPIO pin : Stepper_12_Pin */
  GPIO_InitStruct.Pin = Stepper_12_Pin;
 8004032:	f04f 0a10 	mov.w	sl, #16
	char uart_buffer_tx[20] = "helo helo";
 8004036:	6810      	ldr	r0, [r2, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004038:	f04f 0811 	mov.w	r8, #17
	char uart_buffer_tx[20] = "helo helo";
 800403c:	8912      	ldrh	r2, [r2, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pins : sensor_barrier_Pin J1_in_Pin J2_in_Pin */
  GPIO_InitStruct.Pin = sensor_barrier_Pin|J1_in_Pin|J2_in_Pin;
 800403e:	250d      	movs	r5, #13
	float coordinate[3] = {0.0,0.0,0.0};
 8004040:	9311      	str	r3, [sp, #68]	; 0x44
  htim13.Init.Prescaler = 1599;
 8004042:	f240 6b3f 	movw	fp, #1599	; 0x63f
	float coordinate[3] = {0.0,0.0,0.0};
 8004046:	9312      	str	r3, [sp, #72]	; 0x48
	char uart_buffer_tx[20] = "helo helo";
 8004048:	ab16      	add	r3, sp, #88	; 0x58
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800404a:	4fb1      	ldr	r7, [pc, #708]	; (8004310 <main+0x2f0>)
	char uart_buffer_tx[20] = "helo helo";
 800404c:	f8cd 4062 	str.w	r4, [sp, #98]	; 0x62
 8004050:	f8cd 4066 	str.w	r4, [sp, #102]	; 0x66
 8004054:	f8ad 406a 	strh.w	r4, [sp, #106]	; 0x6a
  hadc1.Instance = ADC1;
 8004058:	f8df 92f0 	ldr.w	r9, [pc, #752]	; 800434c <main+0x32c>
	char uart_buffer_tx[20] = "helo helo";
 800405c:	c303      	stmia	r3!, {r0, r1}
 800405e:	801a      	strh	r2, [r3, #0]
  HAL_Init();
 8004060:	f7fc ff8a 	bl	8000f78 <HAL_Init>
  SystemClock_Config();
 8004064:	f7ff ff8e 	bl	8003f84 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004068:	2214      	movs	r2, #20
 800406a:	4621      	mov	r1, r4
 800406c:	a81b      	add	r0, sp, #108	; 0x6c
 800406e:	f001 f97d 	bl	800536c <memset>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOE, LCD2_E_Pin|LCD2_DATA4_Pin|LCD2_DATA5_Pin|LCD2_DATA6_Pin 
 8004074:	4622      	mov	r2, r4
 8004076:	f64d 41fc 	movw	r1, #56572	; 0xdcfc
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800407a:	f043 0310 	orr.w	r3, r3, #16
  HAL_GPIO_WritePin(GPIOE, LCD2_E_Pin|LCD2_DATA4_Pin|LCD2_DATA5_Pin|LCD2_DATA6_Pin 
 800407e:	48a5      	ldr	r0, [pc, #660]	; (8004314 <main+0x2f4>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004080:	633b      	str	r3, [r7, #48]	; 0x30
 8004082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004084:	f003 0310 	and.w	r3, r3, #16
 8004088:	9303      	str	r3, [sp, #12]
 800408a:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800408c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800408e:	f043 0304 	orr.w	r3, r3, #4
 8004092:	633b      	str	r3, [r7, #48]	; 0x30
 8004094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004096:	f003 0304 	and.w	r3, r3, #4
 800409a:	9304      	str	r3, [sp, #16]
 800409c:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800409e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040a0:	f043 0320 	orr.w	r3, r3, #32
 80040a4:	633b      	str	r3, [r7, #48]	; 0x30
 80040a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040a8:	f003 0320 	and.w	r3, r3, #32
 80040ac:	9305      	str	r3, [sp, #20]
 80040ae:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80040b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040b2:	f043 0301 	orr.w	r3, r3, #1
 80040b6:	633b      	str	r3, [r7, #48]	; 0x30
 80040b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	9306      	str	r3, [sp, #24]
 80040c0:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80040c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040c4:	f043 0302 	orr.w	r3, r3, #2
 80040c8:	633b      	str	r3, [r7, #48]	; 0x30
 80040ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040cc:	f003 0302 	and.w	r3, r3, #2
 80040d0:	9307      	str	r3, [sp, #28]
 80040d2:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80040d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040da:	633b      	str	r3, [r7, #48]	; 0x30
 80040dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040e2:	9308      	str	r3, [sp, #32]
 80040e4:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80040e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040e8:	f043 0308 	orr.w	r3, r3, #8
 80040ec:	633b      	str	r3, [r7, #48]	; 0x30
 80040ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040f0:	f003 0308 	and.w	r3, r3, #8
 80040f4:	9309      	str	r3, [sp, #36]	; 0x24
 80040f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOE, LCD2_E_Pin|LCD2_DATA4_Pin|LCD2_DATA5_Pin|LCD2_DATA6_Pin 
 80040f8:	f7fd fcc0 	bl	8001a7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, LCD2_Rs_Pin|test_Pin, GPIO_PIN_RESET);
 80040fc:	4622      	mov	r2, r4
 80040fe:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 8004102:	4885      	ldr	r0, [pc, #532]	; (8004318 <main+0x2f8>)
 8004104:	f7fd fcba 	bl	8001a7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Stepper_12_GPIO_Port, Stepper_12_Pin, GPIO_PIN_RESET);
 8004108:	4622      	mov	r2, r4
 800410a:	2110      	movs	r1, #16
 800410c:	4883      	ldr	r0, [pc, #524]	; (800431c <main+0x2fc>)
 800410e:	f7fd fcb5 	bl	8001a7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED_zold_Pin|LCD_DATA7_Pin|Stepper_33_Pin|Stepper_32_Pin 
 8004112:	4622      	mov	r2, r4
 8004114:	f24f 41b9 	movw	r1, #62649	; 0xf4b9
 8004118:	4881      	ldr	r0, [pc, #516]	; (8004320 <main+0x300>)
 800411a:	f7fd fcaf 	bl	8001a7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, Stepper_30_Pin|Stepper_20_Pin|Stepper_21_Pin|Stepper_22_Pin 
 800411e:	4622      	mov	r2, r4
 8004120:	f44f 6174 	mov.w	r1, #3904	; 0xf40
 8004124:	487f      	ldr	r0, [pc, #508]	; (8004324 <main+0x304>)
 8004126:	f7fd fca9 	bl	8001a7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, Stepper_03_Pin|Stepper_02_Pin|Stepper_01_Pin|Stepper_00_Pin, GPIO_PIN_RESET);
 800412a:	4622      	mov	r2, r4
 800412c:	21f0      	movs	r1, #240	; 0xf0
 800412e:	487e      	ldr	r0, [pc, #504]	; (8004328 <main+0x308>)
 8004130:	f7fd fca4 	bl	8001a7c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LCD2_E_Pin|LCD2_DATA4_Pin|LCD2_DATA5_Pin|LCD2_DATA6_Pin 
 8004134:	f64d 43fc 	movw	r3, #56572	; 0xdcfc
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004138:	a91b      	add	r1, sp, #108	; 0x6c
 800413a:	4876      	ldr	r0, [pc, #472]	; (8004314 <main+0x2f4>)
  GPIO_InitStruct.Pin = LCD2_E_Pin|LCD2_DATA4_Pin|LCD2_DATA5_Pin|LCD2_DATA6_Pin 
 800413c:	931b      	str	r3, [sp, #108]	; 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800413e:	961c      	str	r6, [sp, #112]	; 0x70
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004140:	941d      	str	r4, [sp, #116]	; 0x74
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004142:	941e      	str	r4, [sp, #120]	; 0x78
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004144:	f7fd fbaa 	bl	800189c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USERbutton_IT_Pin;
 8004148:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(USERbutton_IT_GPIO_Port, &GPIO_InitStruct);
 800414c:	a91b      	add	r1, sp, #108	; 0x6c
 800414e:	4875      	ldr	r0, [pc, #468]	; (8004324 <main+0x304>)
  GPIO_InitStruct.Pin = USERbutton_IT_Pin;
 8004150:	931b      	str	r3, [sp, #108]	; 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004152:	4b76      	ldr	r3, [pc, #472]	; (800432c <main+0x30c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004154:	941d      	str	r4, [sp, #116]	; 0x74
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004156:	931c      	str	r3, [sp, #112]	; 0x70
  HAL_GPIO_Init(USERbutton_IT_GPIO_Port, &GPIO_InitStruct);
 8004158:	f7fd fba0 	bl	800189c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD2_Rs_Pin|test_Pin;
 800415c:	f44f 5388 	mov.w	r3, #4352	; 0x1100
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004160:	a91b      	add	r1, sp, #108	; 0x6c
 8004162:	486d      	ldr	r0, [pc, #436]	; (8004318 <main+0x2f8>)
  GPIO_InitStruct.Pin = LCD2_Rs_Pin|test_Pin;
 8004164:	931b      	str	r3, [sp, #108]	; 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004166:	961c      	str	r6, [sp, #112]	; 0x70
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004168:	941d      	str	r4, [sp, #116]	; 0x74
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800416a:	941e      	str	r4, [sp, #120]	; 0x78
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800416c:	f7fd fb96 	bl	800189c <HAL_GPIO_Init>
  HAL_GPIO_Init(Stepper_12_GPIO_Port, &GPIO_InitStruct);
 8004170:	a91b      	add	r1, sp, #108	; 0x6c
 8004172:	486a      	ldr	r0, [pc, #424]	; (800431c <main+0x2fc>)
  GPIO_InitStruct.Pin = Stepper_12_Pin;
 8004174:	f8cd a06c 	str.w	sl, [sp, #108]	; 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004178:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800417c:	961d      	str	r6, [sp, #116]	; 0x74
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800417e:	941e      	str	r4, [sp, #120]	; 0x78
  HAL_GPIO_Init(Stepper_12_GPIO_Port, &GPIO_InitStruct);
 8004180:	f7fd fb8c 	bl	800189c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_zold_Pin|LCD_DATA7_Pin|LED_piros_Pin|LED_kek_Pin;
 8004184:	f244 4381 	movw	r3, #17537	; 0x4481
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004188:	a91b      	add	r1, sp, #108	; 0x6c
 800418a:	4865      	ldr	r0, [pc, #404]	; (8004320 <main+0x300>)
  GPIO_InitStruct.Pin = LED_zold_Pin|LCD_DATA7_Pin|LED_piros_Pin|LED_kek_Pin;
 800418c:	931b      	str	r3, [sp, #108]	; 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800418e:	961c      	str	r6, [sp, #112]	; 0x70
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004190:	941d      	str	r4, [sp, #116]	; 0x74
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004192:	941e      	str	r4, [sp, #120]	; 0x78
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004194:	f7fd fb82 	bl	800189c <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004198:	a91b      	add	r1, sp, #108	; 0x6c
 800419a:	4865      	ldr	r0, [pc, #404]	; (8004330 <main+0x310>)
  GPIO_InitStruct.Pin = sensor_barrier_Pin|J1_in_Pin|J2_in_Pin;
 800419c:	951b      	str	r5, [sp, #108]	; 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800419e:	941c      	str	r4, [sp, #112]	; 0x70
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a0:	941d      	str	r4, [sp, #116]	; 0x74
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80041a2:	f7fd fb7b 	bl	800189c <HAL_GPIO_Init>

  /*Configure GPIO pins : Stepper_33_Pin Stepper_32_Pin Stepper_31_Pin Stepper_11_Pin 
                           Stepper_13_Pin Stepper_10_Pin */
  GPIO_InitStruct.Pin = Stepper_33_Pin|Stepper_32_Pin|Stepper_31_Pin|Stepper_11_Pin 
 80041a6:	f24b 0338 	movw	r3, #45112	; 0xb038
                          |Stepper_13_Pin|Stepper_10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041aa:	a91b      	add	r1, sp, #108	; 0x6c
 80041ac:	485c      	ldr	r0, [pc, #368]	; (8004320 <main+0x300>)
  GPIO_InitStruct.Pin = Stepper_33_Pin|Stepper_32_Pin|Stepper_31_Pin|Stepper_11_Pin 
 80041ae:	931b      	str	r3, [sp, #108]	; 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80041b0:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041b4:	961d      	str	r6, [sp, #116]	; 0x74
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041b6:	941e      	str	r4, [sp, #120]	; 0x78
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041b8:	f7fd fb70 	bl	800189c <HAL_GPIO_Init>

  /*Configure GPIO pins : Stepper_30_Pin Stepper_20_Pin Stepper_21_Pin Stepper_22_Pin 
                           Stepper_23_Pin */
  GPIO_InitStruct.Pin = Stepper_30_Pin|Stepper_20_Pin|Stepper_21_Pin|Stepper_22_Pin 
 80041bc:	f44f 6374 	mov.w	r3, #3904	; 0xf40
                          |Stepper_23_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041c0:	a91b      	add	r1, sp, #108	; 0x6c
 80041c2:	4858      	ldr	r0, [pc, #352]	; (8004324 <main+0x304>)
  GPIO_InitStruct.Pin = Stepper_30_Pin|Stepper_20_Pin|Stepper_21_Pin|Stepper_22_Pin 
 80041c4:	931b      	str	r3, [sp, #108]	; 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80041c6:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041ca:	961d      	str	r6, [sp, #116]	; 0x74
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041cc:	941e      	str	r4, [sp, #120]	; 0x78
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041ce:	f7fd fb65 	bl	800189c <HAL_GPIO_Init>

  /*Configure GPIO pins : Stepper_03_Pin Stepper_02_Pin Stepper_01_Pin Stepper_00_Pin */
  GPIO_InitStruct.Pin = Stepper_03_Pin|Stepper_02_Pin|Stepper_01_Pin|Stepper_00_Pin;
 80041d2:	23f0      	movs	r3, #240	; 0xf0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80041d4:	a91b      	add	r1, sp, #108	; 0x6c
 80041d6:	4854      	ldr	r0, [pc, #336]	; (8004328 <main+0x308>)
  GPIO_InitStruct.Pin = Stepper_03_Pin|Stepper_02_Pin|Stepper_01_Pin|Stepper_00_Pin;
 80041d8:	931b      	str	r3, [sp, #108]	; 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80041da:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041de:	961d      	str	r6, [sp, #116]	; 0x74
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041e0:	941e      	str	r4, [sp, #120]	; 0x78
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80041e2:	f7fd fb5b 	bl	800189c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80041e6:	4622      	mov	r2, r4
 80041e8:	4621      	mov	r1, r4
 80041ea:	2028      	movs	r0, #40	; 0x28
  htim13.Instance = TIM13;
 80041ec:	f8df 8160 	ldr.w	r8, [pc, #352]	; 8004350 <main+0x330>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80041f0:	f7fd f96e 	bl	80014d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80041f4:	2028      	movs	r0, #40	; 0x28
 80041f6:	f7fd f9a3 	bl	8001540 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA2_CLK_ENABLE();
 80041fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80041fc:	4622      	mov	r2, r4
 80041fe:	4621      	mov	r1, r4
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004200:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8004204:	2039      	movs	r0, #57	; 0x39
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004206:	633b      	str	r3, [r7, #48]	; 0x30
 8004208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  hi2c2.Instance = I2C2;
 800420a:	4f4a      	ldr	r7, [pc, #296]	; (8004334 <main+0x314>)
  __HAL_RCC_DMA2_CLK_ENABLE();
 800420c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004210:	9302      	str	r3, [sp, #8]
 8004212:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8004214:	f7fd f95c 	bl	80014d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8004218:	2039      	movs	r0, #57	; 0x39
 800421a:	f7fd f991 	bl	8001540 <HAL_NVIC_EnableIRQ>
  ADC_ChannelConfTypeDef sConfig = {0};
 800421e:	4652      	mov	r2, sl
 8004220:	4621      	mov	r1, r4
 8004222:	a81b      	add	r0, sp, #108	; 0x6c
 8004224:	f001 f8a2 	bl	800536c <memset>
  hadc1.Instance = ADC1;
 8004228:	4b43      	ldr	r3, [pc, #268]	; (8004338 <main+0x318>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800422a:	4648      	mov	r0, r9
  hadc1.Init.NbrOfConversion = 1;
 800422c:	f8c9 601c 	str.w	r6, [r9, #28]
  hadc1.Instance = ADC1;
 8004230:	f8c9 3000 	str.w	r3, [r9]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004234:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004238:	f8c9 6014 	str.w	r6, [r9, #20]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800423c:	f8c9 3004 	str.w	r3, [r9, #4]
 8004240:	9301      	str	r3, [sp, #4]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004242:	4b3e      	ldr	r3, [pc, #248]	; (800433c <main+0x31c>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004244:	f8c9 4008 	str.w	r4, [r9, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004248:	f8c9 3028 	str.w	r3, [r9, #40]	; 0x28
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800424c:	f8c9 4010 	str.w	r4, [r9, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004250:	f8c9 4018 	str.w	r4, [r9, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004254:	f8c9 4020 	str.w	r4, [r9, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004258:	f8c9 402c 	str.w	r4, [r9, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800425c:	f8c9 400c 	str.w	r4, [r9, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004260:	f8c9 4030 	str.w	r4, [r9, #48]	; 0x30
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004264:	f7fc feb8 	bl	8000fd8 <HAL_ADC_Init>
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8004268:	2306      	movs	r3, #6
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800426a:	4a35      	ldr	r2, [pc, #212]	; (8004340 <main+0x320>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800426c:	a91b      	add	r1, sp, #108	; 0x6c
 800426e:	4648      	mov	r0, r9
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8004270:	931d      	str	r3, [sp, #116]	; 0x74
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8004272:	921b      	str	r2, [sp, #108]	; 0x6c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004274:	961c      	str	r6, [sp, #112]	; 0x70
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004276:	f7fd f879 	bl	800136c <HAL_ADC_ConfigChannel>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800427a:	4652      	mov	r2, sl
 800427c:	4621      	mov	r1, r4
 800427e:	a81b      	add	r0, sp, #108	; 0x6c
 8004280:	f001 f874 	bl	800536c <memset>
  htim2.Instance = TIM2;
 8004284:	4b2f      	ldr	r3, [pc, #188]	; (8004344 <main+0x324>)
 8004286:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800428a:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800428c:	4618      	mov	r0, r3
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800428e:	609c      	str	r4, [r3, #8]
  htim2.Instance = TIM2;
 8004290:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 39999;
 8004292:	f649 423f 	movw	r2, #39999	; 0x9c3f
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004296:	611c      	str	r4, [r3, #16]
  htim2.Init.Prescaler = 39999;
 8004298:	605a      	str	r2, [r3, #4]
  htim2.Init.Period = 399;
 800429a:	f240 128f 	movw	r2, #399	; 0x18f
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800429e:	619c      	str	r4, [r3, #24]
  htim2.Init.Period = 399;
 80042a0:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042a2:	9414      	str	r4, [sp, #80]	; 0x50
 80042a4:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80042a6:	f7fe fdaf 	bl	8002e08 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80042ae:	a91b      	add	r1, sp, #108	; 0x6c
 80042b0:	4824      	ldr	r0, [pc, #144]	; (8004344 <main+0x324>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042b2:	921b      	str	r2, [sp, #108]	; 0x6c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80042b4:	f7fe ff7e 	bl	80031b4 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80042b8:	a913      	add	r1, sp, #76	; 0x4c
 80042ba:	4822      	ldr	r0, [pc, #136]	; (8004344 <main+0x324>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042bc:	9413      	str	r4, [sp, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042be:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80042c0:	f7ff f87c 	bl	80033bc <HAL_TIMEx_MasterConfigSynchronization>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80042c4:	4621      	mov	r1, r4
 80042c6:	221c      	movs	r2, #28
 80042c8:	a81b      	add	r0, sp, #108	; 0x6c
 80042ca:	f001 f84f 	bl	800536c <memset>
  htim13.Init.Prescaler = 1599;
 80042ce:	4a1e      	ldr	r2, [pc, #120]	; (8004348 <main+0x328>)
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80042d0:	4640      	mov	r0, r8
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042d2:	f8c8 4008 	str.w	r4, [r8, #8]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042d6:	f8c8 4010 	str.w	r4, [r8, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042da:	f8c8 4018 	str.w	r4, [r8, #24]
  htim13.Init.Prescaler = 1599;
 80042de:	e888 0804 	stmia.w	r8, {r2, fp}
  htim13.Init.Period = 199;
 80042e2:	22c7      	movs	r2, #199	; 0xc7
 80042e4:	f8c8 200c 	str.w	r2, [r8, #12]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80042e8:	f7fe fd8e 	bl	8002e08 <HAL_TIM_Base_Init>
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80042ec:	4640      	mov	r0, r8
 80042ee:	f7fe fda5 	bl	8002e3c <HAL_TIM_PWM_Init>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80042f2:	2260      	movs	r2, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80042f4:	a91b      	add	r1, sp, #108	; 0x6c
 80042f6:	4640      	mov	r0, r8
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80042f8:	921b      	str	r2, [sp, #108]	; 0x6c
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80042fa:	4622      	mov	r2, r4
  sConfigOC.Pulse = 0;
 80042fc:	941c      	str	r4, [sp, #112]	; 0x70
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042fe:	941d      	str	r4, [sp, #116]	; 0x74
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004300:	941f      	str	r4, [sp, #124]	; 0x7c
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004302:	f7ff f883 	bl	800340c <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim13);
 8004306:	4640      	mov	r0, r8
 8004308:	e024      	b.n	8004354 <main+0x334>
 800430a:	bf00      	nop
 800430c:	08006cc0 	.word	0x08006cc0
 8004310:	40023800 	.word	0x40023800
 8004314:	40021000 	.word	0x40021000
 8004318:	40021400 	.word	0x40021400
 800431c:	40020000 	.word	0x40020000
 8004320:	40020400 	.word	0x40020400
 8004324:	40020800 	.word	0x40020800
 8004328:	40020c00 	.word	0x40020c00
 800432c:	10110000 	.word	0x10110000
 8004330:	40021800 	.word	0x40021800
 8004334:	200001f8 	.word	0x200001f8
 8004338:	40012000 	.word	0x40012000
 800433c:	0f000001 	.word	0x0f000001
 8004340:	10000012 	.word	0x10000012
 8004344:	20000454 	.word	0x20000454
 8004348:	40001c00 	.word	0x40001c00
 800434c:	200002e4 	.word	0x200002e4
 8004350:	20000374 	.word	0x20000374
 8004354:	f000 ff00 	bl	8005158 <HAL_TIM_MspPostInit>
  hi2c2.Instance = I2C2;
 8004358:	4abf      	ldr	r2, [pc, #764]	; (8004658 <main+0x638>)
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800435a:	4638      	mov	r0, r7
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800435c:	60fe      	str	r6, [r7, #12]
  hi2c2.Instance = I2C2;
 800435e:	603a      	str	r2, [r7, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 8004360:	4abe      	ldr	r2, [pc, #760]	; (800465c <main+0x63c>)
  hi2c2.Init.OwnAddress1 = 0;
 8004362:	60bc      	str	r4, [r7, #8]
  hi2c2.Init.Timing = 0x00303D5B;
 8004364:	607a      	str	r2, [r7, #4]
 8004366:	9200      	str	r2, [sp, #0]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004368:	613c      	str	r4, [r7, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800436a:	617c      	str	r4, [r7, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800436c:	61bc      	str	r4, [r7, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800436e:	61fc      	str	r4, [r7, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004370:	623c      	str	r4, [r7, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004372:	f7fd fce0 	bl	8001d36 <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004376:	4621      	mov	r1, r4
 8004378:	4638      	mov	r0, r7
 800437a:	f7fd fea3 	bl	80020c4 <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800437e:	4621      	mov	r1, r4
 8004380:	4638      	mov	r0, r7
  hi2c4.Instance = I2C4;
 8004382:	4fb7      	ldr	r7, [pc, #732]	; (8004660 <main+0x640>)
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8004384:	f7fd fec4 	bl	8002110 <HAL_I2CEx_ConfigDigitalFilter>
  hi2c4.Init.Timing = 0x00303D5B;
 8004388:	9a00      	ldr	r2, [sp, #0]
  hi2c4.Instance = I2C4;
 800438a:	49b6      	ldr	r1, [pc, #728]	; (8004664 <main+0x644>)
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800438c:	4638      	mov	r0, r7
  hi2c4.Init.Timing = 0x00303D5B;
 800438e:	607a      	str	r2, [r7, #4]
  hi2c4.Instance = I2C4;
 8004390:	6039      	str	r1, [r7, #0]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004392:	60fe      	str	r6, [r7, #12]
  hi2c4.Init.OwnAddress1 = 0;
 8004394:	60bc      	str	r4, [r7, #8]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004396:	613c      	str	r4, [r7, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8004398:	617c      	str	r4, [r7, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800439a:	61bc      	str	r4, [r7, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800439c:	61fc      	str	r4, [r7, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800439e:	623c      	str	r4, [r7, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80043a0:	f7fd fcc9 	bl	8001d36 <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80043a4:	4621      	mov	r1, r4
 80043a6:	4638      	mov	r0, r7
 80043a8:	f7fd fe8c 	bl	80020c4 <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80043ac:	4621      	mov	r1, r4
 80043ae:	4638      	mov	r0, r7
  hadc3.Instance = ADC3;
 80043b0:	4fad      	ldr	r7, [pc, #692]	; (8004668 <main+0x648>)
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80043b2:	f7fd fead 	bl	8002110 <HAL_I2CEx_ConfigDigitalFilter>
  ADC_ChannelConfTypeDef sConfig = {0};
 80043b6:	4652      	mov	r2, sl
 80043b8:	4621      	mov	r1, r4
 80043ba:	a81b      	add	r0, sp, #108	; 0x6c
 80043bc:	f000 ffd6 	bl	800536c <memset>
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80043c0:	9b01      	ldr	r3, [sp, #4]
  hadc3.Instance = ADC3;
 80043c2:	4aaa      	ldr	r2, [pc, #680]	; (800466c <main+0x64c>)
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80043c4:	4638      	mov	r0, r7
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80043c6:	607b      	str	r3, [r7, #4]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80043c8:	4ba9      	ldr	r3, [pc, #676]	; (8004670 <main+0x650>)
  hadc3.Instance = ADC3;
 80043ca:	603a      	str	r2, [r7, #0]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80043cc:	62bb      	str	r3, [r7, #40]	; 0x28
  hadc3.Init.NbrOfConversion = 4;
 80043ce:	2304      	movs	r3, #4
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80043d0:	613e      	str	r6, [r7, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80043d2:	61be      	str	r6, [r7, #24]
  hadc3.Init.NbrOfConversion = 4;
 80043d4:	61fb      	str	r3, [r7, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80043d6:	633e      	str	r6, [r7, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80043d8:	617e      	str	r6, [r7, #20]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80043da:	60bc      	str	r4, [r7, #8]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80043dc:	623c      	str	r4, [r7, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80043de:	62fc      	str	r4, [r7, #44]	; 0x2c
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80043e0:	60fc      	str	r4, [r7, #12]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80043e2:	f7fc fdf9 	bl	8000fd8 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_10;
 80043e6:	230a      	movs	r3, #10
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80043e8:	a91b      	add	r1, sp, #108	; 0x6c
 80043ea:	4638      	mov	r0, r7
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80043ec:	961c      	str	r6, [sp, #112]	; 0x70
  sConfig.Channel = ADC_CHANNEL_10;
 80043ee:	931b      	str	r3, [sp, #108]	; 0x6c
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 80043f0:	2306      	movs	r3, #6
 80043f2:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80043f4:	f7fc ffba 	bl	800136c <HAL_ADC_ConfigChannel>
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80043f8:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80043fa:	a91b      	add	r1, sp, #108	; 0x6c
 80043fc:	4638      	mov	r0, r7
  sConfig.Channel = ADC_CHANNEL_13;
 80043fe:	951b      	str	r5, [sp, #108]	; 0x6c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8004400:	931c      	str	r3, [sp, #112]	; 0x70
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8004402:	f7fc ffb3 	bl	800136c <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_9;
 8004406:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8004408:	a91b      	add	r1, sp, #108	; 0x6c
 800440a:	4638      	mov	r0, r7
  htim6.Init.Period = 99;
 800440c:	2563      	movs	r5, #99	; 0x63
  sConfig.Channel = ADC_CHANNEL_9;
 800440e:	931b      	str	r3, [sp, #108]	; 0x6c
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8004410:	2303      	movs	r3, #3
 8004412:	931c      	str	r3, [sp, #112]	; 0x70
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8004414:	f7fc ffaa 	bl	800136c <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_15;
 8004418:	230f      	movs	r3, #15
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800441a:	a91b      	add	r1, sp, #108	; 0x6c
 800441c:	4638      	mov	r0, r7
  sConfig.Channel = ADC_CHANNEL_15;
 800441e:	931b      	str	r3, [sp, #108]	; 0x6c
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8004420:	2304      	movs	r3, #4
 8004422:	931c      	str	r3, [sp, #112]	; 0x70
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8004424:	f7fc ffa2 	bl	800136c <HAL_ADC_ConfigChannel>
  htim6.Instance = TIM6;
 8004428:	4a92      	ldr	r2, [pc, #584]	; (8004674 <main+0x654>)
 800442a:	4b93      	ldr	r3, [pc, #588]	; (8004678 <main+0x658>)
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800442c:	4610      	mov	r0, r2
  htim6.Init.Prescaler = 1599;
 800442e:	f8c2 b004 	str.w	fp, [r2, #4]
  htim6.Instance = TIM6;
 8004432:	6013      	str	r3, [r2, #0]
  htim6.Init.Period = 99;
 8004434:	60d5      	str	r5, [r2, #12]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004436:	6094      	str	r4, [r2, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004438:	6194      	str	r4, [r2, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800443a:	941b      	str	r4, [sp, #108]	; 0x6c
 800443c:	941c      	str	r4, [sp, #112]	; 0x70
 800443e:	941d      	str	r4, [sp, #116]	; 0x74
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004440:	f7fe fce2 	bl	8002e08 <HAL_TIM_Base_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004444:	a91b      	add	r1, sp, #108	; 0x6c
 8004446:	488b      	ldr	r0, [pc, #556]	; (8004674 <main+0x654>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004448:	941b      	str	r4, [sp, #108]	; 0x6c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800444a:	941d      	str	r4, [sp, #116]	; 0x74
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800444c:	f7fe ffb6 	bl	80033bc <HAL_TIMEx_MasterConfigSynchronization>
  htim7.Instance = TIM7;
 8004450:	4b8a      	ldr	r3, [pc, #552]	; (800467c <main+0x65c>)
  htim7.Init.Prescaler = 799;
 8004452:	f240 321f 	movw	r2, #799	; 0x31f
 8004456:	488a      	ldr	r0, [pc, #552]	; (8004680 <main+0x660>)
  htim7.Init.Period = 99;
 8004458:	60dd      	str	r5, [r3, #12]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800445a:	609c      	str	r4, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800445c:	619c      	str	r4, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800445e:	9300      	str	r3, [sp, #0]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004460:	941b      	str	r4, [sp, #108]	; 0x6c
 8004462:	941c      	str	r4, [sp, #112]	; 0x70
 8004464:	941d      	str	r4, [sp, #116]	; 0x74
  htim10.Instance = TIM10;
 8004466:	f8df b24c 	ldr.w	fp, [pc, #588]	; 80046b4 <main+0x694>
  htim7.Init.Prescaler = 799;
 800446a:	e883 0005 	stmia.w	r3, {r0, r2}
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800446e:	4618      	mov	r0, r3
 8004470:	f7fe fcca 	bl	8002e08 <HAL_TIM_Base_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004474:	9b00      	ldr	r3, [sp, #0]
 8004476:	a91b      	add	r1, sp, #108	; 0x6c
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004478:	941b      	str	r4, [sp, #108]	; 0x6c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800447a:	4618      	mov	r0, r3
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800447c:	941d      	str	r4, [sp, #116]	; 0x74
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800447e:	f7fe ff9d 	bl	80033bc <HAL_TIMEx_MasterConfigSynchronization>
  htim10.Init.Prescaler = 799;
 8004482:	f240 331f 	movw	r3, #799	; 0x31f
 8004486:	4a7f      	ldr	r2, [pc, #508]	; (8004684 <main+0x664>)
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8004488:	4658      	mov	r0, fp
  htim10.Init.Period = 99;
 800448a:	f8cb 500c 	str.w	r5, [fp, #12]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800448e:	f8cb 4008 	str.w	r4, [fp, #8]
  huart3.Instance = USART3;
 8004492:	4d7d      	ldr	r5, [pc, #500]	; (8004688 <main+0x668>)
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004494:	f8cb 4010 	str.w	r4, [fp, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004498:	f8cb 4018 	str.w	r4, [fp, #24]
  htim10.Init.Prescaler = 799;
 800449c:	e88b 000c 	stmia.w	fp, {r2, r3}
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80044a0:	f7fe fcb2 	bl	8002e08 <HAL_TIM_Base_Init>
  huart3.Init.BaudRate = 9600;
 80044a4:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 80044a8:	4a78      	ldr	r2, [pc, #480]	; (800468c <main+0x66c>)
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80044aa:	4628      	mov	r0, r5
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80044ac:	60ac      	str	r4, [r5, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80044ae:	60ec      	str	r4, [r5, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80044b0:	612c      	str	r4, [r5, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80044b2:	61ac      	str	r4, [r5, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80044b4:	61ec      	str	r4, [r5, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80044b6:	622c      	str	r4, [r5, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80044b8:	626c      	str	r4, [r5, #36]	; 0x24
  huart3.Init.BaudRate = 9600;
 80044ba:	e885 4004 	stmia.w	r5, {r2, lr}
  huart3.Init.Mode = UART_MODE_TX_RX;
 80044be:	220c      	movs	r2, #12
 80044c0:	616a      	str	r2, [r5, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80044c2:	f7ff fa72 	bl	80039aa <HAL_UART_Init>
  TIM_IC_InitTypeDef sConfigIC = {0};
 80044c6:	4652      	mov	r2, sl
 80044c8:	4621      	mov	r1, r4
 80044ca:	a81b      	add	r0, sp, #108	; 0x6c
  htim1.Instance = TIM1;
 80044cc:	f8df a1e8 	ldr.w	sl, [pc, #488]	; 80046b8 <main+0x698>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044d0:	9413      	str	r4, [sp, #76]	; 0x4c
 80044d2:	9414      	str	r4, [sp, #80]	; 0x50
 80044d4:	9415      	str	r4, [sp, #84]	; 0x54
  TIM_IC_InitTypeDef sConfigIC = {0};
 80044d6:	f000 ff49 	bl	800536c <memset>
  htim1.Init.Prescaler = 16-1;
 80044da:	230f      	movs	r3, #15
 80044dc:	4a6c      	ldr	r2, [pc, #432]	; (8004690 <main+0x670>)
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80044de:	4650      	mov	r0, sl
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044e0:	f8ca 4008 	str.w	r4, [sl, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80044e4:	f8ca 4010 	str.w	r4, [sl, #16]
  htim1.Init.RepetitionCounter = 0;
 80044e8:	f8ca 4014 	str.w	r4, [sl, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80044ec:	f8ca 4018 	str.w	r4, [sl, #24]
  htim1.Init.Prescaler = 16-1;
 80044f0:	e88a 000c 	stmia.w	sl, {r2, r3}
  htim1.Init.Period = 0xFFFF-1;
 80044f4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80044f8:	f8ca 200c 	str.w	r2, [sl, #12]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80044fc:	f7fe fcb8 	bl	8002e70 <HAL_TIM_IC_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004500:	a913      	add	r1, sp, #76	; 0x4c
 8004502:	4650      	mov	r0, sl
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004504:	9413      	str	r4, [sp, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004506:	9414      	str	r4, [sp, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004508:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800450a:	f7fe ff57 	bl	80033bc <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800450e:	4622      	mov	r2, r4
 8004510:	a91b      	add	r1, sp, #108	; 0x6c
 8004512:	4650      	mov	r0, sl
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004514:	961c      	str	r6, [sp, #112]	; 0x70
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004516:	941b      	str	r4, [sp, #108]	; 0x6c
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004518:	941d      	str	r4, [sp, #116]	; 0x74
  sConfigIC.ICFilter = 0;
 800451a:	941e      	str	r4, [sp, #120]	; 0x78
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800451c:	f7fe fdb8 	bl	8003090 <HAL_TIM_IC_ConfigChannel>
  HAL_ADC_Start(&hadc1);
 8004520:	4648      	mov	r0, r9
 8004522:	f7fc fdfd 	bl	8001120 <HAL_ADC_Start>
  HAL_ADC_Start_DMA(&hadc3,adcdata,4);
 8004526:	2204      	movs	r2, #4
 8004528:	495a      	ldr	r1, [pc, #360]	; (8004694 <main+0x674>)
 800452a:	4638      	mov	r0, r7
 800452c:	f7fc fe58 	bl	80011e0 <HAL_ADC_Start_DMA>
  LCD_init_customcurzor(1,0);
 8004530:	4630      	mov	r0, r6
 8004532:	4621      	mov	r1, r4
 8004534:	f7ff fbf8 	bl	8003d28 <LCD_init_customcurzor>
  LCD2_init_customcurzor2(1,0);
 8004538:	4621      	mov	r1, r4
 800453a:	4630      	mov	r0, r6
 800453c:	f7ff fc99 	bl	8003e72 <LCD2_init_customcurzor2>
  HAL_TIM_Base_Start_IT(&htim2);
 8004540:	4855      	ldr	r0, [pc, #340]	; (8004698 <main+0x678>)
 8004542:	f7fe fb38 	bl	8002bb6 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8004546:	484b      	ldr	r0, [pc, #300]	; (8004674 <main+0x654>)
 8004548:	f7fe fb35 	bl	8002bb6 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 800454c:	9b00      	ldr	r3, [sp, #0]
 800454e:	4618      	mov	r0, r3
 8004550:	f7fe fb31 	bl	8002bb6 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim10);
 8004554:	4658      	mov	r0, fp
 8004556:	f7fe fb2e 	bl	8002bb6 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim13,TIM_CHANNEL_1);
 800455a:	4621      	mov	r1, r4
 800455c:	4640      	mov	r0, r8
 800455e:	f7fe fec3 	bl	80032e8 <HAL_TIM_PWM_Start>
  MPU6050_init();
 8004562:	f000 fa83 	bl	8004a6c <MPU6050_init>
  LCD1_test();
 8004566:	f7ff fbc9 	bl	8003cfc <LCD1_test>
  LCD2_test();
 800456a:	f7ff fcf5 	bl	8003f58 <LCD2_test>
  LCD_goto(1,0);
 800456e:	4621      	mov	r1, r4
 8004570:	4630      	mov	r0, r6
	  HAL_UART_Transmit(&huart3,"\n\r",sizeof("\n\r"),1000);
 8004572:	4e4a      	ldr	r6, [pc, #296]	; (800469c <main+0x67c>)
  LCD_goto(1,0);
 8004574:	f7ff fb50 	bl	8003c18 <LCD_goto>
  LCD_string("Joy1 ");
 8004578:	4849      	ldr	r0, [pc, #292]	; (80046a0 <main+0x680>)
 800457a:	f7ff fbb5 	bl	8003ce8 <LCD_string>
  LCD_goto(2,0);
 800457e:	4621      	mov	r1, r4
 8004580:	2002      	movs	r0, #2
 8004582:	f7ff fb49 	bl	8003c18 <LCD_goto>
  LCD_string("Joy2 ");
 8004586:	4847      	ldr	r0, [pc, #284]	; (80046a4 <main+0x684>)
 8004588:	f7ff fbae 	bl	8003ce8 <LCD_string>
  HAL_UART_Transmit(&huart3,uart_buffer_tx,sizeof(uart_buffer_tx),1000);
 800458c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004590:	2214      	movs	r2, #20
 8004592:	a916      	add	r1, sp, #88	; 0x58
 8004594:	4628      	mov	r0, r5
 8004596:	f7fe fff0 	bl	800357a <HAL_UART_Transmit>
  uart_newrow();
 800459a:	f7ff fac5 	bl	8003b28 <uart_newrow>
	  __HAL_TIM_SetCompare(&htim13,TIM_CHANNEL_1,5);
 800459e:	f8d8 3000 	ldr.w	r3, [r8]
 80045a2:	2205      	movs	r2, #5
	  LCD_int(adcdata[0],sizeof(adcdata[0]));
 80045a4:	4c3b      	ldr	r4, [pc, #236]	; (8004694 <main+0x674>)
	  LCD_goto(1,6);
 80045a6:	2106      	movs	r1, #6
	  __HAL_TIM_SetCompare(&htim13,TIM_CHANNEL_1,5);
 80045a8:	635a      	str	r2, [r3, #52]	; 0x34
	  LCD_goto(1,6);
 80045aa:	2001      	movs	r0, #1
 80045ac:	f7ff fb34 	bl	8003c18 <LCD_goto>
	  LCD_int(adcdata[0],sizeof(adcdata[0]));
 80045b0:	6820      	ldr	r0, [r4, #0]
 80045b2:	2104      	movs	r1, #4
 80045b4:	f7ff fa2c 	bl	8003a10 <LCD_int>
	  LCD_goto(1,11);
 80045b8:	210b      	movs	r1, #11
 80045ba:	2001      	movs	r0, #1
 80045bc:	f7ff fb2c 	bl	8003c18 <LCD_goto>
	  LCD_int(adcdata[1],sizeof(adcdata[1]));
 80045c0:	6860      	ldr	r0, [r4, #4]
 80045c2:	2104      	movs	r1, #4
 80045c4:	f7ff fa24 	bl	8003a10 <LCD_int>
	  LCD_goto(2,6);
 80045c8:	2106      	movs	r1, #6
 80045ca:	2002      	movs	r0, #2
 80045cc:	f7ff fb24 	bl	8003c18 <LCD_goto>
	  LCD_int(adcdata[2],sizeof(adcdata[2]));
 80045d0:	68a0      	ldr	r0, [r4, #8]
 80045d2:	2104      	movs	r1, #4
 80045d4:	f7ff fa1c 	bl	8003a10 <LCD_int>
  	  LCD_goto(2,11);
 80045d8:	210b      	movs	r1, #11
 80045da:	2002      	movs	r0, #2
 80045dc:	f7ff fb1c 	bl	8003c18 <LCD_goto>
  	  LCD_int(adcdata[3],sizeof(adcdata[3]));
 80045e0:	2104      	movs	r1, #4
 80045e2:	68e0      	ldr	r0, [r4, #12]
 80045e4:	f7ff fa14 	bl	8003a10 <LCD_int>
  	  adc_mcutemp = HAL_ADC_GetValue(&hadc1);
 80045e8:	482f      	ldr	r0, [pc, #188]	; (80046a8 <main+0x688>)
 80045ea:	f7fc fe79 	bl	80012e0 <HAL_ADC_GetValue>
	  LCD2_goto2(1,0);
 80045ee:	2100      	movs	r1, #0
  	  adc_mcutemp = HAL_ADC_GetValue(&hadc1);
 80045f0:	4604      	mov	r4, r0
	  LCD2_goto2(1,0);
 80045f2:	2001      	movs	r0, #1
 80045f4:	f7ff fc20 	bl	8003e38 <LCD2_goto2>
	  LCD2_string2("Servo: all");
 80045f8:	482c      	ldr	r0, [pc, #176]	; (80046ac <main+0x68c>)
 80045fa:	f7ff fca3 	bl	8003f44 <LCD2_string2>
	  LCD2_goto2(2,1);
 80045fe:	2101      	movs	r1, #1
 8004600:	2002      	movs	r0, #2
 8004602:	f7ff fc19 	bl	8003e38 <LCD2_goto2>
  	  mcutemp = ((((3.3/4096)*adc_mcutemp) - 0.76)/(2.5/1000)) + 25;
 8004606:	4620      	mov	r0, r4
 8004608:	f7fb ff94 	bl	8000534 <__aeabi_ui2d>
 800460c:	a30c      	add	r3, pc, #48	; (adr r3, 8004640 <main+0x620>)
 800460e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004612:	f7fc f805 	bl	8000620 <__aeabi_dmul>
 8004616:	a30c      	add	r3, pc, #48	; (adr r3, 8004648 <main+0x628>)
 8004618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461c:	f7fb fe4c 	bl	80002b8 <__aeabi_dsub>
 8004620:	a30b      	add	r3, pc, #44	; (adr r3, 8004650 <main+0x630>)
 8004622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004626:	f7fc f925 	bl	8000874 <__aeabi_ddiv>
 800462a:	2200      	movs	r2, #0
 800462c:	4b20      	ldr	r3, [pc, #128]	; (80046b0 <main+0x690>)
 800462e:	f7fb fe45 	bl	80002bc <__adddf3>
 8004632:	f7fc faa5 	bl	8000b80 <__aeabi_d2f>
	  ftoa(mcutemp,buffer_mcutemp,2);
 8004636:	2102      	movs	r1, #2
 8004638:	e040      	b.n	80046bc <main+0x69c>
 800463a:	bf00      	nop
 800463c:	f3af 8000 	nop.w
 8004640:	66666666 	.word	0x66666666
 8004644:	3f4a6666 	.word	0x3f4a6666
 8004648:	851eb852 	.word	0x851eb852
 800464c:	3fe851eb 	.word	0x3fe851eb
 8004650:	47ae147b 	.word	0x47ae147b
 8004654:	3f647ae1 	.word	0x3f647ae1
 8004658:	40005800 	.word	0x40005800
 800465c:	00303d5b 	.word	0x00303d5b
 8004660:	200000bc 	.word	0x200000bc
 8004664:	40006000 	.word	0x40006000
 8004668:	2000032c 	.word	0x2000032c
 800466c:	40012200 	.word	0x40012200
 8004670:	0f000001 	.word	0x0f000001
 8004674:	20000414 	.word	0x20000414
 8004678:	40001000 	.word	0x40001000
 800467c:	20000494 	.word	0x20000494
 8004680:	40001400 	.word	0x40001400
 8004684:	40014400 	.word	0x40014400
 8004688:	20000148 	.word	0x20000148
 800468c:	40004800 	.word	0x40004800
 8004690:	40010000 	.word	0x40010000
 8004694:	20000090 	.word	0x20000090
 8004698:	20000454 	.word	0x20000454
 800469c:	08006cf0 	.word	0x08006cf0
 80046a0:	08006d04 	.word	0x08006d04
 80046a4:	08006d0a 	.word	0x08006d0a
 80046a8:	200002e4 	.word	0x200002e4
 80046ac:	08006d10 	.word	0x08006d10
 80046b0:	40390000 	.word	0x40390000
 80046b4:	200001b8 	.word	0x200001b8
 80046b8:	200004d4 	.word	0x200004d4
  	  mcutemp = ((((3.3/4096)*adc_mcutemp) - 0.76)/(2.5/1000)) + 25;
 80046bc:	ee00 0a10 	vmov	s0, r0
	  ftoa(mcutemp,buffer_mcutemp,2);
 80046c0:	a80a      	add	r0, sp, #40	; 0x28
 80046c2:	f7ff f9e9 	bl	8003a98 <ftoa>
	  LCD2_string2(buffer_mcutemp);
 80046c6:	a80a      	add	r0, sp, #40	; 0x28
 80046c8:	f7ff fc3c 	bl	8003f44 <LCD2_string2>
	  MPU_read_gyro(coordinate);
 80046cc:	a810      	add	r0, sp, #64	; 0x40
 80046ce:	f000 fa0f 	bl	8004af0 <MPU_read_gyro>
	  ftoa(coordinate[0],uartbuffer_x,4);
 80046d2:	2104      	movs	r1, #4
 80046d4:	a80d      	add	r0, sp, #52	; 0x34
 80046d6:	ed9d 0a10 	vldr	s0, [sp, #64]	; 0x40
 80046da:	f7ff f9dd 	bl	8003a98 <ftoa>
	  ftoa(coordinate[1],uartbuffer_y,4);
 80046de:	2104      	movs	r1, #4
 80046e0:	a813      	add	r0, sp, #76	; 0x4c
 80046e2:	ed9d 0a11 	vldr	s0, [sp, #68]	; 0x44
 80046e6:	f7ff f9d7 	bl	8003a98 <ftoa>
	  ftoa(coordinate[2],uartbuffer_z,4);
 80046ea:	ed9d 0a12 	vldr	s0, [sp, #72]	; 0x48
 80046ee:	2104      	movs	r1, #4
 80046f0:	a81b      	add	r0, sp, #108	; 0x6c
 80046f2:	f7ff f9d1 	bl	8003a98 <ftoa>
	  HAL_UART_Transmit(&huart3,"X coord.: ",sizeof("X coord.: "),1000);
 80046f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046fa:	220b      	movs	r2, #11
 80046fc:	4931      	ldr	r1, [pc, #196]	; (80047c4 <main+0x7a4>)
 80046fe:	4628      	mov	r0, r5
 8004700:	f7fe ff3b 	bl	800357a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart3,uartbuffer_x,sizeof(uartbuffer_x),1000);
 8004704:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004708:	220a      	movs	r2, #10
 800470a:	a90d      	add	r1, sp, #52	; 0x34
 800470c:	4628      	mov	r0, r5
 800470e:	f7fe ff34 	bl	800357a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart3,"\n\r",sizeof("\n\r"),1000);
 8004712:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004716:	2203      	movs	r2, #3
 8004718:	4631      	mov	r1, r6
 800471a:	4628      	mov	r0, r5
 800471c:	f7fe ff2d 	bl	800357a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart3,"Y coord.: ",sizeof("Y coord.: "),1000);
 8004720:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004724:	220b      	movs	r2, #11
 8004726:	4928      	ldr	r1, [pc, #160]	; (80047c8 <main+0x7a8>)
 8004728:	4628      	mov	r0, r5
 800472a:	f7fe ff26 	bl	800357a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart3,uartbuffer_y,sizeof(uartbuffer_x),1000);
 800472e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004732:	220a      	movs	r2, #10
 8004734:	a913      	add	r1, sp, #76	; 0x4c
 8004736:	4628      	mov	r0, r5
 8004738:	f7fe ff1f 	bl	800357a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart3,"\n\r",sizeof("\n\r"),1000);
 800473c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004740:	2203      	movs	r2, #3
 8004742:	4631      	mov	r1, r6
 8004744:	4628      	mov	r0, r5
 8004746:	f7fe ff18 	bl	800357a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart3,"Z coord.: ",sizeof("Z coord.: "),1000);
 800474a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800474e:	220b      	movs	r2, #11
 8004750:	491e      	ldr	r1, [pc, #120]	; (80047cc <main+0x7ac>)
 8004752:	4628      	mov	r0, r5
 8004754:	f7fe ff11 	bl	800357a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart3,uartbuffer_z,sizeof(uartbuffer_x),1000);
 8004758:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800475c:	220a      	movs	r2, #10
 800475e:	a91b      	add	r1, sp, #108	; 0x6c
 8004760:	4628      	mov	r0, r5
 8004762:	f7fe ff0a 	bl	800357a <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart3,"\n\r",sizeof("\n\r"),1000);
 8004766:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800476a:	2203      	movs	r2, #3
 800476c:	4631      	mov	r1, r6
 800476e:	4628      	mov	r0, r5
 8004770:	f7fe ff03 	bl	800357a <HAL_UART_Transmit>
	  uart_newrow();
 8004774:	f7ff f9d8 	bl	8003b28 <uart_newrow>
	  if(HAL_GPIO_ReadPin(sensor_barrier_GPIO_Port,sensor_barrier_Pin) == 0){
 8004778:	2101      	movs	r1, #1
 800477a:	4815      	ldr	r0, [pc, #84]	; (80047d0 <main+0x7b0>)
 800477c:	f7fd f978 	bl	8001a70 <HAL_GPIO_ReadPin>
		  LCD2_goto2(2,11);
 8004780:	210b      	movs	r1, #11
	  if(HAL_GPIO_ReadPin(sensor_barrier_GPIO_Port,sensor_barrier_Pin) == 0){
 8004782:	b9d0      	cbnz	r0, 80047ba <main+0x79a>
		  LCD2_goto2(2,11);
 8004784:	2002      	movs	r0, #2
 8004786:	f7ff fb57 	bl	8003e38 <LCD2_goto2>
		  LCD2_string2("megy");
 800478a:	4812      	ldr	r0, [pc, #72]	; (80047d4 <main+0x7b4>)
		  LCD2_string2("ment");
 800478c:	f7ff fbda 	bl	8003f44 <LCD2_string2>
	  HAL_Delay(500);
 8004790:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004794:	f7fc fc0e 	bl	8000fb4 <HAL_Delay>
	 __HAL_TIM_SetCompare(&htim13,TIM_CHANNEL_1,5);
 8004798:	f8d8 3000 	ldr.w	r3, [r8]
 800479c:	2205      	movs	r2, #5
	  HAL_Delay(1000);
 800479e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	 __HAL_TIM_SetCompare(&htim13,TIM_CHANNEL_1,5);
 80047a2:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_Delay(1000);
 80047a4:	f7fc fc06 	bl	8000fb4 <HAL_Delay>
	 __HAL_TIM_SetCompare(&htim13,TIM_CHANNEL_1,25);
 80047a8:	f8d8 3000 	ldr.w	r3, [r8]
 80047ac:	2219      	movs	r2, #25
	  HAL_Delay(1000);
 80047ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	 __HAL_TIM_SetCompare(&htim13,TIM_CHANNEL_1,25);
 80047b2:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_Delay(1000);
 80047b4:	f7fc fbfe 	bl	8000fb4 <HAL_Delay>
	  __HAL_TIM_SetCompare(&htim13,TIM_CHANNEL_1,5);
 80047b8:	e6f1      	b.n	800459e <main+0x57e>
		  LCD2_goto2(2,11);
 80047ba:	2002      	movs	r0, #2
 80047bc:	f7ff fb3c 	bl	8003e38 <LCD2_goto2>
		  LCD2_string2("ment");
 80047c0:	4805      	ldr	r0, [pc, #20]	; (80047d8 <main+0x7b8>)
 80047c2:	e7e3      	b.n	800478c <main+0x76c>
 80047c4:	08006d1b 	.word	0x08006d1b
 80047c8:	08006d26 	.word	0x08006d26
 80047cc:	08006d31 	.word	0x08006d31
 80047d0:	40021800 	.word	0x40021800
 80047d4:	08006d3c 	.word	0x08006d3c
 80047d8:	08006d41 	.word	0x08006d41

080047dc <HAL_TIM_PeriodElapsedCallback>:
}

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
	if(htim -> Instance == TIM2){
 80047dc:	6803      	ldr	r3, [r0, #0]
 80047de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80047e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047e6:	4604      	mov	r4, r0
	if(htim -> Instance == TIM2){
 80047e8:	d104      	bne.n	80047f4 <HAL_TIM_PeriodElapsedCallback+0x18>
		HAL_GPIO_TogglePin(LED_piros_GPIO_Port,LED_piros_Pin);
 80047ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80047ee:	488d      	ldr	r0, [pc, #564]	; (8004a24 <HAL_TIM_PeriodElapsedCallback+0x248>)
 80047f0:	f7fd f949 	bl	8001a86 <HAL_GPIO_TogglePin>
	}

	if(htim -> Instance == TIM6){
 80047f4:	6822      	ldr	r2, [r4, #0]
 80047f6:	4b8c      	ldr	r3, [pc, #560]	; (8004a28 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d12d      	bne.n	8004858 <HAL_TIM_PeriodElapsedCallback+0x7c>
		if(adcdata[2] <= 7000 && adcdata[2] >= 3000){
 80047fc:	4d8b      	ldr	r5, [pc, #556]	; (8004a2c <HAL_TIM_PeriodElapsedCallback+0x250>)
 80047fe:	68ab      	ldr	r3, [r5, #8]
 8004800:	f6a3 33b8 	subw	r3, r3, #3000	; 0xbb8
 8004804:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8004808:	d810      	bhi.n	800482c <HAL_TIM_PeriodElapsedCallback+0x50>
			flag_00 = 0;
			if(flag_00 == 0 && flag_01 == 0){
 800480a:	f8df a24c 	ldr.w	sl, [pc, #588]	; 8004a58 <HAL_TIM_PeriodElapsedCallback+0x27c>
			flag_00 = 0;
 800480e:	2600      	movs	r6, #0
 8004810:	4f87      	ldr	r7, [pc, #540]	; (8004a30 <HAL_TIM_PeriodElapsedCallback+0x254>)
			if(flag_00 == 0 && flag_01 == 0){
 8004812:	f89a 3000 	ldrb.w	r3, [sl]
			flag_00 = 0;
 8004816:	703e      	strb	r6, [r7, #0]
			if(flag_00 == 0 && flag_01 == 0){
 8004818:	2b00      	cmp	r3, #0
 800481a:	d168      	bne.n	80048ee <HAL_TIM_PeriodElapsedCallback+0x112>
					allit_00();
 800481c:	f000 f9ae 	bl	8004b7c <allit_00>
					allit_10();
 8004820:	f000 fa14 	bl	8004c4c <allit_10>
					flag_01 = 1;
 8004824:	2301      	movs	r3, #1
 8004826:	f88a 3000 	strb.w	r3, [sl]
			else
				if(flag_00 == 0 && flag_02 == 0){
					allit_01();
					allit_11();
					flag_02 = 1;
					flag_00 = 1;
 800482a:	703b      	strb	r3, [r7, #0]
							flag_01 = 0;
							flag_02 = 0;
							flag_03 = 0;
						}
		}
		if(adcdata[2] <= 1500){
 800482c:	68aa      	ldr	r2, [r5, #8]
 800482e:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8004832:	429a      	cmp	r2, r3
 8004834:	d810      	bhi.n	8004858 <HAL_TIM_PeriodElapsedCallback+0x7c>
			flag_00 = 0;
			if(flag_00 == 0 && flag_01 == 0){
 8004836:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8004a58 <HAL_TIM_PeriodElapsedCallback+0x27c>
			flag_00 = 0;
 800483a:	2500      	movs	r5, #0
 800483c:	4e7c      	ldr	r6, [pc, #496]	; (8004a30 <HAL_TIM_PeriodElapsedCallback+0x254>)
			if(flag_00 == 0 && flag_01 == 0){
 800483e:	f899 3000 	ldrb.w	r3, [r9]
			flag_00 = 0;
 8004842:	7035      	strb	r5, [r6, #0]
			if(flag_00 == 0 && flag_01 == 0){
 8004844:	2b00      	cmp	r3, #0
 8004846:	d177      	bne.n	8004938 <HAL_TIM_PeriodElapsedCallback+0x15c>
					allit_03();
 8004848:	f000 f9e6 	bl	8004c18 <allit_03>
					allit_13();
 800484c:	f000 fa52 	bl	8004cf4 <allit_13>
					flag_01 = 1;
 8004850:	2301      	movs	r3, #1
 8004852:	f889 3000 	strb.w	r3, [r9]
			else
				if(flag_00 == 0 && flag_02 == 0){
					allit_02();
					allit_12();
					flag_02 = 1;
					flag_00 = 1;
 8004856:	7033      	strb	r3, [r6, #0]
							flag_03 = 0;
						}
		}
	}

	if(htim -> Instance == TIM7){
 8004858:	6822      	ldr	r2, [r4, #0]
 800485a:	4b76      	ldr	r3, [pc, #472]	; (8004a34 <HAL_TIM_PeriodElapsedCallback+0x258>)
 800485c:	429a      	cmp	r2, r3
 800485e:	d12a      	bne.n	80048b6 <HAL_TIM_PeriodElapsedCallback+0xda>
		if(adcdata[3] <= 7000 && adcdata[3] >= 3000){
 8004860:	4d72      	ldr	r5, [pc, #456]	; (8004a2c <HAL_TIM_PeriodElapsedCallback+0x250>)
 8004862:	68eb      	ldr	r3, [r5, #12]
 8004864:	f6a3 33b8 	subw	r3, r3, #3000	; 0xbb8
 8004868:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800486c:	d80e      	bhi.n	800488c <HAL_TIM_PeriodElapsedCallback+0xb0>
			flag_10 = 0;
			if(flag_10 == 0 && flag_11 == 0){
 800486e:	f8df a1ec 	ldr.w	sl, [pc, #492]	; 8004a5c <HAL_TIM_PeriodElapsedCallback+0x280>
			flag_10 = 0;
 8004872:	2600      	movs	r6, #0
 8004874:	4f70      	ldr	r7, [pc, #448]	; (8004a38 <HAL_TIM_PeriodElapsedCallback+0x25c>)
			if(flag_10 == 0 && flag_11 == 0){
 8004876:	f89a 3000 	ldrb.w	r3, [sl]
			flag_10 = 0;
 800487a:	703e      	strb	r6, [r7, #0]
			if(flag_10 == 0 && flag_11 == 0){
 800487c:	2b00      	cmp	r3, #0
 800487e:	d17c      	bne.n	800497a <HAL_TIM_PeriodElapsedCallback+0x19e>
					allit_20();
 8004880:	f000 fa54 	bl	8004d2c <allit_20>
					flag_11 = 1;
 8004884:	2301      	movs	r3, #1
 8004886:	f88a 3000 	strb.w	r3, [sl]
			}
			else
				if(flag_10 == 0 && flag_12 == 0){
					allit_21();
					flag_12 = 1;
					flag_10 = 1;
 800488a:	703b      	strb	r3, [r7, #0]
							flag_11 = 0;
							flag_12 = 0;
							flag_13 = 0;
						}
		}
		if(adcdata[3] <= 1500){
 800488c:	68ea      	ldr	r2, [r5, #12]
 800488e:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8004892:	429a      	cmp	r2, r3
 8004894:	d80f      	bhi.n	80048b6 <HAL_TIM_PeriodElapsedCallback+0xda>
			flag_10 = 0;
			if(flag_10 == 0 && flag_11 == 0){
 8004896:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8004a5c <HAL_TIM_PeriodElapsedCallback+0x280>
			flag_10 = 0;
 800489a:	2500      	movs	r5, #0
 800489c:	4e66      	ldr	r6, [pc, #408]	; (8004a38 <HAL_TIM_PeriodElapsedCallback+0x25c>)
			if(flag_10 == 0 && flag_11 == 0){
 800489e:	f899 3000 	ldrb.w	r3, [r9]
			flag_10 = 0;
 80048a2:	7035      	strb	r5, [r6, #0]
			if(flag_10 == 0 && flag_11 == 0){
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f040 8087 	bne.w	80049b8 <HAL_TIM_PeriodElapsedCallback+0x1dc>
				allit_23();
 80048aa:	f000 fa99 	bl	8004de0 <allit_23>
				flag_11 = 1;
 80048ae:	2301      	movs	r3, #1
 80048b0:	f889 3000 	strb.w	r3, [r9]
			}
			else
				if(flag_10 == 0 && flag_12 == 0){
					allit_22();
					flag_12 = 1;
					flag_10 = 1;
 80048b4:	7033      	strb	r3, [r6, #0]
							flag_13 = 0;
						}
		}
	}

	if(htim -> Instance == TIM10){
 80048b6:	6822      	ldr	r2, [r4, #0]
 80048b8:	4b60      	ldr	r3, [pc, #384]	; (8004a3c <HAL_TIM_PeriodElapsedCallback+0x260>)
 80048ba:	429a      	cmp	r2, r3
 80048bc:	f040 80af 	bne.w	8004a1e <HAL_TIM_PeriodElapsedCallback+0x242>
		if(adcdata[0] <= 7000 && adcdata[0] >= 3000){
 80048c0:	4b5a      	ldr	r3, [pc, #360]	; (8004a2c <HAL_TIM_PeriodElapsedCallback+0x250>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f6a3 32b8 	subw	r2, r3, #3000	; 0xbb8
 80048c8:	f5b2 6f7a 	cmp.w	r2, #4000	; 0xfa0
 80048cc:	f200 80a2 	bhi.w	8004a14 <HAL_TIM_PeriodElapsedCallback+0x238>
			flag_20 = 0;
 80048d0:	4b5b      	ldr	r3, [pc, #364]	; (8004a40 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80048d2:	2200      	movs	r2, #0
 80048d4:	701a      	strb	r2, [r3, #0]
			if(flag_20 == 0 && flag_21 == 0){
 80048d6:	4b5b      	ldr	r3, [pc, #364]	; (8004a44 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	f040 8087 	bne.w	80049ee <HAL_TIM_PeriodElapsedCallback+0x212>
				//allit_10();
				flag_21 = 1;
 80048e0:	2301      	movs	r3, #1
 80048e2:	4a58      	ldr	r2, [pc, #352]	; (8004a44 <HAL_TIM_PeriodElapsedCallback+0x268>)
					flag_20 = 1;
				}
				else
					if(flag_20 == 0 && flag_23 == 0){
						//allit_12();
						flag_23 = 1;
 80048e4:	7013      	strb	r3, [r2, #0]
						flag_20 = 1;
 80048e6:	4a56      	ldr	r2, [pc, #344]	; (8004a40 <HAL_TIM_PeriodElapsedCallback+0x264>)
					else
						if(flag_20 == 0){
							//allit_13();
							flag_21 = 0;
							flag_22 = 0;
							flag_23 = 0;
 80048e8:	7013      	strb	r3, [r2, #0]
 80048ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if(flag_00 == 0 && flag_02 == 0){
 80048ee:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8004a60 <HAL_TIM_PeriodElapsedCallback+0x284>
 80048f2:	f899 3000 	ldrb.w	r3, [r9]
 80048f6:	b93b      	cbnz	r3, 8004908 <HAL_TIM_PeriodElapsedCallback+0x12c>
					allit_01();
 80048f8:	f000 f95a 	bl	8004bb0 <allit_01>
					allit_11();
 80048fc:	f000 f9c2 	bl	8004c84 <allit_11>
					flag_02 = 1;
 8004900:	2301      	movs	r3, #1
 8004902:	f889 3000 	strb.w	r3, [r9]
 8004906:	e790      	b.n	800482a <HAL_TIM_PeriodElapsedCallback+0x4e>
					if(flag_00 == 0 && flag_03 == 0){
 8004908:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8004a48 <HAL_TIM_PeriodElapsedCallback+0x26c>
 800490c:	f898 3000 	ldrb.w	r3, [r8]
 8004910:	b93b      	cbnz	r3, 8004922 <HAL_TIM_PeriodElapsedCallback+0x146>
						allit_02();
 8004912:	f000 f967 	bl	8004be4 <allit_02>
						allit_12();
 8004916:	f000 f9d1 	bl	8004cbc <allit_12>
						flag_03 = 1;
 800491a:	2301      	movs	r3, #1
 800491c:	f888 3000 	strb.w	r3, [r8]
 8004920:	e783      	b.n	800482a <HAL_TIM_PeriodElapsedCallback+0x4e>
							allit_03();
 8004922:	f000 f979 	bl	8004c18 <allit_03>
							allit_13();
 8004926:	f000 f9e5 	bl	8004cf4 <allit_13>
							flag_01 = 0;
 800492a:	f88a 6000 	strb.w	r6, [sl]
							flag_02 = 0;
 800492e:	f889 6000 	strb.w	r6, [r9]
							flag_03 = 0;
 8004932:	f888 6000 	strb.w	r6, [r8]
 8004936:	e779      	b.n	800482c <HAL_TIM_PeriodElapsedCallback+0x50>
				if(flag_00 == 0 && flag_02 == 0){
 8004938:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8004a60 <HAL_TIM_PeriodElapsedCallback+0x284>
 800493c:	f898 3000 	ldrb.w	r3, [r8]
 8004940:	b93b      	cbnz	r3, 8004952 <HAL_TIM_PeriodElapsedCallback+0x176>
					allit_02();
 8004942:	f000 f94f 	bl	8004be4 <allit_02>
					allit_12();
 8004946:	f000 f9b9 	bl	8004cbc <allit_12>
					flag_02 = 1;
 800494a:	2301      	movs	r3, #1
 800494c:	f888 3000 	strb.w	r3, [r8]
 8004950:	e781      	b.n	8004856 <HAL_TIM_PeriodElapsedCallback+0x7a>
					if(flag_00 == 0 && flag_03 == 0){
 8004952:	4f3d      	ldr	r7, [pc, #244]	; (8004a48 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8004954:	783b      	ldrb	r3, [r7, #0]
 8004956:	b933      	cbnz	r3, 8004966 <HAL_TIM_PeriodElapsedCallback+0x18a>
						allit_01();
 8004958:	f000 f92a 	bl	8004bb0 <allit_01>
						allit_11();
 800495c:	f000 f992 	bl	8004c84 <allit_11>
						flag_03 = 1;
 8004960:	2301      	movs	r3, #1
 8004962:	703b      	strb	r3, [r7, #0]
 8004964:	e777      	b.n	8004856 <HAL_TIM_PeriodElapsedCallback+0x7a>
							allit_00();
 8004966:	f000 f909 	bl	8004b7c <allit_00>
							allit_10();
 800496a:	f000 f96f 	bl	8004c4c <allit_10>
							flag_01 = 0;
 800496e:	f889 5000 	strb.w	r5, [r9]
							flag_02 = 0;
 8004972:	f888 5000 	strb.w	r5, [r8]
							flag_03 = 0;
 8004976:	703d      	strb	r5, [r7, #0]
 8004978:	e76e      	b.n	8004858 <HAL_TIM_PeriodElapsedCallback+0x7c>
				if(flag_10 == 0 && flag_12 == 0){
 800497a:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 8004a64 <HAL_TIM_PeriodElapsedCallback+0x288>
 800497e:	f899 3000 	ldrb.w	r3, [r9]
 8004982:	b92b      	cbnz	r3, 8004990 <HAL_TIM_PeriodElapsedCallback+0x1b4>
					allit_21();
 8004984:	f000 f9f0 	bl	8004d68 <allit_21>
					flag_12 = 1;
 8004988:	2301      	movs	r3, #1
 800498a:	f889 3000 	strb.w	r3, [r9]
 800498e:	e77c      	b.n	800488a <HAL_TIM_PeriodElapsedCallback+0xae>
					if(flag_10 == 0 && flag_13 == 0){
 8004990:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8004a4c <HAL_TIM_PeriodElapsedCallback+0x270>
 8004994:	f898 3000 	ldrb.w	r3, [r8]
 8004998:	b92b      	cbnz	r3, 80049a6 <HAL_TIM_PeriodElapsedCallback+0x1ca>
						allit_22();
 800499a:	f000 fa03 	bl	8004da4 <allit_22>
						flag_13 = 1;
 800499e:	2301      	movs	r3, #1
 80049a0:	f888 3000 	strb.w	r3, [r8]
 80049a4:	e771      	b.n	800488a <HAL_TIM_PeriodElapsedCallback+0xae>
							allit_23();
 80049a6:	f000 fa1b 	bl	8004de0 <allit_23>
							flag_11 = 0;
 80049aa:	f88a 6000 	strb.w	r6, [sl]
							flag_12 = 0;
 80049ae:	f889 6000 	strb.w	r6, [r9]
							flag_13 = 0;
 80049b2:	f888 6000 	strb.w	r6, [r8]
 80049b6:	e769      	b.n	800488c <HAL_TIM_PeriodElapsedCallback+0xb0>
				if(flag_10 == 0 && flag_12 == 0){
 80049b8:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8004a64 <HAL_TIM_PeriodElapsedCallback+0x288>
 80049bc:	f898 3000 	ldrb.w	r3, [r8]
 80049c0:	b92b      	cbnz	r3, 80049ce <HAL_TIM_PeriodElapsedCallback+0x1f2>
					allit_22();
 80049c2:	f000 f9ef 	bl	8004da4 <allit_22>
					flag_12 = 1;
 80049c6:	2301      	movs	r3, #1
 80049c8:	f888 3000 	strb.w	r3, [r8]
 80049cc:	e772      	b.n	80048b4 <HAL_TIM_PeriodElapsedCallback+0xd8>
					if(flag_10 == 0 && flag_13 == 0){
 80049ce:	4f1f      	ldr	r7, [pc, #124]	; (8004a4c <HAL_TIM_PeriodElapsedCallback+0x270>)
 80049d0:	783b      	ldrb	r3, [r7, #0]
 80049d2:	b923      	cbnz	r3, 80049de <HAL_TIM_PeriodElapsedCallback+0x202>
						allit_21();
 80049d4:	f000 f9c8 	bl	8004d68 <allit_21>
						flag_13 = 1;
 80049d8:	2301      	movs	r3, #1
 80049da:	703b      	strb	r3, [r7, #0]
 80049dc:	e76a      	b.n	80048b4 <HAL_TIM_PeriodElapsedCallback+0xd8>
							allit_20();
 80049de:	f000 f9a5 	bl	8004d2c <allit_20>
							flag_11 = 0;
 80049e2:	f889 5000 	strb.w	r5, [r9]
							flag_12 = 0;
 80049e6:	f888 5000 	strb.w	r5, [r8]
							flag_13 = 0;
 80049ea:	703d      	strb	r5, [r7, #0]
 80049ec:	e763      	b.n	80048b6 <HAL_TIM_PeriodElapsedCallback+0xda>
				if(flag_20 == 0 && flag_22 == 0){
 80049ee:	4b18      	ldr	r3, [pc, #96]	; (8004a50 <HAL_TIM_PeriodElapsedCallback+0x274>)
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	b913      	cbnz	r3, 80049fa <HAL_TIM_PeriodElapsedCallback+0x21e>
					flag_22 = 1;
 80049f4:	2301      	movs	r3, #1
 80049f6:	4a16      	ldr	r2, [pc, #88]	; (8004a50 <HAL_TIM_PeriodElapsedCallback+0x274>)
 80049f8:	e774      	b.n	80048e4 <HAL_TIM_PeriodElapsedCallback+0x108>
					if(flag_20 == 0 && flag_23 == 0){
 80049fa:	4b16      	ldr	r3, [pc, #88]	; (8004a54 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80049fc:	781b      	ldrb	r3, [r3, #0]
 80049fe:	b913      	cbnz	r3, 8004a06 <HAL_TIM_PeriodElapsedCallback+0x22a>
						flag_23 = 1;
 8004a00:	2301      	movs	r3, #1
 8004a02:	4a14      	ldr	r2, [pc, #80]	; (8004a54 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8004a04:	e76e      	b.n	80048e4 <HAL_TIM_PeriodElapsedCallback+0x108>
							flag_21 = 0;
 8004a06:	2300      	movs	r3, #0
 8004a08:	4a0e      	ldr	r2, [pc, #56]	; (8004a44 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8004a0a:	7013      	strb	r3, [r2, #0]
							flag_22 = 0;
 8004a0c:	4a10      	ldr	r2, [pc, #64]	; (8004a50 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8004a0e:	7013      	strb	r3, [r2, #0]
							flag_23 = 0;
 8004a10:	4a10      	ldr	r2, [pc, #64]	; (8004a54 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8004a12:	e769      	b.n	80048e8 <HAL_TIM_PeriodElapsedCallback+0x10c>
						}
		}
		if(adcdata[0] <= 1500){
 8004a14:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	f67f af59 	bls.w	80048d0 <HAL_TIM_PeriodElapsedCallback+0xf4>
 8004a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a22:	bf00      	nop
 8004a24:	40020400 	.word	0x40020400
 8004a28:	40001000 	.word	0x40001000
 8004a2c:	20000090 	.word	0x20000090
 8004a30:	200000a0 	.word	0x200000a0
 8004a34:	40001400 	.word	0x40001400
 8004a38:	200000a4 	.word	0x200000a4
 8004a3c:	40014400 	.word	0x40014400
 8004a40:	200000a8 	.word	0x200000a8
 8004a44:	200000a9 	.word	0x200000a9
 8004a48:	200000a3 	.word	0x200000a3
 8004a4c:	200000a7 	.word	0x200000a7
 8004a50:	200000aa 	.word	0x200000aa
 8004a54:	200000ab 	.word	0x200000ab
 8004a58:	200000a1 	.word	0x200000a1
 8004a5c:	200000a5 	.word	0x200000a5
 8004a60:	200000a2 	.word	0x200000a2
 8004a64:	200000a6 	.word	0x200000a6

08004a68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004a68:	4770      	bx	lr
	...

08004a6c <MPU6050_init>:
 *      Author: borsa
 */

#include "mpu6050_i2c.h"

void MPU6050_init(){
 8004a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a6e:	b087      	sub	sp, #28
	uint8_t check = 0, Data = 0x00;

	HAL_I2C_Mem_Read(&hi2c2,MPU6050_addr,Who_am_i,1,&check,1,1000);
 8004a70:	2401      	movs	r4, #1
 8004a72:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
	uint8_t check = 0, Data = 0x00;
 8004a76:	2700      	movs	r7, #0
	HAL_I2C_Mem_Read(&hi2c2,MPU6050_addr,Who_am_i,1,&check,1,1000);
 8004a78:	f10d 0316 	add.w	r3, sp, #22
 8004a7c:	9401      	str	r4, [sp, #4]
 8004a7e:	9502      	str	r5, [sp, #8]
 8004a80:	2275      	movs	r2, #117	; 0x75
 8004a82:	9300      	str	r3, [sp, #0]
 8004a84:	21d0      	movs	r1, #208	; 0xd0
 8004a86:	4623      	mov	r3, r4
 8004a88:	4817      	ldr	r0, [pc, #92]	; (8004ae8 <MPU6050_init+0x7c>)
	uint8_t check = 0, Data = 0x00;
 8004a8a:	f88d 7016 	strb.w	r7, [sp, #22]
 8004a8e:	f88d 7017 	strb.w	r7, [sp, #23]
	HAL_I2C_Mem_Read(&hi2c2,MPU6050_addr,Who_am_i,1,&check,1,1000);
 8004a92:	f7fd fa59 	bl	8001f48 <HAL_I2C_Mem_Read>
	if(check == Sensorworking){
 8004a96:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8004a9a:	2b68      	cmp	r3, #104	; 0x68
 8004a9c:	d121      	bne.n	8004ae2 <MPU6050_init+0x76>
		HAL_I2C_Mem_Write(&hi2c2,MPU6050_addr,Pwr_managment_1_reg,1,&Data,1,1000);
 8004a9e:	f10d 0617 	add.w	r6, sp, #23
 8004aa2:	4623      	mov	r3, r4
 8004aa4:	226b      	movs	r2, #107	; 0x6b
 8004aa6:	21d0      	movs	r1, #208	; 0xd0
 8004aa8:	9502      	str	r5, [sp, #8]
 8004aaa:	9401      	str	r4, [sp, #4]
 8004aac:	9600      	str	r6, [sp, #0]
 8004aae:	480e      	ldr	r0, [pc, #56]	; (8004ae8 <MPU6050_init+0x7c>)
 8004ab0:	f7fd f992 	bl	8001dd8 <HAL_I2C_Mem_Write>

		Data = 0x07;
 8004ab4:	2307      	movs	r3, #7
		HAL_I2C_Mem_Write(&hi2c2,MPU6050_addr,SMPLRT_DIV_reg,1,&Data,1,1000);
 8004ab6:	2219      	movs	r2, #25
 8004ab8:	21d0      	movs	r1, #208	; 0xd0
		Data = 0x07;
 8004aba:	f88d 3017 	strb.w	r3, [sp, #23]
		HAL_I2C_Mem_Write(&hi2c2,MPU6050_addr,SMPLRT_DIV_reg,1,&Data,1,1000);
 8004abe:	4623      	mov	r3, r4
 8004ac0:	9502      	str	r5, [sp, #8]
 8004ac2:	9401      	str	r4, [sp, #4]
 8004ac4:	9600      	str	r6, [sp, #0]
 8004ac6:	4808      	ldr	r0, [pc, #32]	; (8004ae8 <MPU6050_init+0x7c>)
 8004ac8:	f7fd f986 	bl	8001dd8 <HAL_I2C_Mem_Write>

		Data = 0x00;
		HAL_I2C_Mem_Write(&hi2c2,MPU6050_addr,Gyro_config_reg,1,&Data,1,1000);
 8004acc:	9502      	str	r5, [sp, #8]
 8004ace:	9401      	str	r4, [sp, #4]
 8004ad0:	4623      	mov	r3, r4
 8004ad2:	9600      	str	r6, [sp, #0]
 8004ad4:	221b      	movs	r2, #27
 8004ad6:	21d0      	movs	r1, #208	; 0xd0
 8004ad8:	4803      	ldr	r0, [pc, #12]	; (8004ae8 <MPU6050_init+0x7c>)
		Data = 0x00;
 8004ada:	f88d 7017 	strb.w	r7, [sp, #23]
		HAL_I2C_Mem_Write(&hi2c2,MPU6050_addr,Gyro_config_reg,1,&Data,1,1000);
 8004ade:	f7fd f97b 	bl	8001dd8 <HAL_I2C_Mem_Write>
	}
}
 8004ae2:	b007      	add	sp, #28
 8004ae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	200001f8 	.word	0x200001f8
 8004aec:	00000000 	.word	0x00000000

08004af0 <MPU_read_gyro>:

void MPU_read_gyro(float *array){
 8004af0:	b570      	push	{r4, r5, r6, lr}
	uint8_t gyrodata[6];
	int returndata[3];

	HAL_I2C_Mem_Read(&hi2c2,MPU6050_addr,Gyro_xout_h_reg,1,gyrodata,6,1000);
 8004af2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
void MPU_read_gyro(float *array){
 8004af6:	b086      	sub	sp, #24
 8004af8:	4606      	mov	r6, r0
	HAL_I2C_Mem_Read(&hi2c2,MPU6050_addr,Gyro_xout_h_reg,1,gyrodata,6,1000);
 8004afa:	2243      	movs	r2, #67	; 0x43
 8004afc:	9302      	str	r3, [sp, #8]
 8004afe:	2306      	movs	r3, #6
 8004b00:	21d0      	movs	r1, #208	; 0xd0
 8004b02:	481d      	ldr	r0, [pc, #116]	; (8004b78 <MPU_read_gyro+0x88>)
 8004b04:	9301      	str	r3, [sp, #4]
 8004b06:	ab04      	add	r3, sp, #16
 8004b08:	9300      	str	r3, [sp, #0]
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	f7fd fa1c 	bl	8001f48 <HAL_I2C_Mem_Read>

	returndata[0] = (int)(gyrodata[0] << 8 | gyrodata[1]);
	returndata[1] = (int)(gyrodata[2] << 8 | gyrodata[3]);
	returndata[2] = (int)(gyrodata[4] << 8 | gyrodata[5]);

	array[0] = returndata[0]/131.0;
 8004b10:	f8bd 0010 	ldrh.w	r0, [sp, #16]
 8004b14:	f8bd 5012 	ldrh.w	r5, [sp, #18]
 8004b18:	ba40      	rev16	r0, r0
 8004b1a:	f8bd 4014 	ldrh.w	r4, [sp, #20]
 8004b1e:	ba6d      	rev16	r5, r5
 8004b20:	b280      	uxth	r0, r0
 8004b22:	ba64      	rev16	r4, r4
 8004b24:	f7fb fd16 	bl	8000554 <__aeabi_i2d>
 8004b28:	b2ad      	uxth	r5, r5
 8004b2a:	b2a4      	uxth	r4, r4
 8004b2c:	a310      	add	r3, pc, #64	; (adr r3, 8004b70 <MPU_read_gyro+0x80>)
 8004b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b32:	f7fb fe9f 	bl	8000874 <__aeabi_ddiv>
 8004b36:	f7fc f823 	bl	8000b80 <__aeabi_d2f>
 8004b3a:	6030      	str	r0, [r6, #0]
	array[1] = returndata[1]/131.0;
 8004b3c:	4628      	mov	r0, r5
 8004b3e:	f7fb fd09 	bl	8000554 <__aeabi_i2d>
 8004b42:	a30b      	add	r3, pc, #44	; (adr r3, 8004b70 <MPU_read_gyro+0x80>)
 8004b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b48:	f7fb fe94 	bl	8000874 <__aeabi_ddiv>
 8004b4c:	f7fc f818 	bl	8000b80 <__aeabi_d2f>
 8004b50:	6070      	str	r0, [r6, #4]
	array[2] = returndata[2]/131.0;
 8004b52:	4620      	mov	r0, r4
 8004b54:	f7fb fcfe 	bl	8000554 <__aeabi_i2d>
 8004b58:	a305      	add	r3, pc, #20	; (adr r3, 8004b70 <MPU_read_gyro+0x80>)
 8004b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b5e:	f7fb fe89 	bl	8000874 <__aeabi_ddiv>
 8004b62:	f7fc f80d 	bl	8000b80 <__aeabi_d2f>
 8004b66:	60b0      	str	r0, [r6, #8]
}
 8004b68:	b006      	add	sp, #24
 8004b6a:	bd70      	pop	{r4, r5, r6, pc}
 8004b6c:	f3af 8000 	nop.w
 8004b70:	00000000 	.word	0x00000000
 8004b74:	40606000 	.word	0x40606000
 8004b78:	200001f8 	.word	0x200001f8

08004b7c <allit_00>:
 */

#include "stepper.h"

//				0-as motor
void allit_00(){
 8004b7c:	b510      	push	{r4, lr}
	  HAL_GPIO_WritePin(Stepper_00_GPIO_Port, Stepper_00_Pin,1);
 8004b7e:	4c0b      	ldr	r4, [pc, #44]	; (8004bac <allit_00+0x30>)
 8004b80:	2201      	movs	r2, #1
 8004b82:	2180      	movs	r1, #128	; 0x80
 8004b84:	4620      	mov	r0, r4
 8004b86:	f7fc ff79 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_01_GPIO_Port, Stepper_01_Pin,0);
 8004b8a:	4620      	mov	r0, r4
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	2140      	movs	r1, #64	; 0x40
 8004b90:	f7fc ff74 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_02_GPIO_Port, Stepper_02_Pin,0);
 8004b94:	4620      	mov	r0, r4
 8004b96:	2200      	movs	r2, #0
 8004b98:	2120      	movs	r1, #32
 8004b9a:	f7fc ff6f 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_03_GPIO_Port, Stepper_03_Pin,0);
 8004b9e:	4620      	mov	r0, r4
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	2110      	movs	r1, #16
}
 8004ba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_GPIO_WritePin(Stepper_03_GPIO_Port, Stepper_03_Pin,0);
 8004ba8:	f7fc bf68 	b.w	8001a7c <HAL_GPIO_WritePin>
 8004bac:	40020c00 	.word	0x40020c00

08004bb0 <allit_01>:

void allit_01(){
 8004bb0:	b510      	push	{r4, lr}
	  HAL_GPIO_WritePin(Stepper_00_GPIO_Port, Stepper_00_Pin,0);
 8004bb2:	4c0b      	ldr	r4, [pc, #44]	; (8004be0 <allit_01+0x30>)
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	2180      	movs	r1, #128	; 0x80
 8004bb8:	4620      	mov	r0, r4
 8004bba:	f7fc ff5f 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_01_GPIO_Port, Stepper_01_Pin,1);
 8004bbe:	4620      	mov	r0, r4
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	2140      	movs	r1, #64	; 0x40
 8004bc4:	f7fc ff5a 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_02_GPIO_Port, Stepper_02_Pin,0);
 8004bc8:	4620      	mov	r0, r4
 8004bca:	2200      	movs	r2, #0
 8004bcc:	2120      	movs	r1, #32
 8004bce:	f7fc ff55 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_03_GPIO_Port, Stepper_03_Pin,0);
 8004bd2:	4620      	mov	r0, r4
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	2110      	movs	r1, #16
}
 8004bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_GPIO_WritePin(Stepper_03_GPIO_Port, Stepper_03_Pin,0);
 8004bdc:	f7fc bf4e 	b.w	8001a7c <HAL_GPIO_WritePin>
 8004be0:	40020c00 	.word	0x40020c00

08004be4 <allit_02>:

void allit_02(){
 8004be4:	b510      	push	{r4, lr}
	  HAL_GPIO_WritePin(Stepper_00_GPIO_Port, Stepper_00_Pin,0);
 8004be6:	4c0b      	ldr	r4, [pc, #44]	; (8004c14 <allit_02+0x30>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	2180      	movs	r1, #128	; 0x80
 8004bec:	4620      	mov	r0, r4
 8004bee:	f7fc ff45 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_01_GPIO_Port, Stepper_01_Pin,0);
 8004bf2:	4620      	mov	r0, r4
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	2140      	movs	r1, #64	; 0x40
 8004bf8:	f7fc ff40 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_02_GPIO_Port, Stepper_02_Pin,1);
 8004bfc:	4620      	mov	r0, r4
 8004bfe:	2201      	movs	r2, #1
 8004c00:	2120      	movs	r1, #32
 8004c02:	f7fc ff3b 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_03_GPIO_Port, Stepper_03_Pin,0);
 8004c06:	4620      	mov	r0, r4
 8004c08:	2200      	movs	r2, #0
 8004c0a:	2110      	movs	r1, #16
}
 8004c0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_GPIO_WritePin(Stepper_03_GPIO_Port, Stepper_03_Pin,0);
 8004c10:	f7fc bf34 	b.w	8001a7c <HAL_GPIO_WritePin>
 8004c14:	40020c00 	.word	0x40020c00

08004c18 <allit_03>:

void allit_03(){
 8004c18:	b510      	push	{r4, lr}
	  HAL_GPIO_WritePin(Stepper_00_GPIO_Port, Stepper_00_Pin,0);
 8004c1a:	4c0b      	ldr	r4, [pc, #44]	; (8004c48 <allit_03+0x30>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	2180      	movs	r1, #128	; 0x80
 8004c20:	4620      	mov	r0, r4
 8004c22:	f7fc ff2b 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_01_GPIO_Port, Stepper_01_Pin,0);
 8004c26:	4620      	mov	r0, r4
 8004c28:	2200      	movs	r2, #0
 8004c2a:	2140      	movs	r1, #64	; 0x40
 8004c2c:	f7fc ff26 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_02_GPIO_Port, Stepper_02_Pin,0);
 8004c30:	4620      	mov	r0, r4
 8004c32:	2200      	movs	r2, #0
 8004c34:	2120      	movs	r1, #32
 8004c36:	f7fc ff21 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_03_GPIO_Port, Stepper_03_Pin,1);
 8004c3a:	4620      	mov	r0, r4
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	2110      	movs	r1, #16
}
 8004c40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_GPIO_WritePin(Stepper_03_GPIO_Port, Stepper_03_Pin,1);
 8004c44:	f7fc bf1a 	b.w	8001a7c <HAL_GPIO_WritePin>
 8004c48:	40020c00 	.word	0x40020c00

08004c4c <allit_10>:

//				1-es motor

void allit_10(){
 8004c4c:	b510      	push	{r4, lr}
	  HAL_GPIO_WritePin(Stepper_10_GPIO_Port, Stepper_10_Pin,1);
 8004c4e:	4c0b      	ldr	r4, [pc, #44]	; (8004c7c <allit_10+0x30>)
 8004c50:	2201      	movs	r2, #1
 8004c52:	2120      	movs	r1, #32
 8004c54:	4620      	mov	r0, r4
 8004c56:	f7fc ff11 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_11_GPIO_Port, Stepper_11_Pin,0);
 8004c5a:	4620      	mov	r0, r4
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	2108      	movs	r1, #8
 8004c60:	f7fc ff0c 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_12_GPIO_Port, Stepper_12_Pin,0);
 8004c64:	2200      	movs	r2, #0
 8004c66:	2110      	movs	r1, #16
 8004c68:	4805      	ldr	r0, [pc, #20]	; (8004c80 <allit_10+0x34>)
 8004c6a:	f7fc ff07 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_13_GPIO_Port, Stepper_13_Pin,0);
 8004c6e:	4620      	mov	r0, r4
 8004c70:	2200      	movs	r2, #0
 8004c72:	2110      	movs	r1, #16
}
 8004c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_GPIO_WritePin(Stepper_13_GPIO_Port, Stepper_13_Pin,0);
 8004c78:	f7fc bf00 	b.w	8001a7c <HAL_GPIO_WritePin>
 8004c7c:	40020400 	.word	0x40020400
 8004c80:	40020000 	.word	0x40020000

08004c84 <allit_11>:

void allit_11(){
 8004c84:	b510      	push	{r4, lr}
	  HAL_GPIO_WritePin(Stepper_10_GPIO_Port, Stepper_10_Pin,0);
 8004c86:	4c0b      	ldr	r4, [pc, #44]	; (8004cb4 <allit_11+0x30>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	2120      	movs	r1, #32
 8004c8c:	4620      	mov	r0, r4
 8004c8e:	f7fc fef5 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_11_GPIO_Port, Stepper_11_Pin,1);
 8004c92:	4620      	mov	r0, r4
 8004c94:	2201      	movs	r2, #1
 8004c96:	2108      	movs	r1, #8
 8004c98:	f7fc fef0 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_12_GPIO_Port, Stepper_12_Pin,0);
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	2110      	movs	r1, #16
 8004ca0:	4805      	ldr	r0, [pc, #20]	; (8004cb8 <allit_11+0x34>)
 8004ca2:	f7fc feeb 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_13_GPIO_Port, Stepper_13_Pin,0);
 8004ca6:	4620      	mov	r0, r4
 8004ca8:	2200      	movs	r2, #0
 8004caa:	2110      	movs	r1, #16
}
 8004cac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_GPIO_WritePin(Stepper_13_GPIO_Port, Stepper_13_Pin,0);
 8004cb0:	f7fc bee4 	b.w	8001a7c <HAL_GPIO_WritePin>
 8004cb4:	40020400 	.word	0x40020400
 8004cb8:	40020000 	.word	0x40020000

08004cbc <allit_12>:

void allit_12(){
 8004cbc:	b510      	push	{r4, lr}
	  HAL_GPIO_WritePin(Stepper_10_GPIO_Port, Stepper_10_Pin,0);
 8004cbe:	4c0b      	ldr	r4, [pc, #44]	; (8004cec <allit_12+0x30>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	2120      	movs	r1, #32
 8004cc4:	4620      	mov	r0, r4
 8004cc6:	f7fc fed9 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_11_GPIO_Port, Stepper_11_Pin,0);
 8004cca:	4620      	mov	r0, r4
 8004ccc:	2200      	movs	r2, #0
 8004cce:	2108      	movs	r1, #8
 8004cd0:	f7fc fed4 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_12_GPIO_Port, Stepper_12_Pin,1);
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	2110      	movs	r1, #16
 8004cd8:	4805      	ldr	r0, [pc, #20]	; (8004cf0 <allit_12+0x34>)
 8004cda:	f7fc fecf 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_13_GPIO_Port, Stepper_13_Pin,0);
 8004cde:	4620      	mov	r0, r4
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	2110      	movs	r1, #16
}
 8004ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_GPIO_WritePin(Stepper_13_GPIO_Port, Stepper_13_Pin,0);
 8004ce8:	f7fc bec8 	b.w	8001a7c <HAL_GPIO_WritePin>
 8004cec:	40020400 	.word	0x40020400
 8004cf0:	40020000 	.word	0x40020000

08004cf4 <allit_13>:

void allit_13(){
 8004cf4:	b510      	push	{r4, lr}
	  HAL_GPIO_WritePin(Stepper_10_GPIO_Port, Stepper_10_Pin,0);
 8004cf6:	4c0b      	ldr	r4, [pc, #44]	; (8004d24 <allit_13+0x30>)
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	2120      	movs	r1, #32
 8004cfc:	4620      	mov	r0, r4
 8004cfe:	f7fc febd 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_11_GPIO_Port, Stepper_11_Pin,0);
 8004d02:	4620      	mov	r0, r4
 8004d04:	2200      	movs	r2, #0
 8004d06:	2108      	movs	r1, #8
 8004d08:	f7fc feb8 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_12_GPIO_Port, Stepper_12_Pin,0);
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	2110      	movs	r1, #16
 8004d10:	4805      	ldr	r0, [pc, #20]	; (8004d28 <allit_13+0x34>)
 8004d12:	f7fc feb3 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_13_GPIO_Port, Stepper_13_Pin,1);
 8004d16:	4620      	mov	r0, r4
 8004d18:	2201      	movs	r2, #1
 8004d1a:	2110      	movs	r1, #16
}
 8004d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_GPIO_WritePin(Stepper_13_GPIO_Port, Stepper_13_Pin,1);
 8004d20:	f7fc beac 	b.w	8001a7c <HAL_GPIO_WritePin>
 8004d24:	40020400 	.word	0x40020400
 8004d28:	40020000 	.word	0x40020000

08004d2c <allit_20>:

//				2-es motor
void allit_20(){
 8004d2c:	b510      	push	{r4, lr}
	  HAL_GPIO_WritePin(Stepper_20_GPIO_Port, Stepper_20_Pin,1);
 8004d2e:	4c0d      	ldr	r4, [pc, #52]	; (8004d64 <allit_20+0x38>)
 8004d30:	2201      	movs	r2, #1
 8004d32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d36:	4620      	mov	r0, r4
 8004d38:	f7fc fea0 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_21_GPIO_Port, Stepper_21_Pin,0);
 8004d3c:	4620      	mov	r0, r4
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d44:	f7fc fe9a 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_22_GPIO_Port, Stepper_22_Pin,0);
 8004d48:	4620      	mov	r0, r4
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d50:	f7fc fe94 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_23_GPIO_Port, Stepper_23_Pin,0);
 8004d54:	4620      	mov	r0, r4
 8004d56:	2200      	movs	r2, #0
 8004d58:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8004d5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_GPIO_WritePin(Stepper_23_GPIO_Port, Stepper_23_Pin,0);
 8004d60:	f7fc be8c 	b.w	8001a7c <HAL_GPIO_WritePin>
 8004d64:	40020800 	.word	0x40020800

08004d68 <allit_21>:

void allit_21(){
 8004d68:	b510      	push	{r4, lr}
	  HAL_GPIO_WritePin(Stepper_20_GPIO_Port, Stepper_20_Pin,0);
 8004d6a:	4c0d      	ldr	r4, [pc, #52]	; (8004da0 <allit_21+0x38>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d72:	4620      	mov	r0, r4
 8004d74:	f7fc fe82 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_21_GPIO_Port, Stepper_21_Pin,1);
 8004d78:	4620      	mov	r0, r4
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d80:	f7fc fe7c 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_22_GPIO_Port, Stepper_22_Pin,0);
 8004d84:	4620      	mov	r0, r4
 8004d86:	2200      	movs	r2, #0
 8004d88:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004d8c:	f7fc fe76 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_23_GPIO_Port, Stepper_23_Pin,0);
 8004d90:	4620      	mov	r0, r4
 8004d92:	2200      	movs	r2, #0
 8004d94:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8004d98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_GPIO_WritePin(Stepper_23_GPIO_Port, Stepper_23_Pin,0);
 8004d9c:	f7fc be6e 	b.w	8001a7c <HAL_GPIO_WritePin>
 8004da0:	40020800 	.word	0x40020800

08004da4 <allit_22>:

void allit_22(){
 8004da4:	b510      	push	{r4, lr}
	  HAL_GPIO_WritePin(Stepper_20_GPIO_Port, Stepper_20_Pin,0);
 8004da6:	4c0d      	ldr	r4, [pc, #52]	; (8004ddc <allit_22+0x38>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004dae:	4620      	mov	r0, r4
 8004db0:	f7fc fe64 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_21_GPIO_Port, Stepper_21_Pin,0);
 8004db4:	4620      	mov	r0, r4
 8004db6:	2200      	movs	r2, #0
 8004db8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004dbc:	f7fc fe5e 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_22_GPIO_Port, Stepper_22_Pin,1);
 8004dc0:	4620      	mov	r0, r4
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004dc8:	f7fc fe58 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_23_GPIO_Port, Stepper_23_Pin,0);
 8004dcc:	4620      	mov	r0, r4
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8004dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_GPIO_WritePin(Stepper_23_GPIO_Port, Stepper_23_Pin,0);
 8004dd8:	f7fc be50 	b.w	8001a7c <HAL_GPIO_WritePin>
 8004ddc:	40020800 	.word	0x40020800

08004de0 <allit_23>:

void allit_23(){
 8004de0:	b510      	push	{r4, lr}
	  HAL_GPIO_WritePin(Stepper_20_GPIO_Port, Stepper_20_Pin,0);
 8004de2:	4c0d      	ldr	r4, [pc, #52]	; (8004e18 <allit_23+0x38>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004dea:	4620      	mov	r0, r4
 8004dec:	f7fc fe46 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_21_GPIO_Port, Stepper_21_Pin,0);
 8004df0:	4620      	mov	r0, r4
 8004df2:	2200      	movs	r2, #0
 8004df4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004df8:	f7fc fe40 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_22_GPIO_Port, Stepper_22_Pin,0);
 8004dfc:	4620      	mov	r0, r4
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004e04:	f7fc fe3a 	bl	8001a7c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Stepper_23_GPIO_Port, Stepper_23_Pin,1);
 8004e08:	4620      	mov	r0, r4
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8004e10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_GPIO_WritePin(Stepper_23_GPIO_Port, Stepper_23_Pin,1);
 8004e14:	f7fc be32 	b.w	8001a7c <HAL_GPIO_WritePin>
 8004e18:	40020800 	.word	0x40020800

08004e1c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004e1c:	4b0a      	ldr	r3, [pc, #40]	; (8004e48 <HAL_MspInit+0x2c>)
{
 8004e1e:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8004e20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e22:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004e26:	641a      	str	r2, [r3, #64]	; 0x40
 8004e28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e2a:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8004e2e:	9200      	str	r2, [sp, #0]
 8004e30:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e38:	645a      	str	r2, [r3, #68]	; 0x44
 8004e3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e40:	9301      	str	r3, [sp, #4]
 8004e42:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004e44:	b002      	add	sp, #8
 8004e46:	4770      	bx	lr
 8004e48:	40023800 	.word	0x40023800

08004e4c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004e4c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e4e:	2214      	movs	r2, #20
{
 8004e50:	b08a      	sub	sp, #40	; 0x28
 8004e52:	4606      	mov	r6, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e54:	2100      	movs	r1, #0
 8004e56:	eb0d 0002 	add.w	r0, sp, r2
 8004e5a:	f000 fa87 	bl	800536c <memset>
  if(hadc->Instance==ADC1)
 8004e5e:	6833      	ldr	r3, [r6, #0]
 8004e60:	4a2e      	ldr	r2, [pc, #184]	; (8004f1c <HAL_ADC_MspInit+0xd0>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d10b      	bne.n	8004e7e <HAL_ADC_MspInit+0x32>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004e66:	4b2e      	ldr	r3, [pc, #184]	; (8004f20 <HAL_ADC_MspInit+0xd4>)
 8004e68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e6e:	645a      	str	r2, [r3, #68]	; 0x44
 8004e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e76:	9301      	str	r3, [sp, #4]
 8004e78:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8004e7a:	b00a      	add	sp, #40	; 0x28
 8004e7c:	bd70      	pop	{r4, r5, r6, pc}
  else if(hadc->Instance==ADC3)
 8004e7e:	4a29      	ldr	r2, [pc, #164]	; (8004f24 <HAL_ADC_MspInit+0xd8>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d1fa      	bne.n	8004e7a <HAL_ADC_MspInit+0x2e>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004e84:	4b26      	ldr	r3, [pc, #152]	; (8004f20 <HAL_ADC_MspInit+0xd4>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004e86:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004e88:	a905      	add	r1, sp, #20
 8004e8a:	4827      	ldr	r0, [pc, #156]	; (8004f28 <HAL_ADC_MspInit+0xdc>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004e8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e8e:	2500      	movs	r5, #0
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004e90:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e94:	645a      	str	r2, [r3, #68]	; 0x44
 8004e96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e98:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8004e9c:	9202      	str	r2, [sp, #8]
 8004e9e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004ea0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ea2:	f042 0220 	orr.w	r2, r2, #32
 8004ea6:	631a      	str	r2, [r3, #48]	; 0x30
 8004ea8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004eaa:	f002 0220 	and.w	r2, r2, #32
 8004eae:	9203      	str	r2, [sp, #12]
 8004eb0:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004eb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004eb4:	f042 0204 	orr.w	r2, r2, #4
 8004eb8:	631a      	str	r2, [r3, #48]	; 0x30
 8004eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004ebc:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ebe:	f003 0304 	and.w	r3, r3, #4
 8004ec2:	9304      	str	r3, [sp, #16]
 8004ec4:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8004ec6:	2328      	movs	r3, #40	; 0x28
 8004ec8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004eca:	f7fc fce7 	bl	800189c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8004ece:	2309      	movs	r3, #9
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ed0:	4816      	ldr	r0, [pc, #88]	; (8004f2c <HAL_ADC_MspInit+0xe0>)
 8004ed2:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004ed4:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8004ed6:	9305      	str	r3, [sp, #20]
    hdma_adc3.Instance = DMA2_Stream1;
 8004ed8:	4c15      	ldr	r4, [pc, #84]	; (8004f30 <HAL_ADC_MspInit+0xe4>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eda:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004edc:	f7fc fcde 	bl	800189c <HAL_GPIO_Init>
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8004ee0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004ee4:	4a13      	ldr	r2, [pc, #76]	; (8004f34 <HAL_ADC_MspInit+0xe8>)
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8004ee6:	4620      	mov	r0, r4
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ee8:	60a5      	str	r5, [r4, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8004eea:	60e5      	str	r5, [r4, #12]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8004eec:	6225      	str	r5, [r4, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004eee:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8004ef0:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8004ef4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ef8:	6123      	str	r3, [r4, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004efa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004efe:	6163      	str	r3, [r4, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004f00:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004f04:	61a3      	str	r3, [r4, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8004f06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f0a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8004f0c:	f7fc fb50 	bl	80015b0 <HAL_DMA_Init>
 8004f10:	b108      	cbz	r0, 8004f16 <HAL_ADC_MspInit+0xca>
      Error_Handler();
 8004f12:	f7ff fda9 	bl	8004a68 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8004f16:	63b4      	str	r4, [r6, #56]	; 0x38
 8004f18:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8004f1a:	e7ae      	b.n	8004e7a <HAL_ADC_MspInit+0x2e>
 8004f1c:	40012000 	.word	0x40012000
 8004f20:	40023800 	.word	0x40023800
 8004f24:	40012200 	.word	0x40012200
 8004f28:	40021400 	.word	0x40021400
 8004f2c:	40020800 	.word	0x40020800
 8004f30:	20000244 	.word	0x20000244
 8004f34:	40026428 	.word	0x40026428

08004f38 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004f38:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f3a:	2214      	movs	r2, #20
{
 8004f3c:	b08a      	sub	sp, #40	; 0x28
 8004f3e:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f40:	2100      	movs	r1, #0
 8004f42:	eb0d 0002 	add.w	r0, sp, r2
 8004f46:	f000 fa11 	bl	800536c <memset>
  if(hi2c->Instance==I2C2)
 8004f4a:	6823      	ldr	r3, [r4, #0]
 8004f4c:	4a25      	ldr	r2, [pc, #148]	; (8004fe4 <HAL_I2C_MspInit+0xac>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d121      	bne.n	8004f96 <HAL_I2C_MspInit+0x5e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004f52:	4c25      	ldr	r4, [pc, #148]	; (8004fe8 <HAL_I2C_MspInit+0xb0>)
    /**I2C2 GPIO Configuration    
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004f54:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004f56:	a905      	add	r1, sp, #20
 8004f58:	4824      	ldr	r0, [pc, #144]	; (8004fec <HAL_I2C_MspInit+0xb4>)
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004f5a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004f5c:	f043 0320 	orr.w	r3, r3, #32
 8004f60:	6323      	str	r3, [r4, #48]	; 0x30
 8004f62:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004f64:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f66:	2201      	movs	r2, #1
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004f68:	f003 0320 	and.w	r3, r3, #32
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f6c:	9207      	str	r2, [sp, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004f6e:	9301      	str	r3, [sp, #4]
 8004f70:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004f72:	2303      	movs	r3, #3
 8004f74:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f76:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004f78:	2304      	movs	r3, #4
 8004f7a:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004f7c:	f7fc fc8e 	bl	800189c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004f80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f82:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004f86:	6423      	str	r3, [r4, #64]	; 0x40
 8004f88:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f8e:	9302      	str	r3, [sp, #8]
 8004f90:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8004f92:	b00a      	add	sp, #40	; 0x28
 8004f94:	bd10      	pop	{r4, pc}
  else if(hi2c->Instance==I2C4)
 8004f96:	4a16      	ldr	r2, [pc, #88]	; (8004ff0 <HAL_I2C_MspInit+0xb8>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d1fa      	bne.n	8004f92 <HAL_I2C_MspInit+0x5a>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004f9c:	4c12      	ldr	r4, [pc, #72]	; (8004fe8 <HAL_I2C_MspInit+0xb0>)
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004f9e:	a905      	add	r1, sp, #20
 8004fa0:	4812      	ldr	r0, [pc, #72]	; (8004fec <HAL_I2C_MspInit+0xb4>)
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004fa2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004fa4:	f043 0320 	orr.w	r3, r3, #32
 8004fa8:	6323      	str	r3, [r4, #48]	; 0x30
 8004faa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004fac:	f003 0320 	and.w	r3, r3, #32
 8004fb0:	9303      	str	r3, [sp, #12]
 8004fb2:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004fb4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8004fb8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004fba:	2312      	movs	r3, #18
 8004fbc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8004fc6:	2304      	movs	r3, #4
 8004fc8:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004fca:	f7fc fc67 	bl	800189c <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8004fce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004fd0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004fd4:	6423      	str	r3, [r4, #64]	; 0x40
 8004fd6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004fd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fdc:	9304      	str	r3, [sp, #16]
 8004fde:	9b04      	ldr	r3, [sp, #16]
}
 8004fe0:	e7d7      	b.n	8004f92 <HAL_I2C_MspInit+0x5a>
 8004fe2:	bf00      	nop
 8004fe4:	40005800 	.word	0x40005800
 8004fe8:	40023800 	.word	0x40023800
 8004fec:	40021400 	.word	0x40021400
 8004ff0:	40006000 	.word	0x40006000

08004ff4 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8004ff4:	b510      	push	{r4, lr}
 8004ff6:	b088      	sub	sp, #32
 8004ff8:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ffa:	2214      	movs	r2, #20
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	a803      	add	r0, sp, #12
 8005000:	f000 f9b4 	bl	800536c <memset>
  if(htim_ic->Instance==TIM1)
 8005004:	6822      	ldr	r2, [r4, #0]
 8005006:	4b1a      	ldr	r3, [pc, #104]	; (8005070 <HAL_TIM_IC_MspInit+0x7c>)
 8005008:	429a      	cmp	r2, r3
 800500a:	d12e      	bne.n	800506a <HAL_TIM_IC_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800500c:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005010:	a903      	add	r1, sp, #12
 8005012:	4818      	ldr	r0, [pc, #96]	; (8005074 <HAL_TIM_IC_MspInit+0x80>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005014:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005016:	f042 0201 	orr.w	r2, r2, #1
 800501a:	645a      	str	r2, [r3, #68]	; 0x44
 800501c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800501e:	f002 0201 	and.w	r2, r2, #1
 8005022:	9201      	str	r2, [sp, #4]
 8005024:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005026:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005028:	f042 0210 	orr.w	r2, r2, #16
 800502c:	631a      	str	r2, [r3, #48]	; 0x30
 800502e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005030:	f003 0310 	and.w	r3, r3, #16
 8005034:	9302      	str	r3, [sp, #8]
 8005036:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005038:	f44f 7300 	mov.w	r3, #512	; 0x200
 800503c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800503e:	2302      	movs	r3, #2
 8005040:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005042:	2301      	movs	r3, #1
 8005044:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005046:	f7fc fc29 	bl	800189c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800504a:	2200      	movs	r2, #0
 800504c:	2019      	movs	r0, #25
 800504e:	4611      	mov	r1, r2
 8005050:	f7fc fa3e 	bl	80014d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8005054:	2019      	movs	r0, #25
 8005056:	f7fc fa73 	bl	8001540 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800505a:	2200      	movs	r2, #0
 800505c:	201b      	movs	r0, #27
 800505e:	4611      	mov	r1, r2
 8005060:	f7fc fa36 	bl	80014d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8005064:	201b      	movs	r0, #27
 8005066:	f7fc fa6b 	bl	8001540 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800506a:	b008      	add	sp, #32
 800506c:	bd10      	pop	{r4, pc}
 800506e:	bf00      	nop
 8005070:	40010000 	.word	0x40010000
 8005074:	40021000 	.word	0x40021000

08005078 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005078:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  if(htim_base->Instance==TIM2)
 800507a:	6803      	ldr	r3, [r0, #0]
 800507c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005080:	d115      	bne.n	80050ae <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005082:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005086:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005088:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800508a:	f042 0201 	orr.w	r2, r2, #1
 800508e:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005090:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005094:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005096:	f003 0301 	and.w	r3, r3, #1
 800509a:	9301      	str	r3, [sp, #4]
 800509c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800509e:	f7fc fa17 	bl	80014d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80050a2:	201c      	movs	r0, #28
  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80050a4:	f7fc fa4c 	bl	8001540 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 80050a8:	b007      	add	sp, #28
 80050aa:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM6)
 80050ae:	4a25      	ldr	r2, [pc, #148]	; (8005144 <HAL_TIM_Base_MspInit+0xcc>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d110      	bne.n	80050d6 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80050b4:	4b24      	ldr	r3, [pc, #144]	; (8005148 <HAL_TIM_Base_MspInit+0xd0>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80050b6:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 80050b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050ba:	f042 0210 	orr.w	r2, r2, #16
 80050be:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80050c0:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 80050c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80050c4:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 80050c6:	f003 0310 	and.w	r3, r3, #16
 80050ca:	9302      	str	r3, [sp, #8]
 80050cc:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80050ce:	f7fc f9ff 	bl	80014d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80050d2:	2036      	movs	r0, #54	; 0x36
 80050d4:	e7e6      	b.n	80050a4 <HAL_TIM_Base_MspInit+0x2c>
  else if(htim_base->Instance==TIM7)
 80050d6:	4a1d      	ldr	r2, [pc, #116]	; (800514c <HAL_TIM_Base_MspInit+0xd4>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d110      	bne.n	80050fe <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80050dc:	4b1a      	ldr	r3, [pc, #104]	; (8005148 <HAL_TIM_Base_MspInit+0xd0>)
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80050de:	2037      	movs	r0, #55	; 0x37
    __HAL_RCC_TIM7_CLK_ENABLE();
 80050e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050e2:	f042 0220 	orr.w	r2, r2, #32
 80050e6:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80050e8:	2200      	movs	r2, #0
    __HAL_RCC_TIM7_CLK_ENABLE();
 80050ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80050ec:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 80050ee:	f003 0320 	and.w	r3, r3, #32
 80050f2:	9303      	str	r3, [sp, #12]
 80050f4:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80050f6:	f7fc f9eb 	bl	80014d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80050fa:	2037      	movs	r0, #55	; 0x37
 80050fc:	e7d2      	b.n	80050a4 <HAL_TIM_Base_MspInit+0x2c>
  else if(htim_base->Instance==TIM10)
 80050fe:	4a14      	ldr	r2, [pc, #80]	; (8005150 <HAL_TIM_Base_MspInit+0xd8>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d110      	bne.n	8005126 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8005104:	4b10      	ldr	r3, [pc, #64]	; (8005148 <HAL_TIM_Base_MspInit+0xd0>)
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8005106:	2019      	movs	r0, #25
    __HAL_RCC_TIM10_CLK_ENABLE();
 8005108:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800510a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800510e:	645a      	str	r2, [r3, #68]	; 0x44
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8005110:	2200      	movs	r2, #0
    __HAL_RCC_TIM10_CLK_ENABLE();
 8005112:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8005114:	4611      	mov	r1, r2
    __HAL_RCC_TIM10_CLK_ENABLE();
 8005116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800511a:	9304      	str	r3, [sp, #16]
 800511c:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800511e:	f7fc f9d7 	bl	80014d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8005122:	2019      	movs	r0, #25
 8005124:	e7be      	b.n	80050a4 <HAL_TIM_Base_MspInit+0x2c>
  else if(htim_base->Instance==TIM13)
 8005126:	4a0b      	ldr	r2, [pc, #44]	; (8005154 <HAL_TIM_Base_MspInit+0xdc>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d1bd      	bne.n	80050a8 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800512c:	4b06      	ldr	r3, [pc, #24]	; (8005148 <HAL_TIM_Base_MspInit+0xd0>)
 800512e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005130:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005134:	641a      	str	r2, [r3, #64]	; 0x40
 8005136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800513c:	9305      	str	r3, [sp, #20]
 800513e:	9b05      	ldr	r3, [sp, #20]
}
 8005140:	e7b2      	b.n	80050a8 <HAL_TIM_Base_MspInit+0x30>
 8005142:	bf00      	nop
 8005144:	40001000 	.word	0x40001000
 8005148:	40023800 	.word	0x40023800
 800514c:	40001400 	.word	0x40001400
 8005150:	40014400 	.word	0x40014400
 8005154:	40001c00 	.word	0x40001c00

08005158 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005158:	b510      	push	{r4, lr}
 800515a:	b086      	sub	sp, #24
 800515c:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800515e:	2214      	movs	r2, #20
 8005160:	2100      	movs	r1, #0
 8005162:	a801      	add	r0, sp, #4
 8005164:	f000 f902 	bl	800536c <memset>
  if(htim->Instance==TIM13)
 8005168:	6822      	ldr	r2, [r4, #0]
 800516a:	4b0d      	ldr	r3, [pc, #52]	; (80051a0 <HAL_TIM_MspPostInit+0x48>)
 800516c:	429a      	cmp	r2, r3
 800516e:	d114      	bne.n	800519a <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005170:	f503 3307 	add.w	r3, r3, #138240	; 0x21c00
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005174:	a901      	add	r1, sp, #4
 8005176:	480b      	ldr	r0, [pc, #44]	; (80051a4 <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005178:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800517a:	f042 0201 	orr.w	r2, r2, #1
 800517e:	631a      	str	r2, [r3, #48]	; 0x30
 8005180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	9300      	str	r3, [sp, #0]
 8005188:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800518a:	2340      	movs	r3, #64	; 0x40
 800518c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800518e:	2302      	movs	r3, #2
 8005190:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8005192:	2309      	movs	r3, #9
 8005194:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005196:	f7fc fb81 	bl	800189c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 800519a:	b006      	add	sp, #24
 800519c:	bd10      	pop	{r4, pc}
 800519e:	bf00      	nop
 80051a0:	40001c00 	.word	0x40001c00
 80051a4:	40020000 	.word	0x40020000

080051a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80051a8:	b510      	push	{r4, lr}
 80051aa:	b088      	sub	sp, #32
 80051ac:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051ae:	2214      	movs	r2, #20
 80051b0:	2100      	movs	r1, #0
 80051b2:	a803      	add	r0, sp, #12
 80051b4:	f000 f8da 	bl	800536c <memset>
  if(huart->Instance==USART3)
 80051b8:	6822      	ldr	r2, [r4, #0]
 80051ba:	4b13      	ldr	r3, [pc, #76]	; (8005208 <HAL_UART_MspInit+0x60>)
 80051bc:	429a      	cmp	r2, r3
 80051be:	d120      	bne.n	8005202 <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80051c0:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80051c4:	a903      	add	r1, sp, #12
 80051c6:	4811      	ldr	r0, [pc, #68]	; (800520c <HAL_UART_MspInit+0x64>)
    __HAL_RCC_USART3_CLK_ENABLE();
 80051c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051ca:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80051ce:	641a      	str	r2, [r3, #64]	; 0x40
 80051d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051d2:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80051d6:	9201      	str	r2, [sp, #4]
 80051d8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80051da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051dc:	f042 0208 	orr.w	r2, r2, #8
 80051e0:	631a      	str	r2, [r3, #48]	; 0x30
 80051e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051e4:	f003 0308 	and.w	r3, r3, #8
 80051e8:	9302      	str	r3, [sp, #8]
 80051ea:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80051ec:	f44f 7340 	mov.w	r3, #768	; 0x300
 80051f0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051f2:	2302      	movs	r3, #2
 80051f4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051f6:	2303      	movs	r3, #3
 80051f8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80051fa:	2307      	movs	r3, #7
 80051fc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80051fe:	f7fc fb4d 	bl	800189c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005202:	b008      	add	sp, #32
 8005204:	bd10      	pop	{r4, pc}
 8005206:	bf00      	nop
 8005208:	40004800 	.word	0x40004800
 800520c:	40020c00 	.word	0x40020c00

08005210 <NMI_Handler>:
 8005210:	4770      	bx	lr

08005212 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005212:	e7fe      	b.n	8005212 <HardFault_Handler>

08005214 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005214:	e7fe      	b.n	8005214 <MemManage_Handler>

08005216 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005216:	e7fe      	b.n	8005216 <BusFault_Handler>

08005218 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005218:	e7fe      	b.n	8005218 <UsageFault_Handler>

0800521a <SVC_Handler>:
 800521a:	4770      	bx	lr

0800521c <DebugMon_Handler>:
 800521c:	4770      	bx	lr

0800521e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800521e:	4770      	bx	lr

08005220 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005220:	f7fb beb6 	b.w	8000f90 <HAL_IncTick>

08005224 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8005224:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005226:	4804      	ldr	r0, [pc, #16]	; (8005238 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8005228:	f7fd fcd5 	bl	8002bd6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 800522c:	4803      	ldr	r0, [pc, #12]	; (800523c <TIM1_UP_TIM10_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800522e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim10);
 8005232:	f7fd bcd0 	b.w	8002bd6 <HAL_TIM_IRQHandler>
 8005236:	bf00      	nop
 8005238:	200004d4 	.word	0x200004d4
 800523c:	200001b8 	.word	0x200001b8

08005240 <TIM1_CC_IRQHandler>:
void TIM1_CC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005240:	4801      	ldr	r0, [pc, #4]	; (8005248 <TIM1_CC_IRQHandler+0x8>)
 8005242:	f7fd bcc8 	b.w	8002bd6 <HAL_TIM_IRQHandler>
 8005246:	bf00      	nop
 8005248:	200004d4 	.word	0x200004d4

0800524c <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800524c:	4801      	ldr	r0, [pc, #4]	; (8005254 <TIM2_IRQHandler+0x8>)
 800524e:	f7fd bcc2 	b.w	8002bd6 <HAL_TIM_IRQHandler>
 8005252:	bf00      	nop
 8005254:	20000454 	.word	0x20000454

08005258 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8005258:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800525c:	f7fc bc18 	b.w	8001a90 <HAL_GPIO_EXTI_IRQHandler>

08005260 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005260:	4801      	ldr	r0, [pc, #4]	; (8005268 <TIM6_DAC_IRQHandler+0x8>)
 8005262:	f7fd bcb8 	b.w	8002bd6 <HAL_TIM_IRQHandler>
 8005266:	bf00      	nop
 8005268:	20000414 	.word	0x20000414

0800526c <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800526c:	4801      	ldr	r0, [pc, #4]	; (8005274 <TIM7_IRQHandler+0x8>)
 800526e:	f7fd bcb2 	b.w	8002bd6 <HAL_TIM_IRQHandler>
 8005272:	bf00      	nop
 8005274:	20000494 	.word	0x20000494

08005278 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8005278:	4801      	ldr	r0, [pc, #4]	; (8005280 <DMA2_Stream1_IRQHandler+0x8>)
 800527a:	f7fc ba55 	b.w	8001728 <HAL_DMA_IRQHandler>
 800527e:	bf00      	nop
 8005280:	20000244 	.word	0x20000244

08005284 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005284:	490f      	ldr	r1, [pc, #60]	; (80052c4 <SystemInit+0x40>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005286:	2000      	movs	r0, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005288:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800528c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005290:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 8005294:	4b0c      	ldr	r3, [pc, #48]	; (80052c8 <SystemInit+0x44>)
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	f042 0201 	orr.w	r2, r2, #1
 800529c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800529e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80052a6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80052aa:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80052ac:	4a07      	ldr	r2, [pc, #28]	; (80052cc <SystemInit+0x48>)
 80052ae:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80052b6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80052b8:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80052ba:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80052be:	608b      	str	r3, [r1, #8]
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop
 80052c4:	e000ed00 	.word	0xe000ed00
 80052c8:	40023800 	.word	0x40023800
 80052cc:	24003010 	.word	0x24003010

080052d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80052d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005308 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80052d4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80052d6:	e003      	b.n	80052e0 <LoopCopyDataInit>

080052d8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80052d8:	4b0c      	ldr	r3, [pc, #48]	; (800530c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80052da:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80052dc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80052de:	3104      	adds	r1, #4

080052e0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80052e0:	480b      	ldr	r0, [pc, #44]	; (8005310 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80052e2:	4b0c      	ldr	r3, [pc, #48]	; (8005314 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80052e4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80052e6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80052e8:	d3f6      	bcc.n	80052d8 <CopyDataInit>
  ldr  r2, =_sbss
 80052ea:	4a0b      	ldr	r2, [pc, #44]	; (8005318 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80052ec:	e002      	b.n	80052f4 <LoopFillZerobss>

080052ee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80052ee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80052f0:	f842 3b04 	str.w	r3, [r2], #4

080052f4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80052f4:	4b09      	ldr	r3, [pc, #36]	; (800531c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80052f6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80052f8:	d3f9      	bcc.n	80052ee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80052fa:	f7ff ffc3 	bl	8005284 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80052fe:	f000 f811 	bl	8005324 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005302:	f7fe fe8d 	bl	8004020 <main>
  bx  lr    
 8005306:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005308:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 800530c:	08006de8 	.word	0x08006de8
  ldr  r0, =_sdata
 8005310:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005314:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8005318:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 800531c:	20000518 	.word	0x20000518

08005320 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005320:	e7fe      	b.n	8005320 <ADC_IRQHandler>
	...

08005324 <__libc_init_array>:
 8005324:	b570      	push	{r4, r5, r6, lr}
 8005326:	4e0d      	ldr	r6, [pc, #52]	; (800535c <__libc_init_array+0x38>)
 8005328:	4c0d      	ldr	r4, [pc, #52]	; (8005360 <__libc_init_array+0x3c>)
 800532a:	1ba4      	subs	r4, r4, r6
 800532c:	10a4      	asrs	r4, r4, #2
 800532e:	2500      	movs	r5, #0
 8005330:	42a5      	cmp	r5, r4
 8005332:	d109      	bne.n	8005348 <__libc_init_array+0x24>
 8005334:	4e0b      	ldr	r6, [pc, #44]	; (8005364 <__libc_init_array+0x40>)
 8005336:	4c0c      	ldr	r4, [pc, #48]	; (8005368 <__libc_init_array+0x44>)
 8005338:	f001 fcb6 	bl	8006ca8 <_init>
 800533c:	1ba4      	subs	r4, r4, r6
 800533e:	10a4      	asrs	r4, r4, #2
 8005340:	2500      	movs	r5, #0
 8005342:	42a5      	cmp	r5, r4
 8005344:	d105      	bne.n	8005352 <__libc_init_array+0x2e>
 8005346:	bd70      	pop	{r4, r5, r6, pc}
 8005348:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800534c:	4798      	blx	r3
 800534e:	3501      	adds	r5, #1
 8005350:	e7ee      	b.n	8005330 <__libc_init_array+0xc>
 8005352:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005356:	4798      	blx	r3
 8005358:	3501      	adds	r5, #1
 800535a:	e7f2      	b.n	8005342 <__libc_init_array+0x1e>
 800535c:	08006de0 	.word	0x08006de0
 8005360:	08006de0 	.word	0x08006de0
 8005364:	08006de0 	.word	0x08006de0
 8005368:	08006de4 	.word	0x08006de4

0800536c <memset>:
 800536c:	4402      	add	r2, r0
 800536e:	4603      	mov	r3, r0
 8005370:	4293      	cmp	r3, r2
 8005372:	d100      	bne.n	8005376 <memset+0xa>
 8005374:	4770      	bx	lr
 8005376:	f803 1b01 	strb.w	r1, [r3], #1
 800537a:	e7f9      	b.n	8005370 <memset+0x4>

0800537c <siprintf>:
 800537c:	b40e      	push	{r1, r2, r3}
 800537e:	b500      	push	{lr}
 8005380:	b09c      	sub	sp, #112	; 0x70
 8005382:	f44f 7102 	mov.w	r1, #520	; 0x208
 8005386:	ab1d      	add	r3, sp, #116	; 0x74
 8005388:	f8ad 1014 	strh.w	r1, [sp, #20]
 800538c:	9002      	str	r0, [sp, #8]
 800538e:	9006      	str	r0, [sp, #24]
 8005390:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005394:	480a      	ldr	r0, [pc, #40]	; (80053c0 <siprintf+0x44>)
 8005396:	9104      	str	r1, [sp, #16]
 8005398:	9107      	str	r1, [sp, #28]
 800539a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800539e:	f853 2b04 	ldr.w	r2, [r3], #4
 80053a2:	f8ad 1016 	strh.w	r1, [sp, #22]
 80053a6:	6800      	ldr	r0, [r0, #0]
 80053a8:	9301      	str	r3, [sp, #4]
 80053aa:	a902      	add	r1, sp, #8
 80053ac:	f000 f866 	bl	800547c <_svfiprintf_r>
 80053b0:	9b02      	ldr	r3, [sp, #8]
 80053b2:	2200      	movs	r2, #0
 80053b4:	701a      	strb	r2, [r3, #0]
 80053b6:	b01c      	add	sp, #112	; 0x70
 80053b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80053bc:	b003      	add	sp, #12
 80053be:	4770      	bx	lr
 80053c0:	2000000c 	.word	0x2000000c

080053c4 <__ssputs_r>:
 80053c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053c8:	688e      	ldr	r6, [r1, #8]
 80053ca:	429e      	cmp	r6, r3
 80053cc:	4682      	mov	sl, r0
 80053ce:	460c      	mov	r4, r1
 80053d0:	4691      	mov	r9, r2
 80053d2:	4698      	mov	r8, r3
 80053d4:	d835      	bhi.n	8005442 <__ssputs_r+0x7e>
 80053d6:	898a      	ldrh	r2, [r1, #12]
 80053d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80053dc:	d031      	beq.n	8005442 <__ssputs_r+0x7e>
 80053de:	6825      	ldr	r5, [r4, #0]
 80053e0:	6909      	ldr	r1, [r1, #16]
 80053e2:	1a6f      	subs	r7, r5, r1
 80053e4:	6965      	ldr	r5, [r4, #20]
 80053e6:	2302      	movs	r3, #2
 80053e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80053ec:	fb95 f5f3 	sdiv	r5, r5, r3
 80053f0:	f108 0301 	add.w	r3, r8, #1
 80053f4:	443b      	add	r3, r7
 80053f6:	429d      	cmp	r5, r3
 80053f8:	bf38      	it	cc
 80053fa:	461d      	movcc	r5, r3
 80053fc:	0553      	lsls	r3, r2, #21
 80053fe:	d531      	bpl.n	8005464 <__ssputs_r+0xa0>
 8005400:	4629      	mov	r1, r5
 8005402:	f000 fb39 	bl	8005a78 <_malloc_r>
 8005406:	4606      	mov	r6, r0
 8005408:	b950      	cbnz	r0, 8005420 <__ssputs_r+0x5c>
 800540a:	230c      	movs	r3, #12
 800540c:	f8ca 3000 	str.w	r3, [sl]
 8005410:	89a3      	ldrh	r3, [r4, #12]
 8005412:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005416:	81a3      	strh	r3, [r4, #12]
 8005418:	f04f 30ff 	mov.w	r0, #4294967295
 800541c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005420:	463a      	mov	r2, r7
 8005422:	6921      	ldr	r1, [r4, #16]
 8005424:	f000 fab4 	bl	8005990 <memcpy>
 8005428:	89a3      	ldrh	r3, [r4, #12]
 800542a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800542e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005432:	81a3      	strh	r3, [r4, #12]
 8005434:	6126      	str	r6, [r4, #16]
 8005436:	6165      	str	r5, [r4, #20]
 8005438:	443e      	add	r6, r7
 800543a:	1bed      	subs	r5, r5, r7
 800543c:	6026      	str	r6, [r4, #0]
 800543e:	60a5      	str	r5, [r4, #8]
 8005440:	4646      	mov	r6, r8
 8005442:	4546      	cmp	r6, r8
 8005444:	bf28      	it	cs
 8005446:	4646      	movcs	r6, r8
 8005448:	4632      	mov	r2, r6
 800544a:	4649      	mov	r1, r9
 800544c:	6820      	ldr	r0, [r4, #0]
 800544e:	f000 faaa 	bl	80059a6 <memmove>
 8005452:	68a3      	ldr	r3, [r4, #8]
 8005454:	1b9b      	subs	r3, r3, r6
 8005456:	60a3      	str	r3, [r4, #8]
 8005458:	6823      	ldr	r3, [r4, #0]
 800545a:	441e      	add	r6, r3
 800545c:	6026      	str	r6, [r4, #0]
 800545e:	2000      	movs	r0, #0
 8005460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005464:	462a      	mov	r2, r5
 8005466:	f000 fb65 	bl	8005b34 <_realloc_r>
 800546a:	4606      	mov	r6, r0
 800546c:	2800      	cmp	r0, #0
 800546e:	d1e1      	bne.n	8005434 <__ssputs_r+0x70>
 8005470:	6921      	ldr	r1, [r4, #16]
 8005472:	4650      	mov	r0, sl
 8005474:	f000 fab2 	bl	80059dc <_free_r>
 8005478:	e7c7      	b.n	800540a <__ssputs_r+0x46>
	...

0800547c <_svfiprintf_r>:
 800547c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005480:	b09d      	sub	sp, #116	; 0x74
 8005482:	4680      	mov	r8, r0
 8005484:	9303      	str	r3, [sp, #12]
 8005486:	898b      	ldrh	r3, [r1, #12]
 8005488:	061c      	lsls	r4, r3, #24
 800548a:	460d      	mov	r5, r1
 800548c:	4616      	mov	r6, r2
 800548e:	d50f      	bpl.n	80054b0 <_svfiprintf_r+0x34>
 8005490:	690b      	ldr	r3, [r1, #16]
 8005492:	b96b      	cbnz	r3, 80054b0 <_svfiprintf_r+0x34>
 8005494:	2140      	movs	r1, #64	; 0x40
 8005496:	f000 faef 	bl	8005a78 <_malloc_r>
 800549a:	6028      	str	r0, [r5, #0]
 800549c:	6128      	str	r0, [r5, #16]
 800549e:	b928      	cbnz	r0, 80054ac <_svfiprintf_r+0x30>
 80054a0:	230c      	movs	r3, #12
 80054a2:	f8c8 3000 	str.w	r3, [r8]
 80054a6:	f04f 30ff 	mov.w	r0, #4294967295
 80054aa:	e0c5      	b.n	8005638 <_svfiprintf_r+0x1bc>
 80054ac:	2340      	movs	r3, #64	; 0x40
 80054ae:	616b      	str	r3, [r5, #20]
 80054b0:	2300      	movs	r3, #0
 80054b2:	9309      	str	r3, [sp, #36]	; 0x24
 80054b4:	2320      	movs	r3, #32
 80054b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80054ba:	2330      	movs	r3, #48	; 0x30
 80054bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80054c0:	f04f 0b01 	mov.w	fp, #1
 80054c4:	4637      	mov	r7, r6
 80054c6:	463c      	mov	r4, r7
 80054c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d13c      	bne.n	800554a <_svfiprintf_r+0xce>
 80054d0:	ebb7 0a06 	subs.w	sl, r7, r6
 80054d4:	d00b      	beq.n	80054ee <_svfiprintf_r+0x72>
 80054d6:	4653      	mov	r3, sl
 80054d8:	4632      	mov	r2, r6
 80054da:	4629      	mov	r1, r5
 80054dc:	4640      	mov	r0, r8
 80054de:	f7ff ff71 	bl	80053c4 <__ssputs_r>
 80054e2:	3001      	adds	r0, #1
 80054e4:	f000 80a3 	beq.w	800562e <_svfiprintf_r+0x1b2>
 80054e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054ea:	4453      	add	r3, sl
 80054ec:	9309      	str	r3, [sp, #36]	; 0x24
 80054ee:	783b      	ldrb	r3, [r7, #0]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f000 809c 	beq.w	800562e <_svfiprintf_r+0x1b2>
 80054f6:	2300      	movs	r3, #0
 80054f8:	f04f 32ff 	mov.w	r2, #4294967295
 80054fc:	9304      	str	r3, [sp, #16]
 80054fe:	9307      	str	r3, [sp, #28]
 8005500:	9205      	str	r2, [sp, #20]
 8005502:	9306      	str	r3, [sp, #24]
 8005504:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005508:	931a      	str	r3, [sp, #104]	; 0x68
 800550a:	2205      	movs	r2, #5
 800550c:	7821      	ldrb	r1, [r4, #0]
 800550e:	4850      	ldr	r0, [pc, #320]	; (8005650 <_svfiprintf_r+0x1d4>)
 8005510:	f7fa fe7e 	bl	8000210 <memchr>
 8005514:	1c67      	adds	r7, r4, #1
 8005516:	9b04      	ldr	r3, [sp, #16]
 8005518:	b9d8      	cbnz	r0, 8005552 <_svfiprintf_r+0xd6>
 800551a:	06d9      	lsls	r1, r3, #27
 800551c:	bf44      	itt	mi
 800551e:	2220      	movmi	r2, #32
 8005520:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005524:	071a      	lsls	r2, r3, #28
 8005526:	bf44      	itt	mi
 8005528:	222b      	movmi	r2, #43	; 0x2b
 800552a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800552e:	7822      	ldrb	r2, [r4, #0]
 8005530:	2a2a      	cmp	r2, #42	; 0x2a
 8005532:	d016      	beq.n	8005562 <_svfiprintf_r+0xe6>
 8005534:	9a07      	ldr	r2, [sp, #28]
 8005536:	2100      	movs	r1, #0
 8005538:	200a      	movs	r0, #10
 800553a:	4627      	mov	r7, r4
 800553c:	3401      	adds	r4, #1
 800553e:	783b      	ldrb	r3, [r7, #0]
 8005540:	3b30      	subs	r3, #48	; 0x30
 8005542:	2b09      	cmp	r3, #9
 8005544:	d951      	bls.n	80055ea <_svfiprintf_r+0x16e>
 8005546:	b1c9      	cbz	r1, 800557c <_svfiprintf_r+0x100>
 8005548:	e011      	b.n	800556e <_svfiprintf_r+0xf2>
 800554a:	2b25      	cmp	r3, #37	; 0x25
 800554c:	d0c0      	beq.n	80054d0 <_svfiprintf_r+0x54>
 800554e:	4627      	mov	r7, r4
 8005550:	e7b9      	b.n	80054c6 <_svfiprintf_r+0x4a>
 8005552:	4a3f      	ldr	r2, [pc, #252]	; (8005650 <_svfiprintf_r+0x1d4>)
 8005554:	1a80      	subs	r0, r0, r2
 8005556:	fa0b f000 	lsl.w	r0, fp, r0
 800555a:	4318      	orrs	r0, r3
 800555c:	9004      	str	r0, [sp, #16]
 800555e:	463c      	mov	r4, r7
 8005560:	e7d3      	b.n	800550a <_svfiprintf_r+0x8e>
 8005562:	9a03      	ldr	r2, [sp, #12]
 8005564:	1d11      	adds	r1, r2, #4
 8005566:	6812      	ldr	r2, [r2, #0]
 8005568:	9103      	str	r1, [sp, #12]
 800556a:	2a00      	cmp	r2, #0
 800556c:	db01      	blt.n	8005572 <_svfiprintf_r+0xf6>
 800556e:	9207      	str	r2, [sp, #28]
 8005570:	e004      	b.n	800557c <_svfiprintf_r+0x100>
 8005572:	4252      	negs	r2, r2
 8005574:	f043 0302 	orr.w	r3, r3, #2
 8005578:	9207      	str	r2, [sp, #28]
 800557a:	9304      	str	r3, [sp, #16]
 800557c:	783b      	ldrb	r3, [r7, #0]
 800557e:	2b2e      	cmp	r3, #46	; 0x2e
 8005580:	d10e      	bne.n	80055a0 <_svfiprintf_r+0x124>
 8005582:	787b      	ldrb	r3, [r7, #1]
 8005584:	2b2a      	cmp	r3, #42	; 0x2a
 8005586:	f107 0101 	add.w	r1, r7, #1
 800558a:	d132      	bne.n	80055f2 <_svfiprintf_r+0x176>
 800558c:	9b03      	ldr	r3, [sp, #12]
 800558e:	1d1a      	adds	r2, r3, #4
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	9203      	str	r2, [sp, #12]
 8005594:	2b00      	cmp	r3, #0
 8005596:	bfb8      	it	lt
 8005598:	f04f 33ff 	movlt.w	r3, #4294967295
 800559c:	3702      	adds	r7, #2
 800559e:	9305      	str	r3, [sp, #20]
 80055a0:	4c2c      	ldr	r4, [pc, #176]	; (8005654 <_svfiprintf_r+0x1d8>)
 80055a2:	7839      	ldrb	r1, [r7, #0]
 80055a4:	2203      	movs	r2, #3
 80055a6:	4620      	mov	r0, r4
 80055a8:	f7fa fe32 	bl	8000210 <memchr>
 80055ac:	b138      	cbz	r0, 80055be <_svfiprintf_r+0x142>
 80055ae:	2340      	movs	r3, #64	; 0x40
 80055b0:	1b00      	subs	r0, r0, r4
 80055b2:	fa03 f000 	lsl.w	r0, r3, r0
 80055b6:	9b04      	ldr	r3, [sp, #16]
 80055b8:	4303      	orrs	r3, r0
 80055ba:	9304      	str	r3, [sp, #16]
 80055bc:	3701      	adds	r7, #1
 80055be:	7839      	ldrb	r1, [r7, #0]
 80055c0:	4825      	ldr	r0, [pc, #148]	; (8005658 <_svfiprintf_r+0x1dc>)
 80055c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80055c6:	2206      	movs	r2, #6
 80055c8:	1c7e      	adds	r6, r7, #1
 80055ca:	f7fa fe21 	bl	8000210 <memchr>
 80055ce:	2800      	cmp	r0, #0
 80055d0:	d035      	beq.n	800563e <_svfiprintf_r+0x1c2>
 80055d2:	4b22      	ldr	r3, [pc, #136]	; (800565c <_svfiprintf_r+0x1e0>)
 80055d4:	b9fb      	cbnz	r3, 8005616 <_svfiprintf_r+0x19a>
 80055d6:	9b03      	ldr	r3, [sp, #12]
 80055d8:	3307      	adds	r3, #7
 80055da:	f023 0307 	bic.w	r3, r3, #7
 80055de:	3308      	adds	r3, #8
 80055e0:	9303      	str	r3, [sp, #12]
 80055e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055e4:	444b      	add	r3, r9
 80055e6:	9309      	str	r3, [sp, #36]	; 0x24
 80055e8:	e76c      	b.n	80054c4 <_svfiprintf_r+0x48>
 80055ea:	fb00 3202 	mla	r2, r0, r2, r3
 80055ee:	2101      	movs	r1, #1
 80055f0:	e7a3      	b.n	800553a <_svfiprintf_r+0xbe>
 80055f2:	2300      	movs	r3, #0
 80055f4:	9305      	str	r3, [sp, #20]
 80055f6:	4618      	mov	r0, r3
 80055f8:	240a      	movs	r4, #10
 80055fa:	460f      	mov	r7, r1
 80055fc:	3101      	adds	r1, #1
 80055fe:	783a      	ldrb	r2, [r7, #0]
 8005600:	3a30      	subs	r2, #48	; 0x30
 8005602:	2a09      	cmp	r2, #9
 8005604:	d903      	bls.n	800560e <_svfiprintf_r+0x192>
 8005606:	2b00      	cmp	r3, #0
 8005608:	d0ca      	beq.n	80055a0 <_svfiprintf_r+0x124>
 800560a:	9005      	str	r0, [sp, #20]
 800560c:	e7c8      	b.n	80055a0 <_svfiprintf_r+0x124>
 800560e:	fb04 2000 	mla	r0, r4, r0, r2
 8005612:	2301      	movs	r3, #1
 8005614:	e7f1      	b.n	80055fa <_svfiprintf_r+0x17e>
 8005616:	ab03      	add	r3, sp, #12
 8005618:	9300      	str	r3, [sp, #0]
 800561a:	462a      	mov	r2, r5
 800561c:	4b10      	ldr	r3, [pc, #64]	; (8005660 <_svfiprintf_r+0x1e4>)
 800561e:	a904      	add	r1, sp, #16
 8005620:	4640      	mov	r0, r8
 8005622:	f3af 8000 	nop.w
 8005626:	f1b0 3fff 	cmp.w	r0, #4294967295
 800562a:	4681      	mov	r9, r0
 800562c:	d1d9      	bne.n	80055e2 <_svfiprintf_r+0x166>
 800562e:	89ab      	ldrh	r3, [r5, #12]
 8005630:	065b      	lsls	r3, r3, #25
 8005632:	f53f af38 	bmi.w	80054a6 <_svfiprintf_r+0x2a>
 8005636:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005638:	b01d      	add	sp, #116	; 0x74
 800563a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800563e:	ab03      	add	r3, sp, #12
 8005640:	9300      	str	r3, [sp, #0]
 8005642:	462a      	mov	r2, r5
 8005644:	4b06      	ldr	r3, [pc, #24]	; (8005660 <_svfiprintf_r+0x1e4>)
 8005646:	a904      	add	r1, sp, #16
 8005648:	4640      	mov	r0, r8
 800564a:	f000 f881 	bl	8005750 <_printf_i>
 800564e:	e7ea      	b.n	8005626 <_svfiprintf_r+0x1aa>
 8005650:	08006d5e 	.word	0x08006d5e
 8005654:	08006d64 	.word	0x08006d64
 8005658:	08006d68 	.word	0x08006d68
 800565c:	00000000 	.word	0x00000000
 8005660:	080053c5 	.word	0x080053c5

08005664 <_printf_common>:
 8005664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005668:	4691      	mov	r9, r2
 800566a:	461f      	mov	r7, r3
 800566c:	688a      	ldr	r2, [r1, #8]
 800566e:	690b      	ldr	r3, [r1, #16]
 8005670:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005674:	4293      	cmp	r3, r2
 8005676:	bfb8      	it	lt
 8005678:	4613      	movlt	r3, r2
 800567a:	f8c9 3000 	str.w	r3, [r9]
 800567e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005682:	4606      	mov	r6, r0
 8005684:	460c      	mov	r4, r1
 8005686:	b112      	cbz	r2, 800568e <_printf_common+0x2a>
 8005688:	3301      	adds	r3, #1
 800568a:	f8c9 3000 	str.w	r3, [r9]
 800568e:	6823      	ldr	r3, [r4, #0]
 8005690:	0699      	lsls	r1, r3, #26
 8005692:	bf42      	ittt	mi
 8005694:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005698:	3302      	addmi	r3, #2
 800569a:	f8c9 3000 	strmi.w	r3, [r9]
 800569e:	6825      	ldr	r5, [r4, #0]
 80056a0:	f015 0506 	ands.w	r5, r5, #6
 80056a4:	d107      	bne.n	80056b6 <_printf_common+0x52>
 80056a6:	f104 0a19 	add.w	sl, r4, #25
 80056aa:	68e3      	ldr	r3, [r4, #12]
 80056ac:	f8d9 2000 	ldr.w	r2, [r9]
 80056b0:	1a9b      	subs	r3, r3, r2
 80056b2:	429d      	cmp	r5, r3
 80056b4:	db29      	blt.n	800570a <_printf_common+0xa6>
 80056b6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80056ba:	6822      	ldr	r2, [r4, #0]
 80056bc:	3300      	adds	r3, #0
 80056be:	bf18      	it	ne
 80056c0:	2301      	movne	r3, #1
 80056c2:	0692      	lsls	r2, r2, #26
 80056c4:	d42e      	bmi.n	8005724 <_printf_common+0xc0>
 80056c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056ca:	4639      	mov	r1, r7
 80056cc:	4630      	mov	r0, r6
 80056ce:	47c0      	blx	r8
 80056d0:	3001      	adds	r0, #1
 80056d2:	d021      	beq.n	8005718 <_printf_common+0xb4>
 80056d4:	6823      	ldr	r3, [r4, #0]
 80056d6:	68e5      	ldr	r5, [r4, #12]
 80056d8:	f8d9 2000 	ldr.w	r2, [r9]
 80056dc:	f003 0306 	and.w	r3, r3, #6
 80056e0:	2b04      	cmp	r3, #4
 80056e2:	bf08      	it	eq
 80056e4:	1aad      	subeq	r5, r5, r2
 80056e6:	68a3      	ldr	r3, [r4, #8]
 80056e8:	6922      	ldr	r2, [r4, #16]
 80056ea:	bf0c      	ite	eq
 80056ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056f0:	2500      	movne	r5, #0
 80056f2:	4293      	cmp	r3, r2
 80056f4:	bfc4      	itt	gt
 80056f6:	1a9b      	subgt	r3, r3, r2
 80056f8:	18ed      	addgt	r5, r5, r3
 80056fa:	f04f 0900 	mov.w	r9, #0
 80056fe:	341a      	adds	r4, #26
 8005700:	454d      	cmp	r5, r9
 8005702:	d11b      	bne.n	800573c <_printf_common+0xd8>
 8005704:	2000      	movs	r0, #0
 8005706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800570a:	2301      	movs	r3, #1
 800570c:	4652      	mov	r2, sl
 800570e:	4639      	mov	r1, r7
 8005710:	4630      	mov	r0, r6
 8005712:	47c0      	blx	r8
 8005714:	3001      	adds	r0, #1
 8005716:	d103      	bne.n	8005720 <_printf_common+0xbc>
 8005718:	f04f 30ff 	mov.w	r0, #4294967295
 800571c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005720:	3501      	adds	r5, #1
 8005722:	e7c2      	b.n	80056aa <_printf_common+0x46>
 8005724:	18e1      	adds	r1, r4, r3
 8005726:	1c5a      	adds	r2, r3, #1
 8005728:	2030      	movs	r0, #48	; 0x30
 800572a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800572e:	4422      	add	r2, r4
 8005730:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005734:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005738:	3302      	adds	r3, #2
 800573a:	e7c4      	b.n	80056c6 <_printf_common+0x62>
 800573c:	2301      	movs	r3, #1
 800573e:	4622      	mov	r2, r4
 8005740:	4639      	mov	r1, r7
 8005742:	4630      	mov	r0, r6
 8005744:	47c0      	blx	r8
 8005746:	3001      	adds	r0, #1
 8005748:	d0e6      	beq.n	8005718 <_printf_common+0xb4>
 800574a:	f109 0901 	add.w	r9, r9, #1
 800574e:	e7d7      	b.n	8005700 <_printf_common+0x9c>

08005750 <_printf_i>:
 8005750:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005754:	4617      	mov	r7, r2
 8005756:	7e0a      	ldrb	r2, [r1, #24]
 8005758:	b085      	sub	sp, #20
 800575a:	2a6e      	cmp	r2, #110	; 0x6e
 800575c:	4698      	mov	r8, r3
 800575e:	4606      	mov	r6, r0
 8005760:	460c      	mov	r4, r1
 8005762:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005764:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8005768:	f000 80bc 	beq.w	80058e4 <_printf_i+0x194>
 800576c:	d81a      	bhi.n	80057a4 <_printf_i+0x54>
 800576e:	2a63      	cmp	r2, #99	; 0x63
 8005770:	d02e      	beq.n	80057d0 <_printf_i+0x80>
 8005772:	d80a      	bhi.n	800578a <_printf_i+0x3a>
 8005774:	2a00      	cmp	r2, #0
 8005776:	f000 80c8 	beq.w	800590a <_printf_i+0x1ba>
 800577a:	2a58      	cmp	r2, #88	; 0x58
 800577c:	f000 808a 	beq.w	8005894 <_printf_i+0x144>
 8005780:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005784:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005788:	e02a      	b.n	80057e0 <_printf_i+0x90>
 800578a:	2a64      	cmp	r2, #100	; 0x64
 800578c:	d001      	beq.n	8005792 <_printf_i+0x42>
 800578e:	2a69      	cmp	r2, #105	; 0x69
 8005790:	d1f6      	bne.n	8005780 <_printf_i+0x30>
 8005792:	6821      	ldr	r1, [r4, #0]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	f011 0f80 	tst.w	r1, #128	; 0x80
 800579a:	d023      	beq.n	80057e4 <_printf_i+0x94>
 800579c:	1d11      	adds	r1, r2, #4
 800579e:	6019      	str	r1, [r3, #0]
 80057a0:	6813      	ldr	r3, [r2, #0]
 80057a2:	e027      	b.n	80057f4 <_printf_i+0xa4>
 80057a4:	2a73      	cmp	r2, #115	; 0x73
 80057a6:	f000 80b4 	beq.w	8005912 <_printf_i+0x1c2>
 80057aa:	d808      	bhi.n	80057be <_printf_i+0x6e>
 80057ac:	2a6f      	cmp	r2, #111	; 0x6f
 80057ae:	d02a      	beq.n	8005806 <_printf_i+0xb6>
 80057b0:	2a70      	cmp	r2, #112	; 0x70
 80057b2:	d1e5      	bne.n	8005780 <_printf_i+0x30>
 80057b4:	680a      	ldr	r2, [r1, #0]
 80057b6:	f042 0220 	orr.w	r2, r2, #32
 80057ba:	600a      	str	r2, [r1, #0]
 80057bc:	e003      	b.n	80057c6 <_printf_i+0x76>
 80057be:	2a75      	cmp	r2, #117	; 0x75
 80057c0:	d021      	beq.n	8005806 <_printf_i+0xb6>
 80057c2:	2a78      	cmp	r2, #120	; 0x78
 80057c4:	d1dc      	bne.n	8005780 <_printf_i+0x30>
 80057c6:	2278      	movs	r2, #120	; 0x78
 80057c8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80057cc:	496e      	ldr	r1, [pc, #440]	; (8005988 <_printf_i+0x238>)
 80057ce:	e064      	b.n	800589a <_printf_i+0x14a>
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80057d6:	1d11      	adds	r1, r2, #4
 80057d8:	6019      	str	r1, [r3, #0]
 80057da:	6813      	ldr	r3, [r2, #0]
 80057dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80057e0:	2301      	movs	r3, #1
 80057e2:	e0a3      	b.n	800592c <_printf_i+0x1dc>
 80057e4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80057e8:	f102 0104 	add.w	r1, r2, #4
 80057ec:	6019      	str	r1, [r3, #0]
 80057ee:	d0d7      	beq.n	80057a0 <_printf_i+0x50>
 80057f0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	da03      	bge.n	8005800 <_printf_i+0xb0>
 80057f8:	222d      	movs	r2, #45	; 0x2d
 80057fa:	425b      	negs	r3, r3
 80057fc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005800:	4962      	ldr	r1, [pc, #392]	; (800598c <_printf_i+0x23c>)
 8005802:	220a      	movs	r2, #10
 8005804:	e017      	b.n	8005836 <_printf_i+0xe6>
 8005806:	6820      	ldr	r0, [r4, #0]
 8005808:	6819      	ldr	r1, [r3, #0]
 800580a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800580e:	d003      	beq.n	8005818 <_printf_i+0xc8>
 8005810:	1d08      	adds	r0, r1, #4
 8005812:	6018      	str	r0, [r3, #0]
 8005814:	680b      	ldr	r3, [r1, #0]
 8005816:	e006      	b.n	8005826 <_printf_i+0xd6>
 8005818:	f010 0f40 	tst.w	r0, #64	; 0x40
 800581c:	f101 0004 	add.w	r0, r1, #4
 8005820:	6018      	str	r0, [r3, #0]
 8005822:	d0f7      	beq.n	8005814 <_printf_i+0xc4>
 8005824:	880b      	ldrh	r3, [r1, #0]
 8005826:	4959      	ldr	r1, [pc, #356]	; (800598c <_printf_i+0x23c>)
 8005828:	2a6f      	cmp	r2, #111	; 0x6f
 800582a:	bf14      	ite	ne
 800582c:	220a      	movne	r2, #10
 800582e:	2208      	moveq	r2, #8
 8005830:	2000      	movs	r0, #0
 8005832:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8005836:	6865      	ldr	r5, [r4, #4]
 8005838:	60a5      	str	r5, [r4, #8]
 800583a:	2d00      	cmp	r5, #0
 800583c:	f2c0 809c 	blt.w	8005978 <_printf_i+0x228>
 8005840:	6820      	ldr	r0, [r4, #0]
 8005842:	f020 0004 	bic.w	r0, r0, #4
 8005846:	6020      	str	r0, [r4, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d13f      	bne.n	80058cc <_printf_i+0x17c>
 800584c:	2d00      	cmp	r5, #0
 800584e:	f040 8095 	bne.w	800597c <_printf_i+0x22c>
 8005852:	4675      	mov	r5, lr
 8005854:	2a08      	cmp	r2, #8
 8005856:	d10b      	bne.n	8005870 <_printf_i+0x120>
 8005858:	6823      	ldr	r3, [r4, #0]
 800585a:	07da      	lsls	r2, r3, #31
 800585c:	d508      	bpl.n	8005870 <_printf_i+0x120>
 800585e:	6923      	ldr	r3, [r4, #16]
 8005860:	6862      	ldr	r2, [r4, #4]
 8005862:	429a      	cmp	r2, r3
 8005864:	bfde      	ittt	le
 8005866:	2330      	movle	r3, #48	; 0x30
 8005868:	f805 3c01 	strble.w	r3, [r5, #-1]
 800586c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005870:	ebae 0305 	sub.w	r3, lr, r5
 8005874:	6123      	str	r3, [r4, #16]
 8005876:	f8cd 8000 	str.w	r8, [sp]
 800587a:	463b      	mov	r3, r7
 800587c:	aa03      	add	r2, sp, #12
 800587e:	4621      	mov	r1, r4
 8005880:	4630      	mov	r0, r6
 8005882:	f7ff feef 	bl	8005664 <_printf_common>
 8005886:	3001      	adds	r0, #1
 8005888:	d155      	bne.n	8005936 <_printf_i+0x1e6>
 800588a:	f04f 30ff 	mov.w	r0, #4294967295
 800588e:	b005      	add	sp, #20
 8005890:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005894:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005898:	493c      	ldr	r1, [pc, #240]	; (800598c <_printf_i+0x23c>)
 800589a:	6822      	ldr	r2, [r4, #0]
 800589c:	6818      	ldr	r0, [r3, #0]
 800589e:	f012 0f80 	tst.w	r2, #128	; 0x80
 80058a2:	f100 0504 	add.w	r5, r0, #4
 80058a6:	601d      	str	r5, [r3, #0]
 80058a8:	d001      	beq.n	80058ae <_printf_i+0x15e>
 80058aa:	6803      	ldr	r3, [r0, #0]
 80058ac:	e002      	b.n	80058b4 <_printf_i+0x164>
 80058ae:	0655      	lsls	r5, r2, #25
 80058b0:	d5fb      	bpl.n	80058aa <_printf_i+0x15a>
 80058b2:	8803      	ldrh	r3, [r0, #0]
 80058b4:	07d0      	lsls	r0, r2, #31
 80058b6:	bf44      	itt	mi
 80058b8:	f042 0220 	orrmi.w	r2, r2, #32
 80058bc:	6022      	strmi	r2, [r4, #0]
 80058be:	b91b      	cbnz	r3, 80058c8 <_printf_i+0x178>
 80058c0:	6822      	ldr	r2, [r4, #0]
 80058c2:	f022 0220 	bic.w	r2, r2, #32
 80058c6:	6022      	str	r2, [r4, #0]
 80058c8:	2210      	movs	r2, #16
 80058ca:	e7b1      	b.n	8005830 <_printf_i+0xe0>
 80058cc:	4675      	mov	r5, lr
 80058ce:	fbb3 f0f2 	udiv	r0, r3, r2
 80058d2:	fb02 3310 	mls	r3, r2, r0, r3
 80058d6:	5ccb      	ldrb	r3, [r1, r3]
 80058d8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80058dc:	4603      	mov	r3, r0
 80058de:	2800      	cmp	r0, #0
 80058e0:	d1f5      	bne.n	80058ce <_printf_i+0x17e>
 80058e2:	e7b7      	b.n	8005854 <_printf_i+0x104>
 80058e4:	6808      	ldr	r0, [r1, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	6949      	ldr	r1, [r1, #20]
 80058ea:	f010 0f80 	tst.w	r0, #128	; 0x80
 80058ee:	d004      	beq.n	80058fa <_printf_i+0x1aa>
 80058f0:	1d10      	adds	r0, r2, #4
 80058f2:	6018      	str	r0, [r3, #0]
 80058f4:	6813      	ldr	r3, [r2, #0]
 80058f6:	6019      	str	r1, [r3, #0]
 80058f8:	e007      	b.n	800590a <_printf_i+0x1ba>
 80058fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80058fe:	f102 0004 	add.w	r0, r2, #4
 8005902:	6018      	str	r0, [r3, #0]
 8005904:	6813      	ldr	r3, [r2, #0]
 8005906:	d0f6      	beq.n	80058f6 <_printf_i+0x1a6>
 8005908:	8019      	strh	r1, [r3, #0]
 800590a:	2300      	movs	r3, #0
 800590c:	6123      	str	r3, [r4, #16]
 800590e:	4675      	mov	r5, lr
 8005910:	e7b1      	b.n	8005876 <_printf_i+0x126>
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	1d11      	adds	r1, r2, #4
 8005916:	6019      	str	r1, [r3, #0]
 8005918:	6815      	ldr	r5, [r2, #0]
 800591a:	6862      	ldr	r2, [r4, #4]
 800591c:	2100      	movs	r1, #0
 800591e:	4628      	mov	r0, r5
 8005920:	f7fa fc76 	bl	8000210 <memchr>
 8005924:	b108      	cbz	r0, 800592a <_printf_i+0x1da>
 8005926:	1b40      	subs	r0, r0, r5
 8005928:	6060      	str	r0, [r4, #4]
 800592a:	6863      	ldr	r3, [r4, #4]
 800592c:	6123      	str	r3, [r4, #16]
 800592e:	2300      	movs	r3, #0
 8005930:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005934:	e79f      	b.n	8005876 <_printf_i+0x126>
 8005936:	6923      	ldr	r3, [r4, #16]
 8005938:	462a      	mov	r2, r5
 800593a:	4639      	mov	r1, r7
 800593c:	4630      	mov	r0, r6
 800593e:	47c0      	blx	r8
 8005940:	3001      	adds	r0, #1
 8005942:	d0a2      	beq.n	800588a <_printf_i+0x13a>
 8005944:	6823      	ldr	r3, [r4, #0]
 8005946:	079b      	lsls	r3, r3, #30
 8005948:	d507      	bpl.n	800595a <_printf_i+0x20a>
 800594a:	2500      	movs	r5, #0
 800594c:	f104 0919 	add.w	r9, r4, #25
 8005950:	68e3      	ldr	r3, [r4, #12]
 8005952:	9a03      	ldr	r2, [sp, #12]
 8005954:	1a9b      	subs	r3, r3, r2
 8005956:	429d      	cmp	r5, r3
 8005958:	db05      	blt.n	8005966 <_printf_i+0x216>
 800595a:	68e0      	ldr	r0, [r4, #12]
 800595c:	9b03      	ldr	r3, [sp, #12]
 800595e:	4298      	cmp	r0, r3
 8005960:	bfb8      	it	lt
 8005962:	4618      	movlt	r0, r3
 8005964:	e793      	b.n	800588e <_printf_i+0x13e>
 8005966:	2301      	movs	r3, #1
 8005968:	464a      	mov	r2, r9
 800596a:	4639      	mov	r1, r7
 800596c:	4630      	mov	r0, r6
 800596e:	47c0      	blx	r8
 8005970:	3001      	adds	r0, #1
 8005972:	d08a      	beq.n	800588a <_printf_i+0x13a>
 8005974:	3501      	adds	r5, #1
 8005976:	e7eb      	b.n	8005950 <_printf_i+0x200>
 8005978:	2b00      	cmp	r3, #0
 800597a:	d1a7      	bne.n	80058cc <_printf_i+0x17c>
 800597c:	780b      	ldrb	r3, [r1, #0]
 800597e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005982:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005986:	e765      	b.n	8005854 <_printf_i+0x104>
 8005988:	08006d80 	.word	0x08006d80
 800598c:	08006d6f 	.word	0x08006d6f

08005990 <memcpy>:
 8005990:	b510      	push	{r4, lr}
 8005992:	1e43      	subs	r3, r0, #1
 8005994:	440a      	add	r2, r1
 8005996:	4291      	cmp	r1, r2
 8005998:	d100      	bne.n	800599c <memcpy+0xc>
 800599a:	bd10      	pop	{r4, pc}
 800599c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80059a4:	e7f7      	b.n	8005996 <memcpy+0x6>

080059a6 <memmove>:
 80059a6:	4288      	cmp	r0, r1
 80059a8:	b510      	push	{r4, lr}
 80059aa:	eb01 0302 	add.w	r3, r1, r2
 80059ae:	d803      	bhi.n	80059b8 <memmove+0x12>
 80059b0:	1e42      	subs	r2, r0, #1
 80059b2:	4299      	cmp	r1, r3
 80059b4:	d10c      	bne.n	80059d0 <memmove+0x2a>
 80059b6:	bd10      	pop	{r4, pc}
 80059b8:	4298      	cmp	r0, r3
 80059ba:	d2f9      	bcs.n	80059b0 <memmove+0xa>
 80059bc:	1881      	adds	r1, r0, r2
 80059be:	1ad2      	subs	r2, r2, r3
 80059c0:	42d3      	cmn	r3, r2
 80059c2:	d100      	bne.n	80059c6 <memmove+0x20>
 80059c4:	bd10      	pop	{r4, pc}
 80059c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80059ca:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80059ce:	e7f7      	b.n	80059c0 <memmove+0x1a>
 80059d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059d4:	f802 4f01 	strb.w	r4, [r2, #1]!
 80059d8:	e7eb      	b.n	80059b2 <memmove+0xc>
	...

080059dc <_free_r>:
 80059dc:	b538      	push	{r3, r4, r5, lr}
 80059de:	4605      	mov	r5, r0
 80059e0:	2900      	cmp	r1, #0
 80059e2:	d045      	beq.n	8005a70 <_free_r+0x94>
 80059e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059e8:	1f0c      	subs	r4, r1, #4
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	bfb8      	it	lt
 80059ee:	18e4      	addlt	r4, r4, r3
 80059f0:	f000 f8d6 	bl	8005ba0 <__malloc_lock>
 80059f4:	4a1f      	ldr	r2, [pc, #124]	; (8005a74 <_free_r+0x98>)
 80059f6:	6813      	ldr	r3, [r2, #0]
 80059f8:	4610      	mov	r0, r2
 80059fa:	b933      	cbnz	r3, 8005a0a <_free_r+0x2e>
 80059fc:	6063      	str	r3, [r4, #4]
 80059fe:	6014      	str	r4, [r2, #0]
 8005a00:	4628      	mov	r0, r5
 8005a02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a06:	f000 b8cc 	b.w	8005ba2 <__malloc_unlock>
 8005a0a:	42a3      	cmp	r3, r4
 8005a0c:	d90c      	bls.n	8005a28 <_free_r+0x4c>
 8005a0e:	6821      	ldr	r1, [r4, #0]
 8005a10:	1862      	adds	r2, r4, r1
 8005a12:	4293      	cmp	r3, r2
 8005a14:	bf04      	itt	eq
 8005a16:	681a      	ldreq	r2, [r3, #0]
 8005a18:	685b      	ldreq	r3, [r3, #4]
 8005a1a:	6063      	str	r3, [r4, #4]
 8005a1c:	bf04      	itt	eq
 8005a1e:	1852      	addeq	r2, r2, r1
 8005a20:	6022      	streq	r2, [r4, #0]
 8005a22:	6004      	str	r4, [r0, #0]
 8005a24:	e7ec      	b.n	8005a00 <_free_r+0x24>
 8005a26:	4613      	mov	r3, r2
 8005a28:	685a      	ldr	r2, [r3, #4]
 8005a2a:	b10a      	cbz	r2, 8005a30 <_free_r+0x54>
 8005a2c:	42a2      	cmp	r2, r4
 8005a2e:	d9fa      	bls.n	8005a26 <_free_r+0x4a>
 8005a30:	6819      	ldr	r1, [r3, #0]
 8005a32:	1858      	adds	r0, r3, r1
 8005a34:	42a0      	cmp	r0, r4
 8005a36:	d10b      	bne.n	8005a50 <_free_r+0x74>
 8005a38:	6820      	ldr	r0, [r4, #0]
 8005a3a:	4401      	add	r1, r0
 8005a3c:	1858      	adds	r0, r3, r1
 8005a3e:	4282      	cmp	r2, r0
 8005a40:	6019      	str	r1, [r3, #0]
 8005a42:	d1dd      	bne.n	8005a00 <_free_r+0x24>
 8005a44:	6810      	ldr	r0, [r2, #0]
 8005a46:	6852      	ldr	r2, [r2, #4]
 8005a48:	605a      	str	r2, [r3, #4]
 8005a4a:	4401      	add	r1, r0
 8005a4c:	6019      	str	r1, [r3, #0]
 8005a4e:	e7d7      	b.n	8005a00 <_free_r+0x24>
 8005a50:	d902      	bls.n	8005a58 <_free_r+0x7c>
 8005a52:	230c      	movs	r3, #12
 8005a54:	602b      	str	r3, [r5, #0]
 8005a56:	e7d3      	b.n	8005a00 <_free_r+0x24>
 8005a58:	6820      	ldr	r0, [r4, #0]
 8005a5a:	1821      	adds	r1, r4, r0
 8005a5c:	428a      	cmp	r2, r1
 8005a5e:	bf04      	itt	eq
 8005a60:	6811      	ldreq	r1, [r2, #0]
 8005a62:	6852      	ldreq	r2, [r2, #4]
 8005a64:	6062      	str	r2, [r4, #4]
 8005a66:	bf04      	itt	eq
 8005a68:	1809      	addeq	r1, r1, r0
 8005a6a:	6021      	streq	r1, [r4, #0]
 8005a6c:	605c      	str	r4, [r3, #4]
 8005a6e:	e7c7      	b.n	8005a00 <_free_r+0x24>
 8005a70:	bd38      	pop	{r3, r4, r5, pc}
 8005a72:	bf00      	nop
 8005a74:	200000ac 	.word	0x200000ac

08005a78 <_malloc_r>:
 8005a78:	b570      	push	{r4, r5, r6, lr}
 8005a7a:	1ccd      	adds	r5, r1, #3
 8005a7c:	f025 0503 	bic.w	r5, r5, #3
 8005a80:	3508      	adds	r5, #8
 8005a82:	2d0c      	cmp	r5, #12
 8005a84:	bf38      	it	cc
 8005a86:	250c      	movcc	r5, #12
 8005a88:	2d00      	cmp	r5, #0
 8005a8a:	4606      	mov	r6, r0
 8005a8c:	db01      	blt.n	8005a92 <_malloc_r+0x1a>
 8005a8e:	42a9      	cmp	r1, r5
 8005a90:	d903      	bls.n	8005a9a <_malloc_r+0x22>
 8005a92:	230c      	movs	r3, #12
 8005a94:	6033      	str	r3, [r6, #0]
 8005a96:	2000      	movs	r0, #0
 8005a98:	bd70      	pop	{r4, r5, r6, pc}
 8005a9a:	f000 f881 	bl	8005ba0 <__malloc_lock>
 8005a9e:	4a23      	ldr	r2, [pc, #140]	; (8005b2c <_malloc_r+0xb4>)
 8005aa0:	6814      	ldr	r4, [r2, #0]
 8005aa2:	4621      	mov	r1, r4
 8005aa4:	b991      	cbnz	r1, 8005acc <_malloc_r+0x54>
 8005aa6:	4c22      	ldr	r4, [pc, #136]	; (8005b30 <_malloc_r+0xb8>)
 8005aa8:	6823      	ldr	r3, [r4, #0]
 8005aaa:	b91b      	cbnz	r3, 8005ab4 <_malloc_r+0x3c>
 8005aac:	4630      	mov	r0, r6
 8005aae:	f000 f867 	bl	8005b80 <_sbrk_r>
 8005ab2:	6020      	str	r0, [r4, #0]
 8005ab4:	4629      	mov	r1, r5
 8005ab6:	4630      	mov	r0, r6
 8005ab8:	f000 f862 	bl	8005b80 <_sbrk_r>
 8005abc:	1c43      	adds	r3, r0, #1
 8005abe:	d126      	bne.n	8005b0e <_malloc_r+0x96>
 8005ac0:	230c      	movs	r3, #12
 8005ac2:	6033      	str	r3, [r6, #0]
 8005ac4:	4630      	mov	r0, r6
 8005ac6:	f000 f86c 	bl	8005ba2 <__malloc_unlock>
 8005aca:	e7e4      	b.n	8005a96 <_malloc_r+0x1e>
 8005acc:	680b      	ldr	r3, [r1, #0]
 8005ace:	1b5b      	subs	r3, r3, r5
 8005ad0:	d41a      	bmi.n	8005b08 <_malloc_r+0x90>
 8005ad2:	2b0b      	cmp	r3, #11
 8005ad4:	d90f      	bls.n	8005af6 <_malloc_r+0x7e>
 8005ad6:	600b      	str	r3, [r1, #0]
 8005ad8:	50cd      	str	r5, [r1, r3]
 8005ada:	18cc      	adds	r4, r1, r3
 8005adc:	4630      	mov	r0, r6
 8005ade:	f000 f860 	bl	8005ba2 <__malloc_unlock>
 8005ae2:	f104 000b 	add.w	r0, r4, #11
 8005ae6:	1d23      	adds	r3, r4, #4
 8005ae8:	f020 0007 	bic.w	r0, r0, #7
 8005aec:	1ac3      	subs	r3, r0, r3
 8005aee:	d01b      	beq.n	8005b28 <_malloc_r+0xb0>
 8005af0:	425a      	negs	r2, r3
 8005af2:	50e2      	str	r2, [r4, r3]
 8005af4:	bd70      	pop	{r4, r5, r6, pc}
 8005af6:	428c      	cmp	r4, r1
 8005af8:	bf0d      	iteet	eq
 8005afa:	6863      	ldreq	r3, [r4, #4]
 8005afc:	684b      	ldrne	r3, [r1, #4]
 8005afe:	6063      	strne	r3, [r4, #4]
 8005b00:	6013      	streq	r3, [r2, #0]
 8005b02:	bf18      	it	ne
 8005b04:	460c      	movne	r4, r1
 8005b06:	e7e9      	b.n	8005adc <_malloc_r+0x64>
 8005b08:	460c      	mov	r4, r1
 8005b0a:	6849      	ldr	r1, [r1, #4]
 8005b0c:	e7ca      	b.n	8005aa4 <_malloc_r+0x2c>
 8005b0e:	1cc4      	adds	r4, r0, #3
 8005b10:	f024 0403 	bic.w	r4, r4, #3
 8005b14:	42a0      	cmp	r0, r4
 8005b16:	d005      	beq.n	8005b24 <_malloc_r+0xac>
 8005b18:	1a21      	subs	r1, r4, r0
 8005b1a:	4630      	mov	r0, r6
 8005b1c:	f000 f830 	bl	8005b80 <_sbrk_r>
 8005b20:	3001      	adds	r0, #1
 8005b22:	d0cd      	beq.n	8005ac0 <_malloc_r+0x48>
 8005b24:	6025      	str	r5, [r4, #0]
 8005b26:	e7d9      	b.n	8005adc <_malloc_r+0x64>
 8005b28:	bd70      	pop	{r4, r5, r6, pc}
 8005b2a:	bf00      	nop
 8005b2c:	200000ac 	.word	0x200000ac
 8005b30:	200000b0 	.word	0x200000b0

08005b34 <_realloc_r>:
 8005b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b36:	4607      	mov	r7, r0
 8005b38:	4614      	mov	r4, r2
 8005b3a:	460e      	mov	r6, r1
 8005b3c:	b921      	cbnz	r1, 8005b48 <_realloc_r+0x14>
 8005b3e:	4611      	mov	r1, r2
 8005b40:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005b44:	f7ff bf98 	b.w	8005a78 <_malloc_r>
 8005b48:	b922      	cbnz	r2, 8005b54 <_realloc_r+0x20>
 8005b4a:	f7ff ff47 	bl	80059dc <_free_r>
 8005b4e:	4625      	mov	r5, r4
 8005b50:	4628      	mov	r0, r5
 8005b52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b54:	f000 f826 	bl	8005ba4 <_malloc_usable_size_r>
 8005b58:	4284      	cmp	r4, r0
 8005b5a:	d90f      	bls.n	8005b7c <_realloc_r+0x48>
 8005b5c:	4621      	mov	r1, r4
 8005b5e:	4638      	mov	r0, r7
 8005b60:	f7ff ff8a 	bl	8005a78 <_malloc_r>
 8005b64:	4605      	mov	r5, r0
 8005b66:	2800      	cmp	r0, #0
 8005b68:	d0f2      	beq.n	8005b50 <_realloc_r+0x1c>
 8005b6a:	4631      	mov	r1, r6
 8005b6c:	4622      	mov	r2, r4
 8005b6e:	f7ff ff0f 	bl	8005990 <memcpy>
 8005b72:	4631      	mov	r1, r6
 8005b74:	4638      	mov	r0, r7
 8005b76:	f7ff ff31 	bl	80059dc <_free_r>
 8005b7a:	e7e9      	b.n	8005b50 <_realloc_r+0x1c>
 8005b7c:	4635      	mov	r5, r6
 8005b7e:	e7e7      	b.n	8005b50 <_realloc_r+0x1c>

08005b80 <_sbrk_r>:
 8005b80:	b538      	push	{r3, r4, r5, lr}
 8005b82:	4c06      	ldr	r4, [pc, #24]	; (8005b9c <_sbrk_r+0x1c>)
 8005b84:	2300      	movs	r3, #0
 8005b86:	4605      	mov	r5, r0
 8005b88:	4608      	mov	r0, r1
 8005b8a:	6023      	str	r3, [r4, #0]
 8005b8c:	f001 f87e 	bl	8006c8c <_sbrk>
 8005b90:	1c43      	adds	r3, r0, #1
 8005b92:	d102      	bne.n	8005b9a <_sbrk_r+0x1a>
 8005b94:	6823      	ldr	r3, [r4, #0]
 8005b96:	b103      	cbz	r3, 8005b9a <_sbrk_r+0x1a>
 8005b98:	602b      	str	r3, [r5, #0]
 8005b9a:	bd38      	pop	{r3, r4, r5, pc}
 8005b9c:	20000514 	.word	0x20000514

08005ba0 <__malloc_lock>:
 8005ba0:	4770      	bx	lr

08005ba2 <__malloc_unlock>:
 8005ba2:	4770      	bx	lr

08005ba4 <_malloc_usable_size_r>:
 8005ba4:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8005ba8:	2800      	cmp	r0, #0
 8005baa:	f1a0 0004 	sub.w	r0, r0, #4
 8005bae:	bfbc      	itt	lt
 8005bb0:	580b      	ldrlt	r3, [r1, r0]
 8005bb2:	18c0      	addlt	r0, r0, r3
 8005bb4:	4770      	bx	lr
	...

08005bb8 <pow>:
 8005bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bbc:	ed2d 8b04 	vpush	{d8-d9}
 8005bc0:	b08d      	sub	sp, #52	; 0x34
 8005bc2:	ec57 6b10 	vmov	r6, r7, d0
 8005bc6:	ec55 4b11 	vmov	r4, r5, d1
 8005bca:	f000 f96d 	bl	8005ea8 <__ieee754_pow>
 8005bce:	4bae      	ldr	r3, [pc, #696]	; (8005e88 <pow+0x2d0>)
 8005bd0:	eeb0 8a40 	vmov.f32	s16, s0
 8005bd4:	eef0 8a60 	vmov.f32	s17, s1
 8005bd8:	f993 9000 	ldrsb.w	r9, [r3]
 8005bdc:	f1b9 3fff 	cmp.w	r9, #4294967295
 8005be0:	4698      	mov	r8, r3
 8005be2:	d05f      	beq.n	8005ca4 <pow+0xec>
 8005be4:	4622      	mov	r2, r4
 8005be6:	462b      	mov	r3, r5
 8005be8:	4620      	mov	r0, r4
 8005bea:	4629      	mov	r1, r5
 8005bec:	f7fa ffb2 	bl	8000b54 <__aeabi_dcmpun>
 8005bf0:	4683      	mov	fp, r0
 8005bf2:	2800      	cmp	r0, #0
 8005bf4:	d156      	bne.n	8005ca4 <pow+0xec>
 8005bf6:	4632      	mov	r2, r6
 8005bf8:	463b      	mov	r3, r7
 8005bfa:	4630      	mov	r0, r6
 8005bfc:	4639      	mov	r1, r7
 8005bfe:	f7fa ffa9 	bl	8000b54 <__aeabi_dcmpun>
 8005c02:	9001      	str	r0, [sp, #4]
 8005c04:	b1e8      	cbz	r0, 8005c42 <pow+0x8a>
 8005c06:	2200      	movs	r2, #0
 8005c08:	2300      	movs	r3, #0
 8005c0a:	4620      	mov	r0, r4
 8005c0c:	4629      	mov	r1, r5
 8005c0e:	f7fa ff6f 	bl	8000af0 <__aeabi_dcmpeq>
 8005c12:	2800      	cmp	r0, #0
 8005c14:	d046      	beq.n	8005ca4 <pow+0xec>
 8005c16:	2301      	movs	r3, #1
 8005c18:	9302      	str	r3, [sp, #8]
 8005c1a:	4b9c      	ldr	r3, [pc, #624]	; (8005e8c <pow+0x2d4>)
 8005c1c:	9303      	str	r3, [sp, #12]
 8005c1e:	4b9c      	ldr	r3, [pc, #624]	; (8005e90 <pow+0x2d8>)
 8005c20:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8005c24:	2200      	movs	r2, #0
 8005c26:	f1b9 0f02 	cmp.w	r9, #2
 8005c2a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005c2e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005c32:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005c36:	d033      	beq.n	8005ca0 <pow+0xe8>
 8005c38:	a802      	add	r0, sp, #8
 8005c3a:	f000 ff06 	bl	8006a4a <matherr>
 8005c3e:	bb48      	cbnz	r0, 8005c94 <pow+0xdc>
 8005c40:	e05e      	b.n	8005d00 <pow+0x148>
 8005c42:	f04f 0a00 	mov.w	sl, #0
 8005c46:	f04f 0b00 	mov.w	fp, #0
 8005c4a:	4652      	mov	r2, sl
 8005c4c:	465b      	mov	r3, fp
 8005c4e:	4630      	mov	r0, r6
 8005c50:	4639      	mov	r1, r7
 8005c52:	f7fa ff4d 	bl	8000af0 <__aeabi_dcmpeq>
 8005c56:	ec4b ab19 	vmov	d9, sl, fp
 8005c5a:	2800      	cmp	r0, #0
 8005c5c:	d055      	beq.n	8005d0a <pow+0x152>
 8005c5e:	4652      	mov	r2, sl
 8005c60:	465b      	mov	r3, fp
 8005c62:	4620      	mov	r0, r4
 8005c64:	4629      	mov	r1, r5
 8005c66:	f7fa ff43 	bl	8000af0 <__aeabi_dcmpeq>
 8005c6a:	4680      	mov	r8, r0
 8005c6c:	b318      	cbz	r0, 8005cb6 <pow+0xfe>
 8005c6e:	2301      	movs	r3, #1
 8005c70:	9302      	str	r3, [sp, #8]
 8005c72:	4b86      	ldr	r3, [pc, #536]	; (8005e8c <pow+0x2d4>)
 8005c74:	9303      	str	r3, [sp, #12]
 8005c76:	9b01      	ldr	r3, [sp, #4]
 8005c78:	930a      	str	r3, [sp, #40]	; 0x28
 8005c7a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005c7e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005c82:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8005c86:	f1b9 0f00 	cmp.w	r9, #0
 8005c8a:	d0d5      	beq.n	8005c38 <pow+0x80>
 8005c8c:	4b80      	ldr	r3, [pc, #512]	; (8005e90 <pow+0x2d8>)
 8005c8e:	2200      	movs	r2, #0
 8005c90:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005c94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c96:	b11b      	cbz	r3, 8005ca0 <pow+0xe8>
 8005c98:	f000 fff2 	bl	8006c80 <__errno>
 8005c9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c9e:	6003      	str	r3, [r0, #0]
 8005ca0:	ed9d 8b08 	vldr	d8, [sp, #32]
 8005ca4:	eeb0 0a48 	vmov.f32	s0, s16
 8005ca8:	eef0 0a68 	vmov.f32	s1, s17
 8005cac:	b00d      	add	sp, #52	; 0x34
 8005cae:	ecbd 8b04 	vpop	{d8-d9}
 8005cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cb6:	ec45 4b10 	vmov	d0, r4, r5
 8005cba:	f000 febe 	bl	8006a3a <finite>
 8005cbe:	2800      	cmp	r0, #0
 8005cc0:	d0f0      	beq.n	8005ca4 <pow+0xec>
 8005cc2:	4652      	mov	r2, sl
 8005cc4:	465b      	mov	r3, fp
 8005cc6:	4620      	mov	r0, r4
 8005cc8:	4629      	mov	r1, r5
 8005cca:	f7fa ff1b 	bl	8000b04 <__aeabi_dcmplt>
 8005cce:	2800      	cmp	r0, #0
 8005cd0:	d0e8      	beq.n	8005ca4 <pow+0xec>
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	9302      	str	r3, [sp, #8]
 8005cd6:	4b6d      	ldr	r3, [pc, #436]	; (8005e8c <pow+0x2d4>)
 8005cd8:	9303      	str	r3, [sp, #12]
 8005cda:	4b6b      	ldr	r3, [pc, #428]	; (8005e88 <pow+0x2d0>)
 8005cdc:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8005ce0:	f993 3000 	ldrsb.w	r3, [r3]
 8005ce4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005ce8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005cec:	b913      	cbnz	r3, 8005cf4 <pow+0x13c>
 8005cee:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8005cf2:	e7a1      	b.n	8005c38 <pow+0x80>
 8005cf4:	4967      	ldr	r1, [pc, #412]	; (8005e94 <pow+0x2dc>)
 8005cf6:	2000      	movs	r0, #0
 8005cf8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d19b      	bne.n	8005c38 <pow+0x80>
 8005d00:	f000 ffbe 	bl	8006c80 <__errno>
 8005d04:	2321      	movs	r3, #33	; 0x21
 8005d06:	6003      	str	r3, [r0, #0]
 8005d08:	e7c4      	b.n	8005c94 <pow+0xdc>
 8005d0a:	eeb0 0a48 	vmov.f32	s0, s16
 8005d0e:	eef0 0a68 	vmov.f32	s1, s17
 8005d12:	f000 fe92 	bl	8006a3a <finite>
 8005d16:	9001      	str	r0, [sp, #4]
 8005d18:	2800      	cmp	r0, #0
 8005d1a:	f040 808a 	bne.w	8005e32 <pow+0x27a>
 8005d1e:	ec47 6b10 	vmov	d0, r6, r7
 8005d22:	f000 fe8a 	bl	8006a3a <finite>
 8005d26:	2800      	cmp	r0, #0
 8005d28:	f000 8083 	beq.w	8005e32 <pow+0x27a>
 8005d2c:	ec45 4b10 	vmov	d0, r4, r5
 8005d30:	f000 fe83 	bl	8006a3a <finite>
 8005d34:	2800      	cmp	r0, #0
 8005d36:	d07c      	beq.n	8005e32 <pow+0x27a>
 8005d38:	ec53 2b18 	vmov	r2, r3, d8
 8005d3c:	ee18 0a10 	vmov	r0, s16
 8005d40:	4619      	mov	r1, r3
 8005d42:	f7fa ff07 	bl	8000b54 <__aeabi_dcmpun>
 8005d46:	f998 9000 	ldrsb.w	r9, [r8]
 8005d4a:	4b50      	ldr	r3, [pc, #320]	; (8005e8c <pow+0x2d4>)
 8005d4c:	b1b0      	cbz	r0, 8005d7c <pow+0x1c4>
 8005d4e:	2201      	movs	r2, #1
 8005d50:	9303      	str	r3, [sp, #12]
 8005d52:	9b01      	ldr	r3, [sp, #4]
 8005d54:	9202      	str	r2, [sp, #8]
 8005d56:	930a      	str	r3, [sp, #40]	; 0x28
 8005d58:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005d5c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005d60:	f1b9 0f00 	cmp.w	r9, #0
 8005d64:	d0c3      	beq.n	8005cee <pow+0x136>
 8005d66:	4652      	mov	r2, sl
 8005d68:	465b      	mov	r3, fp
 8005d6a:	4650      	mov	r0, sl
 8005d6c:	4659      	mov	r1, fp
 8005d6e:	f7fa fd81 	bl	8000874 <__aeabi_ddiv>
 8005d72:	f1b9 0f02 	cmp.w	r9, #2
 8005d76:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005d7a:	e7c0      	b.n	8005cfe <pow+0x146>
 8005d7c:	2203      	movs	r2, #3
 8005d7e:	9202      	str	r2, [sp, #8]
 8005d80:	9303      	str	r3, [sp, #12]
 8005d82:	900a      	str	r0, [sp, #40]	; 0x28
 8005d84:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005d88:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005d8c:	f1b9 0f00 	cmp.w	r9, #0
 8005d90:	d12c      	bne.n	8005dec <pow+0x234>
 8005d92:	4b41      	ldr	r3, [pc, #260]	; (8005e98 <pow+0x2e0>)
 8005d94:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005d98:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005d9c:	4630      	mov	r0, r6
 8005d9e:	4652      	mov	r2, sl
 8005da0:	465b      	mov	r3, fp
 8005da2:	4639      	mov	r1, r7
 8005da4:	f7fa feae 	bl	8000b04 <__aeabi_dcmplt>
 8005da8:	2800      	cmp	r0, #0
 8005daa:	d066      	beq.n	8005e7a <pow+0x2c2>
 8005dac:	2200      	movs	r2, #0
 8005dae:	4b3b      	ldr	r3, [pc, #236]	; (8005e9c <pow+0x2e4>)
 8005db0:	4620      	mov	r0, r4
 8005db2:	4629      	mov	r1, r5
 8005db4:	f7fa fc34 	bl	8000620 <__aeabi_dmul>
 8005db8:	4604      	mov	r4, r0
 8005dba:	460d      	mov	r5, r1
 8005dbc:	ec45 4b10 	vmov	d0, r4, r5
 8005dc0:	f000 fe4e 	bl	8006a60 <rint>
 8005dc4:	4620      	mov	r0, r4
 8005dc6:	ec53 2b10 	vmov	r2, r3, d0
 8005dca:	4629      	mov	r1, r5
 8005dcc:	f7fa fe90 	bl	8000af0 <__aeabi_dcmpeq>
 8005dd0:	b920      	cbnz	r0, 8005ddc <pow+0x224>
 8005dd2:	4b33      	ldr	r3, [pc, #204]	; (8005ea0 <pow+0x2e8>)
 8005dd4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005dd8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005ddc:	f998 3000 	ldrsb.w	r3, [r8]
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d14a      	bne.n	8005e7a <pow+0x2c2>
 8005de4:	f000 ff4c 	bl	8006c80 <__errno>
 8005de8:	2322      	movs	r3, #34	; 0x22
 8005dea:	e78c      	b.n	8005d06 <pow+0x14e>
 8005dec:	4b2d      	ldr	r3, [pc, #180]	; (8005ea4 <pow+0x2ec>)
 8005dee:	2200      	movs	r2, #0
 8005df0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005df4:	4630      	mov	r0, r6
 8005df6:	4652      	mov	r2, sl
 8005df8:	465b      	mov	r3, fp
 8005dfa:	4639      	mov	r1, r7
 8005dfc:	f7fa fe82 	bl	8000b04 <__aeabi_dcmplt>
 8005e00:	2800      	cmp	r0, #0
 8005e02:	d0eb      	beq.n	8005ddc <pow+0x224>
 8005e04:	2200      	movs	r2, #0
 8005e06:	4b25      	ldr	r3, [pc, #148]	; (8005e9c <pow+0x2e4>)
 8005e08:	4620      	mov	r0, r4
 8005e0a:	4629      	mov	r1, r5
 8005e0c:	f7fa fc08 	bl	8000620 <__aeabi_dmul>
 8005e10:	4604      	mov	r4, r0
 8005e12:	460d      	mov	r5, r1
 8005e14:	ec45 4b10 	vmov	d0, r4, r5
 8005e18:	f000 fe22 	bl	8006a60 <rint>
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	ec53 2b10 	vmov	r2, r3, d0
 8005e22:	4629      	mov	r1, r5
 8005e24:	f7fa fe64 	bl	8000af0 <__aeabi_dcmpeq>
 8005e28:	2800      	cmp	r0, #0
 8005e2a:	d1d7      	bne.n	8005ddc <pow+0x224>
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	4b19      	ldr	r3, [pc, #100]	; (8005e94 <pow+0x2dc>)
 8005e30:	e7d2      	b.n	8005dd8 <pow+0x220>
 8005e32:	2200      	movs	r2, #0
 8005e34:	2300      	movs	r3, #0
 8005e36:	ec51 0b18 	vmov	r0, r1, d8
 8005e3a:	f7fa fe59 	bl	8000af0 <__aeabi_dcmpeq>
 8005e3e:	2800      	cmp	r0, #0
 8005e40:	f43f af30 	beq.w	8005ca4 <pow+0xec>
 8005e44:	ec47 6b10 	vmov	d0, r6, r7
 8005e48:	f000 fdf7 	bl	8006a3a <finite>
 8005e4c:	2800      	cmp	r0, #0
 8005e4e:	f43f af29 	beq.w	8005ca4 <pow+0xec>
 8005e52:	ec45 4b10 	vmov	d0, r4, r5
 8005e56:	f000 fdf0 	bl	8006a3a <finite>
 8005e5a:	2800      	cmp	r0, #0
 8005e5c:	f43f af22 	beq.w	8005ca4 <pow+0xec>
 8005e60:	2304      	movs	r3, #4
 8005e62:	9302      	str	r3, [sp, #8]
 8005e64:	4b09      	ldr	r3, [pc, #36]	; (8005e8c <pow+0x2d4>)
 8005e66:	9303      	str	r3, [sp, #12]
 8005e68:	2300      	movs	r3, #0
 8005e6a:	930a      	str	r3, [sp, #40]	; 0x28
 8005e6c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005e70:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005e74:	ed8d 9b08 	vstr	d9, [sp, #32]
 8005e78:	e7b0      	b.n	8005ddc <pow+0x224>
 8005e7a:	a802      	add	r0, sp, #8
 8005e7c:	f000 fde5 	bl	8006a4a <matherr>
 8005e80:	2800      	cmp	r0, #0
 8005e82:	f47f af07 	bne.w	8005c94 <pow+0xdc>
 8005e86:	e7ad      	b.n	8005de4 <pow+0x22c>
 8005e88:	20000070 	.word	0x20000070
 8005e8c:	08006d91 	.word	0x08006d91
 8005e90:	3ff00000 	.word	0x3ff00000
 8005e94:	fff00000 	.word	0xfff00000
 8005e98:	47efffff 	.word	0x47efffff
 8005e9c:	3fe00000 	.word	0x3fe00000
 8005ea0:	c7efffff 	.word	0xc7efffff
 8005ea4:	7ff00000 	.word	0x7ff00000

08005ea8 <__ieee754_pow>:
 8005ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eac:	b091      	sub	sp, #68	; 0x44
 8005eae:	ed8d 1b00 	vstr	d1, [sp]
 8005eb2:	e89d 0204 	ldmia.w	sp, {r2, r9}
 8005eb6:	ec57 6b10 	vmov	r6, r7, d0
 8005eba:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8005ebe:	ea58 0302 	orrs.w	r3, r8, r2
 8005ec2:	ee10 aa10 	vmov	sl, s0
 8005ec6:	463d      	mov	r5, r7
 8005ec8:	f000 84bd 	beq.w	8006846 <__ieee754_pow+0x99e>
 8005ecc:	4b78      	ldr	r3, [pc, #480]	; (80060b0 <__ieee754_pow+0x208>)
 8005ece:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8005ed2:	429c      	cmp	r4, r3
 8005ed4:	dc09      	bgt.n	8005eea <__ieee754_pow+0x42>
 8005ed6:	d103      	bne.n	8005ee0 <__ieee754_pow+0x38>
 8005ed8:	b93e      	cbnz	r6, 8005eea <__ieee754_pow+0x42>
 8005eda:	45a0      	cmp	r8, r4
 8005edc:	dc0d      	bgt.n	8005efa <__ieee754_pow+0x52>
 8005ede:	e001      	b.n	8005ee4 <__ieee754_pow+0x3c>
 8005ee0:	4598      	cmp	r8, r3
 8005ee2:	dc02      	bgt.n	8005eea <__ieee754_pow+0x42>
 8005ee4:	4598      	cmp	r8, r3
 8005ee6:	d10e      	bne.n	8005f06 <__ieee754_pow+0x5e>
 8005ee8:	b16a      	cbz	r2, 8005f06 <__ieee754_pow+0x5e>
 8005eea:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005eee:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005ef2:	ea54 030a 	orrs.w	r3, r4, sl
 8005ef6:	f000 84a6 	beq.w	8006846 <__ieee754_pow+0x99e>
 8005efa:	486e      	ldr	r0, [pc, #440]	; (80060b4 <__ieee754_pow+0x20c>)
 8005efc:	b011      	add	sp, #68	; 0x44
 8005efe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f02:	f000 bda5 	b.w	8006a50 <nan>
 8005f06:	2d00      	cmp	r5, #0
 8005f08:	da53      	bge.n	8005fb2 <__ieee754_pow+0x10a>
 8005f0a:	4b6b      	ldr	r3, [pc, #428]	; (80060b8 <__ieee754_pow+0x210>)
 8005f0c:	4598      	cmp	r8, r3
 8005f0e:	dc4d      	bgt.n	8005fac <__ieee754_pow+0x104>
 8005f10:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8005f14:	4598      	cmp	r8, r3
 8005f16:	dd4c      	ble.n	8005fb2 <__ieee754_pow+0x10a>
 8005f18:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005f1c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005f20:	2b14      	cmp	r3, #20
 8005f22:	dd26      	ble.n	8005f72 <__ieee754_pow+0xca>
 8005f24:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8005f28:	fa22 f103 	lsr.w	r1, r2, r3
 8005f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d13e      	bne.n	8005fb2 <__ieee754_pow+0x10a>
 8005f34:	f001 0101 	and.w	r1, r1, #1
 8005f38:	f1c1 0b02 	rsb	fp, r1, #2
 8005f3c:	2a00      	cmp	r2, #0
 8005f3e:	d15b      	bne.n	8005ff8 <__ieee754_pow+0x150>
 8005f40:	4b5b      	ldr	r3, [pc, #364]	; (80060b0 <__ieee754_pow+0x208>)
 8005f42:	4598      	cmp	r8, r3
 8005f44:	d124      	bne.n	8005f90 <__ieee754_pow+0xe8>
 8005f46:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005f4a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005f4e:	ea53 030a 	orrs.w	r3, r3, sl
 8005f52:	f000 8478 	beq.w	8006846 <__ieee754_pow+0x99e>
 8005f56:	4b59      	ldr	r3, [pc, #356]	; (80060bc <__ieee754_pow+0x214>)
 8005f58:	429c      	cmp	r4, r3
 8005f5a:	dd2d      	ble.n	8005fb8 <__ieee754_pow+0x110>
 8005f5c:	f1b9 0f00 	cmp.w	r9, #0
 8005f60:	f280 8475 	bge.w	800684e <__ieee754_pow+0x9a6>
 8005f64:	2000      	movs	r0, #0
 8005f66:	2100      	movs	r1, #0
 8005f68:	ec41 0b10 	vmov	d0, r0, r1
 8005f6c:	b011      	add	sp, #68	; 0x44
 8005f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f72:	2a00      	cmp	r2, #0
 8005f74:	d13e      	bne.n	8005ff4 <__ieee754_pow+0x14c>
 8005f76:	f1c3 0314 	rsb	r3, r3, #20
 8005f7a:	fa48 f103 	asr.w	r1, r8, r3
 8005f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f82:	4598      	cmp	r8, r3
 8005f84:	f040 846b 	bne.w	800685e <__ieee754_pow+0x9b6>
 8005f88:	f001 0101 	and.w	r1, r1, #1
 8005f8c:	f1c1 0b02 	rsb	fp, r1, #2
 8005f90:	4b4b      	ldr	r3, [pc, #300]	; (80060c0 <__ieee754_pow+0x218>)
 8005f92:	4598      	cmp	r8, r3
 8005f94:	d118      	bne.n	8005fc8 <__ieee754_pow+0x120>
 8005f96:	f1b9 0f00 	cmp.w	r9, #0
 8005f9a:	f280 845c 	bge.w	8006856 <__ieee754_pow+0x9ae>
 8005f9e:	4948      	ldr	r1, [pc, #288]	; (80060c0 <__ieee754_pow+0x218>)
 8005fa0:	4632      	mov	r2, r6
 8005fa2:	463b      	mov	r3, r7
 8005fa4:	2000      	movs	r0, #0
 8005fa6:	f7fa fc65 	bl	8000874 <__aeabi_ddiv>
 8005faa:	e7dd      	b.n	8005f68 <__ieee754_pow+0xc0>
 8005fac:	f04f 0b02 	mov.w	fp, #2
 8005fb0:	e7c4      	b.n	8005f3c <__ieee754_pow+0x94>
 8005fb2:	f04f 0b00 	mov.w	fp, #0
 8005fb6:	e7c1      	b.n	8005f3c <__ieee754_pow+0x94>
 8005fb8:	f1b9 0f00 	cmp.w	r9, #0
 8005fbc:	dad2      	bge.n	8005f64 <__ieee754_pow+0xbc>
 8005fbe:	e89d 0009 	ldmia.w	sp, {r0, r3}
 8005fc2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005fc6:	e7cf      	b.n	8005f68 <__ieee754_pow+0xc0>
 8005fc8:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8005fcc:	d106      	bne.n	8005fdc <__ieee754_pow+0x134>
 8005fce:	4632      	mov	r2, r6
 8005fd0:	463b      	mov	r3, r7
 8005fd2:	4610      	mov	r0, r2
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	f7fa fb23 	bl	8000620 <__aeabi_dmul>
 8005fda:	e7c5      	b.n	8005f68 <__ieee754_pow+0xc0>
 8005fdc:	4b39      	ldr	r3, [pc, #228]	; (80060c4 <__ieee754_pow+0x21c>)
 8005fde:	4599      	cmp	r9, r3
 8005fe0:	d10a      	bne.n	8005ff8 <__ieee754_pow+0x150>
 8005fe2:	2d00      	cmp	r5, #0
 8005fe4:	db08      	blt.n	8005ff8 <__ieee754_pow+0x150>
 8005fe6:	ec47 6b10 	vmov	d0, r6, r7
 8005fea:	b011      	add	sp, #68	; 0x44
 8005fec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ff0:	f000 bc6c 	b.w	80068cc <__ieee754_sqrt>
 8005ff4:	f04f 0b00 	mov.w	fp, #0
 8005ff8:	ec47 6b10 	vmov	d0, r6, r7
 8005ffc:	f000 fd16 	bl	8006a2c <fabs>
 8006000:	ec51 0b10 	vmov	r0, r1, d0
 8006004:	f1ba 0f00 	cmp.w	sl, #0
 8006008:	d127      	bne.n	800605a <__ieee754_pow+0x1b2>
 800600a:	b124      	cbz	r4, 8006016 <__ieee754_pow+0x16e>
 800600c:	4b2c      	ldr	r3, [pc, #176]	; (80060c0 <__ieee754_pow+0x218>)
 800600e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8006012:	429a      	cmp	r2, r3
 8006014:	d121      	bne.n	800605a <__ieee754_pow+0x1b2>
 8006016:	f1b9 0f00 	cmp.w	r9, #0
 800601a:	da05      	bge.n	8006028 <__ieee754_pow+0x180>
 800601c:	4602      	mov	r2, r0
 800601e:	460b      	mov	r3, r1
 8006020:	2000      	movs	r0, #0
 8006022:	4927      	ldr	r1, [pc, #156]	; (80060c0 <__ieee754_pow+0x218>)
 8006024:	f7fa fc26 	bl	8000874 <__aeabi_ddiv>
 8006028:	2d00      	cmp	r5, #0
 800602a:	da9d      	bge.n	8005f68 <__ieee754_pow+0xc0>
 800602c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006030:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006034:	ea54 030b 	orrs.w	r3, r4, fp
 8006038:	d108      	bne.n	800604c <__ieee754_pow+0x1a4>
 800603a:	4602      	mov	r2, r0
 800603c:	460b      	mov	r3, r1
 800603e:	4610      	mov	r0, r2
 8006040:	4619      	mov	r1, r3
 8006042:	f7fa f939 	bl	80002b8 <__aeabi_dsub>
 8006046:	4602      	mov	r2, r0
 8006048:	460b      	mov	r3, r1
 800604a:	e7ac      	b.n	8005fa6 <__ieee754_pow+0xfe>
 800604c:	f1bb 0f01 	cmp.w	fp, #1
 8006050:	d18a      	bne.n	8005f68 <__ieee754_pow+0xc0>
 8006052:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006056:	4619      	mov	r1, r3
 8006058:	e786      	b.n	8005f68 <__ieee754_pow+0xc0>
 800605a:	0fed      	lsrs	r5, r5, #31
 800605c:	1e6b      	subs	r3, r5, #1
 800605e:	930d      	str	r3, [sp, #52]	; 0x34
 8006060:	ea5b 0303 	orrs.w	r3, fp, r3
 8006064:	d102      	bne.n	800606c <__ieee754_pow+0x1c4>
 8006066:	4632      	mov	r2, r6
 8006068:	463b      	mov	r3, r7
 800606a:	e7e8      	b.n	800603e <__ieee754_pow+0x196>
 800606c:	4b16      	ldr	r3, [pc, #88]	; (80060c8 <__ieee754_pow+0x220>)
 800606e:	4598      	cmp	r8, r3
 8006070:	f340 80fe 	ble.w	8006270 <__ieee754_pow+0x3c8>
 8006074:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8006078:	4598      	cmp	r8, r3
 800607a:	dd0a      	ble.n	8006092 <__ieee754_pow+0x1ea>
 800607c:	4b0f      	ldr	r3, [pc, #60]	; (80060bc <__ieee754_pow+0x214>)
 800607e:	429c      	cmp	r4, r3
 8006080:	dc0d      	bgt.n	800609e <__ieee754_pow+0x1f6>
 8006082:	f1b9 0f00 	cmp.w	r9, #0
 8006086:	f6bf af6d 	bge.w	8005f64 <__ieee754_pow+0xbc>
 800608a:	a307      	add	r3, pc, #28	; (adr r3, 80060a8 <__ieee754_pow+0x200>)
 800608c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006090:	e79f      	b.n	8005fd2 <__ieee754_pow+0x12a>
 8006092:	4b0e      	ldr	r3, [pc, #56]	; (80060cc <__ieee754_pow+0x224>)
 8006094:	429c      	cmp	r4, r3
 8006096:	ddf4      	ble.n	8006082 <__ieee754_pow+0x1da>
 8006098:	4b09      	ldr	r3, [pc, #36]	; (80060c0 <__ieee754_pow+0x218>)
 800609a:	429c      	cmp	r4, r3
 800609c:	dd18      	ble.n	80060d0 <__ieee754_pow+0x228>
 800609e:	f1b9 0f00 	cmp.w	r9, #0
 80060a2:	dcf2      	bgt.n	800608a <__ieee754_pow+0x1e2>
 80060a4:	e75e      	b.n	8005f64 <__ieee754_pow+0xbc>
 80060a6:	bf00      	nop
 80060a8:	8800759c 	.word	0x8800759c
 80060ac:	7e37e43c 	.word	0x7e37e43c
 80060b0:	7ff00000 	.word	0x7ff00000
 80060b4:	08006cf2 	.word	0x08006cf2
 80060b8:	433fffff 	.word	0x433fffff
 80060bc:	3fefffff 	.word	0x3fefffff
 80060c0:	3ff00000 	.word	0x3ff00000
 80060c4:	3fe00000 	.word	0x3fe00000
 80060c8:	41e00000 	.word	0x41e00000
 80060cc:	3feffffe 	.word	0x3feffffe
 80060d0:	2200      	movs	r2, #0
 80060d2:	4b63      	ldr	r3, [pc, #396]	; (8006260 <__ieee754_pow+0x3b8>)
 80060d4:	f7fa f8f0 	bl	80002b8 <__aeabi_dsub>
 80060d8:	a355      	add	r3, pc, #340	; (adr r3, 8006230 <__ieee754_pow+0x388>)
 80060da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060de:	4604      	mov	r4, r0
 80060e0:	460d      	mov	r5, r1
 80060e2:	f7fa fa9d 	bl	8000620 <__aeabi_dmul>
 80060e6:	a354      	add	r3, pc, #336	; (adr r3, 8006238 <__ieee754_pow+0x390>)
 80060e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ec:	4606      	mov	r6, r0
 80060ee:	460f      	mov	r7, r1
 80060f0:	4620      	mov	r0, r4
 80060f2:	4629      	mov	r1, r5
 80060f4:	f7fa fa94 	bl	8000620 <__aeabi_dmul>
 80060f8:	2200      	movs	r2, #0
 80060fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060fe:	4b59      	ldr	r3, [pc, #356]	; (8006264 <__ieee754_pow+0x3bc>)
 8006100:	4620      	mov	r0, r4
 8006102:	4629      	mov	r1, r5
 8006104:	f7fa fa8c 	bl	8000620 <__aeabi_dmul>
 8006108:	4602      	mov	r2, r0
 800610a:	460b      	mov	r3, r1
 800610c:	a14c      	add	r1, pc, #304	; (adr r1, 8006240 <__ieee754_pow+0x398>)
 800610e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006112:	f7fa f8d1 	bl	80002b8 <__aeabi_dsub>
 8006116:	4622      	mov	r2, r4
 8006118:	462b      	mov	r3, r5
 800611a:	f7fa fa81 	bl	8000620 <__aeabi_dmul>
 800611e:	4602      	mov	r2, r0
 8006120:	460b      	mov	r3, r1
 8006122:	2000      	movs	r0, #0
 8006124:	4950      	ldr	r1, [pc, #320]	; (8006268 <__ieee754_pow+0x3c0>)
 8006126:	f7fa f8c7 	bl	80002b8 <__aeabi_dsub>
 800612a:	4622      	mov	r2, r4
 800612c:	462b      	mov	r3, r5
 800612e:	4680      	mov	r8, r0
 8006130:	4689      	mov	r9, r1
 8006132:	4620      	mov	r0, r4
 8006134:	4629      	mov	r1, r5
 8006136:	f7fa fa73 	bl	8000620 <__aeabi_dmul>
 800613a:	4602      	mov	r2, r0
 800613c:	460b      	mov	r3, r1
 800613e:	4640      	mov	r0, r8
 8006140:	4649      	mov	r1, r9
 8006142:	f7fa fa6d 	bl	8000620 <__aeabi_dmul>
 8006146:	a340      	add	r3, pc, #256	; (adr r3, 8006248 <__ieee754_pow+0x3a0>)
 8006148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800614c:	f7fa fa68 	bl	8000620 <__aeabi_dmul>
 8006150:	4602      	mov	r2, r0
 8006152:	460b      	mov	r3, r1
 8006154:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006158:	f7fa f8ae 	bl	80002b8 <__aeabi_dsub>
 800615c:	4602      	mov	r2, r0
 800615e:	460b      	mov	r3, r1
 8006160:	4604      	mov	r4, r0
 8006162:	460d      	mov	r5, r1
 8006164:	4630      	mov	r0, r6
 8006166:	4639      	mov	r1, r7
 8006168:	f7fa f8a8 	bl	80002bc <__adddf3>
 800616c:	2000      	movs	r0, #0
 800616e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006172:	4632      	mov	r2, r6
 8006174:	463b      	mov	r3, r7
 8006176:	f7fa f89f 	bl	80002b8 <__aeabi_dsub>
 800617a:	4602      	mov	r2, r0
 800617c:	460b      	mov	r3, r1
 800617e:	4620      	mov	r0, r4
 8006180:	4629      	mov	r1, r5
 8006182:	f7fa f899 	bl	80002b8 <__aeabi_dsub>
 8006186:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006188:	f10b 33ff 	add.w	r3, fp, #4294967295
 800618c:	4313      	orrs	r3, r2
 800618e:	4606      	mov	r6, r0
 8006190:	460f      	mov	r7, r1
 8006192:	f040 81eb 	bne.w	800656c <__ieee754_pow+0x6c4>
 8006196:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8006250 <__ieee754_pow+0x3a8>
 800619a:	e9dd 4500 	ldrd	r4, r5, [sp]
 800619e:	2400      	movs	r4, #0
 80061a0:	4622      	mov	r2, r4
 80061a2:	462b      	mov	r3, r5
 80061a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80061a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80061ac:	f7fa f884 	bl	80002b8 <__aeabi_dsub>
 80061b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061b4:	f7fa fa34 	bl	8000620 <__aeabi_dmul>
 80061b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061bc:	4680      	mov	r8, r0
 80061be:	4689      	mov	r9, r1
 80061c0:	4630      	mov	r0, r6
 80061c2:	4639      	mov	r1, r7
 80061c4:	f7fa fa2c 	bl	8000620 <__aeabi_dmul>
 80061c8:	4602      	mov	r2, r0
 80061ca:	460b      	mov	r3, r1
 80061cc:	4640      	mov	r0, r8
 80061ce:	4649      	mov	r1, r9
 80061d0:	f7fa f874 	bl	80002bc <__adddf3>
 80061d4:	4622      	mov	r2, r4
 80061d6:	462b      	mov	r3, r5
 80061d8:	4680      	mov	r8, r0
 80061da:	4689      	mov	r9, r1
 80061dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061e0:	f7fa fa1e 	bl	8000620 <__aeabi_dmul>
 80061e4:	460b      	mov	r3, r1
 80061e6:	4604      	mov	r4, r0
 80061e8:	460d      	mov	r5, r1
 80061ea:	4602      	mov	r2, r0
 80061ec:	4649      	mov	r1, r9
 80061ee:	4640      	mov	r0, r8
 80061f0:	e9cd 4500 	strd	r4, r5, [sp]
 80061f4:	f7fa f862 	bl	80002bc <__adddf3>
 80061f8:	4b1c      	ldr	r3, [pc, #112]	; (800626c <__ieee754_pow+0x3c4>)
 80061fa:	4299      	cmp	r1, r3
 80061fc:	4606      	mov	r6, r0
 80061fe:	460f      	mov	r7, r1
 8006200:	468b      	mov	fp, r1
 8006202:	f340 82f7 	ble.w	80067f4 <__ieee754_pow+0x94c>
 8006206:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800620a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800620e:	4303      	orrs	r3, r0
 8006210:	f000 81ea 	beq.w	80065e8 <__ieee754_pow+0x740>
 8006214:	a310      	add	r3, pc, #64	; (adr r3, 8006258 <__ieee754_pow+0x3b0>)
 8006216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800621a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800621e:	f7fa f9ff 	bl	8000620 <__aeabi_dmul>
 8006222:	a30d      	add	r3, pc, #52	; (adr r3, 8006258 <__ieee754_pow+0x3b0>)
 8006224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006228:	e6d5      	b.n	8005fd6 <__ieee754_pow+0x12e>
 800622a:	bf00      	nop
 800622c:	f3af 8000 	nop.w
 8006230:	60000000 	.word	0x60000000
 8006234:	3ff71547 	.word	0x3ff71547
 8006238:	f85ddf44 	.word	0xf85ddf44
 800623c:	3e54ae0b 	.word	0x3e54ae0b
 8006240:	55555555 	.word	0x55555555
 8006244:	3fd55555 	.word	0x3fd55555
 8006248:	652b82fe 	.word	0x652b82fe
 800624c:	3ff71547 	.word	0x3ff71547
 8006250:	00000000 	.word	0x00000000
 8006254:	bff00000 	.word	0xbff00000
 8006258:	8800759c 	.word	0x8800759c
 800625c:	7e37e43c 	.word	0x7e37e43c
 8006260:	3ff00000 	.word	0x3ff00000
 8006264:	3fd00000 	.word	0x3fd00000
 8006268:	3fe00000 	.word	0x3fe00000
 800626c:	408fffff 	.word	0x408fffff
 8006270:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8006274:	f04f 0200 	mov.w	r2, #0
 8006278:	da05      	bge.n	8006286 <__ieee754_pow+0x3de>
 800627a:	4bd3      	ldr	r3, [pc, #844]	; (80065c8 <__ieee754_pow+0x720>)
 800627c:	f7fa f9d0 	bl	8000620 <__aeabi_dmul>
 8006280:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8006284:	460c      	mov	r4, r1
 8006286:	1523      	asrs	r3, r4, #20
 8006288:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800628c:	4413      	add	r3, r2
 800628e:	9307      	str	r3, [sp, #28]
 8006290:	4bce      	ldr	r3, [pc, #824]	; (80065cc <__ieee754_pow+0x724>)
 8006292:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006296:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800629a:	429c      	cmp	r4, r3
 800629c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80062a0:	dd08      	ble.n	80062b4 <__ieee754_pow+0x40c>
 80062a2:	4bcb      	ldr	r3, [pc, #812]	; (80065d0 <__ieee754_pow+0x728>)
 80062a4:	429c      	cmp	r4, r3
 80062a6:	f340 815e 	ble.w	8006566 <__ieee754_pow+0x6be>
 80062aa:	9b07      	ldr	r3, [sp, #28]
 80062ac:	3301      	adds	r3, #1
 80062ae:	9307      	str	r3, [sp, #28]
 80062b0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80062b4:	f04f 0a00 	mov.w	sl, #0
 80062b8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80062bc:	930c      	str	r3, [sp, #48]	; 0x30
 80062be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80062c0:	4bc4      	ldr	r3, [pc, #784]	; (80065d4 <__ieee754_pow+0x72c>)
 80062c2:	4413      	add	r3, r2
 80062c4:	ed93 7b00 	vldr	d7, [r3]
 80062c8:	4629      	mov	r1, r5
 80062ca:	ec53 2b17 	vmov	r2, r3, d7
 80062ce:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80062d2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80062d6:	f7f9 ffef 	bl	80002b8 <__aeabi_dsub>
 80062da:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80062de:	4606      	mov	r6, r0
 80062e0:	460f      	mov	r7, r1
 80062e2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80062e6:	f7f9 ffe9 	bl	80002bc <__adddf3>
 80062ea:	4602      	mov	r2, r0
 80062ec:	460b      	mov	r3, r1
 80062ee:	2000      	movs	r0, #0
 80062f0:	49b9      	ldr	r1, [pc, #740]	; (80065d8 <__ieee754_pow+0x730>)
 80062f2:	f7fa fabf 	bl	8000874 <__aeabi_ddiv>
 80062f6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80062fa:	4602      	mov	r2, r0
 80062fc:	460b      	mov	r3, r1
 80062fe:	4630      	mov	r0, r6
 8006300:	4639      	mov	r1, r7
 8006302:	f7fa f98d 	bl	8000620 <__aeabi_dmul>
 8006306:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800630a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800630e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006312:	2300      	movs	r3, #0
 8006314:	9302      	str	r3, [sp, #8]
 8006316:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800631a:	106d      	asrs	r5, r5, #1
 800631c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006320:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006324:	2200      	movs	r2, #0
 8006326:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800632a:	4640      	mov	r0, r8
 800632c:	4649      	mov	r1, r9
 800632e:	4614      	mov	r4, r2
 8006330:	461d      	mov	r5, r3
 8006332:	f7fa f975 	bl	8000620 <__aeabi_dmul>
 8006336:	4602      	mov	r2, r0
 8006338:	460b      	mov	r3, r1
 800633a:	4630      	mov	r0, r6
 800633c:	4639      	mov	r1, r7
 800633e:	f7f9 ffbb 	bl	80002b8 <__aeabi_dsub>
 8006342:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006346:	4606      	mov	r6, r0
 8006348:	460f      	mov	r7, r1
 800634a:	4620      	mov	r0, r4
 800634c:	4629      	mov	r1, r5
 800634e:	f7f9 ffb3 	bl	80002b8 <__aeabi_dsub>
 8006352:	4602      	mov	r2, r0
 8006354:	460b      	mov	r3, r1
 8006356:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800635a:	f7f9 ffad 	bl	80002b8 <__aeabi_dsub>
 800635e:	4642      	mov	r2, r8
 8006360:	464b      	mov	r3, r9
 8006362:	f7fa f95d 	bl	8000620 <__aeabi_dmul>
 8006366:	4602      	mov	r2, r0
 8006368:	460b      	mov	r3, r1
 800636a:	4630      	mov	r0, r6
 800636c:	4639      	mov	r1, r7
 800636e:	f7f9 ffa3 	bl	80002b8 <__aeabi_dsub>
 8006372:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006376:	f7fa f953 	bl	8000620 <__aeabi_dmul>
 800637a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800637e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006382:	4610      	mov	r0, r2
 8006384:	4619      	mov	r1, r3
 8006386:	f7fa f94b 	bl	8000620 <__aeabi_dmul>
 800638a:	a37b      	add	r3, pc, #492	; (adr r3, 8006578 <__ieee754_pow+0x6d0>)
 800638c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006390:	4604      	mov	r4, r0
 8006392:	460d      	mov	r5, r1
 8006394:	f7fa f944 	bl	8000620 <__aeabi_dmul>
 8006398:	a379      	add	r3, pc, #484	; (adr r3, 8006580 <__ieee754_pow+0x6d8>)
 800639a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800639e:	f7f9 ff8d 	bl	80002bc <__adddf3>
 80063a2:	4622      	mov	r2, r4
 80063a4:	462b      	mov	r3, r5
 80063a6:	f7fa f93b 	bl	8000620 <__aeabi_dmul>
 80063aa:	a377      	add	r3, pc, #476	; (adr r3, 8006588 <__ieee754_pow+0x6e0>)
 80063ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063b0:	f7f9 ff84 	bl	80002bc <__adddf3>
 80063b4:	4622      	mov	r2, r4
 80063b6:	462b      	mov	r3, r5
 80063b8:	f7fa f932 	bl	8000620 <__aeabi_dmul>
 80063bc:	a374      	add	r3, pc, #464	; (adr r3, 8006590 <__ieee754_pow+0x6e8>)
 80063be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c2:	f7f9 ff7b 	bl	80002bc <__adddf3>
 80063c6:	4622      	mov	r2, r4
 80063c8:	462b      	mov	r3, r5
 80063ca:	f7fa f929 	bl	8000620 <__aeabi_dmul>
 80063ce:	a372      	add	r3, pc, #456	; (adr r3, 8006598 <__ieee754_pow+0x6f0>)
 80063d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d4:	f7f9 ff72 	bl	80002bc <__adddf3>
 80063d8:	4622      	mov	r2, r4
 80063da:	462b      	mov	r3, r5
 80063dc:	f7fa f920 	bl	8000620 <__aeabi_dmul>
 80063e0:	a36f      	add	r3, pc, #444	; (adr r3, 80065a0 <__ieee754_pow+0x6f8>)
 80063e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e6:	f7f9 ff69 	bl	80002bc <__adddf3>
 80063ea:	4622      	mov	r2, r4
 80063ec:	4606      	mov	r6, r0
 80063ee:	460f      	mov	r7, r1
 80063f0:	462b      	mov	r3, r5
 80063f2:	4620      	mov	r0, r4
 80063f4:	4629      	mov	r1, r5
 80063f6:	f7fa f913 	bl	8000620 <__aeabi_dmul>
 80063fa:	4602      	mov	r2, r0
 80063fc:	460b      	mov	r3, r1
 80063fe:	4630      	mov	r0, r6
 8006400:	4639      	mov	r1, r7
 8006402:	f7fa f90d 	bl	8000620 <__aeabi_dmul>
 8006406:	4642      	mov	r2, r8
 8006408:	4604      	mov	r4, r0
 800640a:	460d      	mov	r5, r1
 800640c:	464b      	mov	r3, r9
 800640e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006412:	f7f9 ff53 	bl	80002bc <__adddf3>
 8006416:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800641a:	f7fa f901 	bl	8000620 <__aeabi_dmul>
 800641e:	4622      	mov	r2, r4
 8006420:	462b      	mov	r3, r5
 8006422:	f7f9 ff4b 	bl	80002bc <__adddf3>
 8006426:	4642      	mov	r2, r8
 8006428:	4606      	mov	r6, r0
 800642a:	460f      	mov	r7, r1
 800642c:	464b      	mov	r3, r9
 800642e:	4640      	mov	r0, r8
 8006430:	4649      	mov	r1, r9
 8006432:	f7fa f8f5 	bl	8000620 <__aeabi_dmul>
 8006436:	2200      	movs	r2, #0
 8006438:	4b68      	ldr	r3, [pc, #416]	; (80065dc <__ieee754_pow+0x734>)
 800643a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800643e:	f7f9 ff3d 	bl	80002bc <__adddf3>
 8006442:	4632      	mov	r2, r6
 8006444:	463b      	mov	r3, r7
 8006446:	f7f9 ff39 	bl	80002bc <__adddf3>
 800644a:	9802      	ldr	r0, [sp, #8]
 800644c:	460d      	mov	r5, r1
 800644e:	4604      	mov	r4, r0
 8006450:	4602      	mov	r2, r0
 8006452:	460b      	mov	r3, r1
 8006454:	4640      	mov	r0, r8
 8006456:	4649      	mov	r1, r9
 8006458:	f7fa f8e2 	bl	8000620 <__aeabi_dmul>
 800645c:	2200      	movs	r2, #0
 800645e:	4680      	mov	r8, r0
 8006460:	4689      	mov	r9, r1
 8006462:	4b5e      	ldr	r3, [pc, #376]	; (80065dc <__ieee754_pow+0x734>)
 8006464:	4620      	mov	r0, r4
 8006466:	4629      	mov	r1, r5
 8006468:	f7f9 ff26 	bl	80002b8 <__aeabi_dsub>
 800646c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006470:	f7f9 ff22 	bl	80002b8 <__aeabi_dsub>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	4630      	mov	r0, r6
 800647a:	4639      	mov	r1, r7
 800647c:	f7f9 ff1c 	bl	80002b8 <__aeabi_dsub>
 8006480:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006484:	f7fa f8cc 	bl	8000620 <__aeabi_dmul>
 8006488:	4622      	mov	r2, r4
 800648a:	4606      	mov	r6, r0
 800648c:	460f      	mov	r7, r1
 800648e:	462b      	mov	r3, r5
 8006490:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006494:	f7fa f8c4 	bl	8000620 <__aeabi_dmul>
 8006498:	4602      	mov	r2, r0
 800649a:	460b      	mov	r3, r1
 800649c:	4630      	mov	r0, r6
 800649e:	4639      	mov	r1, r7
 80064a0:	f7f9 ff0c 	bl	80002bc <__adddf3>
 80064a4:	4606      	mov	r6, r0
 80064a6:	460f      	mov	r7, r1
 80064a8:	4602      	mov	r2, r0
 80064aa:	460b      	mov	r3, r1
 80064ac:	4640      	mov	r0, r8
 80064ae:	4649      	mov	r1, r9
 80064b0:	f7f9 ff04 	bl	80002bc <__adddf3>
 80064b4:	9802      	ldr	r0, [sp, #8]
 80064b6:	a33c      	add	r3, pc, #240	; (adr r3, 80065a8 <__ieee754_pow+0x700>)
 80064b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064bc:	4604      	mov	r4, r0
 80064be:	460d      	mov	r5, r1
 80064c0:	f7fa f8ae 	bl	8000620 <__aeabi_dmul>
 80064c4:	4642      	mov	r2, r8
 80064c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80064ca:	464b      	mov	r3, r9
 80064cc:	4620      	mov	r0, r4
 80064ce:	4629      	mov	r1, r5
 80064d0:	f7f9 fef2 	bl	80002b8 <__aeabi_dsub>
 80064d4:	4602      	mov	r2, r0
 80064d6:	460b      	mov	r3, r1
 80064d8:	4630      	mov	r0, r6
 80064da:	4639      	mov	r1, r7
 80064dc:	f7f9 feec 	bl	80002b8 <__aeabi_dsub>
 80064e0:	a333      	add	r3, pc, #204	; (adr r3, 80065b0 <__ieee754_pow+0x708>)
 80064e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e6:	f7fa f89b 	bl	8000620 <__aeabi_dmul>
 80064ea:	a333      	add	r3, pc, #204	; (adr r3, 80065b8 <__ieee754_pow+0x710>)
 80064ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f0:	4606      	mov	r6, r0
 80064f2:	460f      	mov	r7, r1
 80064f4:	4620      	mov	r0, r4
 80064f6:	4629      	mov	r1, r5
 80064f8:	f7fa f892 	bl	8000620 <__aeabi_dmul>
 80064fc:	4602      	mov	r2, r0
 80064fe:	460b      	mov	r3, r1
 8006500:	4630      	mov	r0, r6
 8006502:	4639      	mov	r1, r7
 8006504:	f7f9 feda 	bl	80002bc <__adddf3>
 8006508:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800650a:	4b35      	ldr	r3, [pc, #212]	; (80065e0 <__ieee754_pow+0x738>)
 800650c:	4413      	add	r3, r2
 800650e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006512:	f7f9 fed3 	bl	80002bc <__adddf3>
 8006516:	4604      	mov	r4, r0
 8006518:	9807      	ldr	r0, [sp, #28]
 800651a:	460d      	mov	r5, r1
 800651c:	f7fa f81a 	bl	8000554 <__aeabi_i2d>
 8006520:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006522:	4b30      	ldr	r3, [pc, #192]	; (80065e4 <__ieee754_pow+0x73c>)
 8006524:	4413      	add	r3, r2
 8006526:	e9d3 8900 	ldrd	r8, r9, [r3]
 800652a:	4606      	mov	r6, r0
 800652c:	460f      	mov	r7, r1
 800652e:	4622      	mov	r2, r4
 8006530:	462b      	mov	r3, r5
 8006532:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006536:	f7f9 fec1 	bl	80002bc <__adddf3>
 800653a:	4642      	mov	r2, r8
 800653c:	464b      	mov	r3, r9
 800653e:	f7f9 febd 	bl	80002bc <__adddf3>
 8006542:	4632      	mov	r2, r6
 8006544:	463b      	mov	r3, r7
 8006546:	f7f9 feb9 	bl	80002bc <__adddf3>
 800654a:	9802      	ldr	r0, [sp, #8]
 800654c:	4632      	mov	r2, r6
 800654e:	463b      	mov	r3, r7
 8006550:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006554:	f7f9 feb0 	bl	80002b8 <__aeabi_dsub>
 8006558:	4642      	mov	r2, r8
 800655a:	464b      	mov	r3, r9
 800655c:	f7f9 feac 	bl	80002b8 <__aeabi_dsub>
 8006560:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006564:	e607      	b.n	8006176 <__ieee754_pow+0x2ce>
 8006566:	f04f 0a01 	mov.w	sl, #1
 800656a:	e6a5      	b.n	80062b8 <__ieee754_pow+0x410>
 800656c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80065c0 <__ieee754_pow+0x718>
 8006570:	e613      	b.n	800619a <__ieee754_pow+0x2f2>
 8006572:	bf00      	nop
 8006574:	f3af 8000 	nop.w
 8006578:	4a454eef 	.word	0x4a454eef
 800657c:	3fca7e28 	.word	0x3fca7e28
 8006580:	93c9db65 	.word	0x93c9db65
 8006584:	3fcd864a 	.word	0x3fcd864a
 8006588:	a91d4101 	.word	0xa91d4101
 800658c:	3fd17460 	.word	0x3fd17460
 8006590:	518f264d 	.word	0x518f264d
 8006594:	3fd55555 	.word	0x3fd55555
 8006598:	db6fabff 	.word	0xdb6fabff
 800659c:	3fdb6db6 	.word	0x3fdb6db6
 80065a0:	33333303 	.word	0x33333303
 80065a4:	3fe33333 	.word	0x3fe33333
 80065a8:	e0000000 	.word	0xe0000000
 80065ac:	3feec709 	.word	0x3feec709
 80065b0:	dc3a03fd 	.word	0xdc3a03fd
 80065b4:	3feec709 	.word	0x3feec709
 80065b8:	145b01f5 	.word	0x145b01f5
 80065bc:	be3e2fe0 	.word	0xbe3e2fe0
 80065c0:	00000000 	.word	0x00000000
 80065c4:	3ff00000 	.word	0x3ff00000
 80065c8:	43400000 	.word	0x43400000
 80065cc:	0003988e 	.word	0x0003988e
 80065d0:	000bb679 	.word	0x000bb679
 80065d4:	08006d98 	.word	0x08006d98
 80065d8:	3ff00000 	.word	0x3ff00000
 80065dc:	40080000 	.word	0x40080000
 80065e0:	08006db8 	.word	0x08006db8
 80065e4:	08006da8 	.word	0x08006da8
 80065e8:	a3b6      	add	r3, pc, #728	; (adr r3, 80068c4 <__ieee754_pow+0xa1c>)
 80065ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ee:	4640      	mov	r0, r8
 80065f0:	4649      	mov	r1, r9
 80065f2:	f7f9 fe63 	bl	80002bc <__adddf3>
 80065f6:	4622      	mov	r2, r4
 80065f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065fc:	462b      	mov	r3, r5
 80065fe:	4630      	mov	r0, r6
 8006600:	4639      	mov	r1, r7
 8006602:	f7f9 fe59 	bl	80002b8 <__aeabi_dsub>
 8006606:	4602      	mov	r2, r0
 8006608:	460b      	mov	r3, r1
 800660a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800660e:	f7fa fa97 	bl	8000b40 <__aeabi_dcmpgt>
 8006612:	2800      	cmp	r0, #0
 8006614:	f47f adfe 	bne.w	8006214 <__ieee754_pow+0x36c>
 8006618:	4aa5      	ldr	r2, [pc, #660]	; (80068b0 <__ieee754_pow+0xa08>)
 800661a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800661e:	4293      	cmp	r3, r2
 8006620:	f340 810c 	ble.w	800683c <__ieee754_pow+0x994>
 8006624:	151b      	asrs	r3, r3, #20
 8006626:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800662a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800662e:	fa4a f303 	asr.w	r3, sl, r3
 8006632:	445b      	add	r3, fp
 8006634:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8006638:	4e9e      	ldr	r6, [pc, #632]	; (80068b4 <__ieee754_pow+0xa0c>)
 800663a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800663e:	4116      	asrs	r6, r2
 8006640:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8006644:	2000      	movs	r0, #0
 8006646:	ea23 0106 	bic.w	r1, r3, r6
 800664a:	f1c2 0214 	rsb	r2, r2, #20
 800664e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8006652:	fa4a fa02 	asr.w	sl, sl, r2
 8006656:	f1bb 0f00 	cmp.w	fp, #0
 800665a:	4602      	mov	r2, r0
 800665c:	460b      	mov	r3, r1
 800665e:	4620      	mov	r0, r4
 8006660:	4629      	mov	r1, r5
 8006662:	bfb8      	it	lt
 8006664:	f1ca 0a00 	rsblt	sl, sl, #0
 8006668:	f7f9 fe26 	bl	80002b8 <__aeabi_dsub>
 800666c:	e9cd 0100 	strd	r0, r1, [sp]
 8006670:	4642      	mov	r2, r8
 8006672:	464b      	mov	r3, r9
 8006674:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006678:	f7f9 fe20 	bl	80002bc <__adddf3>
 800667c:	2000      	movs	r0, #0
 800667e:	a37a      	add	r3, pc, #488	; (adr r3, 8006868 <__ieee754_pow+0x9c0>)
 8006680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006684:	4604      	mov	r4, r0
 8006686:	460d      	mov	r5, r1
 8006688:	f7f9 ffca 	bl	8000620 <__aeabi_dmul>
 800668c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006690:	4606      	mov	r6, r0
 8006692:	460f      	mov	r7, r1
 8006694:	4620      	mov	r0, r4
 8006696:	4629      	mov	r1, r5
 8006698:	f7f9 fe0e 	bl	80002b8 <__aeabi_dsub>
 800669c:	4602      	mov	r2, r0
 800669e:	460b      	mov	r3, r1
 80066a0:	4640      	mov	r0, r8
 80066a2:	4649      	mov	r1, r9
 80066a4:	f7f9 fe08 	bl	80002b8 <__aeabi_dsub>
 80066a8:	a371      	add	r3, pc, #452	; (adr r3, 8006870 <__ieee754_pow+0x9c8>)
 80066aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ae:	f7f9 ffb7 	bl	8000620 <__aeabi_dmul>
 80066b2:	a371      	add	r3, pc, #452	; (adr r3, 8006878 <__ieee754_pow+0x9d0>)
 80066b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b8:	4680      	mov	r8, r0
 80066ba:	4689      	mov	r9, r1
 80066bc:	4620      	mov	r0, r4
 80066be:	4629      	mov	r1, r5
 80066c0:	f7f9 ffae 	bl	8000620 <__aeabi_dmul>
 80066c4:	4602      	mov	r2, r0
 80066c6:	460b      	mov	r3, r1
 80066c8:	4640      	mov	r0, r8
 80066ca:	4649      	mov	r1, r9
 80066cc:	f7f9 fdf6 	bl	80002bc <__adddf3>
 80066d0:	4604      	mov	r4, r0
 80066d2:	460d      	mov	r5, r1
 80066d4:	4602      	mov	r2, r0
 80066d6:	460b      	mov	r3, r1
 80066d8:	4630      	mov	r0, r6
 80066da:	4639      	mov	r1, r7
 80066dc:	f7f9 fdee 	bl	80002bc <__adddf3>
 80066e0:	4632      	mov	r2, r6
 80066e2:	463b      	mov	r3, r7
 80066e4:	4680      	mov	r8, r0
 80066e6:	4689      	mov	r9, r1
 80066e8:	f7f9 fde6 	bl	80002b8 <__aeabi_dsub>
 80066ec:	4602      	mov	r2, r0
 80066ee:	460b      	mov	r3, r1
 80066f0:	4620      	mov	r0, r4
 80066f2:	4629      	mov	r1, r5
 80066f4:	f7f9 fde0 	bl	80002b8 <__aeabi_dsub>
 80066f8:	4642      	mov	r2, r8
 80066fa:	4606      	mov	r6, r0
 80066fc:	460f      	mov	r7, r1
 80066fe:	464b      	mov	r3, r9
 8006700:	4640      	mov	r0, r8
 8006702:	4649      	mov	r1, r9
 8006704:	f7f9 ff8c 	bl	8000620 <__aeabi_dmul>
 8006708:	a35d      	add	r3, pc, #372	; (adr r3, 8006880 <__ieee754_pow+0x9d8>)
 800670a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670e:	4604      	mov	r4, r0
 8006710:	460d      	mov	r5, r1
 8006712:	f7f9 ff85 	bl	8000620 <__aeabi_dmul>
 8006716:	a35c      	add	r3, pc, #368	; (adr r3, 8006888 <__ieee754_pow+0x9e0>)
 8006718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671c:	f7f9 fdcc 	bl	80002b8 <__aeabi_dsub>
 8006720:	4622      	mov	r2, r4
 8006722:	462b      	mov	r3, r5
 8006724:	f7f9 ff7c 	bl	8000620 <__aeabi_dmul>
 8006728:	a359      	add	r3, pc, #356	; (adr r3, 8006890 <__ieee754_pow+0x9e8>)
 800672a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800672e:	f7f9 fdc5 	bl	80002bc <__adddf3>
 8006732:	4622      	mov	r2, r4
 8006734:	462b      	mov	r3, r5
 8006736:	f7f9 ff73 	bl	8000620 <__aeabi_dmul>
 800673a:	a357      	add	r3, pc, #348	; (adr r3, 8006898 <__ieee754_pow+0x9f0>)
 800673c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006740:	f7f9 fdba 	bl	80002b8 <__aeabi_dsub>
 8006744:	4622      	mov	r2, r4
 8006746:	462b      	mov	r3, r5
 8006748:	f7f9 ff6a 	bl	8000620 <__aeabi_dmul>
 800674c:	a354      	add	r3, pc, #336	; (adr r3, 80068a0 <__ieee754_pow+0x9f8>)
 800674e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006752:	f7f9 fdb3 	bl	80002bc <__adddf3>
 8006756:	4622      	mov	r2, r4
 8006758:	462b      	mov	r3, r5
 800675a:	f7f9 ff61 	bl	8000620 <__aeabi_dmul>
 800675e:	4602      	mov	r2, r0
 8006760:	460b      	mov	r3, r1
 8006762:	4640      	mov	r0, r8
 8006764:	4649      	mov	r1, r9
 8006766:	f7f9 fda7 	bl	80002b8 <__aeabi_dsub>
 800676a:	4604      	mov	r4, r0
 800676c:	460d      	mov	r5, r1
 800676e:	4602      	mov	r2, r0
 8006770:	460b      	mov	r3, r1
 8006772:	4640      	mov	r0, r8
 8006774:	4649      	mov	r1, r9
 8006776:	f7f9 ff53 	bl	8000620 <__aeabi_dmul>
 800677a:	2200      	movs	r2, #0
 800677c:	e9cd 0100 	strd	r0, r1, [sp]
 8006780:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006784:	4620      	mov	r0, r4
 8006786:	4629      	mov	r1, r5
 8006788:	f7f9 fd96 	bl	80002b8 <__aeabi_dsub>
 800678c:	4602      	mov	r2, r0
 800678e:	460b      	mov	r3, r1
 8006790:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006794:	f7fa f86e 	bl	8000874 <__aeabi_ddiv>
 8006798:	4632      	mov	r2, r6
 800679a:	4604      	mov	r4, r0
 800679c:	460d      	mov	r5, r1
 800679e:	463b      	mov	r3, r7
 80067a0:	4640      	mov	r0, r8
 80067a2:	4649      	mov	r1, r9
 80067a4:	f7f9 ff3c 	bl	8000620 <__aeabi_dmul>
 80067a8:	4632      	mov	r2, r6
 80067aa:	463b      	mov	r3, r7
 80067ac:	f7f9 fd86 	bl	80002bc <__adddf3>
 80067b0:	4602      	mov	r2, r0
 80067b2:	460b      	mov	r3, r1
 80067b4:	4620      	mov	r0, r4
 80067b6:	4629      	mov	r1, r5
 80067b8:	f7f9 fd7e 	bl	80002b8 <__aeabi_dsub>
 80067bc:	4642      	mov	r2, r8
 80067be:	464b      	mov	r3, r9
 80067c0:	f7f9 fd7a 	bl	80002b8 <__aeabi_dsub>
 80067c4:	4602      	mov	r2, r0
 80067c6:	460b      	mov	r3, r1
 80067c8:	2000      	movs	r0, #0
 80067ca:	493b      	ldr	r1, [pc, #236]	; (80068b8 <__ieee754_pow+0xa10>)
 80067cc:	f7f9 fd74 	bl	80002b8 <__aeabi_dsub>
 80067d0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80067d4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80067d8:	4602      	mov	r2, r0
 80067da:	460b      	mov	r3, r1
 80067dc:	da31      	bge.n	8006842 <__ieee754_pow+0x99a>
 80067de:	4650      	mov	r0, sl
 80067e0:	ec43 2b10 	vmov	d0, r2, r3
 80067e4:	f000 f9c4 	bl	8006b70 <scalbn>
 80067e8:	ec51 0b10 	vmov	r0, r1, d0
 80067ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80067f0:	f7ff bbf1 	b.w	8005fd6 <__ieee754_pow+0x12e>
 80067f4:	4b31      	ldr	r3, [pc, #196]	; (80068bc <__ieee754_pow+0xa14>)
 80067f6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80067fa:	429e      	cmp	r6, r3
 80067fc:	f77f af0c 	ble.w	8006618 <__ieee754_pow+0x770>
 8006800:	4b2f      	ldr	r3, [pc, #188]	; (80068c0 <__ieee754_pow+0xa18>)
 8006802:	440b      	add	r3, r1
 8006804:	4303      	orrs	r3, r0
 8006806:	d00b      	beq.n	8006820 <__ieee754_pow+0x978>
 8006808:	a327      	add	r3, pc, #156	; (adr r3, 80068a8 <__ieee754_pow+0xa00>)
 800680a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800680e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006812:	f7f9 ff05 	bl	8000620 <__aeabi_dmul>
 8006816:	a324      	add	r3, pc, #144	; (adr r3, 80068a8 <__ieee754_pow+0xa00>)
 8006818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800681c:	f7ff bbdb 	b.w	8005fd6 <__ieee754_pow+0x12e>
 8006820:	4622      	mov	r2, r4
 8006822:	462b      	mov	r3, r5
 8006824:	f7f9 fd48 	bl	80002b8 <__aeabi_dsub>
 8006828:	4602      	mov	r2, r0
 800682a:	460b      	mov	r3, r1
 800682c:	4640      	mov	r0, r8
 800682e:	4649      	mov	r1, r9
 8006830:	f7fa f972 	bl	8000b18 <__aeabi_dcmple>
 8006834:	2800      	cmp	r0, #0
 8006836:	f43f aeef 	beq.w	8006618 <__ieee754_pow+0x770>
 800683a:	e7e5      	b.n	8006808 <__ieee754_pow+0x960>
 800683c:	f04f 0a00 	mov.w	sl, #0
 8006840:	e716      	b.n	8006670 <__ieee754_pow+0x7c8>
 8006842:	4621      	mov	r1, r4
 8006844:	e7d2      	b.n	80067ec <__ieee754_pow+0x944>
 8006846:	2000      	movs	r0, #0
 8006848:	491b      	ldr	r1, [pc, #108]	; (80068b8 <__ieee754_pow+0xa10>)
 800684a:	f7ff bb8d 	b.w	8005f68 <__ieee754_pow+0xc0>
 800684e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006852:	f7ff bb89 	b.w	8005f68 <__ieee754_pow+0xc0>
 8006856:	4630      	mov	r0, r6
 8006858:	4639      	mov	r1, r7
 800685a:	f7ff bb85 	b.w	8005f68 <__ieee754_pow+0xc0>
 800685e:	4693      	mov	fp, r2
 8006860:	f7ff bb96 	b.w	8005f90 <__ieee754_pow+0xe8>
 8006864:	f3af 8000 	nop.w
 8006868:	00000000 	.word	0x00000000
 800686c:	3fe62e43 	.word	0x3fe62e43
 8006870:	fefa39ef 	.word	0xfefa39ef
 8006874:	3fe62e42 	.word	0x3fe62e42
 8006878:	0ca86c39 	.word	0x0ca86c39
 800687c:	be205c61 	.word	0xbe205c61
 8006880:	72bea4d0 	.word	0x72bea4d0
 8006884:	3e663769 	.word	0x3e663769
 8006888:	c5d26bf1 	.word	0xc5d26bf1
 800688c:	3ebbbd41 	.word	0x3ebbbd41
 8006890:	af25de2c 	.word	0xaf25de2c
 8006894:	3f11566a 	.word	0x3f11566a
 8006898:	16bebd93 	.word	0x16bebd93
 800689c:	3f66c16c 	.word	0x3f66c16c
 80068a0:	5555553e 	.word	0x5555553e
 80068a4:	3fc55555 	.word	0x3fc55555
 80068a8:	c2f8f359 	.word	0xc2f8f359
 80068ac:	01a56e1f 	.word	0x01a56e1f
 80068b0:	3fe00000 	.word	0x3fe00000
 80068b4:	000fffff 	.word	0x000fffff
 80068b8:	3ff00000 	.word	0x3ff00000
 80068bc:	4090cbff 	.word	0x4090cbff
 80068c0:	3f6f3400 	.word	0x3f6f3400
 80068c4:	652b82fe 	.word	0x652b82fe
 80068c8:	3c971547 	.word	0x3c971547

080068cc <__ieee754_sqrt>:
 80068cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068d0:	ec55 4b10 	vmov	r4, r5, d0
 80068d4:	4e54      	ldr	r6, [pc, #336]	; (8006a28 <__ieee754_sqrt+0x15c>)
 80068d6:	43ae      	bics	r6, r5
 80068d8:	ee10 0a10 	vmov	r0, s0
 80068dc:	462b      	mov	r3, r5
 80068de:	462a      	mov	r2, r5
 80068e0:	4621      	mov	r1, r4
 80068e2:	d113      	bne.n	800690c <__ieee754_sqrt+0x40>
 80068e4:	ee10 2a10 	vmov	r2, s0
 80068e8:	462b      	mov	r3, r5
 80068ea:	ee10 0a10 	vmov	r0, s0
 80068ee:	4629      	mov	r1, r5
 80068f0:	f7f9 fe96 	bl	8000620 <__aeabi_dmul>
 80068f4:	4602      	mov	r2, r0
 80068f6:	460b      	mov	r3, r1
 80068f8:	4620      	mov	r0, r4
 80068fa:	4629      	mov	r1, r5
 80068fc:	f7f9 fcde 	bl	80002bc <__adddf3>
 8006900:	4604      	mov	r4, r0
 8006902:	460d      	mov	r5, r1
 8006904:	ec45 4b10 	vmov	d0, r4, r5
 8006908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800690c:	2d00      	cmp	r5, #0
 800690e:	dc10      	bgt.n	8006932 <__ieee754_sqrt+0x66>
 8006910:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006914:	4330      	orrs	r0, r6
 8006916:	d0f5      	beq.n	8006904 <__ieee754_sqrt+0x38>
 8006918:	b15d      	cbz	r5, 8006932 <__ieee754_sqrt+0x66>
 800691a:	ee10 2a10 	vmov	r2, s0
 800691e:	462b      	mov	r3, r5
 8006920:	4620      	mov	r0, r4
 8006922:	4629      	mov	r1, r5
 8006924:	f7f9 fcc8 	bl	80002b8 <__aeabi_dsub>
 8006928:	4602      	mov	r2, r0
 800692a:	460b      	mov	r3, r1
 800692c:	f7f9 ffa2 	bl	8000874 <__aeabi_ddiv>
 8006930:	e7e6      	b.n	8006900 <__ieee754_sqrt+0x34>
 8006932:	151b      	asrs	r3, r3, #20
 8006934:	d10c      	bne.n	8006950 <__ieee754_sqrt+0x84>
 8006936:	2a00      	cmp	r2, #0
 8006938:	d06d      	beq.n	8006a16 <__ieee754_sqrt+0x14a>
 800693a:	2000      	movs	r0, #0
 800693c:	02d6      	lsls	r6, r2, #11
 800693e:	d56e      	bpl.n	8006a1e <__ieee754_sqrt+0x152>
 8006940:	1e44      	subs	r4, r0, #1
 8006942:	1b1b      	subs	r3, r3, r4
 8006944:	f1c0 0420 	rsb	r4, r0, #32
 8006948:	fa21 f404 	lsr.w	r4, r1, r4
 800694c:	4322      	orrs	r2, r4
 800694e:	4081      	lsls	r1, r0
 8006950:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006954:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8006958:	07dd      	lsls	r5, r3, #31
 800695a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800695e:	bf42      	ittt	mi
 8006960:	0052      	lslmi	r2, r2, #1
 8006962:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8006966:	0049      	lslmi	r1, r1, #1
 8006968:	1058      	asrs	r0, r3, #1
 800696a:	2500      	movs	r5, #0
 800696c:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8006970:	441a      	add	r2, r3
 8006972:	0049      	lsls	r1, r1, #1
 8006974:	2316      	movs	r3, #22
 8006976:	462c      	mov	r4, r5
 8006978:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800697c:	19a7      	adds	r7, r4, r6
 800697e:	4297      	cmp	r7, r2
 8006980:	bfde      	ittt	le
 8006982:	1bd2      	suble	r2, r2, r7
 8006984:	19bc      	addle	r4, r7, r6
 8006986:	19ad      	addle	r5, r5, r6
 8006988:	0052      	lsls	r2, r2, #1
 800698a:	3b01      	subs	r3, #1
 800698c:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8006990:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006994:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006998:	d1f0      	bne.n	800697c <__ieee754_sqrt+0xb0>
 800699a:	f04f 0e20 	mov.w	lr, #32
 800699e:	469c      	mov	ip, r3
 80069a0:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80069a4:	42a2      	cmp	r2, r4
 80069a6:	eb06 070c 	add.w	r7, r6, ip
 80069aa:	dc02      	bgt.n	80069b2 <__ieee754_sqrt+0xe6>
 80069ac:	d112      	bne.n	80069d4 <__ieee754_sqrt+0x108>
 80069ae:	428f      	cmp	r7, r1
 80069b0:	d810      	bhi.n	80069d4 <__ieee754_sqrt+0x108>
 80069b2:	2f00      	cmp	r7, #0
 80069b4:	eb07 0c06 	add.w	ip, r7, r6
 80069b8:	da34      	bge.n	8006a24 <__ieee754_sqrt+0x158>
 80069ba:	f1bc 0f00 	cmp.w	ip, #0
 80069be:	db31      	blt.n	8006a24 <__ieee754_sqrt+0x158>
 80069c0:	f104 0801 	add.w	r8, r4, #1
 80069c4:	1b12      	subs	r2, r2, r4
 80069c6:	428f      	cmp	r7, r1
 80069c8:	bf88      	it	hi
 80069ca:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80069ce:	1bc9      	subs	r1, r1, r7
 80069d0:	4433      	add	r3, r6
 80069d2:	4644      	mov	r4, r8
 80069d4:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 80069d8:	f1be 0e01 	subs.w	lr, lr, #1
 80069dc:	443a      	add	r2, r7
 80069de:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80069e2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80069e6:	d1dd      	bne.n	80069a4 <__ieee754_sqrt+0xd8>
 80069e8:	430a      	orrs	r2, r1
 80069ea:	d006      	beq.n	80069fa <__ieee754_sqrt+0x12e>
 80069ec:	1c5c      	adds	r4, r3, #1
 80069ee:	bf13      	iteet	ne
 80069f0:	3301      	addne	r3, #1
 80069f2:	3501      	addeq	r5, #1
 80069f4:	4673      	moveq	r3, lr
 80069f6:	f023 0301 	bicne.w	r3, r3, #1
 80069fa:	106a      	asrs	r2, r5, #1
 80069fc:	085b      	lsrs	r3, r3, #1
 80069fe:	07e9      	lsls	r1, r5, #31
 8006a00:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8006a04:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8006a08:	bf48      	it	mi
 8006a0a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8006a0e:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8006a12:	461c      	mov	r4, r3
 8006a14:	e776      	b.n	8006904 <__ieee754_sqrt+0x38>
 8006a16:	0aca      	lsrs	r2, r1, #11
 8006a18:	3b15      	subs	r3, #21
 8006a1a:	0549      	lsls	r1, r1, #21
 8006a1c:	e78b      	b.n	8006936 <__ieee754_sqrt+0x6a>
 8006a1e:	0052      	lsls	r2, r2, #1
 8006a20:	3001      	adds	r0, #1
 8006a22:	e78b      	b.n	800693c <__ieee754_sqrt+0x70>
 8006a24:	46a0      	mov	r8, r4
 8006a26:	e7cd      	b.n	80069c4 <__ieee754_sqrt+0xf8>
 8006a28:	7ff00000 	.word	0x7ff00000

08006a2c <fabs>:
 8006a2c:	ec53 2b10 	vmov	r2, r3, d0
 8006a30:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006a34:	ec43 2b10 	vmov	d0, r2, r3
 8006a38:	4770      	bx	lr

08006a3a <finite>:
 8006a3a:	ee10 3a90 	vmov	r3, s1
 8006a3e:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8006a42:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8006a46:	0fc0      	lsrs	r0, r0, #31
 8006a48:	4770      	bx	lr

08006a4a <matherr>:
 8006a4a:	2000      	movs	r0, #0
 8006a4c:	4770      	bx	lr
	...

08006a50 <nan>:
 8006a50:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8006a58 <nan+0x8>
 8006a54:	4770      	bx	lr
 8006a56:	bf00      	nop
 8006a58:	00000000 	.word	0x00000000
 8006a5c:	7ff80000 	.word	0x7ff80000

08006a60 <rint>:
 8006a60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a62:	ec51 0b10 	vmov	r0, r1, d0
 8006a66:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8006a6a:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 8006a6e:	2e13      	cmp	r6, #19
 8006a70:	ee10 7a10 	vmov	r7, s0
 8006a74:	460b      	mov	r3, r1
 8006a76:	4602      	mov	r2, r0
 8006a78:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8006a7c:	dc58      	bgt.n	8006b30 <rint+0xd0>
 8006a7e:	2e00      	cmp	r6, #0
 8006a80:	da2b      	bge.n	8006ada <rint+0x7a>
 8006a82:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8006a86:	4302      	orrs	r2, r0
 8006a88:	d023      	beq.n	8006ad2 <rint+0x72>
 8006a8a:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8006a8e:	4302      	orrs	r2, r0
 8006a90:	4251      	negs	r1, r2
 8006a92:	4311      	orrs	r1, r2
 8006a94:	0b09      	lsrs	r1, r1, #12
 8006a96:	0c5b      	lsrs	r3, r3, #17
 8006a98:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 8006a9c:	045b      	lsls	r3, r3, #17
 8006a9e:	ea41 0703 	orr.w	r7, r1, r3
 8006aa2:	4b31      	ldr	r3, [pc, #196]	; (8006b68 <rint+0x108>)
 8006aa4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006aa8:	4639      	mov	r1, r7
 8006aaa:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006aae:	ee10 0a10 	vmov	r0, s0
 8006ab2:	4632      	mov	r2, r6
 8006ab4:	463b      	mov	r3, r7
 8006ab6:	f7f9 fc01 	bl	80002bc <__adddf3>
 8006aba:	e9cd 0100 	strd	r0, r1, [sp]
 8006abe:	463b      	mov	r3, r7
 8006ac0:	4632      	mov	r2, r6
 8006ac2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ac6:	f7f9 fbf7 	bl	80002b8 <__aeabi_dsub>
 8006aca:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006ace:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 8006ad2:	ec41 0b10 	vmov	d0, r0, r1
 8006ad6:	b003      	add	sp, #12
 8006ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ada:	4c24      	ldr	r4, [pc, #144]	; (8006b6c <rint+0x10c>)
 8006adc:	4134      	asrs	r4, r6
 8006ade:	ea01 0704 	and.w	r7, r1, r4
 8006ae2:	4307      	orrs	r7, r0
 8006ae4:	d0f5      	beq.n	8006ad2 <rint+0x72>
 8006ae6:	0861      	lsrs	r1, r4, #1
 8006ae8:	ea03 0001 	and.w	r0, r3, r1
 8006aec:	4302      	orrs	r2, r0
 8006aee:	d00b      	beq.n	8006b08 <rint+0xa8>
 8006af0:	ea23 0101 	bic.w	r1, r3, r1
 8006af4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006af8:	2e13      	cmp	r6, #19
 8006afa:	fa43 f306 	asr.w	r3, r3, r6
 8006afe:	bf0c      	ite	eq
 8006b00:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 8006b04:	2200      	movne	r2, #0
 8006b06:	430b      	orrs	r3, r1
 8006b08:	4619      	mov	r1, r3
 8006b0a:	4b17      	ldr	r3, [pc, #92]	; (8006b68 <rint+0x108>)
 8006b0c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006b10:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006b14:	4610      	mov	r0, r2
 8006b16:	462b      	mov	r3, r5
 8006b18:	4622      	mov	r2, r4
 8006b1a:	f7f9 fbcf 	bl	80002bc <__adddf3>
 8006b1e:	e9cd 0100 	strd	r0, r1, [sp]
 8006b22:	4622      	mov	r2, r4
 8006b24:	462b      	mov	r3, r5
 8006b26:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b2a:	f7f9 fbc5 	bl	80002b8 <__aeabi_dsub>
 8006b2e:	e7d0      	b.n	8006ad2 <rint+0x72>
 8006b30:	2e33      	cmp	r6, #51	; 0x33
 8006b32:	dd08      	ble.n	8006b46 <rint+0xe6>
 8006b34:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006b38:	d1cb      	bne.n	8006ad2 <rint+0x72>
 8006b3a:	ee10 2a10 	vmov	r2, s0
 8006b3e:	460b      	mov	r3, r1
 8006b40:	f7f9 fbbc 	bl	80002bc <__adddf3>
 8006b44:	e7c5      	b.n	8006ad2 <rint+0x72>
 8006b46:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8006b4a:	f04f 34ff 	mov.w	r4, #4294967295
 8006b4e:	40f4      	lsrs	r4, r6
 8006b50:	4220      	tst	r0, r4
 8006b52:	d0be      	beq.n	8006ad2 <rint+0x72>
 8006b54:	0861      	lsrs	r1, r4, #1
 8006b56:	420f      	tst	r7, r1
 8006b58:	bf1f      	itttt	ne
 8006b5a:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 8006b5e:	ea27 0101 	bicne.w	r1, r7, r1
 8006b62:	4132      	asrne	r2, r6
 8006b64:	430a      	orrne	r2, r1
 8006b66:	e7cf      	b.n	8006b08 <rint+0xa8>
 8006b68:	08006dc8 	.word	0x08006dc8
 8006b6c:	000fffff 	.word	0x000fffff

08006b70 <scalbn>:
 8006b70:	b570      	push	{r4, r5, r6, lr}
 8006b72:	ec55 4b10 	vmov	r4, r5, d0
 8006b76:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8006b7a:	4606      	mov	r6, r0
 8006b7c:	462b      	mov	r3, r5
 8006b7e:	b9b2      	cbnz	r2, 8006bae <scalbn+0x3e>
 8006b80:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8006b84:	4323      	orrs	r3, r4
 8006b86:	d03c      	beq.n	8006c02 <scalbn+0x92>
 8006b88:	2200      	movs	r2, #0
 8006b8a:	4b33      	ldr	r3, [pc, #204]	; (8006c58 <scalbn+0xe8>)
 8006b8c:	4629      	mov	r1, r5
 8006b8e:	ee10 0a10 	vmov	r0, s0
 8006b92:	f7f9 fd45 	bl	8000620 <__aeabi_dmul>
 8006b96:	4a31      	ldr	r2, [pc, #196]	; (8006c5c <scalbn+0xec>)
 8006b98:	4296      	cmp	r6, r2
 8006b9a:	4604      	mov	r4, r0
 8006b9c:	460d      	mov	r5, r1
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	da13      	bge.n	8006bca <scalbn+0x5a>
 8006ba2:	a329      	add	r3, pc, #164	; (adr r3, 8006c48 <scalbn+0xd8>)
 8006ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba8:	f7f9 fd3a 	bl	8000620 <__aeabi_dmul>
 8006bac:	e00a      	b.n	8006bc4 <scalbn+0x54>
 8006bae:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8006bb2:	428a      	cmp	r2, r1
 8006bb4:	d10c      	bne.n	8006bd0 <scalbn+0x60>
 8006bb6:	ee10 2a10 	vmov	r2, s0
 8006bba:	462b      	mov	r3, r5
 8006bbc:	4620      	mov	r0, r4
 8006bbe:	4629      	mov	r1, r5
 8006bc0:	f7f9 fb7c 	bl	80002bc <__adddf3>
 8006bc4:	4604      	mov	r4, r0
 8006bc6:	460d      	mov	r5, r1
 8006bc8:	e01b      	b.n	8006c02 <scalbn+0x92>
 8006bca:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006bce:	3a36      	subs	r2, #54	; 0x36
 8006bd0:	4432      	add	r2, r6
 8006bd2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8006bd6:	428a      	cmp	r2, r1
 8006bd8:	dd0b      	ble.n	8006bf2 <scalbn+0x82>
 8006bda:	ec45 4b11 	vmov	d1, r4, r5
 8006bde:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8006c50 <scalbn+0xe0>
 8006be2:	f000 f83f 	bl	8006c64 <copysign>
 8006be6:	a31a      	add	r3, pc, #104	; (adr r3, 8006c50 <scalbn+0xe0>)
 8006be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bec:	ec51 0b10 	vmov	r0, r1, d0
 8006bf0:	e7da      	b.n	8006ba8 <scalbn+0x38>
 8006bf2:	2a00      	cmp	r2, #0
 8006bf4:	dd08      	ble.n	8006c08 <scalbn+0x98>
 8006bf6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006bfa:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006bfe:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006c02:	ec45 4b10 	vmov	d0, r4, r5
 8006c06:	bd70      	pop	{r4, r5, r6, pc}
 8006c08:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006c0c:	da0d      	bge.n	8006c2a <scalbn+0xba>
 8006c0e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006c12:	429e      	cmp	r6, r3
 8006c14:	ec45 4b11 	vmov	d1, r4, r5
 8006c18:	dce1      	bgt.n	8006bde <scalbn+0x6e>
 8006c1a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8006c48 <scalbn+0xd8>
 8006c1e:	f000 f821 	bl	8006c64 <copysign>
 8006c22:	a309      	add	r3, pc, #36	; (adr r3, 8006c48 <scalbn+0xd8>)
 8006c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c28:	e7e0      	b.n	8006bec <scalbn+0x7c>
 8006c2a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006c2e:	3236      	adds	r2, #54	; 0x36
 8006c30:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006c34:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006c38:	4620      	mov	r0, r4
 8006c3a:	4629      	mov	r1, r5
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	4b08      	ldr	r3, [pc, #32]	; (8006c60 <scalbn+0xf0>)
 8006c40:	e7b2      	b.n	8006ba8 <scalbn+0x38>
 8006c42:	bf00      	nop
 8006c44:	f3af 8000 	nop.w
 8006c48:	c2f8f359 	.word	0xc2f8f359
 8006c4c:	01a56e1f 	.word	0x01a56e1f
 8006c50:	8800759c 	.word	0x8800759c
 8006c54:	7e37e43c 	.word	0x7e37e43c
 8006c58:	43500000 	.word	0x43500000
 8006c5c:	ffff3cb0 	.word	0xffff3cb0
 8006c60:	3c900000 	.word	0x3c900000

08006c64 <copysign>:
 8006c64:	ec53 2b10 	vmov	r2, r3, d0
 8006c68:	ee11 0a90 	vmov	r0, s3
 8006c6c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8006c70:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8006c74:	ea41 0300 	orr.w	r3, r1, r0
 8006c78:	ec43 2b10 	vmov	d0, r2, r3
 8006c7c:	4770      	bx	lr
	...

08006c80 <__errno>:
 8006c80:	4b01      	ldr	r3, [pc, #4]	; (8006c88 <__errno+0x8>)
 8006c82:	6818      	ldr	r0, [r3, #0]
 8006c84:	4770      	bx	lr
 8006c86:	bf00      	nop
 8006c88:	2000000c 	.word	0x2000000c

08006c8c <_sbrk>:
 8006c8c:	4b04      	ldr	r3, [pc, #16]	; (8006ca0 <_sbrk+0x14>)
 8006c8e:	6819      	ldr	r1, [r3, #0]
 8006c90:	4602      	mov	r2, r0
 8006c92:	b909      	cbnz	r1, 8006c98 <_sbrk+0xc>
 8006c94:	4903      	ldr	r1, [pc, #12]	; (8006ca4 <_sbrk+0x18>)
 8006c96:	6019      	str	r1, [r3, #0]
 8006c98:	6818      	ldr	r0, [r3, #0]
 8006c9a:	4402      	add	r2, r0
 8006c9c:	601a      	str	r2, [r3, #0]
 8006c9e:	4770      	bx	lr
 8006ca0:	200000b4 	.word	0x200000b4
 8006ca4:	20000518 	.word	0x20000518

08006ca8 <_init>:
 8006ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006caa:	bf00      	nop
 8006cac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cae:	bc08      	pop	{r3}
 8006cb0:	469e      	mov	lr, r3
 8006cb2:	4770      	bx	lr

08006cb4 <_fini>:
 8006cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cb6:	bf00      	nop
 8006cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cba:	bc08      	pop	{r3}
 8006cbc:	469e      	mov	lr, r3
 8006cbe:	4770      	bx	lr
