INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/fifo/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/fifo/fifo_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/fifo/fifo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
