
ping_pong_node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ce  00800200  00001448  000014dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001448  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  008002ce  008002ce  000015aa  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000015aa  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000200  00000000  00000000  00001606  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001bc0  00000000  00000000  00001806  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000e12  00000000  00000000  000033c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000010d6  00000000  00000000  000041d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004e8  00000000  00000000  000052b0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000622  00000000  00000000  00005798  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000e52  00000000  00000000  00005dba  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000170  00000000  00000000  00006c0c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	a9 c3       	rjmp	.+1874   	; 0x7f0 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	13 04       	cpc	r1, r3
      e6:	65 04       	cpc	r6, r5
      e8:	65 04       	cpc	r6, r5
      ea:	65 04       	cpc	r6, r5
      ec:	65 04       	cpc	r6, r5
      ee:	65 04       	cpc	r6, r5
      f0:	65 04       	cpc	r6, r5
      f2:	65 04       	cpc	r6, r5
      f4:	13 04       	cpc	r1, r3
      f6:	65 04       	cpc	r6, r5
      f8:	65 04       	cpc	r6, r5
      fa:	65 04       	cpc	r6, r5
      fc:	65 04       	cpc	r6, r5
      fe:	65 04       	cpc	r6, r5
     100:	65 04       	cpc	r6, r5
     102:	65 04       	cpc	r6, r5
     104:	15 04       	cpc	r1, r5
     106:	65 04       	cpc	r6, r5
     108:	65 04       	cpc	r6, r5
     10a:	65 04       	cpc	r6, r5
     10c:	65 04       	cpc	r6, r5
     10e:	65 04       	cpc	r6, r5
     110:	65 04       	cpc	r6, r5
     112:	65 04       	cpc	r6, r5
     114:	65 04       	cpc	r6, r5
     116:	65 04       	cpc	r6, r5
     118:	65 04       	cpc	r6, r5
     11a:	65 04       	cpc	r6, r5
     11c:	65 04       	cpc	r6, r5
     11e:	65 04       	cpc	r6, r5
     120:	65 04       	cpc	r6, r5
     122:	65 04       	cpc	r6, r5
     124:	15 04       	cpc	r1, r5
     126:	65 04       	cpc	r6, r5
     128:	65 04       	cpc	r6, r5
     12a:	65 04       	cpc	r6, r5
     12c:	65 04       	cpc	r6, r5
     12e:	65 04       	cpc	r6, r5
     130:	65 04       	cpc	r6, r5
     132:	65 04       	cpc	r6, r5
     134:	65 04       	cpc	r6, r5
     136:	65 04       	cpc	r6, r5
     138:	65 04       	cpc	r6, r5
     13a:	65 04       	cpc	r6, r5
     13c:	65 04       	cpc	r6, r5
     13e:	65 04       	cpc	r6, r5
     140:	65 04       	cpc	r6, r5
     142:	65 04       	cpc	r6, r5
     144:	61 04       	cpc	r6, r1
     146:	65 04       	cpc	r6, r5
     148:	65 04       	cpc	r6, r5
     14a:	65 04       	cpc	r6, r5
     14c:	65 04       	cpc	r6, r5
     14e:	65 04       	cpc	r6, r5
     150:	65 04       	cpc	r6, r5
     152:	65 04       	cpc	r6, r5
     154:	3e 04       	cpc	r3, r14
     156:	65 04       	cpc	r6, r5
     158:	65 04       	cpc	r6, r5
     15a:	65 04       	cpc	r6, r5
     15c:	65 04       	cpc	r6, r5
     15e:	65 04       	cpc	r6, r5
     160:	65 04       	cpc	r6, r5
     162:	65 04       	cpc	r6, r5
     164:	65 04       	cpc	r6, r5
     166:	65 04       	cpc	r6, r5
     168:	65 04       	cpc	r6, r5
     16a:	65 04       	cpc	r6, r5
     16c:	65 04       	cpc	r6, r5
     16e:	65 04       	cpc	r6, r5
     170:	65 04       	cpc	r6, r5
     172:	65 04       	cpc	r6, r5
     174:	32 04       	cpc	r3, r2
     176:	65 04       	cpc	r6, r5
     178:	65 04       	cpc	r6, r5
     17a:	65 04       	cpc	r6, r5
     17c:	65 04       	cpc	r6, r5
     17e:	65 04       	cpc	r6, r5
     180:	65 04       	cpc	r6, r5
     182:	65 04       	cpc	r6, r5
     184:	50 04       	cpc	r5, r0

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 e4       	ldi	r30, 0x48	; 72
     19e:	f4 e1       	ldi	r31, 0x14	; 20
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 3c       	cpi	r26, 0xCE	; 206
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ae ec       	ldi	r26, 0xCE	; 206
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	af 3d       	cpi	r26, 0xDF	; 223
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	15 d1       	rcall	.+554    	; 0x3ec <main>
     1c2:	0c 94 22 0a 	jmp	0x1444	; 0x1444 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
 */ 
#include "adc.h"
#include <avr/io.h>

void adc_init(){
	ADCSRA |= (1 << ADPS0 | 1 << ADPS1 | 1 << ADPS2);	
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	87 60       	ori	r24, 0x07	; 7
     1d0:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);
     1d2:	80 81       	ld	r24, Z
     1d4:	80 68       	ori	r24, 0x80	; 128
     1d6:	80 83       	st	Z, r24
     1d8:	08 95       	ret

000001da <adc_read>:
}

int adc_read(){
	ADMUX |= (1 << REFS1);
     1da:	ec e7       	ldi	r30, 0x7C	; 124
     1dc:	f0 e0       	ldi	r31, 0x00	; 0
     1de:	80 81       	ld	r24, Z
     1e0:	80 68       	ori	r24, 0x80	; 128
     1e2:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);
     1e4:	ea e7       	ldi	r30, 0x7A	; 122
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
	
	while (ADCSRA & (1 << ADSC));
     1ee:	80 81       	ld	r24, Z
     1f0:	86 fd       	sbrc	r24, 6
     1f2:	fd cf       	rjmp	.-6      	; 0x1ee <adc_read+0x14>
	
	if(ADC < THRESHOLD){
     1f4:	20 91 78 00 	lds	r18, 0x0078
     1f8:	30 91 79 00 	lds	r19, 0x0079
     1fc:	81 e0       	ldi	r24, 0x01	; 1
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	28 3c       	cpi	r18, 0xC8	; 200
     202:	31 05       	cpc	r19, r1
     204:	10 f4       	brcc	.+4      	; 0x20a <adc_read+0x30>
     206:	80 e0       	ldi	r24, 0x00	; 0
     208:	90 e0       	ldi	r25, 0x00	; 0
		return 0;
	}
	return 1;
}
     20a:	08 95       	ret

0000020c <can_init>:
		printf("can message send %d", msg->data[i]);
	}
	printf("\n\r");
	mcp2515_request(MCP_RTS_TX0);
	//Do something...
}
     20c:	cf 93       	push	r28
     20e:	df 93       	push	r29
     210:	cd b7       	in	r28, 0x3d	; 61
     212:	de b7       	in	r29, 0x3e	; 62
     214:	2a 97       	sbiw	r28, 0x0a	; 10
     216:	0f b6       	in	r0, 0x3f	; 63
     218:	f8 94       	cli
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	0f be       	out	0x3f, r0	; 63
     21e:	cd bf       	out	0x3d, r28	; 61
     220:	3b d1       	rcall	.+630    	; 0x498 <mcp2515_init>
     222:	41 e0       	ldi	r20, 0x01	; 1
     224:	60 e6       	ldi	r22, 0x60	; 96
     226:	80 e6       	ldi	r24, 0x60	; 96
     228:	59 d1       	rcall	.+690    	; 0x4dc <mcp2515_write>
     22a:	8f ef       	ldi	r24, 0xFF	; 255
     22c:	9f e8       	ldi	r25, 0x8F	; 143
     22e:	01 97       	sbiw	r24, 0x01	; 1
     230:	f1 f7       	brne	.-4      	; 0x22e <can_init+0x22>
     232:	00 c0       	rjmp	.+0      	; 0x234 <can_init+0x28>
     234:	00 00       	nop
     236:	41 e0       	ldi	r20, 0x01	; 1
     238:	61 e0       	ldi	r22, 0x01	; 1
     23a:	8b e2       	ldi	r24, 0x2B	; 43
     23c:	65 d1       	rcall	.+714    	; 0x508 <mcp2515_bit_modify>
     23e:	8f ef       	ldi	r24, 0xFF	; 255
     240:	9f e8       	ldi	r25, 0x8F	; 143
     242:	01 97       	sbiw	r24, 0x01	; 1
     244:	f1 f7       	brne	.-4      	; 0x242 <can_init+0x36>
     246:	00 c0       	rjmp	.+0      	; 0x248 <can_init+0x3c>
     248:	00 00       	nop
     24a:	40 e0       	ldi	r20, 0x00	; 0
     24c:	60 ee       	ldi	r22, 0xE0	; 224
     24e:	8f e0       	ldi	r24, 0x0F	; 15
     250:	5b d1       	rcall	.+694    	; 0x508 <mcp2515_bit_modify>
     252:	8f ef       	ldi	r24, 0xFF	; 255
     254:	9f e8       	ldi	r25, 0x8F	; 143
     256:	01 97       	sbiw	r24, 0x01	; 1
     258:	f1 f7       	brne	.-4      	; 0x256 <can_init+0x4a>
     25a:	00 c0       	rjmp	.+0      	; 0x25c <can_init+0x50>
     25c:	00 00       	nop
     25e:	4a e0       	ldi	r20, 0x0A	; 10
     260:	be 01       	movw	r22, r28
     262:	6f 5f       	subi	r22, 0xFF	; 255
     264:	7f 4f       	sbci	r23, 0xFF	; 255
     266:	8e e0       	ldi	r24, 0x0E	; 14
     268:	1a d1       	rcall	.+564    	; 0x49e <mcp2515_read>
     26a:	89 81       	ldd	r24, Y+1	; 0x01
     26c:	80 7e       	andi	r24, 0xE0	; 224
     26e:	99 f0       	breq	.+38     	; 0x296 <can_init+0x8a>
     270:	1f 92       	push	r1
     272:	8f 93       	push	r24
     274:	87 e0       	ldi	r24, 0x07	; 7
     276:	92 e0       	ldi	r25, 0x02	; 2
     278:	9f 93       	push	r25
     27a:	8f 93       	push	r24
     27c:	c9 d4       	rcall	.+2450   	; 0xc10 <printf>
     27e:	8b ec       	ldi	r24, 0xCB	; 203
     280:	92 e0       	ldi	r25, 0x02	; 2
     282:	9f 93       	push	r25
     284:	8f 93       	push	r24
     286:	c4 d4       	rcall	.+2440   	; 0xc10 <printf>
     288:	0f 90       	pop	r0
     28a:	0f 90       	pop	r0
     28c:	0f 90       	pop	r0
     28e:	0f 90       	pop	r0
     290:	0f 90       	pop	r0
     292:	0f 90       	pop	r0
     294:	07 c0       	rjmp	.+14     	; 0x2a4 <can_init+0x98>
     296:	8b e4       	ldi	r24, 0x4B	; 75
     298:	92 e0       	ldi	r25, 0x02	; 2
     29a:	9f 93       	push	r25
     29c:	8f 93       	push	r24
     29e:	b8 d4       	rcall	.+2416   	; 0xc10 <printf>
     2a0:	0f 90       	pop	r0
     2a2:	0f 90       	pop	r0
     2a4:	2a 96       	adiw	r28, 0x0a	; 10
     2a6:	0f b6       	in	r0, 0x3f	; 63
     2a8:	f8 94       	cli
     2aa:	de bf       	out	0x3e, r29	; 62
     2ac:	0f be       	out	0x3f, r0	; 63
     2ae:	cd bf       	out	0x3d, r28	; 61
     2b0:	df 91       	pop	r29
     2b2:	cf 91       	pop	r28
     2b4:	08 95       	ret

000002b6 <can_data_receive>:
{
	
}
*/
void can_data_receive(struct can_message* msg, int buffer)
{
     2b6:	ff 92       	push	r15
     2b8:	0f 93       	push	r16
     2ba:	1f 93       	push	r17
     2bc:	cf 93       	push	r28
     2be:	df 93       	push	r29
     2c0:	cd b7       	in	r28, 0x3d	; 61
     2c2:	de b7       	in	r29, 0x3e	; 62
     2c4:	2a 97       	sbiw	r28, 0x0a	; 10
     2c6:	0f b6       	in	r0, 0x3f	; 63
     2c8:	f8 94       	cli
     2ca:	de bf       	out	0x3e, r29	; 62
     2cc:	0f be       	out	0x3f, r0	; 63
     2ce:	cd bf       	out	0x3d, r28	; 61
     2d0:	8c 01       	movw	r16, r24
     2d2:	f6 2e       	mov	r15, r22
	uint8_t result[MAX_CAN_LENGTH];
	
		
	mcp2515_read(MCP_CANINTF, result, 1);
     2d4:	41 e0       	ldi	r20, 0x01	; 1
     2d6:	be 01       	movw	r22, r28
     2d8:	6f 5f       	subi	r22, 0xFF	; 255
     2da:	7f 4f       	sbci	r23, 0xFF	; 255
     2dc:	8c e2       	ldi	r24, 0x2C	; 44
     2de:	df d0       	rcall	.+446    	; 0x49e <mcp2515_read>

	if (!result[0]){
     2e0:	89 81       	ldd	r24, Y+1	; 0x01
     2e2:	81 11       	cpse	r24, r1
     2e4:	0b c0       	rjmp	.+22     	; 0x2fc <can_data_receive+0x46>
		printf("CANINTF out %d \n\r", result[0] & 0b1);
     2e6:	1f 92       	push	r1
     2e8:	1f 92       	push	r1
     2ea:	21 e7       	ldi	r18, 0x71	; 113
     2ec:	32 e0       	ldi	r19, 0x02	; 2
     2ee:	3f 93       	push	r19
     2f0:	2f 93       	push	r18
     2f2:	8e d4       	rcall	.+2332   	; 0xc10 <printf>
     2f4:	0f 90       	pop	r0
     2f6:	0f 90       	pop	r0
     2f8:	0f 90       	pop	r0
     2fa:	0f 90       	pop	r0
	}
	
	uint8_t i;
	
	mcp2515_read(MCP_RXB0DLC + buffer, result, 1);
     2fc:	41 e0       	ldi	r20, 0x01	; 1
     2fe:	be 01       	movw	r22, r28
     300:	6f 5f       	subi	r22, 0xFF	; 255
     302:	7f 4f       	sbci	r23, 0xFF	; 255
     304:	85 e6       	ldi	r24, 0x65	; 101
     306:	8f 0d       	add	r24, r15
     308:	ca d0       	rcall	.+404    	; 0x49e <mcp2515_read>
	msg->length = result[0];
     30a:	89 81       	ldd	r24, Y+1	; 0x01
     30c:	f8 01       	movw	r30, r16
     30e:	82 83       	std	Z+2, r24	; 0x02
	
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
     310:	41 e0       	ldi	r20, 0x01	; 1
     312:	be 01       	movw	r22, r28
     314:	6f 5f       	subi	r22, 0xFF	; 255
     316:	7f 4f       	sbci	r23, 0xFF	; 255
     318:	81 e6       	ldi	r24, 0x61	; 97
     31a:	8f 0d       	add	r24, r15
     31c:	c0 d0       	rcall	.+384    	; 0x49e <mcp2515_read>
	msg->id = result[0];
     31e:	29 81       	ldd	r18, Y+1	; 0x01
     320:	30 e0       	ldi	r19, 0x00	; 0
     322:	f8 01       	movw	r30, r16
     324:	31 83       	std	Z+1, r19	; 0x01
     326:	20 83       	st	Z, r18
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
     328:	42 81       	ldd	r20, Z+2	; 0x02
     32a:	be 01       	movw	r22, r28
     32c:	6f 5f       	subi	r22, 0xFF	; 255
     32e:	7f 4f       	sbci	r23, 0xFF	; 255
     330:	86 e6       	ldi	r24, 0x66	; 102
     332:	8f 0d       	add	r24, r15
     334:	b4 d0       	rcall	.+360    	; 0x49e <mcp2515_read>
	
	for (i = 0; i < msg->length; i++)
     336:	f8 01       	movw	r30, r16
     338:	92 81       	ldd	r25, Z+2	; 0x02
     33a:	99 23       	and	r25, r25
     33c:	61 f0       	breq	.+24     	; 0x356 <can_data_receive+0xa0>
     33e:	9e 01       	movw	r18, r28
     340:	2f 5f       	subi	r18, 0xFF	; 255
     342:	3f 4f       	sbci	r19, 0xFF	; 255
     344:	d8 01       	movw	r26, r16
     346:	13 96       	adiw	r26, 0x03	; 3
     348:	f9 01       	movw	r30, r18
	{
		msg->data[i] = result[i];
     34a:	81 91       	ld	r24, Z+
     34c:	8d 93       	st	X+, r24
     34e:	8e 2f       	mov	r24, r30
     350:	82 1b       	sub	r24, r18
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
	msg->id = result[0];
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
	
	for (i = 0; i < msg->length; i++)
     352:	89 17       	cp	r24, r25
     354:	d0 f3       	brcs	.-12     	; 0x34a <can_data_receive+0x94>
		msg->data[i] = result[i];
		//printf("can messsage received %c", msg->data[i]);
	}
	//printf("\n\r");
	
	mcp2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     356:	40 e0       	ldi	r20, 0x00	; 0
     358:	61 e0       	ldi	r22, 0x01	; 1
     35a:	8c e2       	ldi	r24, 0x2C	; 44
     35c:	d5 d0       	rcall	.+426    	; 0x508 <mcp2515_bit_modify>
}
     35e:	2a 96       	adiw	r28, 0x0a	; 10
     360:	0f b6       	in	r0, 0x3f	; 63
     362:	f8 94       	cli
     364:	de bf       	out	0x3e, r29	; 62
     366:	0f be       	out	0x3f, r0	; 63
     368:	cd bf       	out	0x3d, r28	; 61
     36a:	df 91       	pop	r29
     36c:	cf 91       	pop	r28
     36e:	1f 91       	pop	r17
     370:	0f 91       	pop	r16
     372:	ff 90       	pop	r15
     374:	08 95       	ret

00000376 <can_get_message>:

int can_get_message(struct can_message* message)
{
     376:	0f 93       	push	r16
     378:	1f 93       	push	r17
     37a:	cf 93       	push	r28
     37c:	df 93       	push	r29
     37e:	cd b7       	in	r28, 0x3d	; 61
     380:	de b7       	in	r29, 0x3e	; 62
     382:	2a 97       	sbiw	r28, 0x0a	; 10
     384:	0f b6       	in	r0, 0x3f	; 63
     386:	f8 94       	cli
     388:	de bf       	out	0x3e, r29	; 62
     38a:	0f be       	out	0x3f, r0	; 63
     38c:	cd bf       	out	0x3d, r28	; 61
     38e:	8c 01       	movw	r16, r24
	uint8_t result[MAX_CAN_LENGTH];
	mcp2515_read(MCP_CANINTF, result, 1);
     390:	41 e0       	ldi	r20, 0x01	; 1
     392:	be 01       	movw	r22, r28
     394:	6f 5f       	subi	r22, 0xFF	; 255
     396:	7f 4f       	sbci	r23, 0xFF	; 255
     398:	8c e2       	ldi	r24, 0x2C	; 44
     39a:	81 d0       	rcall	.+258    	; 0x49e <mcp2515_read>

	
	if ((result[0] & 0x01) == 0x01)
     39c:	89 81       	ldd	r24, Y+1	; 0x01
     39e:	80 ff       	sbrs	r24, 0
     3a0:	0b c0       	rjmp	.+22     	; 0x3b8 <can_get_message+0x42>
	{
		can_data_receive(message,0);
     3a2:	60 e0       	ldi	r22, 0x00	; 0
     3a4:	70 e0       	ldi	r23, 0x00	; 0
     3a6:	c8 01       	movw	r24, r16
     3a8:	86 df       	rcall	.-244    	; 0x2b6 <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x01,0x00);
     3aa:	40 e0       	ldi	r20, 0x00	; 0
     3ac:	61 e0       	ldi	r22, 0x01	; 1
     3ae:	8c e2       	ldi	r24, 0x2C	; 44
     3b0:	ab d0       	rcall	.+342    	; 0x508 <mcp2515_bit_modify>
		return 1;
     3b2:	81 e0       	ldi	r24, 0x01	; 1
     3b4:	90 e0       	ldi	r25, 0x00	; 0
     3b6:	0f c0       	rjmp	.+30     	; 0x3d6 <can_get_message+0x60>
	}
	else if ((result[0] & 0x02) == 0x02)
     3b8:	81 ff       	sbrs	r24, 1
     3ba:	0b c0       	rjmp	.+22     	; 0x3d2 <can_get_message+0x5c>
	{
		can_data_receive(message,1);
     3bc:	61 e0       	ldi	r22, 0x01	; 1
     3be:	70 e0       	ldi	r23, 0x00	; 0
     3c0:	c8 01       	movw	r24, r16
     3c2:	79 df       	rcall	.-270    	; 0x2b6 <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x02,0x00);
     3c4:	40 e0       	ldi	r20, 0x00	; 0
     3c6:	62 e0       	ldi	r22, 0x02	; 2
     3c8:	8c e2       	ldi	r24, 0x2C	; 44
     3ca:	9e d0       	rcall	.+316    	; 0x508 <mcp2515_bit_modify>
		return 1;
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	90 e0       	ldi	r25, 0x00	; 0
     3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <can_get_message+0x60>
	}
	else
	{
		return 0;
     3d2:	80 e0       	ldi	r24, 0x00	; 0
     3d4:	90 e0       	ldi	r25, 0x00	; 0
	}
	
}
     3d6:	2a 96       	adiw	r28, 0x0a	; 10
     3d8:	0f b6       	in	r0, 0x3f	; 63
     3da:	f8 94       	cli
     3dc:	de bf       	out	0x3e, r29	; 62
     3de:	0f be       	out	0x3f, r0	; 63
     3e0:	cd bf       	out	0x3d, r28	; 61
     3e2:	df 91       	pop	r29
     3e4:	cf 91       	pop	r28
     3e6:	1f 91       	pop	r17
     3e8:	0f 91       	pop	r16
     3ea:	08 95       	ret

000003ec <main>:
#include "pwm.h"
#include "adc.h"
#include "motor.h"


int main(void){
     3ec:	cf 93       	push	r28
     3ee:	df 93       	push	r29
     3f0:	cd b7       	in	r28, 0x3d	; 61
     3f2:	de b7       	in	r29, 0x3e	; 62
     3f4:	2d 97       	sbiw	r28, 0x0d	; 13
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	f8 94       	cli
     3fa:	de bf       	out	0x3e, r29	; 62
     3fc:	0f be       	out	0x3f, r0	; 63
     3fe:	cd bf       	out	0x3d, r28	; 61
	
	USART_Init(MYUBRR);
     400:	87 e6       	ldi	r24, 0x67	; 103
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	88 d2       	rcall	.+1296   	; 0x916 <USART_Init>
	printf("start \n\r \n");
     406:	83 e8       	ldi	r24, 0x83	; 131
     408:	92 e0       	ldi	r25, 0x02	; 2
     40a:	13 d4       	rcall	.+2086   	; 0xc32 <puts>
	
	can_init();
     40c:	ff de       	rcall	.-514    	; 0x20c <can_init>
	

	
	struct can_message message;
	message.id = 3;
     40e:	83 e0       	ldi	r24, 0x03	; 3
     410:	90 e0       	ldi	r25, 0x00	; 0
     412:	9a 83       	std	Y+2, r25	; 0x02
     414:	89 83       	std	Y+1, r24	; 0x01
	message.length = 1;
     416:	81 e0       	ldi	r24, 0x01	; 1
     418:	8b 83       	std	Y+3, r24	; 0x03
	message.data[0] = (uint8_t) 'c';
     41a:	83 e6       	ldi	r24, 0x63	; 99
     41c:	8c 83       	std	Y+4, r24	; 0x04
	
	struct can_message message2;
	message2.id = 3;
	message2.length = 1;

	pwm_init();	
     41e:	5a d1       	rcall	.+692    	; 0x6d4 <pwm_init>
	adc_init();
     420:	d3 de       	rcall	.-602    	; 0x1c8 <adc_init>
	
	//pwm_set_pulse_width(50000);	
	float pw = 1500;
	float x_val = 130;
	
	int old_val = adc_read();
     422:	db de       	rcall	.-586    	; 0x1da <adc_read>
	int new_val = adc_read();
     424:	da de       	rcall	.-588    	; 0x1da <adc_read>
	
	int loose_counter = 0;
	sei();
     426:	78 94       	sei
	motor_init();
     428:	9a d0       	rcall	.+308    	; 0x55e <motor_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     42a:	2f ef       	ldi	r18, 0xFF	; 255
     42c:	8d e3       	ldi	r24, 0x3D	; 61
     42e:	99 e4       	ldi	r25, 0x49	; 73
     430:	21 50       	subi	r18, 0x01	; 1
     432:	80 40       	sbci	r24, 0x00	; 0
     434:	90 40       	sbci	r25, 0x00	; 0
     436:	e1 f7       	brne	.-8      	; 0x430 <main+0x44>
     438:	00 c0       	rjmp	.+0      	; 0x43a <main+0x4e>
     43a:	00 00       	nop
		//motor_dac_write(80);
		if(can_get_message(&message)){
			motor_speed_control(message.data[0]);
			//printf("Atmega2560 received a new message %d \n \r \n\r", message.data[0]);
		}encoder = motor_read_encoder();
		printf("encoder %d \n \r \n\r", encoder);
     43c:	0d e8       	ldi	r16, 0x8D	; 141
     43e:	12 e0       	ldi	r17, 0x02	; 2
    {
		//motor_speed_control(can_get_message(&message));
		
		
		//motor_dac_write(80);
		if(can_get_message(&message)){
     440:	ce 01       	movw	r24, r28
     442:	01 96       	adiw	r24, 0x01	; 1
     444:	98 df       	rcall	.-208    	; 0x376 <can_get_message>
     446:	89 2b       	or	r24, r25
     448:	11 f0       	breq	.+4      	; 0x44e <main+0x62>
			motor_speed_control(message.data[0]);
     44a:	8c 81       	ldd	r24, Y+4	; 0x04
     44c:	b5 d0       	rcall	.+362    	; 0x5b8 <motor_speed_control>
			//printf("Atmega2560 received a new message %d \n \r \n\r", message.data[0]);
		}encoder = motor_read_encoder();
     44e:	e2 d0       	rcall	.+452    	; 0x614 <motor_read_encoder>
		printf("encoder %d \n \r \n\r", encoder);
     450:	9f 93       	push	r25
     452:	8f 93       	push	r24
     454:	1f 93       	push	r17
     456:	0f 93       	push	r16
     458:	db d3       	rcall	.+1974   	; 0xc10 <printf>
     45a:	2f ef       	ldi	r18, 0xFF	; 255
     45c:	89 e6       	ldi	r24, 0x69	; 105
     45e:	98 e1       	ldi	r25, 0x18	; 24
     460:	21 50       	subi	r18, 0x01	; 1
     462:	80 40       	sbci	r24, 0x00	; 0
     464:	90 40       	sbci	r25, 0x00	; 0
     466:	e1 f7       	brne	.-8      	; 0x460 <main+0x74>
     468:	00 c0       	rjmp	.+0      	; 0x46a <main+0x7e>
     46a:	00 00       	nop
     46c:	0f 90       	pop	r0
     46e:	0f 90       	pop	r0
     470:	0f 90       	pop	r0
     472:	0f 90       	pop	r0
     474:	e5 cf       	rjmp	.-54     	; 0x440 <main+0x54>

00000476 <mcp2515_reset>:
		
	uint8_t cmd[] = {rqs};
	spi_write(cmd, 1);		
	
	PORTB |= (1<<PB7); // Deselect CAN-controller
}
     476:	cf 93       	push	r28
     478:	df 93       	push	r29
     47a:	1f 92       	push	r1
     47c:	cd b7       	in	r28, 0x3d	; 61
     47e:	de b7       	in	r29, 0x3e	; 62
     480:	2f 98       	cbi	0x05, 7	; 5
     482:	80 ec       	ldi	r24, 0xC0	; 192
     484:	89 83       	std	Y+1, r24	; 0x01
     486:	61 e0       	ldi	r22, 0x01	; 1
     488:	ce 01       	movw	r24, r28
     48a:	01 96       	adiw	r24, 0x01	; 1
     48c:	71 d1       	rcall	.+738    	; 0x770 <spi_write>
     48e:	2f 9a       	sbi	0x05, 7	; 5
     490:	0f 90       	pop	r0
     492:	df 91       	pop	r29
     494:	cf 91       	pop	r28
     496:	08 95       	ret

00000498 <mcp2515_init>:
     498:	3c d1       	rcall	.+632    	; 0x712 <spi_init>
     49a:	ed cf       	rjmp	.-38     	; 0x476 <mcp2515_reset>
     49c:	08 95       	ret

0000049e <mcp2515_read>:
     49e:	ff 92       	push	r15
     4a0:	0f 93       	push	r16
     4a2:	1f 93       	push	r17
     4a4:	cf 93       	push	r28
     4a6:	df 93       	push	r29
     4a8:	1f 92       	push	r1
     4aa:	1f 92       	push	r1
     4ac:	cd b7       	in	r28, 0x3d	; 61
     4ae:	de b7       	in	r29, 0x3e	; 62
     4b0:	8b 01       	movw	r16, r22
     4b2:	f4 2e       	mov	r15, r20
     4b4:	2f 98       	cbi	0x05, 7	; 5
     4b6:	93 e0       	ldi	r25, 0x03	; 3
     4b8:	99 83       	std	Y+1, r25	; 0x01
     4ba:	8a 83       	std	Y+2, r24	; 0x02
     4bc:	62 e0       	ldi	r22, 0x02	; 2
     4be:	ce 01       	movw	r24, r28
     4c0:	01 96       	adiw	r24, 0x01	; 1
     4c2:	56 d1       	rcall	.+684    	; 0x770 <spi_write>
     4c4:	6f 2d       	mov	r22, r15
     4c6:	c8 01       	movw	r24, r16
     4c8:	2d d1       	rcall	.+602    	; 0x724 <spi_read>
     4ca:	2f 9a       	sbi	0x05, 7	; 5
     4cc:	0f 90       	pop	r0
     4ce:	0f 90       	pop	r0
     4d0:	df 91       	pop	r29
     4d2:	cf 91       	pop	r28
     4d4:	1f 91       	pop	r17
     4d6:	0f 91       	pop	r16
     4d8:	ff 90       	pop	r15
     4da:	08 95       	ret

000004dc <mcp2515_write>:
     4dc:	cf 93       	push	r28
     4de:	df 93       	push	r29
     4e0:	00 d0       	rcall	.+0      	; 0x4e2 <mcp2515_write+0x6>
     4e2:	cd b7       	in	r28, 0x3d	; 61
     4e4:	de b7       	in	r29, 0x3e	; 62
     4e6:	2f 98       	cbi	0x05, 7	; 5
     4e8:	92 e0       	ldi	r25, 0x02	; 2
     4ea:	99 83       	std	Y+1, r25	; 0x01
     4ec:	8a 83       	std	Y+2, r24	; 0x02
     4ee:	6b 83       	std	Y+3, r22	; 0x03
     4f0:	62 e0       	ldi	r22, 0x02	; 2
     4f2:	64 0f       	add	r22, r20
     4f4:	ce 01       	movw	r24, r28
     4f6:	01 96       	adiw	r24, 0x01	; 1
     4f8:	3b d1       	rcall	.+630    	; 0x770 <spi_write>
     4fa:	2f 9a       	sbi	0x05, 7	; 5
     4fc:	0f 90       	pop	r0
     4fe:	0f 90       	pop	r0
     500:	0f 90       	pop	r0
     502:	df 91       	pop	r29
     504:	cf 91       	pop	r28
     506:	08 95       	ret

00000508 <mcp2515_bit_modify>:

// Modify bits in the register / See datasheet 12.10
void mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) 
{
     508:	cf 93       	push	r28
     50a:	df 93       	push	r29
     50c:	00 d0       	rcall	.+0      	; 0x50e <mcp2515_bit_modify+0x6>
     50e:	1f 92       	push	r1
     510:	cd b7       	in	r28, 0x3d	; 61
     512:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~(1<<PB7); // Select CAN-controller
     514:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF);	

	uint8_t bit_list[] = {MCP_BITMOD, address, mask, data};
     516:	95 e0       	ldi	r25, 0x05	; 5
     518:	99 83       	std	Y+1, r25	; 0x01
     51a:	8a 83       	std	Y+2, r24	; 0x02
     51c:	6b 83       	std	Y+3, r22	; 0x03
     51e:	4c 83       	std	Y+4, r20	; 0x04
	spi_write(bit_list, 4);	
     520:	64 e0       	ldi	r22, 0x04	; 4
     522:	ce 01       	movw	r24, r28
     524:	01 96       	adiw	r24, 0x01	; 1
     526:	24 d1       	rcall	.+584    	; 0x770 <spi_write>
	
	PORTB |= (1<<PB7); //Deselect CAN-controller
     528:	2f 9a       	sbi	0x05, 7	; 5

}
     52a:	0f 90       	pop	r0
     52c:	0f 90       	pop	r0
     52e:	0f 90       	pop	r0
     530:	0f 90       	pop	r0
     532:	df 91       	pop	r29
     534:	cf 91       	pop	r28
     536:	08 95       	ret

00000538 <motor_dac_write>:
	PORTH |= (1 << PH1); // Direction right on dc_motor
	PORTH |= (1 << PH4); // Enable motor
	motor_dac_write(80);
}

void motor_dac_write(uint8_t data) {
     538:	cf 93       	push	r28
     53a:	df 93       	push	r29
     53c:	00 d0       	rcall	.+0      	; 0x53e <motor_dac_write+0x6>
     53e:	cd b7       	in	r28, 0x3d	; 61
     540:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01010000;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     542:	90 e5       	ldi	r25, 0x50	; 80
     544:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     546:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     548:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(message, TWI_BUFFER_SIZE);
     54a:	64 e0       	ldi	r22, 0x04	; 4
     54c:	ce 01       	movw	r24, r28
     54e:	01 96       	adiw	r24, 0x01	; 1
     550:	2d d1       	rcall	.+602    	; 0x7ac <TWI_Start_Transceiver_With_Data>
}
     552:	0f 90       	pop	r0
     554:	0f 90       	pop	r0
     556:	0f 90       	pop	r0
     558:	df 91       	pop	r29
     55a:	cf 91       	pop	r28
     55c:	08 95       	ret

0000055e <motor_init>:


void motor_init(void)
{
	
	TWI_Master_Initialise();
     55e:	1c d1       	rcall	.+568    	; 0x798 <TWI_Master_Initialise>

	//printf("motor initialized \n\r");
	
	DDRH |= (1 << PH1) | (1 << PH3) | (1 << PH4) | (1 << PH5) | (1 << PH6);  // Set MJ1 as output
     560:	e1 e0       	ldi	r30, 0x01	; 1
     562:	f1 e0       	ldi	r31, 0x01	; 1
     564:	80 81       	ld	r24, Z
     566:	8a 67       	ori	r24, 0x7A	; 122
     568:	80 83       	st	Z, r24
	PORTH |= (1 << PH1); // Direction right on dc_motor
     56a:	e2 e0       	ldi	r30, 0x02	; 2
     56c:	f1 e0       	ldi	r31, 0x01	; 1
     56e:	80 81       	ld	r24, Z
     570:	82 60       	ori	r24, 0x02	; 2
     572:	80 83       	st	Z, r24
	PORTH |= (1 << PH4); // Enable motor
     574:	80 81       	ld	r24, Z
     576:	80 61       	ori	r24, 0x10	; 16
     578:	80 83       	st	Z, r24
	motor_dac_write(80);
     57a:	80 e5       	ldi	r24, 0x50	; 80
     57c:	dd cf       	rjmp	.-70     	; 0x538 <motor_dac_write>
     57e:	08 95       	ret

00000580 <motor_set_dir>:
	message[2] = data;
	TWI_Start_Transceiver_With_Data(message, TWI_BUFFER_SIZE);
}

void motor_set_dir(uint8_t dir){	// 0 = left; 1 = right;
	if (dir){
     580:	88 23       	and	r24, r24
     582:	69 f0       	breq	.+26     	; 0x59e <motor_set_dir+0x1e>
		PORTH |= (1 << PH1); // Direction right on dc_motor
     584:	e2 e0       	ldi	r30, 0x02	; 2
     586:	f1 e0       	ldi	r31, 0x01	; 1
     588:	80 81       	ld	r24, Z
     58a:	82 60       	ori	r24, 0x02	; 2
     58c:	80 83       	st	Z, r24
		printf("right \n\r");
     58e:	8f e9       	ldi	r24, 0x9F	; 159
     590:	92 e0       	ldi	r25, 0x02	; 2
     592:	9f 93       	push	r25
     594:	8f 93       	push	r24
     596:	3c d3       	rcall	.+1656   	; 0xc10 <printf>
     598:	0f 90       	pop	r0
     59a:	0f 90       	pop	r0
     59c:	08 95       	ret
	}else{
		PORTH &= ~(1 << PH1); // Direction left on dc_motor
     59e:	e2 e0       	ldi	r30, 0x02	; 2
     5a0:	f1 e0       	ldi	r31, 0x01	; 1
     5a2:	80 81       	ld	r24, Z
     5a4:	8d 7f       	andi	r24, 0xFD	; 253
     5a6:	80 83       	st	Z, r24
		printf("left \n\r");
     5a8:	88 ea       	ldi	r24, 0xA8	; 168
     5aa:	92 e0       	ldi	r25, 0x02	; 2
     5ac:	9f 93       	push	r25
     5ae:	8f 93       	push	r24
     5b0:	2f d3       	rcall	.+1630   	; 0xc10 <printf>
     5b2:	0f 90       	pop	r0
     5b4:	0f 90       	pop	r0
     5b6:	08 95       	ret

000005b8 <motor_speed_control>:
	}
	
}

void motor_speed_control(uint8_t slider_pos){
     5b8:	cf 93       	push	r28
     5ba:	c8 2f       	mov	r28, r24
	if (slider_pos < 128){
     5bc:	88 23       	and	r24, r24
     5be:	ac f0       	brlt	.+42     	; 0x5ea <motor_speed_control+0x32>
		motor_set_dir(0);
     5c0:	80 e0       	ldi	r24, 0x00	; 0
     5c2:	de df       	rcall	.-68     	; 0x580 <motor_set_dir>
		motor_dac_write((127 - slider_pos) * 0.5);
     5c4:	2f e7       	ldi	r18, 0x7F	; 127
     5c6:	30 e0       	ldi	r19, 0x00	; 0
     5c8:	b9 01       	movw	r22, r18
     5ca:	6c 1b       	sub	r22, r28
     5cc:	71 09       	sbc	r23, r1
     5ce:	88 27       	eor	r24, r24
     5d0:	77 fd       	sbrc	r23, 7
     5d2:	80 95       	com	r24
     5d4:	98 2f       	mov	r25, r24
     5d6:	dd d1       	rcall	.+954    	; 0x992 <__floatsisf>
     5d8:	20 e0       	ldi	r18, 0x00	; 0
     5da:	30 e0       	ldi	r19, 0x00	; 0
     5dc:	40 e0       	ldi	r20, 0x00	; 0
     5de:	5f e3       	ldi	r21, 0x3F	; 63
     5e0:	64 d2       	rcall	.+1224   	; 0xaaa <__mulsf3>
     5e2:	a9 d1       	rcall	.+850    	; 0x936 <__fixunssfsi>
     5e4:	86 2f       	mov	r24, r22
     5e6:	a8 df       	rcall	.-176    	; 0x538 <motor_dac_write>
     5e8:	13 c0       	rjmp	.+38     	; 0x610 <motor_speed_control+0x58>
		//printf(" %d \n \r \n\r", (127 - slider_pos) * 2);
	}
	else {
		motor_set_dir(1);
     5ea:	81 e0       	ldi	r24, 0x01	; 1
     5ec:	c9 df       	rcall	.-110    	; 0x580 <motor_set_dir>
		motor_dac_write((slider_pos - 127) * 0.5);
     5ee:	6c 2f       	mov	r22, r28
     5f0:	70 e0       	ldi	r23, 0x00	; 0
     5f2:	6f 57       	subi	r22, 0x7F	; 127
     5f4:	71 09       	sbc	r23, r1
     5f6:	88 27       	eor	r24, r24
     5f8:	77 fd       	sbrc	r23, 7
     5fa:	80 95       	com	r24
     5fc:	98 2f       	mov	r25, r24
     5fe:	c9 d1       	rcall	.+914    	; 0x992 <__floatsisf>
     600:	20 e0       	ldi	r18, 0x00	; 0
     602:	30 e0       	ldi	r19, 0x00	; 0
     604:	40 e0       	ldi	r20, 0x00	; 0
     606:	5f e3       	ldi	r21, 0x3F	; 63
     608:	50 d2       	rcall	.+1184   	; 0xaaa <__mulsf3>
     60a:	95 d1       	rcall	.+810    	; 0x936 <__fixunssfsi>
     60c:	86 2f       	mov	r24, r22
     60e:	94 df       	rcall	.-216    	; 0x538 <motor_dac_write>
		//printf(" %d \n \r \n\r", (slider_pos - 127) * 2);
	}
}
     610:	cf 91       	pop	r28
     612:	08 95       	ret

00000614 <motor_read_encoder>:

int16_t motor_read_encoder(){
     614:	cf 93       	push	r28
     616:	df 93       	push	r29
     618:	00 d0       	rcall	.+0      	; 0x61a <motor_read_encoder+0x6>
     61a:	1f 92       	push	r1
     61c:	cd b7       	in	r28, 0x3d	; 61
     61e:	de b7       	in	r29, 0x3e	; 62
	volatile int16_t encoder_val;
	volatile uint8_t lsb;
	volatile uint8_t msb;
	
	PORTH &= ~(1 << PH5); //set !OE low. enable output
     620:	e2 e0       	ldi	r30, 0x02	; 2
     622:	f1 e0       	ldi	r31, 0x01	; 1
     624:	80 81       	ld	r24, Z
     626:	8f 7d       	andi	r24, 0xDF	; 223
     628:	80 83       	st	Z, r24
	PORTH &= ~(1 << PH3); //set SEL low to get high byte
     62a:	80 81       	ld	r24, Z
     62c:	87 7f       	andi	r24, 0xF7	; 247
     62e:	80 83       	st	Z, r24
     630:	87 e8       	ldi	r24, 0x87	; 135
     632:	93 e1       	ldi	r25, 0x13	; 19
     634:	01 97       	sbiw	r24, 0x01	; 1
     636:	f1 f7       	brne	.-4      	; 0x634 <motor_read_encoder+0x20>
     638:	00 c0       	rjmp	.+0      	; 0x63a <motor_read_encoder+0x26>
     63a:	00 00       	nop
	
	_delay_ms(20);
	
	msb = PINK; // read msb
     63c:	80 91 06 01 	lds	r24, 0x0106
     640:	8c 83       	std	Y+4, r24	; 0x04
	printf("msb  %d \n \r \n\r", msb);
     642:	8c 81       	ldd	r24, Y+4	; 0x04
     644:	1f 92       	push	r1
     646:	8f 93       	push	r24
     648:	80 eb       	ldi	r24, 0xB0	; 176
     64a:	92 e0       	ldi	r25, 0x02	; 2
     64c:	9f 93       	push	r25
     64e:	8f 93       	push	r24
     650:	df d2       	rcall	.+1470   	; 0xc10 <printf>
	
	PORTH |= (1 << PH3); // set SEL high to get low byte
     652:	e2 e0       	ldi	r30, 0x02	; 2
     654:	f1 e0       	ldi	r31, 0x01	; 1
     656:	80 81       	ld	r24, Z
     658:	88 60       	ori	r24, 0x08	; 8
     65a:	80 83       	st	Z, r24
     65c:	87 e8       	ldi	r24, 0x87	; 135
     65e:	93 e1       	ldi	r25, 0x13	; 19
     660:	01 97       	sbiw	r24, 0x01	; 1
     662:	f1 f7       	brne	.-4      	; 0x660 <motor_read_encoder+0x4c>
     664:	00 c0       	rjmp	.+0      	; 0x666 <motor_read_encoder+0x52>
     666:	00 00       	nop
	
	_delay_ms(20);
	
	lsb = PINK; // read lsb
     668:	80 91 06 01 	lds	r24, 0x0106
     66c:	8b 83       	std	Y+3, r24	; 0x03
	printf("lsb  %d \n \r \n\r", lsb);
     66e:	8b 81       	ldd	r24, Y+3	; 0x03
     670:	1f 92       	push	r1
     672:	8f 93       	push	r24
     674:	8f eb       	ldi	r24, 0xBF	; 191
     676:	92 e0       	ldi	r25, 0x02	; 2
     678:	9f 93       	push	r25
     67a:	8f 93       	push	r24
     67c:	c9 d2       	rcall	.+1426   	; 0xc10 <printf>
	
	PORTH |= (1 << PH5); // Disable encoder read
     67e:	e2 e0       	ldi	r30, 0x02	; 2
     680:	f1 e0       	ldi	r31, 0x01	; 1
     682:	80 81       	ld	r24, Z
     684:	80 62       	ori	r24, 0x20	; 32
     686:	80 83       	st	Z, r24
	
	encoder_val = ((msb<<8) | lsb); //process data
     688:	2c 81       	ldd	r18, Y+4	; 0x04
     68a:	8b 81       	ldd	r24, Y+3	; 0x03
     68c:	90 e0       	ldi	r25, 0x00	; 0
     68e:	92 2b       	or	r25, r18
     690:	9a 83       	std	Y+2, r25	; 0x02
     692:	89 83       	std	Y+1, r24	; 0x01
	return encoder_val;
     694:	89 81       	ldd	r24, Y+1	; 0x01
     696:	9a 81       	ldd	r25, Y+2	; 0x02
     698:	0f b6       	in	r0, 0x3f	; 63
     69a:	f8 94       	cli
     69c:	de bf       	out	0x3e, r29	; 62
     69e:	0f be       	out	0x3f, r0	; 63
     6a0:	cd bf       	out	0x3d, r28	; 61
}
     6a2:	0f 90       	pop	r0
     6a4:	0f 90       	pop	r0
     6a6:	0f 90       	pop	r0
     6a8:	0f 90       	pop	r0
     6aa:	df 91       	pop	r29
     6ac:	cf 91       	pop	r28
     6ae:	08 95       	ret

000006b0 <pwm_set_signal_period>:
	
}

void pwm_set_signal_period(){
	//prescale
	set_bit(TCCR1B, CS11);
     6b0:	e1 e8       	ldi	r30, 0x81	; 129
     6b2:	f0 e0       	ldi	r31, 0x00	; 0
     6b4:	80 81       	ld	r24, Z
     6b6:	82 60       	ori	r24, 0x02	; 2
     6b8:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS12);
     6ba:	80 81       	ld	r24, Z
     6bc:	8b 7f       	andi	r24, 0xFB	; 251
     6be:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     6c0:	80 81       	ld	r24, Z
     6c2:	8e 7f       	andi	r24, 0xFE	; 254
     6c4:	80 83       	st	Z, r24
	
	ICR1 = TOP_VALUE;	//set period to 20ms
     6c6:	80 e4       	ldi	r24, 0x40	; 64
     6c8:	9c e9       	ldi	r25, 0x9C	; 156
     6ca:	90 93 87 00 	sts	0x0087, r25
     6ce:	80 93 86 00 	sts	0x0086, r24
     6d2:	08 95       	ret

000006d4 <pwm_init>:
#define  TOP_VALUE FOSC/8/50


void pwm_init(){
	// set mode to fast pwm
	set_bit(TCCR1B, WGM13);
     6d4:	e1 e8       	ldi	r30, 0x81	; 129
     6d6:	f0 e0       	ldi	r31, 0x00	; 0
     6d8:	80 81       	ld	r24, Z
     6da:	80 61       	ori	r24, 0x10	; 16
     6dc:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM12);
     6de:	80 81       	ld	r24, Z
     6e0:	88 60       	ori	r24, 0x08	; 8
     6e2:	80 83       	st	Z, r24
	set_bit(TCCR1A, WGM11);
     6e4:	e0 e8       	ldi	r30, 0x80	; 128
     6e6:	f0 e0       	ldi	r31, 0x00	; 0
     6e8:	80 81       	ld	r24, Z
     6ea:	82 60       	ori	r24, 0x02	; 2
     6ec:	80 83       	st	Z, r24
	clear_bit(TCCR1A, WGM10);
     6ee:	80 81       	ld	r24, Z
     6f0:	8e 7f       	andi	r24, 0xFE	; 254
     6f2:	80 83       	st	Z, r24
	
	//set output on PB5 to compare
	set_bit(TCCR1A, COM1A1);
     6f4:	80 81       	ld	r24, Z
     6f6:	80 68       	ori	r24, 0x80	; 128
     6f8:	80 83       	st	Z, r24
	clear_bit(TCCR1A, COM1A0);
     6fa:	80 81       	ld	r24, Z
     6fc:	8f 7b       	andi	r24, 0xBF	; 191
     6fe:	80 83       	st	Z, r24
	pwm_set_signal_period();
     700:	d7 df       	rcall	.-82     	; 0x6b0 <pwm_set_signal_period>
	
	//set PB5 to output mode
	set_bit(DDRB, PB5);
     702:	25 9a       	sbi	0x04, 5	; 4
void pwm_set_pulse_width(float pulse_width){
	//makes sure pulse with is within bounderies
	if (pulse_width<900.0){pulse_width=900.0;}
	if (pulse_width>2100.0){pulse_width=2100.0;}	
	int pulse = (int) (pulse_width/20000*TOP_VALUE);	//pw*2
	OCR1A = pulse;
     704:	88 eb       	ldi	r24, 0xB8	; 184
     706:	9b e0       	ldi	r25, 0x0B	; 11
     708:	90 93 89 00 	sts	0x0089, r25
     70c:	80 93 88 00 	sts	0x0088, r24
     710:	08 95       	ret

00000712 <spi_init>:
#define MISO_PIN PB3

void spi_init() {

  /* Set MOSI and SCK and CS output, all others input */
  DDRB |= (1 << MOSI_PIN) | (1 << SCK_PIN) | (1 << SS_PIN) | (1 << PB0);
     712:	84 b1       	in	r24, 0x04	; 4
     714:	87 68       	ori	r24, 0x87	; 135
     716:	84 b9       	out	0x04, r24	; 4
  PORTB |= (1 << SS_PIN) | (1 << PB0); // Set Master mode
     718:	85 b1       	in	r24, 0x05	; 5
     71a:	81 68       	ori	r24, 0x81	; 129
     71c:	85 b9       	out	0x05, r24	; 5
  /* Enable interrupt */
  // SPSR = (1<<SPIF);

  /* Enable SPI interrupt, SPI, Master, set clock rate fck/16 , SPI mode 0 by
   * default*/
  SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     71e:	81 e5       	ldi	r24, 0x51	; 81
     720:	8c bd       	out	0x2c, r24	; 44
     722:	08 95       	ret

00000724 <spi_read>:
}

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
     724:	cf 93       	push	r28
     726:	df 93       	push	r29
     728:	cd b7       	in	r28, 0x3d	; 61
     72a:	de b7       	in	r29, 0x3e	; 62
     72c:	2a 97       	sbiw	r28, 0x0a	; 10
     72e:	0f b6       	in	r0, 0x3f	; 63
     730:	f8 94       	cli
     732:	de bf       	out	0x3e, r29	; 62
     734:	0f be       	out	0x3f, r0	; 63
     736:	cd bf       	out	0x3d, r28	; 61
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     738:	66 23       	and	r22, r22
     73a:	89 f0       	breq	.+34     	; 0x75e <spi_read+0x3a>
     73c:	fe 01       	movw	r30, r28
     73e:	31 96       	adiw	r30, 0x01	; 1
     740:	a8 2f       	mov	r26, r24
     742:	b9 2f       	mov	r27, r25
     744:	cf 01       	movw	r24, r30
     746:	86 0f       	add	r24, r22
     748:	91 1d       	adc	r25, r1
	{
		SPDR = dummy_data[i];
     74a:	21 91       	ld	r18, Z+
     74c:	2e bd       	out	0x2e, r18	; 46
		int j = 0;
		while (!(SPSR & (1 << SPIF))){
     74e:	0d b4       	in	r0, 0x2d	; 45
     750:	07 fe       	sbrs	r0, 7
     752:	fd cf       	rjmp	.-6      	; 0x74e <spi_read+0x2a>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
     754:	2e b5       	in	r18, 0x2e	; 46
     756:	2d 93       	st	X+, r18

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     758:	e8 17       	cp	r30, r24
     75a:	f9 07       	cpc	r31, r25
     75c:	b1 f7       	brne	.-20     	; 0x74a <spi_read+0x26>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
	}
	
}
     75e:	2a 96       	adiw	r28, 0x0a	; 10
     760:	0f b6       	in	r0, 0x3f	; 63
     762:	f8 94       	cli
     764:	de bf       	out	0x3e, r29	; 62
     766:	0f be       	out	0x3f, r0	; 63
     768:	cd bf       	out	0x3d, r28	; 61
     76a:	df 91       	pop	r29
     76c:	cf 91       	pop	r28
     76e:	08 95       	ret

00000770 <spi_write>:

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     770:	26 2f       	mov	r18, r22
     772:	30 e0       	ldi	r19, 0x00	; 0
     774:	12 16       	cp	r1, r18
     776:	13 06       	cpc	r1, r19
     778:	74 f4       	brge	.+28     	; 0x796 <spi_write+0x26>
     77a:	e8 2f       	mov	r30, r24
     77c:	f9 2f       	mov	r31, r25
     77e:	80 e0       	ldi	r24, 0x00	; 0
     780:	90 e0       	ldi	r25, 0x00	; 0
	{
		SPDR = send_data[i];
     782:	41 91       	ld	r20, Z+
     784:	4e bd       	out	0x2e, r20	; 46
		while (!(SPSR & (1 << SPIF)));
     786:	0d b4       	in	r0, 0x2d	; 45
     788:	07 fe       	sbrs	r0, 7
     78a:	fd cf       	rjmp	.-6      	; 0x786 <spi_write+0x16>
		dummy_data[i] = SPDR;
     78c:	4e b5       	in	r20, 0x2e	; 46
}

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     78e:	01 96       	adiw	r24, 0x01	; 1
     790:	82 17       	cp	r24, r18
     792:	93 07       	cpc	r25, r19
     794:	b4 f3       	brlt	.-20     	; 0x782 <spi_write+0x12>
     796:	08 95       	ret

00000798 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     798:	8c e0       	ldi	r24, 0x0C	; 12
     79a:	80 93 b8 00 	sts	0x00B8, r24
     79e:	8f ef       	ldi	r24, 0xFF	; 255
     7a0:	80 93 bb 00 	sts	0x00BB, r24
     7a4:	84 e0       	ldi	r24, 0x04	; 4
     7a6:	80 93 bc 00 	sts	0x00BC, r24
     7aa:	08 95       	ret

000007ac <TWI_Start_Transceiver_With_Data>:
     7ac:	ec eb       	ldi	r30, 0xBC	; 188
     7ae:	f0 e0       	ldi	r31, 0x00	; 0
     7b0:	20 81       	ld	r18, Z
     7b2:	20 fd       	sbrc	r18, 0
     7b4:	fd cf       	rjmp	.-6      	; 0x7b0 <TWI_Start_Transceiver_With_Data+0x4>
     7b6:	60 93 d0 02 	sts	0x02D0, r22
     7ba:	fc 01       	movw	r30, r24
     7bc:	20 81       	ld	r18, Z
     7be:	20 93 d1 02 	sts	0x02D1, r18
     7c2:	20 fd       	sbrc	r18, 0
     7c4:	0c c0       	rjmp	.+24     	; 0x7de <TWI_Start_Transceiver_With_Data+0x32>
     7c6:	62 30       	cpi	r22, 0x02	; 2
     7c8:	50 f0       	brcs	.+20     	; 0x7de <TWI_Start_Transceiver_With_Data+0x32>
     7ca:	dc 01       	movw	r26, r24
     7cc:	11 96       	adiw	r26, 0x01	; 1
     7ce:	e2 ed       	ldi	r30, 0xD2	; 210
     7d0:	f2 e0       	ldi	r31, 0x02	; 2
     7d2:	81 e0       	ldi	r24, 0x01	; 1
     7d4:	9d 91       	ld	r25, X+
     7d6:	91 93       	st	Z+, r25
     7d8:	8f 5f       	subi	r24, 0xFF	; 255
     7da:	86 13       	cpse	r24, r22
     7dc:	fb cf       	rjmp	.-10     	; 0x7d4 <TWI_Start_Transceiver_With_Data+0x28>
     7de:	10 92 cf 02 	sts	0x02CF, r1
     7e2:	88 ef       	ldi	r24, 0xF8	; 248
     7e4:	80 93 06 02 	sts	0x0206, r24
     7e8:	85 ea       	ldi	r24, 0xA5	; 165
     7ea:	80 93 bc 00 	sts	0x00BC, r24
     7ee:	08 95       	ret

000007f0 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     7f0:	1f 92       	push	r1
     7f2:	0f 92       	push	r0
     7f4:	0f b6       	in	r0, 0x3f	; 63
     7f6:	0f 92       	push	r0
     7f8:	11 24       	eor	r1, r1
     7fa:	0b b6       	in	r0, 0x3b	; 59
     7fc:	0f 92       	push	r0
     7fe:	2f 93       	push	r18
     800:	3f 93       	push	r19
     802:	8f 93       	push	r24
     804:	9f 93       	push	r25
     806:	af 93       	push	r26
     808:	bf 93       	push	r27
     80a:	ef 93       	push	r30
     80c:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     80e:	80 91 b9 00 	lds	r24, 0x00B9
     812:	90 e0       	ldi	r25, 0x00	; 0
     814:	fc 01       	movw	r30, r24
     816:	38 97       	sbiw	r30, 0x08	; 8
     818:	e1 35       	cpi	r30, 0x51	; 81
     81a:	f1 05       	cpc	r31, r1
     81c:	08 f0       	brcs	.+2      	; 0x820 <__vector_39+0x30>
     81e:	55 c0       	rjmp	.+170    	; 0x8ca <__vector_39+0xda>
     820:	ee 58       	subi	r30, 0x8E	; 142
     822:	ff 4f       	sbci	r31, 0xFF	; 255
     824:	a5 c1       	rjmp	.+842    	; 0xb70 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     826:	10 92 ce 02 	sts	0x02CE, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     82a:	e0 91 ce 02 	lds	r30, 0x02CE
     82e:	80 91 d0 02 	lds	r24, 0x02D0
     832:	e8 17       	cp	r30, r24
     834:	70 f4       	brcc	.+28     	; 0x852 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     836:	81 e0       	ldi	r24, 0x01	; 1
     838:	8e 0f       	add	r24, r30
     83a:	80 93 ce 02 	sts	0x02CE, r24
     83e:	f0 e0       	ldi	r31, 0x00	; 0
     840:	ef 52       	subi	r30, 0x2F	; 47
     842:	fd 4f       	sbci	r31, 0xFD	; 253
     844:	80 81       	ld	r24, Z
     846:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     84a:	85 e8       	ldi	r24, 0x85	; 133
     84c:	80 93 bc 00 	sts	0x00BC, r24
     850:	43 c0       	rjmp	.+134    	; 0x8d8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     852:	80 91 cf 02 	lds	r24, 0x02CF
     856:	81 60       	ori	r24, 0x01	; 1
     858:	80 93 cf 02 	sts	0x02CF, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     85c:	84 e9       	ldi	r24, 0x94	; 148
     85e:	80 93 bc 00 	sts	0x00BC, r24
     862:	3a c0       	rjmp	.+116    	; 0x8d8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     864:	e0 91 ce 02 	lds	r30, 0x02CE
     868:	81 e0       	ldi	r24, 0x01	; 1
     86a:	8e 0f       	add	r24, r30
     86c:	80 93 ce 02 	sts	0x02CE, r24
     870:	80 91 bb 00 	lds	r24, 0x00BB
     874:	f0 e0       	ldi	r31, 0x00	; 0
     876:	ef 52       	subi	r30, 0x2F	; 47
     878:	fd 4f       	sbci	r31, 0xFD	; 253
     87a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     87c:	20 91 ce 02 	lds	r18, 0x02CE
     880:	30 e0       	ldi	r19, 0x00	; 0
     882:	80 91 d0 02 	lds	r24, 0x02D0
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	01 97       	sbiw	r24, 0x01	; 1
     88a:	28 17       	cp	r18, r24
     88c:	39 07       	cpc	r19, r25
     88e:	24 f4       	brge	.+8      	; 0x898 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     890:	85 ec       	ldi	r24, 0xC5	; 197
     892:	80 93 bc 00 	sts	0x00BC, r24
     896:	20 c0       	rjmp	.+64     	; 0x8d8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     898:	85 e8       	ldi	r24, 0x85	; 133
     89a:	80 93 bc 00 	sts	0x00BC, r24
     89e:	1c c0       	rjmp	.+56     	; 0x8d8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     8a0:	80 91 bb 00 	lds	r24, 0x00BB
     8a4:	e0 91 ce 02 	lds	r30, 0x02CE
     8a8:	f0 e0       	ldi	r31, 0x00	; 0
     8aa:	ef 52       	subi	r30, 0x2F	; 47
     8ac:	fd 4f       	sbci	r31, 0xFD	; 253
     8ae:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8b0:	80 91 cf 02 	lds	r24, 0x02CF
     8b4:	81 60       	ori	r24, 0x01	; 1
     8b6:	80 93 cf 02 	sts	0x02CF, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8ba:	84 e9       	ldi	r24, 0x94	; 148
     8bc:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     8c0:	0b c0       	rjmp	.+22     	; 0x8d8 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8c2:	85 ea       	ldi	r24, 0xA5	; 165
     8c4:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     8c8:	07 c0       	rjmp	.+14     	; 0x8d8 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     8ca:	80 91 b9 00 	lds	r24, 0x00B9
     8ce:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     8d2:	84 e0       	ldi	r24, 0x04	; 4
     8d4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     8d8:	ff 91       	pop	r31
     8da:	ef 91       	pop	r30
     8dc:	bf 91       	pop	r27
     8de:	af 91       	pop	r26
     8e0:	9f 91       	pop	r25
     8e2:	8f 91       	pop	r24
     8e4:	3f 91       	pop	r19
     8e6:	2f 91       	pop	r18
     8e8:	0f 90       	pop	r0
     8ea:	0b be       	out	0x3b, r0	; 59
     8ec:	0f 90       	pop	r0
     8ee:	0f be       	out	0x3f, r0	; 63
     8f0:	0f 90       	pop	r0
     8f2:	1f 90       	pop	r1
     8f4:	18 95       	reti

000008f6 <USART_Transmit>:
     8f6:	e0 ec       	ldi	r30, 0xC0	; 192
     8f8:	f0 e0       	ldi	r31, 0x00	; 0
     8fa:	90 81       	ld	r25, Z
     8fc:	95 ff       	sbrs	r25, 5
     8fe:	fd cf       	rjmp	.-6      	; 0x8fa <USART_Transmit+0x4>
     900:	80 93 c6 00 	sts	0x00C6, r24
     904:	08 95       	ret

00000906 <USART_Receive>:
     906:	e0 ec       	ldi	r30, 0xC0	; 192
     908:	f0 e0       	ldi	r31, 0x00	; 0
     90a:	80 81       	ld	r24, Z
     90c:	88 23       	and	r24, r24
     90e:	ec f3       	brlt	.-6      	; 0x90a <USART_Receive+0x4>
     910:	80 91 c6 00 	lds	r24, 0x00C6
     914:	08 95       	ret

00000916 <USART_Init>:
     916:	90 93 c5 00 	sts	0x00C5, r25
     91a:	80 93 c4 00 	sts	0x00C4, r24
     91e:	88 e1       	ldi	r24, 0x18	; 24
     920:	80 93 c1 00 	sts	0x00C1, r24
     924:	8e e0       	ldi	r24, 0x0E	; 14
     926:	80 93 c2 00 	sts	0x00C2, r24
     92a:	63 e8       	ldi	r22, 0x83	; 131
     92c:	74 e0       	ldi	r23, 0x04	; 4
     92e:	8b e7       	ldi	r24, 0x7B	; 123
     930:	94 e0       	ldi	r25, 0x04	; 4
     932:	24 c1       	rjmp	.+584    	; 0xb7c <fdevopen>
     934:	08 95       	ret

00000936 <__fixunssfsi>:
     936:	98 d0       	rcall	.+304    	; 0xa68 <__fp_splitA>
     938:	88 f0       	brcs	.+34     	; 0x95c <__fixunssfsi+0x26>
     93a:	9f 57       	subi	r25, 0x7F	; 127
     93c:	90 f0       	brcs	.+36     	; 0x962 <__fixunssfsi+0x2c>
     93e:	b9 2f       	mov	r27, r25
     940:	99 27       	eor	r25, r25
     942:	b7 51       	subi	r27, 0x17	; 23
     944:	a0 f0       	brcs	.+40     	; 0x96e <__fixunssfsi+0x38>
     946:	d1 f0       	breq	.+52     	; 0x97c <__fixunssfsi+0x46>
     948:	66 0f       	add	r22, r22
     94a:	77 1f       	adc	r23, r23
     94c:	88 1f       	adc	r24, r24
     94e:	99 1f       	adc	r25, r25
     950:	1a f0       	brmi	.+6      	; 0x958 <__fixunssfsi+0x22>
     952:	ba 95       	dec	r27
     954:	c9 f7       	brne	.-14     	; 0x948 <__fixunssfsi+0x12>
     956:	12 c0       	rjmp	.+36     	; 0x97c <__fixunssfsi+0x46>
     958:	b1 30       	cpi	r27, 0x01	; 1
     95a:	81 f0       	breq	.+32     	; 0x97c <__fixunssfsi+0x46>
     95c:	9f d0       	rcall	.+318    	; 0xa9c <__fp_zero>
     95e:	b1 e0       	ldi	r27, 0x01	; 1
     960:	08 95       	ret
     962:	9c c0       	rjmp	.+312    	; 0xa9c <__fp_zero>
     964:	67 2f       	mov	r22, r23
     966:	78 2f       	mov	r23, r24
     968:	88 27       	eor	r24, r24
     96a:	b8 5f       	subi	r27, 0xF8	; 248
     96c:	39 f0       	breq	.+14     	; 0x97c <__fixunssfsi+0x46>
     96e:	b9 3f       	cpi	r27, 0xF9	; 249
     970:	cc f3       	brlt	.-14     	; 0x964 <__fixunssfsi+0x2e>
     972:	86 95       	lsr	r24
     974:	77 95       	ror	r23
     976:	67 95       	ror	r22
     978:	b3 95       	inc	r27
     97a:	d9 f7       	brne	.-10     	; 0x972 <__fixunssfsi+0x3c>
     97c:	3e f4       	brtc	.+14     	; 0x98c <__fixunssfsi+0x56>
     97e:	90 95       	com	r25
     980:	80 95       	com	r24
     982:	70 95       	com	r23
     984:	61 95       	neg	r22
     986:	7f 4f       	sbci	r23, 0xFF	; 255
     988:	8f 4f       	sbci	r24, 0xFF	; 255
     98a:	9f 4f       	sbci	r25, 0xFF	; 255
     98c:	08 95       	ret

0000098e <__floatunsisf>:
     98e:	e8 94       	clt
     990:	09 c0       	rjmp	.+18     	; 0x9a4 <__floatsisf+0x12>

00000992 <__floatsisf>:
     992:	97 fb       	bst	r25, 7
     994:	3e f4       	brtc	.+14     	; 0x9a4 <__floatsisf+0x12>
     996:	90 95       	com	r25
     998:	80 95       	com	r24
     99a:	70 95       	com	r23
     99c:	61 95       	neg	r22
     99e:	7f 4f       	sbci	r23, 0xFF	; 255
     9a0:	8f 4f       	sbci	r24, 0xFF	; 255
     9a2:	9f 4f       	sbci	r25, 0xFF	; 255
     9a4:	99 23       	and	r25, r25
     9a6:	a9 f0       	breq	.+42     	; 0x9d2 <__floatsisf+0x40>
     9a8:	f9 2f       	mov	r31, r25
     9aa:	96 e9       	ldi	r25, 0x96	; 150
     9ac:	bb 27       	eor	r27, r27
     9ae:	93 95       	inc	r25
     9b0:	f6 95       	lsr	r31
     9b2:	87 95       	ror	r24
     9b4:	77 95       	ror	r23
     9b6:	67 95       	ror	r22
     9b8:	b7 95       	ror	r27
     9ba:	f1 11       	cpse	r31, r1
     9bc:	f8 cf       	rjmp	.-16     	; 0x9ae <__floatsisf+0x1c>
     9be:	fa f4       	brpl	.+62     	; 0x9fe <__floatsisf+0x6c>
     9c0:	bb 0f       	add	r27, r27
     9c2:	11 f4       	brne	.+4      	; 0x9c8 <__floatsisf+0x36>
     9c4:	60 ff       	sbrs	r22, 0
     9c6:	1b c0       	rjmp	.+54     	; 0x9fe <__floatsisf+0x6c>
     9c8:	6f 5f       	subi	r22, 0xFF	; 255
     9ca:	7f 4f       	sbci	r23, 0xFF	; 255
     9cc:	8f 4f       	sbci	r24, 0xFF	; 255
     9ce:	9f 4f       	sbci	r25, 0xFF	; 255
     9d0:	16 c0       	rjmp	.+44     	; 0x9fe <__floatsisf+0x6c>
     9d2:	88 23       	and	r24, r24
     9d4:	11 f0       	breq	.+4      	; 0x9da <__floatsisf+0x48>
     9d6:	96 e9       	ldi	r25, 0x96	; 150
     9d8:	11 c0       	rjmp	.+34     	; 0x9fc <__floatsisf+0x6a>
     9da:	77 23       	and	r23, r23
     9dc:	21 f0       	breq	.+8      	; 0x9e6 <__floatsisf+0x54>
     9de:	9e e8       	ldi	r25, 0x8E	; 142
     9e0:	87 2f       	mov	r24, r23
     9e2:	76 2f       	mov	r23, r22
     9e4:	05 c0       	rjmp	.+10     	; 0x9f0 <__floatsisf+0x5e>
     9e6:	66 23       	and	r22, r22
     9e8:	71 f0       	breq	.+28     	; 0xa06 <__floatsisf+0x74>
     9ea:	96 e8       	ldi	r25, 0x86	; 134
     9ec:	86 2f       	mov	r24, r22
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	60 e0       	ldi	r22, 0x00	; 0
     9f2:	2a f0       	brmi	.+10     	; 0x9fe <__floatsisf+0x6c>
     9f4:	9a 95       	dec	r25
     9f6:	66 0f       	add	r22, r22
     9f8:	77 1f       	adc	r23, r23
     9fa:	88 1f       	adc	r24, r24
     9fc:	da f7       	brpl	.-10     	; 0x9f4 <__floatsisf+0x62>
     9fe:	88 0f       	add	r24, r24
     a00:	96 95       	lsr	r25
     a02:	87 95       	ror	r24
     a04:	97 f9       	bld	r25, 7
     a06:	08 95       	ret

00000a08 <__fp_inf>:
     a08:	97 f9       	bld	r25, 7
     a0a:	9f 67       	ori	r25, 0x7F	; 127
     a0c:	80 e8       	ldi	r24, 0x80	; 128
     a0e:	70 e0       	ldi	r23, 0x00	; 0
     a10:	60 e0       	ldi	r22, 0x00	; 0
     a12:	08 95       	ret

00000a14 <__fp_nan>:
     a14:	9f ef       	ldi	r25, 0xFF	; 255
     a16:	80 ec       	ldi	r24, 0xC0	; 192
     a18:	08 95       	ret

00000a1a <__fp_pscA>:
     a1a:	00 24       	eor	r0, r0
     a1c:	0a 94       	dec	r0
     a1e:	16 16       	cp	r1, r22
     a20:	17 06       	cpc	r1, r23
     a22:	18 06       	cpc	r1, r24
     a24:	09 06       	cpc	r0, r25
     a26:	08 95       	ret

00000a28 <__fp_pscB>:
     a28:	00 24       	eor	r0, r0
     a2a:	0a 94       	dec	r0
     a2c:	12 16       	cp	r1, r18
     a2e:	13 06       	cpc	r1, r19
     a30:	14 06       	cpc	r1, r20
     a32:	05 06       	cpc	r0, r21
     a34:	08 95       	ret

00000a36 <__fp_round>:
     a36:	09 2e       	mov	r0, r25
     a38:	03 94       	inc	r0
     a3a:	00 0c       	add	r0, r0
     a3c:	11 f4       	brne	.+4      	; 0xa42 <__fp_round+0xc>
     a3e:	88 23       	and	r24, r24
     a40:	52 f0       	brmi	.+20     	; 0xa56 <__fp_round+0x20>
     a42:	bb 0f       	add	r27, r27
     a44:	40 f4       	brcc	.+16     	; 0xa56 <__fp_round+0x20>
     a46:	bf 2b       	or	r27, r31
     a48:	11 f4       	brne	.+4      	; 0xa4e <__fp_round+0x18>
     a4a:	60 ff       	sbrs	r22, 0
     a4c:	04 c0       	rjmp	.+8      	; 0xa56 <__fp_round+0x20>
     a4e:	6f 5f       	subi	r22, 0xFF	; 255
     a50:	7f 4f       	sbci	r23, 0xFF	; 255
     a52:	8f 4f       	sbci	r24, 0xFF	; 255
     a54:	9f 4f       	sbci	r25, 0xFF	; 255
     a56:	08 95       	ret

00000a58 <__fp_split3>:
     a58:	57 fd       	sbrc	r21, 7
     a5a:	90 58       	subi	r25, 0x80	; 128
     a5c:	44 0f       	add	r20, r20
     a5e:	55 1f       	adc	r21, r21
     a60:	59 f0       	breq	.+22     	; 0xa78 <__fp_splitA+0x10>
     a62:	5f 3f       	cpi	r21, 0xFF	; 255
     a64:	71 f0       	breq	.+28     	; 0xa82 <__fp_splitA+0x1a>
     a66:	47 95       	ror	r20

00000a68 <__fp_splitA>:
     a68:	88 0f       	add	r24, r24
     a6a:	97 fb       	bst	r25, 7
     a6c:	99 1f       	adc	r25, r25
     a6e:	61 f0       	breq	.+24     	; 0xa88 <__fp_splitA+0x20>
     a70:	9f 3f       	cpi	r25, 0xFF	; 255
     a72:	79 f0       	breq	.+30     	; 0xa92 <__fp_splitA+0x2a>
     a74:	87 95       	ror	r24
     a76:	08 95       	ret
     a78:	12 16       	cp	r1, r18
     a7a:	13 06       	cpc	r1, r19
     a7c:	14 06       	cpc	r1, r20
     a7e:	55 1f       	adc	r21, r21
     a80:	f2 cf       	rjmp	.-28     	; 0xa66 <__fp_split3+0xe>
     a82:	46 95       	lsr	r20
     a84:	f1 df       	rcall	.-30     	; 0xa68 <__fp_splitA>
     a86:	08 c0       	rjmp	.+16     	; 0xa98 <__fp_splitA+0x30>
     a88:	16 16       	cp	r1, r22
     a8a:	17 06       	cpc	r1, r23
     a8c:	18 06       	cpc	r1, r24
     a8e:	99 1f       	adc	r25, r25
     a90:	f1 cf       	rjmp	.-30     	; 0xa74 <__fp_splitA+0xc>
     a92:	86 95       	lsr	r24
     a94:	71 05       	cpc	r23, r1
     a96:	61 05       	cpc	r22, r1
     a98:	08 94       	sec
     a9a:	08 95       	ret

00000a9c <__fp_zero>:
     a9c:	e8 94       	clt

00000a9e <__fp_szero>:
     a9e:	bb 27       	eor	r27, r27
     aa0:	66 27       	eor	r22, r22
     aa2:	77 27       	eor	r23, r23
     aa4:	cb 01       	movw	r24, r22
     aa6:	97 f9       	bld	r25, 7
     aa8:	08 95       	ret

00000aaa <__mulsf3>:
     aaa:	0b d0       	rcall	.+22     	; 0xac2 <__mulsf3x>
     aac:	c4 cf       	rjmp	.-120    	; 0xa36 <__fp_round>
     aae:	b5 df       	rcall	.-150    	; 0xa1a <__fp_pscA>
     ab0:	28 f0       	brcs	.+10     	; 0xabc <__mulsf3+0x12>
     ab2:	ba df       	rcall	.-140    	; 0xa28 <__fp_pscB>
     ab4:	18 f0       	brcs	.+6      	; 0xabc <__mulsf3+0x12>
     ab6:	95 23       	and	r25, r21
     ab8:	09 f0       	breq	.+2      	; 0xabc <__mulsf3+0x12>
     aba:	a6 cf       	rjmp	.-180    	; 0xa08 <__fp_inf>
     abc:	ab cf       	rjmp	.-170    	; 0xa14 <__fp_nan>
     abe:	11 24       	eor	r1, r1
     ac0:	ee cf       	rjmp	.-36     	; 0xa9e <__fp_szero>

00000ac2 <__mulsf3x>:
     ac2:	ca df       	rcall	.-108    	; 0xa58 <__fp_split3>
     ac4:	a0 f3       	brcs	.-24     	; 0xaae <__mulsf3+0x4>

00000ac6 <__mulsf3_pse>:
     ac6:	95 9f       	mul	r25, r21
     ac8:	d1 f3       	breq	.-12     	; 0xabe <__mulsf3+0x14>
     aca:	95 0f       	add	r25, r21
     acc:	50 e0       	ldi	r21, 0x00	; 0
     ace:	55 1f       	adc	r21, r21
     ad0:	62 9f       	mul	r22, r18
     ad2:	f0 01       	movw	r30, r0
     ad4:	72 9f       	mul	r23, r18
     ad6:	bb 27       	eor	r27, r27
     ad8:	f0 0d       	add	r31, r0
     ada:	b1 1d       	adc	r27, r1
     adc:	63 9f       	mul	r22, r19
     ade:	aa 27       	eor	r26, r26
     ae0:	f0 0d       	add	r31, r0
     ae2:	b1 1d       	adc	r27, r1
     ae4:	aa 1f       	adc	r26, r26
     ae6:	64 9f       	mul	r22, r20
     ae8:	66 27       	eor	r22, r22
     aea:	b0 0d       	add	r27, r0
     aec:	a1 1d       	adc	r26, r1
     aee:	66 1f       	adc	r22, r22
     af0:	82 9f       	mul	r24, r18
     af2:	22 27       	eor	r18, r18
     af4:	b0 0d       	add	r27, r0
     af6:	a1 1d       	adc	r26, r1
     af8:	62 1f       	adc	r22, r18
     afa:	73 9f       	mul	r23, r19
     afc:	b0 0d       	add	r27, r0
     afe:	a1 1d       	adc	r26, r1
     b00:	62 1f       	adc	r22, r18
     b02:	83 9f       	mul	r24, r19
     b04:	a0 0d       	add	r26, r0
     b06:	61 1d       	adc	r22, r1
     b08:	22 1f       	adc	r18, r18
     b0a:	74 9f       	mul	r23, r20
     b0c:	33 27       	eor	r19, r19
     b0e:	a0 0d       	add	r26, r0
     b10:	61 1d       	adc	r22, r1
     b12:	23 1f       	adc	r18, r19
     b14:	84 9f       	mul	r24, r20
     b16:	60 0d       	add	r22, r0
     b18:	21 1d       	adc	r18, r1
     b1a:	82 2f       	mov	r24, r18
     b1c:	76 2f       	mov	r23, r22
     b1e:	6a 2f       	mov	r22, r26
     b20:	11 24       	eor	r1, r1
     b22:	9f 57       	subi	r25, 0x7F	; 127
     b24:	50 40       	sbci	r21, 0x00	; 0
     b26:	8a f0       	brmi	.+34     	; 0xb4a <__mulsf3_pse+0x84>
     b28:	e1 f0       	breq	.+56     	; 0xb62 <__mulsf3_pse+0x9c>
     b2a:	88 23       	and	r24, r24
     b2c:	4a f0       	brmi	.+18     	; 0xb40 <__mulsf3_pse+0x7a>
     b2e:	ee 0f       	add	r30, r30
     b30:	ff 1f       	adc	r31, r31
     b32:	bb 1f       	adc	r27, r27
     b34:	66 1f       	adc	r22, r22
     b36:	77 1f       	adc	r23, r23
     b38:	88 1f       	adc	r24, r24
     b3a:	91 50       	subi	r25, 0x01	; 1
     b3c:	50 40       	sbci	r21, 0x00	; 0
     b3e:	a9 f7       	brne	.-22     	; 0xb2a <__mulsf3_pse+0x64>
     b40:	9e 3f       	cpi	r25, 0xFE	; 254
     b42:	51 05       	cpc	r21, r1
     b44:	70 f0       	brcs	.+28     	; 0xb62 <__mulsf3_pse+0x9c>
     b46:	60 cf       	rjmp	.-320    	; 0xa08 <__fp_inf>
     b48:	aa cf       	rjmp	.-172    	; 0xa9e <__fp_szero>
     b4a:	5f 3f       	cpi	r21, 0xFF	; 255
     b4c:	ec f3       	brlt	.-6      	; 0xb48 <__mulsf3_pse+0x82>
     b4e:	98 3e       	cpi	r25, 0xE8	; 232
     b50:	dc f3       	brlt	.-10     	; 0xb48 <__mulsf3_pse+0x82>
     b52:	86 95       	lsr	r24
     b54:	77 95       	ror	r23
     b56:	67 95       	ror	r22
     b58:	b7 95       	ror	r27
     b5a:	f7 95       	ror	r31
     b5c:	e7 95       	ror	r30
     b5e:	9f 5f       	subi	r25, 0xFF	; 255
     b60:	c1 f7       	brne	.-16     	; 0xb52 <__mulsf3_pse+0x8c>
     b62:	fe 2b       	or	r31, r30
     b64:	88 0f       	add	r24, r24
     b66:	91 1d       	adc	r25, r1
     b68:	96 95       	lsr	r25
     b6a:	87 95       	ror	r24
     b6c:	97 f9       	bld	r25, 7
     b6e:	08 95       	ret

00000b70 <__tablejump2__>:
     b70:	ee 0f       	add	r30, r30
     b72:	ff 1f       	adc	r31, r31

00000b74 <__tablejump__>:
     b74:	05 90       	lpm	r0, Z+
     b76:	f4 91       	lpm	r31, Z
     b78:	e0 2d       	mov	r30, r0
     b7a:	19 94       	eijmp

00000b7c <fdevopen>:
     b7c:	0f 93       	push	r16
     b7e:	1f 93       	push	r17
     b80:	cf 93       	push	r28
     b82:	df 93       	push	r29
     b84:	ec 01       	movw	r28, r24
     b86:	8b 01       	movw	r16, r22
     b88:	00 97       	sbiw	r24, 0x00	; 0
     b8a:	31 f4       	brne	.+12     	; 0xb98 <fdevopen+0x1c>
     b8c:	61 15       	cp	r22, r1
     b8e:	71 05       	cpc	r23, r1
     b90:	19 f4       	brne	.+6      	; 0xb98 <fdevopen+0x1c>
     b92:	80 e0       	ldi	r24, 0x00	; 0
     b94:	90 e0       	ldi	r25, 0x00	; 0
     b96:	37 c0       	rjmp	.+110    	; 0xc06 <fdevopen+0x8a>
     b98:	6e e0       	ldi	r22, 0x0E	; 14
     b9a:	70 e0       	ldi	r23, 0x00	; 0
     b9c:	81 e0       	ldi	r24, 0x01	; 1
     b9e:	90 e0       	ldi	r25, 0x00	; 0
     ba0:	63 d2       	rcall	.+1222   	; 0x1068 <calloc>
     ba2:	fc 01       	movw	r30, r24
     ba4:	00 97       	sbiw	r24, 0x00	; 0
     ba6:	a9 f3       	breq	.-22     	; 0xb92 <fdevopen+0x16>
     ba8:	80 e8       	ldi	r24, 0x80	; 128
     baa:	83 83       	std	Z+3, r24	; 0x03
     bac:	01 15       	cp	r16, r1
     bae:	11 05       	cpc	r17, r1
     bb0:	71 f0       	breq	.+28     	; 0xbce <fdevopen+0x52>
     bb2:	13 87       	std	Z+11, r17	; 0x0b
     bb4:	02 87       	std	Z+10, r16	; 0x0a
     bb6:	81 e8       	ldi	r24, 0x81	; 129
     bb8:	83 83       	std	Z+3, r24	; 0x03
     bba:	80 91 d5 02 	lds	r24, 0x02D5
     bbe:	90 91 d6 02 	lds	r25, 0x02D6
     bc2:	89 2b       	or	r24, r25
     bc4:	21 f4       	brne	.+8      	; 0xbce <fdevopen+0x52>
     bc6:	f0 93 d6 02 	sts	0x02D6, r31
     bca:	e0 93 d5 02 	sts	0x02D5, r30
     bce:	20 97       	sbiw	r28, 0x00	; 0
     bd0:	c9 f0       	breq	.+50     	; 0xc04 <fdevopen+0x88>
     bd2:	d1 87       	std	Z+9, r29	; 0x09
     bd4:	c0 87       	std	Z+8, r28	; 0x08
     bd6:	83 81       	ldd	r24, Z+3	; 0x03
     bd8:	82 60       	ori	r24, 0x02	; 2
     bda:	83 83       	std	Z+3, r24	; 0x03
     bdc:	80 91 d7 02 	lds	r24, 0x02D7
     be0:	90 91 d8 02 	lds	r25, 0x02D8
     be4:	89 2b       	or	r24, r25
     be6:	71 f4       	brne	.+28     	; 0xc04 <fdevopen+0x88>
     be8:	f0 93 d8 02 	sts	0x02D8, r31
     bec:	e0 93 d7 02 	sts	0x02D7, r30
     bf0:	80 91 d9 02 	lds	r24, 0x02D9
     bf4:	90 91 da 02 	lds	r25, 0x02DA
     bf8:	89 2b       	or	r24, r25
     bfa:	21 f4       	brne	.+8      	; 0xc04 <fdevopen+0x88>
     bfc:	f0 93 da 02 	sts	0x02DA, r31
     c00:	e0 93 d9 02 	sts	0x02D9, r30
     c04:	cf 01       	movw	r24, r30
     c06:	df 91       	pop	r29
     c08:	cf 91       	pop	r28
     c0a:	1f 91       	pop	r17
     c0c:	0f 91       	pop	r16
     c0e:	08 95       	ret

00000c10 <printf>:
     c10:	cf 93       	push	r28
     c12:	df 93       	push	r29
     c14:	cd b7       	in	r28, 0x3d	; 61
     c16:	de b7       	in	r29, 0x3e	; 62
     c18:	fe 01       	movw	r30, r28
     c1a:	36 96       	adiw	r30, 0x06	; 6
     c1c:	61 91       	ld	r22, Z+
     c1e:	71 91       	ld	r23, Z+
     c20:	af 01       	movw	r20, r30
     c22:	80 91 d7 02 	lds	r24, 0x02D7
     c26:	90 91 d8 02 	lds	r25, 0x02D8
     c2a:	30 d0       	rcall	.+96     	; 0xc8c <vfprintf>
     c2c:	df 91       	pop	r29
     c2e:	cf 91       	pop	r28
     c30:	08 95       	ret

00000c32 <puts>:
     c32:	0f 93       	push	r16
     c34:	1f 93       	push	r17
     c36:	cf 93       	push	r28
     c38:	df 93       	push	r29
     c3a:	e0 91 d7 02 	lds	r30, 0x02D7
     c3e:	f0 91 d8 02 	lds	r31, 0x02D8
     c42:	23 81       	ldd	r18, Z+3	; 0x03
     c44:	21 ff       	sbrs	r18, 1
     c46:	1b c0       	rjmp	.+54     	; 0xc7e <puts+0x4c>
     c48:	ec 01       	movw	r28, r24
     c4a:	00 e0       	ldi	r16, 0x00	; 0
     c4c:	10 e0       	ldi	r17, 0x00	; 0
     c4e:	89 91       	ld	r24, Y+
     c50:	60 91 d7 02 	lds	r22, 0x02D7
     c54:	70 91 d8 02 	lds	r23, 0x02D8
     c58:	db 01       	movw	r26, r22
     c5a:	18 96       	adiw	r26, 0x08	; 8
     c5c:	ed 91       	ld	r30, X+
     c5e:	fc 91       	ld	r31, X
     c60:	19 97       	sbiw	r26, 0x09	; 9
     c62:	88 23       	and	r24, r24
     c64:	31 f0       	breq	.+12     	; 0xc72 <puts+0x40>
     c66:	19 95       	eicall
     c68:	89 2b       	or	r24, r25
     c6a:	89 f3       	breq	.-30     	; 0xc4e <puts+0x1c>
     c6c:	0f ef       	ldi	r16, 0xFF	; 255
     c6e:	1f ef       	ldi	r17, 0xFF	; 255
     c70:	ee cf       	rjmp	.-36     	; 0xc4e <puts+0x1c>
     c72:	8a e0       	ldi	r24, 0x0A	; 10
     c74:	19 95       	eicall
     c76:	89 2b       	or	r24, r25
     c78:	11 f4       	brne	.+4      	; 0xc7e <puts+0x4c>
     c7a:	c8 01       	movw	r24, r16
     c7c:	02 c0       	rjmp	.+4      	; 0xc82 <puts+0x50>
     c7e:	8f ef       	ldi	r24, 0xFF	; 255
     c80:	9f ef       	ldi	r25, 0xFF	; 255
     c82:	df 91       	pop	r29
     c84:	cf 91       	pop	r28
     c86:	1f 91       	pop	r17
     c88:	0f 91       	pop	r16
     c8a:	08 95       	ret

00000c8c <vfprintf>:
     c8c:	2f 92       	push	r2
     c8e:	3f 92       	push	r3
     c90:	4f 92       	push	r4
     c92:	5f 92       	push	r5
     c94:	6f 92       	push	r6
     c96:	7f 92       	push	r7
     c98:	8f 92       	push	r8
     c9a:	9f 92       	push	r9
     c9c:	af 92       	push	r10
     c9e:	bf 92       	push	r11
     ca0:	cf 92       	push	r12
     ca2:	df 92       	push	r13
     ca4:	ef 92       	push	r14
     ca6:	ff 92       	push	r15
     ca8:	0f 93       	push	r16
     caa:	1f 93       	push	r17
     cac:	cf 93       	push	r28
     cae:	df 93       	push	r29
     cb0:	cd b7       	in	r28, 0x3d	; 61
     cb2:	de b7       	in	r29, 0x3e	; 62
     cb4:	2c 97       	sbiw	r28, 0x0c	; 12
     cb6:	0f b6       	in	r0, 0x3f	; 63
     cb8:	f8 94       	cli
     cba:	de bf       	out	0x3e, r29	; 62
     cbc:	0f be       	out	0x3f, r0	; 63
     cbe:	cd bf       	out	0x3d, r28	; 61
     cc0:	7c 01       	movw	r14, r24
     cc2:	6b 01       	movw	r12, r22
     cc4:	8a 01       	movw	r16, r20
     cc6:	fc 01       	movw	r30, r24
     cc8:	17 82       	std	Z+7, r1	; 0x07
     cca:	16 82       	std	Z+6, r1	; 0x06
     ccc:	83 81       	ldd	r24, Z+3	; 0x03
     cce:	81 ff       	sbrs	r24, 1
     cd0:	b0 c1       	rjmp	.+864    	; 0x1032 <vfprintf+0x3a6>
     cd2:	ce 01       	movw	r24, r28
     cd4:	01 96       	adiw	r24, 0x01	; 1
     cd6:	4c 01       	movw	r8, r24
     cd8:	f7 01       	movw	r30, r14
     cda:	93 81       	ldd	r25, Z+3	; 0x03
     cdc:	f6 01       	movw	r30, r12
     cde:	93 fd       	sbrc	r25, 3
     ce0:	85 91       	lpm	r24, Z+
     ce2:	93 ff       	sbrs	r25, 3
     ce4:	81 91       	ld	r24, Z+
     ce6:	6f 01       	movw	r12, r30
     ce8:	88 23       	and	r24, r24
     cea:	09 f4       	brne	.+2      	; 0xcee <vfprintf+0x62>
     cec:	9e c1       	rjmp	.+828    	; 0x102a <vfprintf+0x39e>
     cee:	85 32       	cpi	r24, 0x25	; 37
     cf0:	39 f4       	brne	.+14     	; 0xd00 <vfprintf+0x74>
     cf2:	93 fd       	sbrc	r25, 3
     cf4:	85 91       	lpm	r24, Z+
     cf6:	93 ff       	sbrs	r25, 3
     cf8:	81 91       	ld	r24, Z+
     cfa:	6f 01       	movw	r12, r30
     cfc:	85 32       	cpi	r24, 0x25	; 37
     cfe:	21 f4       	brne	.+8      	; 0xd08 <vfprintf+0x7c>
     d00:	b7 01       	movw	r22, r14
     d02:	90 e0       	ldi	r25, 0x00	; 0
     d04:	0f d3       	rcall	.+1566   	; 0x1324 <fputc>
     d06:	e8 cf       	rjmp	.-48     	; 0xcd8 <vfprintf+0x4c>
     d08:	51 2c       	mov	r5, r1
     d0a:	31 2c       	mov	r3, r1
     d0c:	20 e0       	ldi	r18, 0x00	; 0
     d0e:	20 32       	cpi	r18, 0x20	; 32
     d10:	a0 f4       	brcc	.+40     	; 0xd3a <vfprintf+0xae>
     d12:	8b 32       	cpi	r24, 0x2B	; 43
     d14:	69 f0       	breq	.+26     	; 0xd30 <vfprintf+0xa4>
     d16:	30 f4       	brcc	.+12     	; 0xd24 <vfprintf+0x98>
     d18:	80 32       	cpi	r24, 0x20	; 32
     d1a:	59 f0       	breq	.+22     	; 0xd32 <vfprintf+0xa6>
     d1c:	83 32       	cpi	r24, 0x23	; 35
     d1e:	69 f4       	brne	.+26     	; 0xd3a <vfprintf+0xae>
     d20:	20 61       	ori	r18, 0x10	; 16
     d22:	2c c0       	rjmp	.+88     	; 0xd7c <vfprintf+0xf0>
     d24:	8d 32       	cpi	r24, 0x2D	; 45
     d26:	39 f0       	breq	.+14     	; 0xd36 <vfprintf+0xaa>
     d28:	80 33       	cpi	r24, 0x30	; 48
     d2a:	39 f4       	brne	.+14     	; 0xd3a <vfprintf+0xae>
     d2c:	21 60       	ori	r18, 0x01	; 1
     d2e:	26 c0       	rjmp	.+76     	; 0xd7c <vfprintf+0xf0>
     d30:	22 60       	ori	r18, 0x02	; 2
     d32:	24 60       	ori	r18, 0x04	; 4
     d34:	23 c0       	rjmp	.+70     	; 0xd7c <vfprintf+0xf0>
     d36:	28 60       	ori	r18, 0x08	; 8
     d38:	21 c0       	rjmp	.+66     	; 0xd7c <vfprintf+0xf0>
     d3a:	27 fd       	sbrc	r18, 7
     d3c:	27 c0       	rjmp	.+78     	; 0xd8c <vfprintf+0x100>
     d3e:	30 ed       	ldi	r19, 0xD0	; 208
     d40:	38 0f       	add	r19, r24
     d42:	3a 30       	cpi	r19, 0x0A	; 10
     d44:	78 f4       	brcc	.+30     	; 0xd64 <vfprintf+0xd8>
     d46:	26 ff       	sbrs	r18, 6
     d48:	06 c0       	rjmp	.+12     	; 0xd56 <vfprintf+0xca>
     d4a:	fa e0       	ldi	r31, 0x0A	; 10
     d4c:	5f 9e       	mul	r5, r31
     d4e:	30 0d       	add	r19, r0
     d50:	11 24       	eor	r1, r1
     d52:	53 2e       	mov	r5, r19
     d54:	13 c0       	rjmp	.+38     	; 0xd7c <vfprintf+0xf0>
     d56:	8a e0       	ldi	r24, 0x0A	; 10
     d58:	38 9e       	mul	r3, r24
     d5a:	30 0d       	add	r19, r0
     d5c:	11 24       	eor	r1, r1
     d5e:	33 2e       	mov	r3, r19
     d60:	20 62       	ori	r18, 0x20	; 32
     d62:	0c c0       	rjmp	.+24     	; 0xd7c <vfprintf+0xf0>
     d64:	8e 32       	cpi	r24, 0x2E	; 46
     d66:	21 f4       	brne	.+8      	; 0xd70 <vfprintf+0xe4>
     d68:	26 fd       	sbrc	r18, 6
     d6a:	5f c1       	rjmp	.+702    	; 0x102a <vfprintf+0x39e>
     d6c:	20 64       	ori	r18, 0x40	; 64
     d6e:	06 c0       	rjmp	.+12     	; 0xd7c <vfprintf+0xf0>
     d70:	8c 36       	cpi	r24, 0x6C	; 108
     d72:	11 f4       	brne	.+4      	; 0xd78 <vfprintf+0xec>
     d74:	20 68       	ori	r18, 0x80	; 128
     d76:	02 c0       	rjmp	.+4      	; 0xd7c <vfprintf+0xf0>
     d78:	88 36       	cpi	r24, 0x68	; 104
     d7a:	41 f4       	brne	.+16     	; 0xd8c <vfprintf+0x100>
     d7c:	f6 01       	movw	r30, r12
     d7e:	93 fd       	sbrc	r25, 3
     d80:	85 91       	lpm	r24, Z+
     d82:	93 ff       	sbrs	r25, 3
     d84:	81 91       	ld	r24, Z+
     d86:	6f 01       	movw	r12, r30
     d88:	81 11       	cpse	r24, r1
     d8a:	c1 cf       	rjmp	.-126    	; 0xd0e <vfprintf+0x82>
     d8c:	98 2f       	mov	r25, r24
     d8e:	9f 7d       	andi	r25, 0xDF	; 223
     d90:	95 54       	subi	r25, 0x45	; 69
     d92:	93 30       	cpi	r25, 0x03	; 3
     d94:	28 f4       	brcc	.+10     	; 0xda0 <vfprintf+0x114>
     d96:	0c 5f       	subi	r16, 0xFC	; 252
     d98:	1f 4f       	sbci	r17, 0xFF	; 255
     d9a:	ff e3       	ldi	r31, 0x3F	; 63
     d9c:	f9 83       	std	Y+1, r31	; 0x01
     d9e:	0d c0       	rjmp	.+26     	; 0xdba <vfprintf+0x12e>
     da0:	83 36       	cpi	r24, 0x63	; 99
     da2:	31 f0       	breq	.+12     	; 0xdb0 <vfprintf+0x124>
     da4:	83 37       	cpi	r24, 0x73	; 115
     da6:	71 f0       	breq	.+28     	; 0xdc4 <vfprintf+0x138>
     da8:	83 35       	cpi	r24, 0x53	; 83
     daa:	09 f0       	breq	.+2      	; 0xdae <vfprintf+0x122>
     dac:	57 c0       	rjmp	.+174    	; 0xe5c <vfprintf+0x1d0>
     dae:	21 c0       	rjmp	.+66     	; 0xdf2 <vfprintf+0x166>
     db0:	f8 01       	movw	r30, r16
     db2:	80 81       	ld	r24, Z
     db4:	89 83       	std	Y+1, r24	; 0x01
     db6:	0e 5f       	subi	r16, 0xFE	; 254
     db8:	1f 4f       	sbci	r17, 0xFF	; 255
     dba:	44 24       	eor	r4, r4
     dbc:	43 94       	inc	r4
     dbe:	51 2c       	mov	r5, r1
     dc0:	54 01       	movw	r10, r8
     dc2:	14 c0       	rjmp	.+40     	; 0xdec <vfprintf+0x160>
     dc4:	38 01       	movw	r6, r16
     dc6:	f2 e0       	ldi	r31, 0x02	; 2
     dc8:	6f 0e       	add	r6, r31
     dca:	71 1c       	adc	r7, r1
     dcc:	f8 01       	movw	r30, r16
     dce:	a0 80       	ld	r10, Z
     dd0:	b1 80       	ldd	r11, Z+1	; 0x01
     dd2:	26 ff       	sbrs	r18, 6
     dd4:	03 c0       	rjmp	.+6      	; 0xddc <vfprintf+0x150>
     dd6:	65 2d       	mov	r22, r5
     dd8:	70 e0       	ldi	r23, 0x00	; 0
     dda:	02 c0       	rjmp	.+4      	; 0xde0 <vfprintf+0x154>
     ddc:	6f ef       	ldi	r22, 0xFF	; 255
     dde:	7f ef       	ldi	r23, 0xFF	; 255
     de0:	c5 01       	movw	r24, r10
     de2:	2c 87       	std	Y+12, r18	; 0x0c
     de4:	94 d2       	rcall	.+1320   	; 0x130e <strnlen>
     de6:	2c 01       	movw	r4, r24
     de8:	83 01       	movw	r16, r6
     dea:	2c 85       	ldd	r18, Y+12	; 0x0c
     dec:	2f 77       	andi	r18, 0x7F	; 127
     dee:	22 2e       	mov	r2, r18
     df0:	16 c0       	rjmp	.+44     	; 0xe1e <vfprintf+0x192>
     df2:	38 01       	movw	r6, r16
     df4:	f2 e0       	ldi	r31, 0x02	; 2
     df6:	6f 0e       	add	r6, r31
     df8:	71 1c       	adc	r7, r1
     dfa:	f8 01       	movw	r30, r16
     dfc:	a0 80       	ld	r10, Z
     dfe:	b1 80       	ldd	r11, Z+1	; 0x01
     e00:	26 ff       	sbrs	r18, 6
     e02:	03 c0       	rjmp	.+6      	; 0xe0a <vfprintf+0x17e>
     e04:	65 2d       	mov	r22, r5
     e06:	70 e0       	ldi	r23, 0x00	; 0
     e08:	02 c0       	rjmp	.+4      	; 0xe0e <vfprintf+0x182>
     e0a:	6f ef       	ldi	r22, 0xFF	; 255
     e0c:	7f ef       	ldi	r23, 0xFF	; 255
     e0e:	c5 01       	movw	r24, r10
     e10:	2c 87       	std	Y+12, r18	; 0x0c
     e12:	6b d2       	rcall	.+1238   	; 0x12ea <strnlen_P>
     e14:	2c 01       	movw	r4, r24
     e16:	2c 85       	ldd	r18, Y+12	; 0x0c
     e18:	20 68       	ori	r18, 0x80	; 128
     e1a:	22 2e       	mov	r2, r18
     e1c:	83 01       	movw	r16, r6
     e1e:	23 fc       	sbrc	r2, 3
     e20:	19 c0       	rjmp	.+50     	; 0xe54 <vfprintf+0x1c8>
     e22:	83 2d       	mov	r24, r3
     e24:	90 e0       	ldi	r25, 0x00	; 0
     e26:	48 16       	cp	r4, r24
     e28:	59 06       	cpc	r5, r25
     e2a:	a0 f4       	brcc	.+40     	; 0xe54 <vfprintf+0x1c8>
     e2c:	b7 01       	movw	r22, r14
     e2e:	80 e2       	ldi	r24, 0x20	; 32
     e30:	90 e0       	ldi	r25, 0x00	; 0
     e32:	78 d2       	rcall	.+1264   	; 0x1324 <fputc>
     e34:	3a 94       	dec	r3
     e36:	f5 cf       	rjmp	.-22     	; 0xe22 <vfprintf+0x196>
     e38:	f5 01       	movw	r30, r10
     e3a:	27 fc       	sbrc	r2, 7
     e3c:	85 91       	lpm	r24, Z+
     e3e:	27 fe       	sbrs	r2, 7
     e40:	81 91       	ld	r24, Z+
     e42:	5f 01       	movw	r10, r30
     e44:	b7 01       	movw	r22, r14
     e46:	90 e0       	ldi	r25, 0x00	; 0
     e48:	6d d2       	rcall	.+1242   	; 0x1324 <fputc>
     e4a:	31 10       	cpse	r3, r1
     e4c:	3a 94       	dec	r3
     e4e:	f1 e0       	ldi	r31, 0x01	; 1
     e50:	4f 1a       	sub	r4, r31
     e52:	51 08       	sbc	r5, r1
     e54:	41 14       	cp	r4, r1
     e56:	51 04       	cpc	r5, r1
     e58:	79 f7       	brne	.-34     	; 0xe38 <vfprintf+0x1ac>
     e5a:	de c0       	rjmp	.+444    	; 0x1018 <vfprintf+0x38c>
     e5c:	84 36       	cpi	r24, 0x64	; 100
     e5e:	11 f0       	breq	.+4      	; 0xe64 <vfprintf+0x1d8>
     e60:	89 36       	cpi	r24, 0x69	; 105
     e62:	31 f5       	brne	.+76     	; 0xeb0 <vfprintf+0x224>
     e64:	f8 01       	movw	r30, r16
     e66:	27 ff       	sbrs	r18, 7
     e68:	07 c0       	rjmp	.+14     	; 0xe78 <vfprintf+0x1ec>
     e6a:	60 81       	ld	r22, Z
     e6c:	71 81       	ldd	r23, Z+1	; 0x01
     e6e:	82 81       	ldd	r24, Z+2	; 0x02
     e70:	93 81       	ldd	r25, Z+3	; 0x03
     e72:	0c 5f       	subi	r16, 0xFC	; 252
     e74:	1f 4f       	sbci	r17, 0xFF	; 255
     e76:	08 c0       	rjmp	.+16     	; 0xe88 <vfprintf+0x1fc>
     e78:	60 81       	ld	r22, Z
     e7a:	71 81       	ldd	r23, Z+1	; 0x01
     e7c:	88 27       	eor	r24, r24
     e7e:	77 fd       	sbrc	r23, 7
     e80:	80 95       	com	r24
     e82:	98 2f       	mov	r25, r24
     e84:	0e 5f       	subi	r16, 0xFE	; 254
     e86:	1f 4f       	sbci	r17, 0xFF	; 255
     e88:	2f 76       	andi	r18, 0x6F	; 111
     e8a:	b2 2e       	mov	r11, r18
     e8c:	97 ff       	sbrs	r25, 7
     e8e:	09 c0       	rjmp	.+18     	; 0xea2 <vfprintf+0x216>
     e90:	90 95       	com	r25
     e92:	80 95       	com	r24
     e94:	70 95       	com	r23
     e96:	61 95       	neg	r22
     e98:	7f 4f       	sbci	r23, 0xFF	; 255
     e9a:	8f 4f       	sbci	r24, 0xFF	; 255
     e9c:	9f 4f       	sbci	r25, 0xFF	; 255
     e9e:	20 68       	ori	r18, 0x80	; 128
     ea0:	b2 2e       	mov	r11, r18
     ea2:	2a e0       	ldi	r18, 0x0A	; 10
     ea4:	30 e0       	ldi	r19, 0x00	; 0
     ea6:	a4 01       	movw	r20, r8
     ea8:	6f d2       	rcall	.+1246   	; 0x1388 <__ultoa_invert>
     eaa:	a8 2e       	mov	r10, r24
     eac:	a8 18       	sub	r10, r8
     eae:	43 c0       	rjmp	.+134    	; 0xf36 <vfprintf+0x2aa>
     eb0:	85 37       	cpi	r24, 0x75	; 117
     eb2:	29 f4       	brne	.+10     	; 0xebe <vfprintf+0x232>
     eb4:	2f 7e       	andi	r18, 0xEF	; 239
     eb6:	b2 2e       	mov	r11, r18
     eb8:	2a e0       	ldi	r18, 0x0A	; 10
     eba:	30 e0       	ldi	r19, 0x00	; 0
     ebc:	25 c0       	rjmp	.+74     	; 0xf08 <vfprintf+0x27c>
     ebe:	f2 2f       	mov	r31, r18
     ec0:	f9 7f       	andi	r31, 0xF9	; 249
     ec2:	bf 2e       	mov	r11, r31
     ec4:	8f 36       	cpi	r24, 0x6F	; 111
     ec6:	c1 f0       	breq	.+48     	; 0xef8 <vfprintf+0x26c>
     ec8:	18 f4       	brcc	.+6      	; 0xed0 <vfprintf+0x244>
     eca:	88 35       	cpi	r24, 0x58	; 88
     ecc:	79 f0       	breq	.+30     	; 0xeec <vfprintf+0x260>
     ece:	ad c0       	rjmp	.+346    	; 0x102a <vfprintf+0x39e>
     ed0:	80 37       	cpi	r24, 0x70	; 112
     ed2:	19 f0       	breq	.+6      	; 0xeda <vfprintf+0x24e>
     ed4:	88 37       	cpi	r24, 0x78	; 120
     ed6:	21 f0       	breq	.+8      	; 0xee0 <vfprintf+0x254>
     ed8:	a8 c0       	rjmp	.+336    	; 0x102a <vfprintf+0x39e>
     eda:	2f 2f       	mov	r18, r31
     edc:	20 61       	ori	r18, 0x10	; 16
     ede:	b2 2e       	mov	r11, r18
     ee0:	b4 fe       	sbrs	r11, 4
     ee2:	0d c0       	rjmp	.+26     	; 0xefe <vfprintf+0x272>
     ee4:	8b 2d       	mov	r24, r11
     ee6:	84 60       	ori	r24, 0x04	; 4
     ee8:	b8 2e       	mov	r11, r24
     eea:	09 c0       	rjmp	.+18     	; 0xefe <vfprintf+0x272>
     eec:	24 ff       	sbrs	r18, 4
     eee:	0a c0       	rjmp	.+20     	; 0xf04 <vfprintf+0x278>
     ef0:	9f 2f       	mov	r25, r31
     ef2:	96 60       	ori	r25, 0x06	; 6
     ef4:	b9 2e       	mov	r11, r25
     ef6:	06 c0       	rjmp	.+12     	; 0xf04 <vfprintf+0x278>
     ef8:	28 e0       	ldi	r18, 0x08	; 8
     efa:	30 e0       	ldi	r19, 0x00	; 0
     efc:	05 c0       	rjmp	.+10     	; 0xf08 <vfprintf+0x27c>
     efe:	20 e1       	ldi	r18, 0x10	; 16
     f00:	30 e0       	ldi	r19, 0x00	; 0
     f02:	02 c0       	rjmp	.+4      	; 0xf08 <vfprintf+0x27c>
     f04:	20 e1       	ldi	r18, 0x10	; 16
     f06:	32 e0       	ldi	r19, 0x02	; 2
     f08:	f8 01       	movw	r30, r16
     f0a:	b7 fe       	sbrs	r11, 7
     f0c:	07 c0       	rjmp	.+14     	; 0xf1c <vfprintf+0x290>
     f0e:	60 81       	ld	r22, Z
     f10:	71 81       	ldd	r23, Z+1	; 0x01
     f12:	82 81       	ldd	r24, Z+2	; 0x02
     f14:	93 81       	ldd	r25, Z+3	; 0x03
     f16:	0c 5f       	subi	r16, 0xFC	; 252
     f18:	1f 4f       	sbci	r17, 0xFF	; 255
     f1a:	06 c0       	rjmp	.+12     	; 0xf28 <vfprintf+0x29c>
     f1c:	60 81       	ld	r22, Z
     f1e:	71 81       	ldd	r23, Z+1	; 0x01
     f20:	80 e0       	ldi	r24, 0x00	; 0
     f22:	90 e0       	ldi	r25, 0x00	; 0
     f24:	0e 5f       	subi	r16, 0xFE	; 254
     f26:	1f 4f       	sbci	r17, 0xFF	; 255
     f28:	a4 01       	movw	r20, r8
     f2a:	2e d2       	rcall	.+1116   	; 0x1388 <__ultoa_invert>
     f2c:	a8 2e       	mov	r10, r24
     f2e:	a8 18       	sub	r10, r8
     f30:	fb 2d       	mov	r31, r11
     f32:	ff 77       	andi	r31, 0x7F	; 127
     f34:	bf 2e       	mov	r11, r31
     f36:	b6 fe       	sbrs	r11, 6
     f38:	0b c0       	rjmp	.+22     	; 0xf50 <vfprintf+0x2c4>
     f3a:	2b 2d       	mov	r18, r11
     f3c:	2e 7f       	andi	r18, 0xFE	; 254
     f3e:	a5 14       	cp	r10, r5
     f40:	50 f4       	brcc	.+20     	; 0xf56 <vfprintf+0x2ca>
     f42:	b4 fe       	sbrs	r11, 4
     f44:	0a c0       	rjmp	.+20     	; 0xf5a <vfprintf+0x2ce>
     f46:	b2 fc       	sbrc	r11, 2
     f48:	08 c0       	rjmp	.+16     	; 0xf5a <vfprintf+0x2ce>
     f4a:	2b 2d       	mov	r18, r11
     f4c:	2e 7e       	andi	r18, 0xEE	; 238
     f4e:	05 c0       	rjmp	.+10     	; 0xf5a <vfprintf+0x2ce>
     f50:	7a 2c       	mov	r7, r10
     f52:	2b 2d       	mov	r18, r11
     f54:	03 c0       	rjmp	.+6      	; 0xf5c <vfprintf+0x2d0>
     f56:	7a 2c       	mov	r7, r10
     f58:	01 c0       	rjmp	.+2      	; 0xf5c <vfprintf+0x2d0>
     f5a:	75 2c       	mov	r7, r5
     f5c:	24 ff       	sbrs	r18, 4
     f5e:	0d c0       	rjmp	.+26     	; 0xf7a <vfprintf+0x2ee>
     f60:	fe 01       	movw	r30, r28
     f62:	ea 0d       	add	r30, r10
     f64:	f1 1d       	adc	r31, r1
     f66:	80 81       	ld	r24, Z
     f68:	80 33       	cpi	r24, 0x30	; 48
     f6a:	11 f4       	brne	.+4      	; 0xf70 <vfprintf+0x2e4>
     f6c:	29 7e       	andi	r18, 0xE9	; 233
     f6e:	09 c0       	rjmp	.+18     	; 0xf82 <vfprintf+0x2f6>
     f70:	22 ff       	sbrs	r18, 2
     f72:	06 c0       	rjmp	.+12     	; 0xf80 <vfprintf+0x2f4>
     f74:	73 94       	inc	r7
     f76:	73 94       	inc	r7
     f78:	04 c0       	rjmp	.+8      	; 0xf82 <vfprintf+0x2f6>
     f7a:	82 2f       	mov	r24, r18
     f7c:	86 78       	andi	r24, 0x86	; 134
     f7e:	09 f0       	breq	.+2      	; 0xf82 <vfprintf+0x2f6>
     f80:	73 94       	inc	r7
     f82:	23 fd       	sbrc	r18, 3
     f84:	12 c0       	rjmp	.+36     	; 0xfaa <vfprintf+0x31e>
     f86:	20 ff       	sbrs	r18, 0
     f88:	06 c0       	rjmp	.+12     	; 0xf96 <vfprintf+0x30a>
     f8a:	5a 2c       	mov	r5, r10
     f8c:	73 14       	cp	r7, r3
     f8e:	18 f4       	brcc	.+6      	; 0xf96 <vfprintf+0x30a>
     f90:	53 0c       	add	r5, r3
     f92:	57 18       	sub	r5, r7
     f94:	73 2c       	mov	r7, r3
     f96:	73 14       	cp	r7, r3
     f98:	60 f4       	brcc	.+24     	; 0xfb2 <vfprintf+0x326>
     f9a:	b7 01       	movw	r22, r14
     f9c:	80 e2       	ldi	r24, 0x20	; 32
     f9e:	90 e0       	ldi	r25, 0x00	; 0
     fa0:	2c 87       	std	Y+12, r18	; 0x0c
     fa2:	c0 d1       	rcall	.+896    	; 0x1324 <fputc>
     fa4:	73 94       	inc	r7
     fa6:	2c 85       	ldd	r18, Y+12	; 0x0c
     fa8:	f6 cf       	rjmp	.-20     	; 0xf96 <vfprintf+0x30a>
     faa:	73 14       	cp	r7, r3
     fac:	10 f4       	brcc	.+4      	; 0xfb2 <vfprintf+0x326>
     fae:	37 18       	sub	r3, r7
     fb0:	01 c0       	rjmp	.+2      	; 0xfb4 <vfprintf+0x328>
     fb2:	31 2c       	mov	r3, r1
     fb4:	24 ff       	sbrs	r18, 4
     fb6:	11 c0       	rjmp	.+34     	; 0xfda <vfprintf+0x34e>
     fb8:	b7 01       	movw	r22, r14
     fba:	80 e3       	ldi	r24, 0x30	; 48
     fbc:	90 e0       	ldi	r25, 0x00	; 0
     fbe:	2c 87       	std	Y+12, r18	; 0x0c
     fc0:	b1 d1       	rcall	.+866    	; 0x1324 <fputc>
     fc2:	2c 85       	ldd	r18, Y+12	; 0x0c
     fc4:	22 ff       	sbrs	r18, 2
     fc6:	16 c0       	rjmp	.+44     	; 0xff4 <vfprintf+0x368>
     fc8:	21 ff       	sbrs	r18, 1
     fca:	03 c0       	rjmp	.+6      	; 0xfd2 <vfprintf+0x346>
     fcc:	88 e5       	ldi	r24, 0x58	; 88
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	02 c0       	rjmp	.+4      	; 0xfd6 <vfprintf+0x34a>
     fd2:	88 e7       	ldi	r24, 0x78	; 120
     fd4:	90 e0       	ldi	r25, 0x00	; 0
     fd6:	b7 01       	movw	r22, r14
     fd8:	0c c0       	rjmp	.+24     	; 0xff2 <vfprintf+0x366>
     fda:	82 2f       	mov	r24, r18
     fdc:	86 78       	andi	r24, 0x86	; 134
     fde:	51 f0       	breq	.+20     	; 0xff4 <vfprintf+0x368>
     fe0:	21 fd       	sbrc	r18, 1
     fe2:	02 c0       	rjmp	.+4      	; 0xfe8 <vfprintf+0x35c>
     fe4:	80 e2       	ldi	r24, 0x20	; 32
     fe6:	01 c0       	rjmp	.+2      	; 0xfea <vfprintf+0x35e>
     fe8:	8b e2       	ldi	r24, 0x2B	; 43
     fea:	27 fd       	sbrc	r18, 7
     fec:	8d e2       	ldi	r24, 0x2D	; 45
     fee:	b7 01       	movw	r22, r14
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	98 d1       	rcall	.+816    	; 0x1324 <fputc>
     ff4:	a5 14       	cp	r10, r5
     ff6:	30 f4       	brcc	.+12     	; 0x1004 <vfprintf+0x378>
     ff8:	b7 01       	movw	r22, r14
     ffa:	80 e3       	ldi	r24, 0x30	; 48
     ffc:	90 e0       	ldi	r25, 0x00	; 0
     ffe:	92 d1       	rcall	.+804    	; 0x1324 <fputc>
    1000:	5a 94       	dec	r5
    1002:	f8 cf       	rjmp	.-16     	; 0xff4 <vfprintf+0x368>
    1004:	aa 94       	dec	r10
    1006:	f4 01       	movw	r30, r8
    1008:	ea 0d       	add	r30, r10
    100a:	f1 1d       	adc	r31, r1
    100c:	80 81       	ld	r24, Z
    100e:	b7 01       	movw	r22, r14
    1010:	90 e0       	ldi	r25, 0x00	; 0
    1012:	88 d1       	rcall	.+784    	; 0x1324 <fputc>
    1014:	a1 10       	cpse	r10, r1
    1016:	f6 cf       	rjmp	.-20     	; 0x1004 <vfprintf+0x378>
    1018:	33 20       	and	r3, r3
    101a:	09 f4       	brne	.+2      	; 0x101e <vfprintf+0x392>
    101c:	5d ce       	rjmp	.-838    	; 0xcd8 <vfprintf+0x4c>
    101e:	b7 01       	movw	r22, r14
    1020:	80 e2       	ldi	r24, 0x20	; 32
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	7f d1       	rcall	.+766    	; 0x1324 <fputc>
    1026:	3a 94       	dec	r3
    1028:	f7 cf       	rjmp	.-18     	; 0x1018 <vfprintf+0x38c>
    102a:	f7 01       	movw	r30, r14
    102c:	86 81       	ldd	r24, Z+6	; 0x06
    102e:	97 81       	ldd	r25, Z+7	; 0x07
    1030:	02 c0       	rjmp	.+4      	; 0x1036 <vfprintf+0x3aa>
    1032:	8f ef       	ldi	r24, 0xFF	; 255
    1034:	9f ef       	ldi	r25, 0xFF	; 255
    1036:	2c 96       	adiw	r28, 0x0c	; 12
    1038:	0f b6       	in	r0, 0x3f	; 63
    103a:	f8 94       	cli
    103c:	de bf       	out	0x3e, r29	; 62
    103e:	0f be       	out	0x3f, r0	; 63
    1040:	cd bf       	out	0x3d, r28	; 61
    1042:	df 91       	pop	r29
    1044:	cf 91       	pop	r28
    1046:	1f 91       	pop	r17
    1048:	0f 91       	pop	r16
    104a:	ff 90       	pop	r15
    104c:	ef 90       	pop	r14
    104e:	df 90       	pop	r13
    1050:	cf 90       	pop	r12
    1052:	bf 90       	pop	r11
    1054:	af 90       	pop	r10
    1056:	9f 90       	pop	r9
    1058:	8f 90       	pop	r8
    105a:	7f 90       	pop	r7
    105c:	6f 90       	pop	r6
    105e:	5f 90       	pop	r5
    1060:	4f 90       	pop	r4
    1062:	3f 90       	pop	r3
    1064:	2f 90       	pop	r2
    1066:	08 95       	ret

00001068 <calloc>:
    1068:	0f 93       	push	r16
    106a:	1f 93       	push	r17
    106c:	cf 93       	push	r28
    106e:	df 93       	push	r29
    1070:	86 9f       	mul	r24, r22
    1072:	80 01       	movw	r16, r0
    1074:	87 9f       	mul	r24, r23
    1076:	10 0d       	add	r17, r0
    1078:	96 9f       	mul	r25, r22
    107a:	10 0d       	add	r17, r0
    107c:	11 24       	eor	r1, r1
    107e:	c8 01       	movw	r24, r16
    1080:	0d d0       	rcall	.+26     	; 0x109c <malloc>
    1082:	ec 01       	movw	r28, r24
    1084:	00 97       	sbiw	r24, 0x00	; 0
    1086:	21 f0       	breq	.+8      	; 0x1090 <calloc+0x28>
    1088:	a8 01       	movw	r20, r16
    108a:	60 e0       	ldi	r22, 0x00	; 0
    108c:	70 e0       	ldi	r23, 0x00	; 0
    108e:	38 d1       	rcall	.+624    	; 0x1300 <memset>
    1090:	ce 01       	movw	r24, r28
    1092:	df 91       	pop	r29
    1094:	cf 91       	pop	r28
    1096:	1f 91       	pop	r17
    1098:	0f 91       	pop	r16
    109a:	08 95       	ret

0000109c <malloc>:
    109c:	cf 93       	push	r28
    109e:	df 93       	push	r29
    10a0:	82 30       	cpi	r24, 0x02	; 2
    10a2:	91 05       	cpc	r25, r1
    10a4:	10 f4       	brcc	.+4      	; 0x10aa <malloc+0xe>
    10a6:	82 e0       	ldi	r24, 0x02	; 2
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	e0 91 dd 02 	lds	r30, 0x02DD
    10ae:	f0 91 de 02 	lds	r31, 0x02DE
    10b2:	20 e0       	ldi	r18, 0x00	; 0
    10b4:	30 e0       	ldi	r19, 0x00	; 0
    10b6:	a0 e0       	ldi	r26, 0x00	; 0
    10b8:	b0 e0       	ldi	r27, 0x00	; 0
    10ba:	30 97       	sbiw	r30, 0x00	; 0
    10bc:	39 f1       	breq	.+78     	; 0x110c <malloc+0x70>
    10be:	40 81       	ld	r20, Z
    10c0:	51 81       	ldd	r21, Z+1	; 0x01
    10c2:	48 17       	cp	r20, r24
    10c4:	59 07       	cpc	r21, r25
    10c6:	b8 f0       	brcs	.+46     	; 0x10f6 <malloc+0x5a>
    10c8:	48 17       	cp	r20, r24
    10ca:	59 07       	cpc	r21, r25
    10cc:	71 f4       	brne	.+28     	; 0x10ea <malloc+0x4e>
    10ce:	82 81       	ldd	r24, Z+2	; 0x02
    10d0:	93 81       	ldd	r25, Z+3	; 0x03
    10d2:	10 97       	sbiw	r26, 0x00	; 0
    10d4:	29 f0       	breq	.+10     	; 0x10e0 <malloc+0x44>
    10d6:	13 96       	adiw	r26, 0x03	; 3
    10d8:	9c 93       	st	X, r25
    10da:	8e 93       	st	-X, r24
    10dc:	12 97       	sbiw	r26, 0x02	; 2
    10de:	2c c0       	rjmp	.+88     	; 0x1138 <malloc+0x9c>
    10e0:	90 93 de 02 	sts	0x02DE, r25
    10e4:	80 93 dd 02 	sts	0x02DD, r24
    10e8:	27 c0       	rjmp	.+78     	; 0x1138 <malloc+0x9c>
    10ea:	21 15       	cp	r18, r1
    10ec:	31 05       	cpc	r19, r1
    10ee:	31 f0       	breq	.+12     	; 0x10fc <malloc+0x60>
    10f0:	42 17       	cp	r20, r18
    10f2:	53 07       	cpc	r21, r19
    10f4:	18 f0       	brcs	.+6      	; 0x10fc <malloc+0x60>
    10f6:	a9 01       	movw	r20, r18
    10f8:	db 01       	movw	r26, r22
    10fa:	01 c0       	rjmp	.+2      	; 0x10fe <malloc+0x62>
    10fc:	ef 01       	movw	r28, r30
    10fe:	9a 01       	movw	r18, r20
    1100:	bd 01       	movw	r22, r26
    1102:	df 01       	movw	r26, r30
    1104:	02 80       	ldd	r0, Z+2	; 0x02
    1106:	f3 81       	ldd	r31, Z+3	; 0x03
    1108:	e0 2d       	mov	r30, r0
    110a:	d7 cf       	rjmp	.-82     	; 0x10ba <malloc+0x1e>
    110c:	21 15       	cp	r18, r1
    110e:	31 05       	cpc	r19, r1
    1110:	f9 f0       	breq	.+62     	; 0x1150 <malloc+0xb4>
    1112:	28 1b       	sub	r18, r24
    1114:	39 0b       	sbc	r19, r25
    1116:	24 30       	cpi	r18, 0x04	; 4
    1118:	31 05       	cpc	r19, r1
    111a:	80 f4       	brcc	.+32     	; 0x113c <malloc+0xa0>
    111c:	8a 81       	ldd	r24, Y+2	; 0x02
    111e:	9b 81       	ldd	r25, Y+3	; 0x03
    1120:	61 15       	cp	r22, r1
    1122:	71 05       	cpc	r23, r1
    1124:	21 f0       	breq	.+8      	; 0x112e <malloc+0x92>
    1126:	fb 01       	movw	r30, r22
    1128:	93 83       	std	Z+3, r25	; 0x03
    112a:	82 83       	std	Z+2, r24	; 0x02
    112c:	04 c0       	rjmp	.+8      	; 0x1136 <malloc+0x9a>
    112e:	90 93 de 02 	sts	0x02DE, r25
    1132:	80 93 dd 02 	sts	0x02DD, r24
    1136:	fe 01       	movw	r30, r28
    1138:	32 96       	adiw	r30, 0x02	; 2
    113a:	44 c0       	rjmp	.+136    	; 0x11c4 <malloc+0x128>
    113c:	fe 01       	movw	r30, r28
    113e:	e2 0f       	add	r30, r18
    1140:	f3 1f       	adc	r31, r19
    1142:	81 93       	st	Z+, r24
    1144:	91 93       	st	Z+, r25
    1146:	22 50       	subi	r18, 0x02	; 2
    1148:	31 09       	sbc	r19, r1
    114a:	39 83       	std	Y+1, r19	; 0x01
    114c:	28 83       	st	Y, r18
    114e:	3a c0       	rjmp	.+116    	; 0x11c4 <malloc+0x128>
    1150:	20 91 db 02 	lds	r18, 0x02DB
    1154:	30 91 dc 02 	lds	r19, 0x02DC
    1158:	23 2b       	or	r18, r19
    115a:	41 f4       	brne	.+16     	; 0x116c <malloc+0xd0>
    115c:	20 91 02 02 	lds	r18, 0x0202
    1160:	30 91 03 02 	lds	r19, 0x0203
    1164:	30 93 dc 02 	sts	0x02DC, r19
    1168:	20 93 db 02 	sts	0x02DB, r18
    116c:	20 91 00 02 	lds	r18, 0x0200
    1170:	30 91 01 02 	lds	r19, 0x0201
    1174:	21 15       	cp	r18, r1
    1176:	31 05       	cpc	r19, r1
    1178:	41 f4       	brne	.+16     	; 0x118a <malloc+0xee>
    117a:	2d b7       	in	r18, 0x3d	; 61
    117c:	3e b7       	in	r19, 0x3e	; 62
    117e:	40 91 04 02 	lds	r20, 0x0204
    1182:	50 91 05 02 	lds	r21, 0x0205
    1186:	24 1b       	sub	r18, r20
    1188:	35 0b       	sbc	r19, r21
    118a:	e0 91 db 02 	lds	r30, 0x02DB
    118e:	f0 91 dc 02 	lds	r31, 0x02DC
    1192:	e2 17       	cp	r30, r18
    1194:	f3 07       	cpc	r31, r19
    1196:	a0 f4       	brcc	.+40     	; 0x11c0 <malloc+0x124>
    1198:	2e 1b       	sub	r18, r30
    119a:	3f 0b       	sbc	r19, r31
    119c:	28 17       	cp	r18, r24
    119e:	39 07       	cpc	r19, r25
    11a0:	78 f0       	brcs	.+30     	; 0x11c0 <malloc+0x124>
    11a2:	ac 01       	movw	r20, r24
    11a4:	4e 5f       	subi	r20, 0xFE	; 254
    11a6:	5f 4f       	sbci	r21, 0xFF	; 255
    11a8:	24 17       	cp	r18, r20
    11aa:	35 07       	cpc	r19, r21
    11ac:	48 f0       	brcs	.+18     	; 0x11c0 <malloc+0x124>
    11ae:	4e 0f       	add	r20, r30
    11b0:	5f 1f       	adc	r21, r31
    11b2:	50 93 dc 02 	sts	0x02DC, r21
    11b6:	40 93 db 02 	sts	0x02DB, r20
    11ba:	81 93       	st	Z+, r24
    11bc:	91 93       	st	Z+, r25
    11be:	02 c0       	rjmp	.+4      	; 0x11c4 <malloc+0x128>
    11c0:	e0 e0       	ldi	r30, 0x00	; 0
    11c2:	f0 e0       	ldi	r31, 0x00	; 0
    11c4:	cf 01       	movw	r24, r30
    11c6:	df 91       	pop	r29
    11c8:	cf 91       	pop	r28
    11ca:	08 95       	ret

000011cc <free>:
    11cc:	cf 93       	push	r28
    11ce:	df 93       	push	r29
    11d0:	00 97       	sbiw	r24, 0x00	; 0
    11d2:	09 f4       	brne	.+2      	; 0x11d6 <free+0xa>
    11d4:	87 c0       	rjmp	.+270    	; 0x12e4 <free+0x118>
    11d6:	fc 01       	movw	r30, r24
    11d8:	32 97       	sbiw	r30, 0x02	; 2
    11da:	13 82       	std	Z+3, r1	; 0x03
    11dc:	12 82       	std	Z+2, r1	; 0x02
    11de:	c0 91 dd 02 	lds	r28, 0x02DD
    11e2:	d0 91 de 02 	lds	r29, 0x02DE
    11e6:	20 97       	sbiw	r28, 0x00	; 0
    11e8:	81 f4       	brne	.+32     	; 0x120a <free+0x3e>
    11ea:	20 81       	ld	r18, Z
    11ec:	31 81       	ldd	r19, Z+1	; 0x01
    11ee:	28 0f       	add	r18, r24
    11f0:	39 1f       	adc	r19, r25
    11f2:	80 91 db 02 	lds	r24, 0x02DB
    11f6:	90 91 dc 02 	lds	r25, 0x02DC
    11fa:	82 17       	cp	r24, r18
    11fc:	93 07       	cpc	r25, r19
    11fe:	79 f5       	brne	.+94     	; 0x125e <free+0x92>
    1200:	f0 93 dc 02 	sts	0x02DC, r31
    1204:	e0 93 db 02 	sts	0x02DB, r30
    1208:	6d c0       	rjmp	.+218    	; 0x12e4 <free+0x118>
    120a:	de 01       	movw	r26, r28
    120c:	20 e0       	ldi	r18, 0x00	; 0
    120e:	30 e0       	ldi	r19, 0x00	; 0
    1210:	ae 17       	cp	r26, r30
    1212:	bf 07       	cpc	r27, r31
    1214:	50 f4       	brcc	.+20     	; 0x122a <free+0x5e>
    1216:	12 96       	adiw	r26, 0x02	; 2
    1218:	4d 91       	ld	r20, X+
    121a:	5c 91       	ld	r21, X
    121c:	13 97       	sbiw	r26, 0x03	; 3
    121e:	9d 01       	movw	r18, r26
    1220:	41 15       	cp	r20, r1
    1222:	51 05       	cpc	r21, r1
    1224:	09 f1       	breq	.+66     	; 0x1268 <free+0x9c>
    1226:	da 01       	movw	r26, r20
    1228:	f3 cf       	rjmp	.-26     	; 0x1210 <free+0x44>
    122a:	b3 83       	std	Z+3, r27	; 0x03
    122c:	a2 83       	std	Z+2, r26	; 0x02
    122e:	40 81       	ld	r20, Z
    1230:	51 81       	ldd	r21, Z+1	; 0x01
    1232:	84 0f       	add	r24, r20
    1234:	95 1f       	adc	r25, r21
    1236:	8a 17       	cp	r24, r26
    1238:	9b 07       	cpc	r25, r27
    123a:	71 f4       	brne	.+28     	; 0x1258 <free+0x8c>
    123c:	8d 91       	ld	r24, X+
    123e:	9c 91       	ld	r25, X
    1240:	11 97       	sbiw	r26, 0x01	; 1
    1242:	84 0f       	add	r24, r20
    1244:	95 1f       	adc	r25, r21
    1246:	02 96       	adiw	r24, 0x02	; 2
    1248:	91 83       	std	Z+1, r25	; 0x01
    124a:	80 83       	st	Z, r24
    124c:	12 96       	adiw	r26, 0x02	; 2
    124e:	8d 91       	ld	r24, X+
    1250:	9c 91       	ld	r25, X
    1252:	13 97       	sbiw	r26, 0x03	; 3
    1254:	93 83       	std	Z+3, r25	; 0x03
    1256:	82 83       	std	Z+2, r24	; 0x02
    1258:	21 15       	cp	r18, r1
    125a:	31 05       	cpc	r19, r1
    125c:	29 f4       	brne	.+10     	; 0x1268 <free+0x9c>
    125e:	f0 93 de 02 	sts	0x02DE, r31
    1262:	e0 93 dd 02 	sts	0x02DD, r30
    1266:	3e c0       	rjmp	.+124    	; 0x12e4 <free+0x118>
    1268:	d9 01       	movw	r26, r18
    126a:	13 96       	adiw	r26, 0x03	; 3
    126c:	fc 93       	st	X, r31
    126e:	ee 93       	st	-X, r30
    1270:	12 97       	sbiw	r26, 0x02	; 2
    1272:	4d 91       	ld	r20, X+
    1274:	5d 91       	ld	r21, X+
    1276:	a4 0f       	add	r26, r20
    1278:	b5 1f       	adc	r27, r21
    127a:	ea 17       	cp	r30, r26
    127c:	fb 07       	cpc	r31, r27
    127e:	79 f4       	brne	.+30     	; 0x129e <free+0xd2>
    1280:	80 81       	ld	r24, Z
    1282:	91 81       	ldd	r25, Z+1	; 0x01
    1284:	84 0f       	add	r24, r20
    1286:	95 1f       	adc	r25, r21
    1288:	02 96       	adiw	r24, 0x02	; 2
    128a:	d9 01       	movw	r26, r18
    128c:	11 96       	adiw	r26, 0x01	; 1
    128e:	9c 93       	st	X, r25
    1290:	8e 93       	st	-X, r24
    1292:	82 81       	ldd	r24, Z+2	; 0x02
    1294:	93 81       	ldd	r25, Z+3	; 0x03
    1296:	13 96       	adiw	r26, 0x03	; 3
    1298:	9c 93       	st	X, r25
    129a:	8e 93       	st	-X, r24
    129c:	12 97       	sbiw	r26, 0x02	; 2
    129e:	e0 e0       	ldi	r30, 0x00	; 0
    12a0:	f0 e0       	ldi	r31, 0x00	; 0
    12a2:	8a 81       	ldd	r24, Y+2	; 0x02
    12a4:	9b 81       	ldd	r25, Y+3	; 0x03
    12a6:	00 97       	sbiw	r24, 0x00	; 0
    12a8:	19 f0       	breq	.+6      	; 0x12b0 <free+0xe4>
    12aa:	fe 01       	movw	r30, r28
    12ac:	ec 01       	movw	r28, r24
    12ae:	f9 cf       	rjmp	.-14     	; 0x12a2 <free+0xd6>
    12b0:	ce 01       	movw	r24, r28
    12b2:	02 96       	adiw	r24, 0x02	; 2
    12b4:	28 81       	ld	r18, Y
    12b6:	39 81       	ldd	r19, Y+1	; 0x01
    12b8:	82 0f       	add	r24, r18
    12ba:	93 1f       	adc	r25, r19
    12bc:	20 91 db 02 	lds	r18, 0x02DB
    12c0:	30 91 dc 02 	lds	r19, 0x02DC
    12c4:	28 17       	cp	r18, r24
    12c6:	39 07       	cpc	r19, r25
    12c8:	69 f4       	brne	.+26     	; 0x12e4 <free+0x118>
    12ca:	30 97       	sbiw	r30, 0x00	; 0
    12cc:	29 f4       	brne	.+10     	; 0x12d8 <free+0x10c>
    12ce:	10 92 de 02 	sts	0x02DE, r1
    12d2:	10 92 dd 02 	sts	0x02DD, r1
    12d6:	02 c0       	rjmp	.+4      	; 0x12dc <free+0x110>
    12d8:	13 82       	std	Z+3, r1	; 0x03
    12da:	12 82       	std	Z+2, r1	; 0x02
    12dc:	d0 93 dc 02 	sts	0x02DC, r29
    12e0:	c0 93 db 02 	sts	0x02DB, r28
    12e4:	df 91       	pop	r29
    12e6:	cf 91       	pop	r28
    12e8:	08 95       	ret

000012ea <strnlen_P>:
    12ea:	fc 01       	movw	r30, r24
    12ec:	05 90       	lpm	r0, Z+
    12ee:	61 50       	subi	r22, 0x01	; 1
    12f0:	70 40       	sbci	r23, 0x00	; 0
    12f2:	01 10       	cpse	r0, r1
    12f4:	d8 f7       	brcc	.-10     	; 0x12ec <strnlen_P+0x2>
    12f6:	80 95       	com	r24
    12f8:	90 95       	com	r25
    12fa:	8e 0f       	add	r24, r30
    12fc:	9f 1f       	adc	r25, r31
    12fe:	08 95       	ret

00001300 <memset>:
    1300:	dc 01       	movw	r26, r24
    1302:	01 c0       	rjmp	.+2      	; 0x1306 <memset+0x6>
    1304:	6d 93       	st	X+, r22
    1306:	41 50       	subi	r20, 0x01	; 1
    1308:	50 40       	sbci	r21, 0x00	; 0
    130a:	e0 f7       	brcc	.-8      	; 0x1304 <memset+0x4>
    130c:	08 95       	ret

0000130e <strnlen>:
    130e:	fc 01       	movw	r30, r24
    1310:	61 50       	subi	r22, 0x01	; 1
    1312:	70 40       	sbci	r23, 0x00	; 0
    1314:	01 90       	ld	r0, Z+
    1316:	01 10       	cpse	r0, r1
    1318:	d8 f7       	brcc	.-10     	; 0x1310 <strnlen+0x2>
    131a:	80 95       	com	r24
    131c:	90 95       	com	r25
    131e:	8e 0f       	add	r24, r30
    1320:	9f 1f       	adc	r25, r31
    1322:	08 95       	ret

00001324 <fputc>:
    1324:	0f 93       	push	r16
    1326:	1f 93       	push	r17
    1328:	cf 93       	push	r28
    132a:	df 93       	push	r29
    132c:	18 2f       	mov	r17, r24
    132e:	09 2f       	mov	r16, r25
    1330:	eb 01       	movw	r28, r22
    1332:	8b 81       	ldd	r24, Y+3	; 0x03
    1334:	81 fd       	sbrc	r24, 1
    1336:	03 c0       	rjmp	.+6      	; 0x133e <fputc+0x1a>
    1338:	8f ef       	ldi	r24, 0xFF	; 255
    133a:	9f ef       	ldi	r25, 0xFF	; 255
    133c:	20 c0       	rjmp	.+64     	; 0x137e <fputc+0x5a>
    133e:	82 ff       	sbrs	r24, 2
    1340:	10 c0       	rjmp	.+32     	; 0x1362 <fputc+0x3e>
    1342:	4e 81       	ldd	r20, Y+6	; 0x06
    1344:	5f 81       	ldd	r21, Y+7	; 0x07
    1346:	2c 81       	ldd	r18, Y+4	; 0x04
    1348:	3d 81       	ldd	r19, Y+5	; 0x05
    134a:	42 17       	cp	r20, r18
    134c:	53 07       	cpc	r21, r19
    134e:	7c f4       	brge	.+30     	; 0x136e <fputc+0x4a>
    1350:	e8 81       	ld	r30, Y
    1352:	f9 81       	ldd	r31, Y+1	; 0x01
    1354:	9f 01       	movw	r18, r30
    1356:	2f 5f       	subi	r18, 0xFF	; 255
    1358:	3f 4f       	sbci	r19, 0xFF	; 255
    135a:	39 83       	std	Y+1, r19	; 0x01
    135c:	28 83       	st	Y, r18
    135e:	10 83       	st	Z, r17
    1360:	06 c0       	rjmp	.+12     	; 0x136e <fputc+0x4a>
    1362:	e8 85       	ldd	r30, Y+8	; 0x08
    1364:	f9 85       	ldd	r31, Y+9	; 0x09
    1366:	81 2f       	mov	r24, r17
    1368:	19 95       	eicall
    136a:	89 2b       	or	r24, r25
    136c:	29 f7       	brne	.-54     	; 0x1338 <fputc+0x14>
    136e:	2e 81       	ldd	r18, Y+6	; 0x06
    1370:	3f 81       	ldd	r19, Y+7	; 0x07
    1372:	2f 5f       	subi	r18, 0xFF	; 255
    1374:	3f 4f       	sbci	r19, 0xFF	; 255
    1376:	3f 83       	std	Y+7, r19	; 0x07
    1378:	2e 83       	std	Y+6, r18	; 0x06
    137a:	81 2f       	mov	r24, r17
    137c:	90 2f       	mov	r25, r16
    137e:	df 91       	pop	r29
    1380:	cf 91       	pop	r28
    1382:	1f 91       	pop	r17
    1384:	0f 91       	pop	r16
    1386:	08 95       	ret

00001388 <__ultoa_invert>:
    1388:	fa 01       	movw	r30, r20
    138a:	aa 27       	eor	r26, r26
    138c:	28 30       	cpi	r18, 0x08	; 8
    138e:	51 f1       	breq	.+84     	; 0x13e4 <__ultoa_invert+0x5c>
    1390:	20 31       	cpi	r18, 0x10	; 16
    1392:	81 f1       	breq	.+96     	; 0x13f4 <__ultoa_invert+0x6c>
    1394:	e8 94       	clt
    1396:	6f 93       	push	r22
    1398:	6e 7f       	andi	r22, 0xFE	; 254
    139a:	6e 5f       	subi	r22, 0xFE	; 254
    139c:	7f 4f       	sbci	r23, 0xFF	; 255
    139e:	8f 4f       	sbci	r24, 0xFF	; 255
    13a0:	9f 4f       	sbci	r25, 0xFF	; 255
    13a2:	af 4f       	sbci	r26, 0xFF	; 255
    13a4:	b1 e0       	ldi	r27, 0x01	; 1
    13a6:	3e d0       	rcall	.+124    	; 0x1424 <__ultoa_invert+0x9c>
    13a8:	b4 e0       	ldi	r27, 0x04	; 4
    13aa:	3c d0       	rcall	.+120    	; 0x1424 <__ultoa_invert+0x9c>
    13ac:	67 0f       	add	r22, r23
    13ae:	78 1f       	adc	r23, r24
    13b0:	89 1f       	adc	r24, r25
    13b2:	9a 1f       	adc	r25, r26
    13b4:	a1 1d       	adc	r26, r1
    13b6:	68 0f       	add	r22, r24
    13b8:	79 1f       	adc	r23, r25
    13ba:	8a 1f       	adc	r24, r26
    13bc:	91 1d       	adc	r25, r1
    13be:	a1 1d       	adc	r26, r1
    13c0:	6a 0f       	add	r22, r26
    13c2:	71 1d       	adc	r23, r1
    13c4:	81 1d       	adc	r24, r1
    13c6:	91 1d       	adc	r25, r1
    13c8:	a1 1d       	adc	r26, r1
    13ca:	20 d0       	rcall	.+64     	; 0x140c <__ultoa_invert+0x84>
    13cc:	09 f4       	brne	.+2      	; 0x13d0 <__ultoa_invert+0x48>
    13ce:	68 94       	set
    13d0:	3f 91       	pop	r19
    13d2:	2a e0       	ldi	r18, 0x0A	; 10
    13d4:	26 9f       	mul	r18, r22
    13d6:	11 24       	eor	r1, r1
    13d8:	30 19       	sub	r19, r0
    13da:	30 5d       	subi	r19, 0xD0	; 208
    13dc:	31 93       	st	Z+, r19
    13de:	de f6       	brtc	.-74     	; 0x1396 <__ultoa_invert+0xe>
    13e0:	cf 01       	movw	r24, r30
    13e2:	08 95       	ret
    13e4:	46 2f       	mov	r20, r22
    13e6:	47 70       	andi	r20, 0x07	; 7
    13e8:	40 5d       	subi	r20, 0xD0	; 208
    13ea:	41 93       	st	Z+, r20
    13ec:	b3 e0       	ldi	r27, 0x03	; 3
    13ee:	0f d0       	rcall	.+30     	; 0x140e <__ultoa_invert+0x86>
    13f0:	c9 f7       	brne	.-14     	; 0x13e4 <__ultoa_invert+0x5c>
    13f2:	f6 cf       	rjmp	.-20     	; 0x13e0 <__ultoa_invert+0x58>
    13f4:	46 2f       	mov	r20, r22
    13f6:	4f 70       	andi	r20, 0x0F	; 15
    13f8:	40 5d       	subi	r20, 0xD0	; 208
    13fa:	4a 33       	cpi	r20, 0x3A	; 58
    13fc:	18 f0       	brcs	.+6      	; 0x1404 <__ultoa_invert+0x7c>
    13fe:	49 5d       	subi	r20, 0xD9	; 217
    1400:	31 fd       	sbrc	r19, 1
    1402:	40 52       	subi	r20, 0x20	; 32
    1404:	41 93       	st	Z+, r20
    1406:	02 d0       	rcall	.+4      	; 0x140c <__ultoa_invert+0x84>
    1408:	a9 f7       	brne	.-22     	; 0x13f4 <__ultoa_invert+0x6c>
    140a:	ea cf       	rjmp	.-44     	; 0x13e0 <__ultoa_invert+0x58>
    140c:	b4 e0       	ldi	r27, 0x04	; 4
    140e:	a6 95       	lsr	r26
    1410:	97 95       	ror	r25
    1412:	87 95       	ror	r24
    1414:	77 95       	ror	r23
    1416:	67 95       	ror	r22
    1418:	ba 95       	dec	r27
    141a:	c9 f7       	brne	.-14     	; 0x140e <__ultoa_invert+0x86>
    141c:	00 97       	sbiw	r24, 0x00	; 0
    141e:	61 05       	cpc	r22, r1
    1420:	71 05       	cpc	r23, r1
    1422:	08 95       	ret
    1424:	9b 01       	movw	r18, r22
    1426:	ac 01       	movw	r20, r24
    1428:	0a 2e       	mov	r0, r26
    142a:	06 94       	lsr	r0
    142c:	57 95       	ror	r21
    142e:	47 95       	ror	r20
    1430:	37 95       	ror	r19
    1432:	27 95       	ror	r18
    1434:	ba 95       	dec	r27
    1436:	c9 f7       	brne	.-14     	; 0x142a <__ultoa_invert+0xa2>
    1438:	62 0f       	add	r22, r18
    143a:	73 1f       	adc	r23, r19
    143c:	84 1f       	adc	r24, r20
    143e:	95 1f       	adc	r25, r21
    1440:	a0 1d       	adc	r26, r0
    1442:	08 95       	ret

00001444 <_exit>:
    1444:	f8 94       	cli

00001446 <__stop_program>:
    1446:	ff cf       	rjmp	.-2      	; 0x1446 <__stop_program>
