#ifndef __HI_SYSCTRL_PD_REG_H__
#define __HI_SYSCTRL_PD_REG_H__ 
#ifndef HI_SET_GET
#define HI_SET_GET(a0,a1,a2,a3,a4) 
#endif
#define HI_SC_TOP_CTRL0_OFFSET (0x400)
#define HI_SC_TOP_CTRL1_OFFSET (0x404)
#define HI_SC_TOP_CTRL2_OFFSET (0x408)
#define HI_SC_TOP_CTRL3_OFFSET (0x40C)
#define HI_SC_TOP_CTRL4_OFFSET (0x410)
#define HI_SC_TOP_CTRL5_OFFSET (0x414)
#define HI_SC_TOP_CTRL6_OFFSET (0x418)
#define HI_SC_TOP_CTRL7_OFFSET (0x41C)
#define HI_SC_TOP_CTRL8_OFFSET (0x420)
#define HI_SC_TOP_CTRL9_OFFSET (0x424)
#define HI_SC_TOP_CTRL10_OFFSET (0x428)
#define HI_SC_TOP_CTRL11_OFFSET (0x42C)
#define HI_SC_TOP_CTRL12_OFFSET (0x430)
#define HI_SC_TOP_CTRL13_OFFSET (0x434)
#define HI_SC_TOP_CTRL14_OFFSET (0x438)
#define HI_SC_TOP_CTRL15_OFFSET (0x43C)
#define HI_SC_TOP_CTRL16_OFFSET (0x440)
#define HI_SC_TOP_CTRL17_OFFSET (0x444)
#define HI_SC_TOP_CTRL18_OFFSET (0x448)
#define HI_SC_TOP_CTRL19_OFFSET (0x44C)
#define HI_SC_TOP_CTRL20_OFFSET (0x450)
#define HI_SC_TOP_CTRL21_OFFSET (0x454)
#define HI_SC_TOP_CTRL22_OFFSET (0x458)
#define HI_SC_TOP_CTRL23_OFFSET (0x45C)
#define HI_SC_TOP_STAT0_OFFSET (0x600)
#define HI_SC_TOP_STAT1_OFFSET (0x604)
#define HI_SC_TOP_STAT2_OFFSET (0x608)
#define HI_SC_TOP_STAT3_OFFSET (0x60C)
#define HI_SC_TOP_STAT4_OFFSET (0x610)
#define HI_SC_TOP_STAT5_OFFSET (0x614)
#define HI_SC_TOP_STAT6_OFFSET (0x618)
#define HI_SC_TOP_STAT7_OFFSET (0x61C)
#define HI_SC_TOP_STAT8_OFFSET (0x620)
#define HI_SC_TOP_STAT9_OFFSET (0x624)
#define HI_SC_TOP_STAT10_OFFSET (0x628)
#define HI_SC_PERI_CTRL0_OFFSET (0x800)
#define HI_SC_PERI_CTRL1_OFFSET (0x804)
#define HI_SC_PERI_CTRL2_OFFSET (0x808)
#define HI_SC_PERI_CTRL3_OFFSET (0x80C)
#define HI_SC_PERI_CTRL4_OFFSET (0x810)
#define HI_SC_PERI_CTRL5_OFFSET (0x814)
#define HI_SC_PERI_CTRL6_OFFSET (0x818)
#define HI_SC_PERI_CTRL7_OFFSET (0x81C)
#define HI_SC_PERI_CTRL8_OFFSET (0x820)
#define HI_SC_PERI_CTRL9_OFFSET (0x824)
#define HI_SC_PERI_CTRL10_OFFSET (0x828)
#define HI_SC_PERI_CTRL11_OFFSET (0x82C)
#define HI_SC_PERI_CTRL12_OFFSET (0x830)
#define HI_SC_PERI_CTRL13_OFFSET (0x834)
#define HI_SC_PERI_CTRL14_OFFSET (0x838)
#define HI_SC_PERI_CTRL15_OFFSET (0x83C)
#define HI_SC_PERI_CTRL16_OFFSET (0x840)
#define HI_SC_PERI_CTRL17_OFFSET (0x844)
#define HI_SC_PERI_CTRL18_OFFSET (0x848)
#define HI_SC_PERI_CTRL19_OFFSET (0x84C)
#define HI_SC_PERI_CTRL20_OFFSET (0x850)
#define HI_SC_PERI_CTRL21_OFFSET (0x854)
#define HI_SC_PERI_CTRL22_OFFSET (0x858)
#define HI_SC_PERI_CTRL23_OFFSET (0x85C)
#define HI_SC_PERI_CTRL24_OFFSET (0x860)
#define HI_SC_PERI_CTRL25_OFFSET (0x864)
#define HI_SC_PERI_CTRL26_OFFSET (0x868)
#define HI_SC_PERI_CTRL27_OFFSET (0x86C)
#define HI_SC_PERI_CTRL28_OFFSET (0x870)
#define HI_SC_PERI_CTRL29_OFFSET (0x874)
#define HI_SC_PERI_CTRL30_OFFSET (0x878)
#define HI_SC_PERI_CTRL31_OFFSET (0x87C)
#define HI_SC_PERI_CTRL32_OFFSET (0x880)
#define HI_SC_PERI_CTRL33_OFFSET (0x884)
#define HI_SC_PERI_CTRL34_OFFSET (0x888)
#define HI_SC_PERI_CTRL35_OFFSET (0x88C)
#define HI_SC_PERI_STAT0_OFFSET (0xA00)
#define HI_SC_PERI_STAT1_OFFSET (0xA04)
#define HI_SC_PERI_STAT2_OFFSET (0xA08)
#define HI_SC_PERI_STAT3_OFFSET (0xA0C)
#define HI_SC_PERI_STAT4_OFFSET (0xA10)
#define HI_SC_PERI_STAT5_OFFSET (0xA14)
#define HI_SC_PERI_STAT6_OFFSET (0xA18)
#define HI_SC_PERI_STAT7_OFFSET (0xA1C)
#define HI_SC_PERI_STAT8_OFFSET (0xA20)
#define HI_SC_PERI_STAT9_OFFSET (0xA24)
#define HI_SC_PERI_STAT10_OFFSET (0xA28)
#define HI_SC_PERI_STAT11_OFFSET (0xA2C)
#define HI_SC_PERI_STAT12_OFFSET (0xA30)
#define HI_SC_PERI_STAT13_OFFSET (0xA34)
#define HI_SC_PERI_STAT14_OFFSET (0xA38)
#define HI_SC_PERI_STAT15_OFFSET (0xA3C)
#define HI_SC_PERI_STAT16_OFFSET (0xA40)
#define HI_SC_PERI_STAT17_OFFSET (0xA44)
#define HI_SC_PERI_STAT18_OFFSET (0xA48)
#define HI_SC_PERI_STAT19_OFFSET (0xA4C)
#define HI_SC_PERI_STAT20_OFFSET (0xA50)
#define HI_SC_PERI_STAT21_OFFSET (0xA54)
#define HI_SC_PERI_STAT22_OFFSET (0xA58)
#define HI_SC_PERI_STAT23_OFFSET (0xA5C)
#define HI_SC_PERI_STAT24_OFFSET (0xA60)
#define HI_SC_PERI_STAT25_OFFSET (0xA64)
#define HI_SC_PERI_STAT26_OFFSET (0xA68)
#define HI_SC_PERI_STAT27_OFFSET (0xA6C)
#define HI_SC_PERI_STAT28_OFFSET (0xA70)
#define HI_SC_PERI_STAT29_OFFSET (0xA74)
#define HI_SC_PERI_STAT30_OFFSET (0xA78)
#define HI_SC_PERI_STAT31_OFFSET (0xA7C)
#define HI_SC_PERI_STAT32_OFFSET (0xA80)
#define HI_SC_PERI_STAT33_OFFSET (0xA84)
#define HI_SC_PERI_STAT34_OFFSET (0xA88)
#define HI_SC_PERI_STAT35_OFFSET (0xA8C)
#define HI_SC_PERI_STAT36_OFFSET (0xA90)
#define HI_SC_PERI_STAT37_OFFSET (0xA94)
#define HI_SC_PERI_STAT38_OFFSET (0xA98)
#define HI_SC_PERI_STAT39_OFFSET (0xA9C)
#define HI_SC_PERI_STAT40_OFFSET (0xAA0)
#define HI_SC_PERI_STAT41_OFFSET (0xAA4)
#define HI_SC_PERI_STAT42_OFFSET (0xAA8)
#define HI_SC_PERI_STAT43_OFFSET (0xAAC)
#define HI_SC_PERI_STAT44_OFFSET (0xAB0)
#define HI_VERSION_ID_OFFSET (0xF00)
#ifndef __ASSEMBLY__
typedef union
{
    struct
    {
        unsigned int reserved : 13;
        unsigned int sw_appa9_boot_addr : 19;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL0_T;
typedef union
{
    struct
    {
        unsigned int reserved : 16;
        unsigned int sw_hifi_boot_addr : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL1_T;
typedef union
{
    struct
    {
        unsigned int appa9_remap_size : 2;
        unsigned int hifi_remap_size : 2;
        unsigned int reserved : 28;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL2_T;
typedef union
{
    struct
    {
        unsigned int reserved_3 : 1;
        unsigned int appa9_cfgnmfi : 1;
        unsigned int appa9_cfgsdisable : 1;
        unsigned int appa9_cp15sdisable : 1;
        unsigned int appa9_pwrctli0 : 2;
        unsigned int appa9_spiden : 1;
        unsigned int appa9_spniden : 1;
        unsigned int appa9_niden : 1;
        unsigned int appa9_dbgen : 1;
        unsigned int appa9_eventi_cfg : 2;
        unsigned int reserved_2 : 2;
        unsigned int appa9_l2_spniden : 1;
        unsigned int reserved_1 : 1;
        unsigned int appa9_l2_waysize : 3;
        unsigned int reserved_0 : 1;
        unsigned int appa9_l2_regfilebase : 12;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL3_T;
typedef union
{
    struct
    {
        unsigned int reserved_9 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 2;
        unsigned int moda9_spiden : 1;
        unsigned int moda9_spniden : 1;
        unsigned int moda9_niden : 1;
        unsigned int moda9_dbgen : 1;
        unsigned int moda9_eventi_cfg : 2;
        unsigned int reserved_4 : 2;
        unsigned int moda9_l2_spniden : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 3;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 12;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL4_T;
typedef union
{
    struct
    {
        unsigned int hifi_ocdhaltonreset : 1;
        unsigned int hifi_runstall : 1;
        unsigned int hifi_statvectorsel : 1;
        unsigned int reserved_3 : 3;
        unsigned int reserved_2 : 3;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 22;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL5_T;
typedef union
{
    struct
    {
        unsigned int lcd_rst_n : 1;
        unsigned int emi_sel : 1;
        unsigned int zsi_en : 1;
        unsigned int sio_master_mode : 1;
        unsigned int reserved_2 : 3;
        unsigned int ssp0_mode : 1;
        unsigned int ssp1_mode : 1;
        unsigned int reserved_1 : 11;
        unsigned int hifi_uart_en : 4;
        unsigned int reserved_0 : 8;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL6_T;
typedef union
{
    struct
    {
        unsigned int gmac_gatedclock_en : 1;
        unsigned int axi_pcie_gatedclock_en : 1;
        unsigned int reserved_3 : 1;
        unsigned int sdcc_gatedclock_en : 1;
        unsigned int reserved_2 : 3;
        unsigned int sdcc_hclk_wkup_en : 1;
        unsigned int sdcc_hclk_soft_en : 1;
        unsigned int reserved_1 : 17;
        unsigned int hifi_cg_en : 1;
        unsigned int reserved_0 : 5;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL7_T;
typedef union
{
    struct
    {
        unsigned int appa9_l2_spram_rtsel : 2;
        unsigned int appa9_l2_spram_wtsel : 2;
        unsigned int reserved : 28;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL8_T;
typedef union
{
    struct
    {
        unsigned int appa9_hs_mem_adjust : 10;
        unsigned int reserved_2 : 6;
        unsigned int appa9_l2_spram_rtsel : 2;
        unsigned int appa9_l2_spram_wtsel : 2;
        unsigned int reserved_1 : 4;
        unsigned int appa9_l2_tpram_rct : 2;
        unsigned int appa9_l2_tpram_wct : 2;
        unsigned int appa9_l2_tpram_kp : 3;
        unsigned int reserved_0 : 1;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL9_T;
typedef union
{
    struct
    {
        unsigned int reserved_9 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 1;
        unsigned int appa9_l2_mem_slp : 1;
        unsigned int appa9_l2_mem_dslp : 1;
        unsigned int appa9_l2_mem_sd : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int hifi_mem_slp : 1;
        unsigned int hifi_mem_dslp : 1;
        unsigned int hifi_mem_sd : 1;
        unsigned int reserved_0 : 17;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL10_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 16;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL11_T;
typedef union
{
    struct
    {
        unsigned int reserved : 8;
        unsigned int intr_merge0_en : 1;
        unsigned int intr_merge0_mode : 1;
        unsigned int intr_merge1_en : 1;
        unsigned int intr_merge1_mode : 1;
        unsigned int intr_merge2_en : 1;
        unsigned int intr_merge2_mode : 1;
        unsigned int intr_merge3_en : 1;
        unsigned int intr_merge3_mode : 1;
        unsigned int intr_merge0_sel : 4;
        unsigned int intr_merge1_sel : 4;
        unsigned int intr_merge2_sel : 4;
        unsigned int intr_merge3_sel : 4;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL12_T;
typedef union
{
    struct
    {
        unsigned int intr_merge0_timer0 : 16;
        unsigned int intr_merge0_timer1 : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL13_T;
typedef union
{
    struct
    {
        unsigned int int2_merge0_timer2 : 16;
        unsigned int intr_merge0_timer3 : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL14_T;
typedef union
{
    struct
    {
        unsigned int sysctrl_intr_appa9 : 2;
        unsigned int sysctrl_intr_mdma9 : 2;
        unsigned int sysctrl_intr_cm3 : 2;
        unsigned int reserved : 26;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL15_T;
typedef union
{
    struct
    {
        unsigned int sysctrl_intr_appa9 : 2;
        unsigned int sysctrl_intr_mdma9 : 2;
        unsigned int sysctrl_intr_cm3 : 2;
        unsigned int reserved : 26;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL16_T;
typedef union
{
    struct
    {
        unsigned int sysctrl_intr_appa9 : 2;
        unsigned int sysctrl_intr_mdma9 : 2;
        unsigned int sysctrl_intr_cm3 : 2;
        unsigned int reserved : 26;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL17_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 16;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL18_T;
typedef union
{
    struct
    {
        unsigned int hifi_nmi : 16;
        unsigned int reserved : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL19_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 5;
        unsigned int cm3_eventi_cfg : 3;
        unsigned int reserved_0 : 24;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL20_T;
typedef union
{
    struct
    {
        unsigned int ddrphy_byp_mode : 1;
        unsigned int reserved_3 : 3;
        unsigned int ddrphy_dbgmux_mode_sel : 5;
        unsigned int reserved_2 : 3;
        unsigned int ddrphy_dbgmux_sel : 4;
        unsigned int ddrphy_ls_dbgmux_sel : 3;
        unsigned int reserved_1 : 1;
        unsigned int ddrphy_hs_dbgmux_sel : 6;
        unsigned int reserved_0 : 6;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL21_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL22_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_TOP_CTRL23_T;
typedef union
{
    struct
    {
        unsigned int appa9_pmupriv : 1;
        unsigned int appa9_pmusecure : 1;
        unsigned int appa9_smpnamp : 1;
        unsigned int appa9_scuevabort : 1;
        unsigned int appa9_pwrctlo0 : 2;
        unsigned int appa9_l2_tagclkouten : 1;
        unsigned int appa9_l2_dataclkouten : 4;
        unsigned int appa9_l2_idle : 1;
        unsigned int appa9_l2_clkstopped : 1;
        unsigned int reserved_10 : 3;
        unsigned int reserved_9 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 2;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 4;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 3;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT0_T;
typedef union
{
    struct
    {
        unsigned int hifi_pwaitmode : 1;
        unsigned int hifi_xocdmode : 1;
        unsigned int reserved_9 : 14;
        unsigned int reserved_8 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 8;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT1_T;
typedef union
{
    struct
    {
        unsigned int reserved_5 : 10;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 10;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 9;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT2_T;
typedef union
{
    struct
    {
        unsigned int reserved_2 : 10;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 21;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT3_T;
typedef union
{
    struct
    {
        unsigned int appa9_parityfail0 : 8;
        unsigned int appa9_parityfailscu : 1;
        unsigned int reserved_3 : 3;
        unsigned int reserved_2 : 8;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 11;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT4_T;
typedef union
{
    struct
    {
        unsigned int appa9_deflags0 : 7;
        unsigned int reserved_2 : 9;
        unsigned int reserved_1 : 7;
        unsigned int reserved_0 : 9;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT5_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 16;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT6_T;
typedef union
{
    struct
    {
        unsigned int ddrphy_dbg_mode_out : 16;
        unsigned int ddrphy_dbgmux_out : 6;
        unsigned int reserved_1 : 2;
        unsigned int ddrphy_ls_dbgmux_out : 2;
        unsigned int ddrphy_hs_dbgmux_out : 2;
        unsigned int reserved_0 : 4;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT7_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT8_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT9_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_TOP_STAT10_T;
typedef union
{
    struct
    {
        unsigned int reserved_12 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_10 : 1;
        unsigned int reserved_9 : 1;
        unsigned int mmc0_sample_tuning_enable : 1;
        unsigned int mmc1_sample_tuning_enable : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 1;
        unsigned int amon_soc_monitor_start : 1;
        unsigned int pmussi0_mst_cnt : 3;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 5;
        unsigned int reserved_2 : 4;
        unsigned int reserved_1 : 4;
        unsigned int reserved_0 : 4;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL0_T;
typedef union
{
    struct
    {
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 30;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL1_T;
typedef union
{
    struct
    {
        unsigned int reserved_17 : 1;
        unsigned int reserved_16 : 1;
        unsigned int reserved_15 : 1;
        unsigned int reserved_14 : 1;
        unsigned int reserved_13 : 1;
        unsigned int hs_uart_gatedclock_en : 1;
        unsigned int uart_gatedclock_en : 1;
        unsigned int reserved_12 : 1;
        unsigned int reserved_11 : 1;
        unsigned int dw_ssi_gatedclock_en : 1;
        unsigned int reserved_10 : 1;
        unsigned int hdlc_soft_gate_clk_en : 1;
        unsigned int reseved : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_8 : 5;
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 2;
        unsigned int reserved_5 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int ios_gatedclock_en : 1;
        unsigned int ipcm_auto_clk_gate_en : 1;
        unsigned int ipcm_soft_gate_clk_en : 1;
        unsigned int hdlc_auto_clk_gate_en : 1;
        unsigned int reserved_0 : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL2_T;
typedef union
{
    struct
    {
        unsigned int gmac_gatedclock_en : 1;
        unsigned int reserved_5 : 6;
        unsigned int reserved_4 : 1;
        unsigned int ddrc_apb_gt_en : 1;
        unsigned int dw_axi_cpu_cg_en : 1;
        unsigned int dw_axi_glb_cg_en : 1;
        unsigned int dw_axi_mst_cg_en : 1;
        unsigned int dw_axi_amon_gatedclock_en : 1;
        unsigned int reserved_3 : 1;
        unsigned int dw_rs_cg_en : 1;
        unsigned int dw_x2x_async_cg_en : 1;
        unsigned int dw_x2x_qsync_cg_en : 1;
        unsigned int dw_x2h_qsync_cg_en : 1;
        unsigned int dw_hmx_cg_en : 1;
        unsigned int dw_x2p_cg_en : 1;
        unsigned int dw_gs_cg_en : 1;
        unsigned int ashb_gatedclock_en : 1;
        unsigned int dw_ahb_mst_gatedclock_en : 1;
        unsigned int reserved_2 : 1;
        unsigned int edmac_autogated_clk_en : 1;
        unsigned int reserved_1 : 6;
        unsigned int reserved_0 : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL3_T;
typedef union
{
    struct
    {
        unsigned int reserved_2 : 1;
        unsigned int test_sys1_sel : 1;
        unsigned int mddrc_csysreq : 1;
        unsigned int reserved_1 : 13;
        unsigned int test_sys0_sel : 4;
        unsigned int reserved_0 : 12;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL4_T;
typedef union
{
    struct
    {
        unsigned int test_sys0_bypass : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL5_T;
typedef union
{
    struct
    {
        unsigned int soc_mem_spram_rtsel : 2;
        unsigned int soc_mem_spram_wtsel : 2;
        unsigned int soc_mem_dpram_rtsel : 2;
        unsigned int soc_mem_dpram_wtsel : 2;
        unsigned int soc_mem_tpram_rct : 2;
        unsigned int soc_mem_tpram_wct : 2;
        unsigned int soc_mem_tpram_kp : 3;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 3;
        unsigned int reserved_2 : 2;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 10;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL6_T;
typedef union
{
    struct
    {
        unsigned int nandc_mem_slp : 1;
        unsigned int nandc_mem_dslp : 1;
        unsigned int nandc_mem_sd : 1;
        unsigned int reserved_7 : 1;
        unsigned int cs_mem_slp : 1;
        unsigned int cs_mem_dslp : 1;
        unsigned int cs_mem_sd : 1;
        unsigned int reserved_6 : 1;
        unsigned int amon_soc_mem_slp : 1;
        unsigned int amon_soc_mem_dslp : 1;
        unsigned int amon_soc_mem_sd : 1;
        unsigned int reserved_5 : 1;
        unsigned int ipf_mem_slp : 1;
        unsigned int ipf_mem_dslp : 1;
        unsigned int ipf_mem_sd : 1;
        unsigned int reserved_4 : 1;
        unsigned int edmac_mem_slp : 1;
        unsigned int edmac_mem_dslp : 1;
        unsigned int edmac_mem_sd : 1;
        unsigned int reserved_3 : 1;
        unsigned int socp_mem_slp : 1;
        unsigned int socp_mem_dslp : 1;
        unsigned int socp_mem_sd : 1;
        unsigned int reserved_2 : 1;
        unsigned int uart_mem_slp : 1;
        unsigned int uart_mem_dslp : 1;
        unsigned int uart_mem_sd : 1;
        unsigned int reserved_1 : 1;
        unsigned int spe_mem_slp : 1;
        unsigned int spe_mem_dslp : 1;
        unsigned int spe_mem_sd : 1;
        unsigned int reserved_0 : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL7_T;
typedef union
{
    struct
    {
        unsigned int emi_mem_slp : 1;
        unsigned int emi_mem_dslp : 1;
        unsigned int emi_mem_sd : 1;
        unsigned int reserved : 29;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL8_T;
typedef union
{
    struct
    {
        unsigned int h2x_dbg_rd_outstd : 4;
        unsigned int h2x_dbg_wr_outstd : 4;
        unsigned int h2x_dbg_port_sel : 4;
        unsigned int reserved : 17;
        unsigned int h2x_dbg_h2x_sel : 1;
        unsigned int h2x_dbg_stat_clr : 1;
        unsigned int h2x_dbg_incr_spen : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL9_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL10_T;
typedef union
{
    struct
    {
        unsigned int cs_event_hwe : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL11_T;
typedef union
{
    struct
    {
        unsigned int cs_spiden : 1;
        unsigned int reserved_4 : 1;
        unsigned int cs_dbgen : 1;
        unsigned int reserved_3 : 1;
        unsigned int cs_tpctl : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 2;
        unsigned int cs_tpmaxdataasize : 5;
        unsigned int cs_nsguaren : 1;
        unsigned int cs_tsmaxwidth : 1;
        unsigned int cs_tsnatural : 1;
        unsigned int cs_etr_lp_cg_en : 1;
        unsigned int reserved_0 : 15;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL12_T;
typedef union
{
    struct
    {
        unsigned int filter_end : 12;
        unsigned int reserved_1 : 4;
        unsigned int filter_start : 12;
        unsigned int reserved_0 : 4;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL13_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 20;
        unsigned int reserved_0 : 12;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL14_T;
typedef union
{
    struct
    {
        unsigned int ebi_normal_mode : 1;
        unsigned int reserved_2 : 3;
        unsigned int ebi_timeoutvalue1 : 10;
        unsigned int reserved_1 : 2;
        unsigned int ebi_timeoutvalue2 : 10;
        unsigned int reserved_0 : 6;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL15_T;
typedef union
{
    struct
    {
        unsigned int reserved_2 : 1;
        unsigned int func_ddr_testmode : 1;
        unsigned int reserved_1 : 6;
        unsigned int reserved_0 : 24;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL16_T;
typedef union
{
    struct
    {
        unsigned int reserved_16 : 1;
        unsigned int reserved_15 : 1;
        unsigned int reserved_14 : 1;
        unsigned int reserved_13 : 1;
        unsigned int reserved_12 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_10 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 16;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL17_T;
typedef union
{
    struct
    {
        unsigned int reserved_3 : 1;
        unsigned int axi_amon_xdcdr_sel : 1;
        unsigned int axi_cpu_xdcdr_sel : 1;
        unsigned int axi_glb_xdcdr_sel : 1;
        unsigned int reserved_2 : 1;
        unsigned int socapb_pslverr_sel : 1;
        unsigned int x2h_hslverr_sel : 1;
        unsigned int mst_err_srst_req : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_0 : 23;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL18_T;
typedef union
{
    struct
    {
        unsigned int reserved_8 : 8;
        unsigned int reserved_7 : 2;
        unsigned int reserved_6 : 2;
        unsigned int reserved_5 : 2;
        unsigned int reserved_4 : 2;
        unsigned int reserved_3 : 4;
        unsigned int reserved_2 : 4;
        unsigned int axi_cpu_priority_m1 : 2;
        unsigned int axi_cpu_priority_m2 : 2;
        unsigned int reserved_1 : 2;
        unsigned int axi_amon_mst_priority_m1 : 1;
        unsigned int reserved_0 : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL19_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 1;
        unsigned int axi_glb_priority_m1 : 3;
        unsigned int axi_glb_priority_m2 : 3;
        unsigned int axi_glb_priority_m3 : 3;
        unsigned int axi_glb_priority_m4 : 3;
        unsigned int axi_glb_priority_m5 : 3;
        unsigned int axi_glb_priority_m6 : 3;
        unsigned int reserved_0 : 3;
        unsigned int axi_mst_cache_cfg_en : 1;
        unsigned int axi_mst_sideband : 5;
        unsigned int axi_mst_cache : 4;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL20_T;
typedef union
{
    struct
    {
        unsigned int axi_mst_priority_m1 : 4;
        unsigned int axi_mst_priority_m2 : 4;
        unsigned int axi_mst_priority_m3 : 4;
        unsigned int axi_mst_priority_m4 : 4;
        unsigned int axi_mst_priority_m5 : 4;
        unsigned int axi_mst_priority_m6 : 4;
        unsigned int axi_mst_priority_m7 : 4;
        unsigned int axi_mst_priority_m8 : 4;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL21_T;
typedef union
{
    struct
    {
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int amon_soc_axislv_active : 1;
        unsigned int reserved_2 : 1;
        unsigned int cs_axislv_active : 1;
        unsigned int reserved_1 : 1;
        unsigned int mdmacp_axislv_active : 1;
        unsigned int appacp_axislv_active : 1;
        unsigned int ddrdata_axislv_active : 1;
        unsigned int axi_mem_axislv_active : 1;
        unsigned int x2h_peri_axislv_active : 1;
        unsigned int bbphy_axislv_active : 1;
        unsigned int x2p_axislv_active : 1;
        unsigned int hifi_axislv_active : 1;
        unsigned int dw_axi_amon_axislv_active : 1;
        unsigned int cpu_slv_active : 1;
        unsigned int reserved_0 : 14;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL22_T;
typedef union
{
    struct
    {
        unsigned int cs_slv_active : 1;
        unsigned int pmussi0_slv_active : 1;
        unsigned int reserved_6 : 1;
        unsigned int usb_otg_slv_active : 1;
        unsigned int reserved_5 : 2;
        unsigned int dwssi0_slv_active : 1;
        unsigned int gpio1_slv_active : 1;
        unsigned int gpio2_slv_active : 1;
        unsigned int gpio3_slv_active : 1;
        unsigned int reserved_4 : 1;
        unsigned int uart1_slv_active : 1;
        unsigned int uart2_slv_active : 1;
        unsigned int uart3_slv_active : 1;
        unsigned int i2c0_slv_active : 1;
        unsigned int i2c1_slv_active : 1;
        unsigned int mddrc_slv_active : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int dwssi1_slv_active : 1;
        unsigned int edam_slv_active : 1;
        unsigned int dt_slv_active : 1;
        unsigned int edmac_ch4_slv_active : 1;
        unsigned int reserved_1 : 1;
        unsigned int pcie0_phy_slv_active : 1;
        unsigned int pcie1_phy_slv_active : 1;
        unsigned int mipi_slv_active : 1;
        unsigned int gmac_slv_active : 1;
        unsigned int bbp_ao_slv_active : 1;
        unsigned int reserved_0 : 1;
        unsigned int pwm0_slv_active : 1;
        unsigned int pwm1_slv_active : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL23_T;
typedef union
{
    struct
    {
        unsigned int uicc : 1;
        unsigned int reserved_9 : 2;
        unsigned int emi_reg : 1;
        unsigned int emi_mem : 1;
        unsigned int nandc_reg : 1;
        unsigned int ipcm : 1;
        unsigned int sio : 1;
        unsigned int hs_uart : 1;
        unsigned int socp : 1;
        unsigned int reserved_8 : 1;
        unsigned int cipher : 1;
        unsigned int ipf : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_2 : 1;
        unsigned int cicom0 : 1;
        unsigned int cicom1 : 1;
        unsigned int hdlc : 1;
        unsigned int usb3 : 1;
        unsigned int nandc_mem : 1;
        unsigned int vic2 : 1;
        unsigned int vic1 : 1;
        unsigned int cm3 : 1;
        unsigned int reserved_1 : 1;
        unsigned int vic3 : 1;
        unsigned int upacc : 1;
        unsigned int reserved_0 : 1;
        unsigned int tcssi1 : 1;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL24_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL25_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL26_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL27_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL28_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL29_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL30_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL31_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL32_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL33_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL34_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_CTRL35_T;
typedef union
{
    struct
    {
        unsigned int dw_axi_mst_dlock_wr : 1;
        unsigned int dw_axi_mst_dlock_slv : 1;
        unsigned int reserved_3 : 2;
        unsigned int dw_axi_mst_dlock_mst : 4;
        unsigned int dw_axi_cpu_dlock_wr : 1;
        unsigned int dw_axi_cpu_dlock_slv : 1;
        unsigned int dw_axi_cpu_dlock_mst : 1;
        unsigned int reserved_2 : 1;
        unsigned int axi_amon_dlock_wr : 1;
        unsigned int axi_amon_dlock_slv : 3;
        unsigned int axi_amon_dlock_mst : 3;
        unsigned int reserved_1 : 1;
        unsigned int dw_axi_glb_dlock_wr : 1;
        unsigned int dw_axi_glb_dlock_slv : 4;
        unsigned int dw_axi_glb_dlock_mst : 3;
        unsigned int reserved_0 : 4;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT0_T;
typedef union
{
    struct
    {
        unsigned int dw_axi_glb_dlock_id : 8;
        unsigned int dw_axi_amon_dlock_id : 12;
        unsigned int dw_axi_cpu_dlock_id : 8;
        unsigned int dw_axi_mst_dlock_id : 4;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT1_T;
typedef union
{
    struct
    {
        unsigned int socp_idle : 1;
        unsigned int ipf_idle : 1;
        unsigned int cicom0_clk_state : 1;
        unsigned int cicom1_clk_state : 1;
        unsigned int hdlc_clk_state : 1;
        unsigned int psam_idle : 1;
        unsigned int reserved : 26;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT2_T;
typedef union
{
    struct
    {
        unsigned int bbphy_slv_active : 4;
        unsigned int amon_slv_active : 3;
        unsigned int reserved_1 : 1;
        unsigned int glb_slv_active : 9;
        unsigned int cpu_slv_active : 1;
        unsigned int reserved_0 : 14;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT3_T;
typedef union
{
    struct
    {
        unsigned int socapb_pslv_active : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT4_T;
typedef union
{
    struct
    {
        unsigned int x2h_peri_slv_active : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT5_T;
typedef union
{
    struct
    {
        unsigned int reserved_1 : 8;
        unsigned int axi_amon_mst_err : 1;
        unsigned int reserved_0 : 5;
        unsigned int cpu_mst_err : 4;
        unsigned int glb_mst_err : 14;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT6_T;
typedef union
{
    struct
    {
        unsigned int sysapb_psel_err : 1;
        unsigned int socapb_psel_err : 1;
        unsigned int x2h_peri_mst_err : 1;
        unsigned int reserved : 29;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT7_T;
typedef union
{
    struct
    {
        unsigned int x2h_peri_addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT8_T;
typedef union
{
    struct
    {
        unsigned int reserved : 12;
        unsigned int addr_err : 20;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT9_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT10_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT11_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT12_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT13_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT14_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT15_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT16_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT17_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT18_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT19_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT20_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT21_T;
typedef union
{
    struct
    {
        unsigned int glb_m7_waddr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT22_T;
typedef union
{
    struct
    {
        unsigned int glb_m7_raddr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT23_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT24_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT25_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT26_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT27_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT28_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT29_T;
typedef union
{
    struct
    {
        unsigned int mddrc_cactive : 1;
        unsigned int mddrc_csysack : 1;
        unsigned int reserved : 30;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT30_T;
typedef union
{
    struct
    {
        unsigned int func_mbist_fail : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT31_T;
typedef union
{
    struct
    {
        unsigned int func_mbist_done : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT32_T;
typedef union
{
    struct
    {
        unsigned int func_mbist_done : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT33_T;
typedef union
{
    struct
    {
        unsigned int func_mbist_done_2 : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT34_T;
typedef union
{
    struct
    {
        unsigned int func_mbist_done_3 : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT35_T;
typedef union
{
    struct
    {
        unsigned int func_mbist_done_4 : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT36_T;
typedef union
{
    struct
    {
        unsigned int func_mbist_done_5 : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT37_T;
typedef union
{
    struct
    {
        unsigned int func_mbist_done_6 : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT38_T;
typedef union
{
    struct
    {
        unsigned int func_mbist_done_7 : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT39_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT40_T;
typedef union
{
    struct
    {
        unsigned int addr_err : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT41_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT42_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT43_T;
typedef union
{
    struct
    {
        unsigned int reserved : 32;
    } bits;
    unsigned int u32;
}HI_SC_PERI_STAT44_T;
typedef union
{
    struct
    {
        unsigned int version_id : 32;
    } bits;
    unsigned int u32;
}HI_VERSION_ID_T;
HI_SET_GET(hi_sc_top_ctrl0_reserved,reserved,HI_SC_TOP_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL0_OFFSET)
HI_SET_GET(hi_sc_top_ctrl0_sw_appa9_boot_addr,sw_appa9_boot_addr,HI_SC_TOP_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL0_OFFSET)
HI_SET_GET(hi_sc_top_ctrl1_reserved,reserved,HI_SC_TOP_CTRL1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL1_OFFSET)
HI_SET_GET(hi_sc_top_ctrl1_sw_hifi_boot_addr,sw_hifi_boot_addr,HI_SC_TOP_CTRL1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL1_OFFSET)
HI_SET_GET(hi_sc_top_ctrl2_appa9_remap_size,appa9_remap_size,HI_SC_TOP_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL2_OFFSET)
HI_SET_GET(hi_sc_top_ctrl2_hifi_remap_size,hifi_remap_size,HI_SC_TOP_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL2_OFFSET)
HI_SET_GET(hi_sc_top_ctrl2_reserved,reserved,HI_SC_TOP_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL2_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_reserved_3,reserved_3,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_appa9_cfgnmfi,appa9_cfgnmfi,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_appa9_cfgsdisable,appa9_cfgsdisable,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_appa9_cp15sdisable,appa9_cp15sdisable,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_appa9_pwrctli0,appa9_pwrctli0,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_appa9_spiden,appa9_spiden,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_appa9_spniden,appa9_spniden,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_appa9_niden,appa9_niden,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_appa9_dbgen,appa9_dbgen,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_appa9_eventi_cfg,appa9_eventi_cfg,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_reserved_2,reserved_2,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_appa9_l2_spniden,appa9_l2_spniden,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_reserved_1,reserved_1,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_appa9_l2_waysize,appa9_l2_waysize,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_reserved_0,reserved_0,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl3_appa9_l2_regfilebase,appa9_l2_regfilebase,HI_SC_TOP_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL3_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_9,reserved_9,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_8,reserved_8,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_7,reserved_7,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_6,reserved_6,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_5,reserved_5,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_moda9_spiden,moda9_spiden,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_moda9_spniden,moda9_spniden,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_moda9_niden,moda9_niden,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_moda9_dbgen,moda9_dbgen,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_moda9_eventi_cfg,moda9_eventi_cfg,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_4,reserved_4,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_moda9_l2_spniden,moda9_l2_spniden,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_3,reserved_3,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_2,reserved_2,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_1,reserved_1,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl4_reserved_0,reserved_0,HI_SC_TOP_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL4_OFFSET)
HI_SET_GET(hi_sc_top_ctrl5_hifi_ocdhaltonreset,hifi_ocdhaltonreset,HI_SC_TOP_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL5_OFFSET)
HI_SET_GET(hi_sc_top_ctrl5_hifi_runstall,hifi_runstall,HI_SC_TOP_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL5_OFFSET)
HI_SET_GET(hi_sc_top_ctrl5_hifi_statvectorsel,hifi_statvectorsel,HI_SC_TOP_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL5_OFFSET)
HI_SET_GET(hi_sc_top_ctrl5_reserved_3,reserved_3,HI_SC_TOP_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL5_OFFSET)
HI_SET_GET(hi_sc_top_ctrl5_reserved_2,reserved_2,HI_SC_TOP_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL5_OFFSET)
HI_SET_GET(hi_sc_top_ctrl5_reserved_1,reserved_1,HI_SC_TOP_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL5_OFFSET)
HI_SET_GET(hi_sc_top_ctrl5_reserved_0,reserved_0,HI_SC_TOP_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL5_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_lcd_rst_n,lcd_rst_n,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_emi_sel,emi_sel,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_zsi_en,zsi_en,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_sio_master_mode,sio_master_mode,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_reserved_2,reserved_2,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_ssp0_mode,ssp0_mode,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_ssp1_mode,ssp1_mode,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_reserved_1,reserved_1,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_hifi_uart_en,hifi_uart_en,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl6_reserved_0,reserved_0,HI_SC_TOP_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL6_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_gmac_gatedclock_en,gmac_gatedclock_en,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_axi_pcie_gatedclock_en,axi_pcie_gatedclock_en,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_reserved_3,reserved_3,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_sdcc_gatedclock_en,sdcc_gatedclock_en,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_reserved_2,reserved_2,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_sdcc_hclk_wkup_en,sdcc_hclk_wkup_en,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_sdcc_hclk_soft_en,sdcc_hclk_soft_en,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_reserved_1,reserved_1,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_hifi_cg_en,hifi_cg_en,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl7_reserved_0,reserved_0,HI_SC_TOP_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL7_OFFSET)
HI_SET_GET(hi_sc_top_ctrl8_appa9_l2_spram_rtsel,appa9_l2_spram_rtsel,HI_SC_TOP_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL8_OFFSET)
HI_SET_GET(hi_sc_top_ctrl8_appa9_l2_spram_wtsel,appa9_l2_spram_wtsel,HI_SC_TOP_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL8_OFFSET)
HI_SET_GET(hi_sc_top_ctrl8_reserved,reserved,HI_SC_TOP_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL8_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_appa9_hs_mem_adjust,appa9_hs_mem_adjust,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_reserved_2,reserved_2,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_appa9_l2_spram_rtsel,appa9_l2_spram_rtsel,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_appa9_l2_spram_wtsel,appa9_l2_spram_wtsel,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_reserved_1,reserved_1,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_appa9_l2_tpram_rct,appa9_l2_tpram_rct,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_appa9_l2_tpram_wct,appa9_l2_tpram_wct,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_appa9_l2_tpram_kp,appa9_l2_tpram_kp,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl9_reserved_0,reserved_0,HI_SC_TOP_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL9_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_reserved_9,reserved_9,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_reserved_8,reserved_8,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_reserved_7,reserved_7,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_reserved_6,reserved_6,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_appa9_l2_mem_slp,appa9_l2_mem_slp,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_appa9_l2_mem_dslp,appa9_l2_mem_dslp,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_appa9_l2_mem_sd,appa9_l2_mem_sd,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_reserved_5,reserved_5,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_reserved_4,reserved_4,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_reserved_3,reserved_3,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_reserved_2,reserved_2,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_reserved_1,reserved_1,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_hifi_mem_slp,hifi_mem_slp,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_hifi_mem_dslp,hifi_mem_dslp,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_hifi_mem_sd,hifi_mem_sd,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl10_reserved_0,reserved_0,HI_SC_TOP_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL10_OFFSET)
HI_SET_GET(hi_sc_top_ctrl11_reserved_1,reserved_1,HI_SC_TOP_CTRL11_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL11_OFFSET)
HI_SET_GET(hi_sc_top_ctrl11_reserved_0,reserved_0,HI_SC_TOP_CTRL11_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL11_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_reserved,reserved,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge0_en,intr_merge0_en,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge0_mode,intr_merge0_mode,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge1_en,intr_merge1_en,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge1_mode,intr_merge1_mode,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge2_en,intr_merge2_en,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge2_mode,intr_merge2_mode,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge3_en,intr_merge3_en,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge3_mode,intr_merge3_mode,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge0_sel,intr_merge0_sel,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge1_sel,intr_merge1_sel,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge2_sel,intr_merge2_sel,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl12_intr_merge3_sel,intr_merge3_sel,HI_SC_TOP_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL12_OFFSET)
HI_SET_GET(hi_sc_top_ctrl13_intr_merge0_timer0,intr_merge0_timer0,HI_SC_TOP_CTRL13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL13_OFFSET)
HI_SET_GET(hi_sc_top_ctrl13_intr_merge0_timer1,intr_merge0_timer1,HI_SC_TOP_CTRL13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL13_OFFSET)
HI_SET_GET(hi_sc_top_ctrl14_int2_merge0_timer2,int2_merge0_timer2,HI_SC_TOP_CTRL14_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL14_OFFSET)
HI_SET_GET(hi_sc_top_ctrl14_intr_merge0_timer3,intr_merge0_timer3,HI_SC_TOP_CTRL14_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL14_OFFSET)
HI_SET_GET(hi_sc_top_ctrl15_sysctrl_intr_appa9,sysctrl_intr_appa9,HI_SC_TOP_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL15_OFFSET)
HI_SET_GET(hi_sc_top_ctrl15_sysctrl_intr_mdma9,sysctrl_intr_mdma9,HI_SC_TOP_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL15_OFFSET)
HI_SET_GET(hi_sc_top_ctrl15_sysctrl_intr_cm3,sysctrl_intr_cm3,HI_SC_TOP_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL15_OFFSET)
HI_SET_GET(hi_sc_top_ctrl15_reserved,reserved,HI_SC_TOP_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL15_OFFSET)
HI_SET_GET(hi_sc_top_ctrl16_sysctrl_intr_appa9,sysctrl_intr_appa9,HI_SC_TOP_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL16_OFFSET)
HI_SET_GET(hi_sc_top_ctrl16_sysctrl_intr_mdma9,sysctrl_intr_mdma9,HI_SC_TOP_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL16_OFFSET)
HI_SET_GET(hi_sc_top_ctrl16_sysctrl_intr_cm3,sysctrl_intr_cm3,HI_SC_TOP_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL16_OFFSET)
HI_SET_GET(hi_sc_top_ctrl16_reserved,reserved,HI_SC_TOP_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL16_OFFSET)
HI_SET_GET(hi_sc_top_ctrl17_sysctrl_intr_appa9,sysctrl_intr_appa9,HI_SC_TOP_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL17_OFFSET)
HI_SET_GET(hi_sc_top_ctrl17_sysctrl_intr_mdma9,sysctrl_intr_mdma9,HI_SC_TOP_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL17_OFFSET)
HI_SET_GET(hi_sc_top_ctrl17_sysctrl_intr_cm3,sysctrl_intr_cm3,HI_SC_TOP_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL17_OFFSET)
HI_SET_GET(hi_sc_top_ctrl17_reserved,reserved,HI_SC_TOP_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL17_OFFSET)
HI_SET_GET(hi_sc_top_ctrl18_reserved_1,reserved_1,HI_SC_TOP_CTRL18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL18_OFFSET)
HI_SET_GET(hi_sc_top_ctrl18_reserved_0,reserved_0,HI_SC_TOP_CTRL18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL18_OFFSET)
HI_SET_GET(hi_sc_top_ctrl19_hifi_nmi,hifi_nmi,HI_SC_TOP_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL19_OFFSET)
HI_SET_GET(hi_sc_top_ctrl19_reserved,reserved,HI_SC_TOP_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL19_OFFSET)
HI_SET_GET(hi_sc_top_ctrl20_reserved_1,reserved_1,HI_SC_TOP_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL20_OFFSET)
HI_SET_GET(hi_sc_top_ctrl20_cm3_eventi_cfg,cm3_eventi_cfg,HI_SC_TOP_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL20_OFFSET)
HI_SET_GET(hi_sc_top_ctrl20_reserved_0,reserved_0,HI_SC_TOP_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL20_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_ddrphy_byp_mode,ddrphy_byp_mode,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_reserved_3,reserved_3,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_ddrphy_dbgmux_mode_sel,ddrphy_dbgmux_mode_sel,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_reserved_2,reserved_2,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_ddrphy_dbgmux_sel,ddrphy_dbgmux_sel,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_ddrphy_ls_dbgmux_sel,ddrphy_ls_dbgmux_sel,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_reserved_1,reserved_1,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_ddrphy_hs_dbgmux_sel,ddrphy_hs_dbgmux_sel,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl21_reserved_0,reserved_0,HI_SC_TOP_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL21_OFFSET)
HI_SET_GET(hi_sc_top_ctrl22_reserved,reserved,HI_SC_TOP_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL22_OFFSET)
HI_SET_GET(hi_sc_top_ctrl23_reserved,reserved,HI_SC_TOP_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_CTRL23_OFFSET)
HI_SET_GET(hi_sc_top_stat0_appa9_pmupriv,appa9_pmupriv,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_appa9_pmusecure,appa9_pmusecure,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_appa9_smpnamp,appa9_smpnamp,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_appa9_scuevabort,appa9_scuevabort,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_appa9_pwrctlo0,appa9_pwrctlo0,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_appa9_l2_tagclkouten,appa9_l2_tagclkouten,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_appa9_l2_dataclkouten,appa9_l2_dataclkouten,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_appa9_l2_idle,appa9_l2_idle,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_appa9_l2_clkstopped,appa9_l2_clkstopped,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_reserved_10,reserved_10,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_reserved_9,reserved_9,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_reserved_8,reserved_8,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_reserved_7,reserved_7,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_reserved_6,reserved_6,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_reserved_5,reserved_5,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_reserved_4,reserved_4,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_reserved_3,reserved_3,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_reserved_2,reserved_2,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_reserved_1,reserved_1,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat0_reserved_0,reserved_0,HI_SC_TOP_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT0_OFFSET)
HI_SET_GET(hi_sc_top_stat1_hifi_pwaitmode,hifi_pwaitmode,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_hifi_xocdmode,hifi_xocdmode,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_9,reserved_9,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_8,reserved_8,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_7,reserved_7,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_6,reserved_6,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_5,reserved_5,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_4,reserved_4,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_3,reserved_3,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_2,reserved_2,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_1,reserved_1,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat1_reserved_0,reserved_0,HI_SC_TOP_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT1_OFFSET)
HI_SET_GET(hi_sc_top_stat2_reserved_5,reserved_5,HI_SC_TOP_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT2_OFFSET)
HI_SET_GET(hi_sc_top_stat2_reserved_4,reserved_4,HI_SC_TOP_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT2_OFFSET)
HI_SET_GET(hi_sc_top_stat2_reserved_3,reserved_3,HI_SC_TOP_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT2_OFFSET)
HI_SET_GET(hi_sc_top_stat2_reserved_2,reserved_2,HI_SC_TOP_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT2_OFFSET)
HI_SET_GET(hi_sc_top_stat2_reserved_1,reserved_1,HI_SC_TOP_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT2_OFFSET)
HI_SET_GET(hi_sc_top_stat2_reserved_0,reserved_0,HI_SC_TOP_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT2_OFFSET)
HI_SET_GET(hi_sc_top_stat3_reserved_2,reserved_2,HI_SC_TOP_STAT3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT3_OFFSET)
HI_SET_GET(hi_sc_top_stat3_reserved_1,reserved_1,HI_SC_TOP_STAT3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT3_OFFSET)
HI_SET_GET(hi_sc_top_stat3_reserved_0,reserved_0,HI_SC_TOP_STAT3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT3_OFFSET)
HI_SET_GET(hi_sc_top_stat4_appa9_parityfail0,appa9_parityfail0,HI_SC_TOP_STAT4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT4_OFFSET)
HI_SET_GET(hi_sc_top_stat4_appa9_parityfailscu,appa9_parityfailscu,HI_SC_TOP_STAT4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT4_OFFSET)
HI_SET_GET(hi_sc_top_stat4_reserved_3,reserved_3,HI_SC_TOP_STAT4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT4_OFFSET)
HI_SET_GET(hi_sc_top_stat4_reserved_2,reserved_2,HI_SC_TOP_STAT4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT4_OFFSET)
HI_SET_GET(hi_sc_top_stat4_reserved_1,reserved_1,HI_SC_TOP_STAT4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT4_OFFSET)
HI_SET_GET(hi_sc_top_stat4_reserved_0,reserved_0,HI_SC_TOP_STAT4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT4_OFFSET)
HI_SET_GET(hi_sc_top_stat5_appa9_deflags0,appa9_deflags0,HI_SC_TOP_STAT5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT5_OFFSET)
HI_SET_GET(hi_sc_top_stat5_reserved_2,reserved_2,HI_SC_TOP_STAT5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT5_OFFSET)
HI_SET_GET(hi_sc_top_stat5_reserved_1,reserved_1,HI_SC_TOP_STAT5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT5_OFFSET)
HI_SET_GET(hi_sc_top_stat5_reserved_0,reserved_0,HI_SC_TOP_STAT5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT5_OFFSET)
HI_SET_GET(hi_sc_top_stat6_reserved_1,reserved_1,HI_SC_TOP_STAT6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT6_OFFSET)
HI_SET_GET(hi_sc_top_stat6_reserved_0,reserved_0,HI_SC_TOP_STAT6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT6_OFFSET)
HI_SET_GET(hi_sc_top_stat7_ddrphy_dbg_mode_out,ddrphy_dbg_mode_out,HI_SC_TOP_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT7_OFFSET)
HI_SET_GET(hi_sc_top_stat7_ddrphy_dbgmux_out,ddrphy_dbgmux_out,HI_SC_TOP_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT7_OFFSET)
HI_SET_GET(hi_sc_top_stat7_reserved_1,reserved_1,HI_SC_TOP_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT7_OFFSET)
HI_SET_GET(hi_sc_top_stat7_ddrphy_ls_dbgmux_out,ddrphy_ls_dbgmux_out,HI_SC_TOP_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT7_OFFSET)
HI_SET_GET(hi_sc_top_stat7_ddrphy_hs_dbgmux_out,ddrphy_hs_dbgmux_out,HI_SC_TOP_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT7_OFFSET)
HI_SET_GET(hi_sc_top_stat7_reserved_0,reserved_0,HI_SC_TOP_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT7_OFFSET)
HI_SET_GET(hi_sc_top_stat8_reserved,reserved,HI_SC_TOP_STAT8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT8_OFFSET)
HI_SET_GET(hi_sc_top_stat9_reserved,reserved,HI_SC_TOP_STAT9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT9_OFFSET)
HI_SET_GET(hi_sc_top_stat10_reserved,reserved,HI_SC_TOP_STAT10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_TOP_STAT10_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_12,reserved_12,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_11,reserved_11,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_10,reserved_10,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_9,reserved_9,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_mmc0_sample_tuning_enable,mmc0_sample_tuning_enable,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_mmc1_sample_tuning_enable,mmc1_sample_tuning_enable,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_8,reserved_8,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_7,reserved_7,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_6,reserved_6,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_5,reserved_5,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_amon_soc_monitor_start,amon_soc_monitor_start,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_pmussi0_mst_cnt,pmussi0_mst_cnt,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_4,reserved_4,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_3,reserved_3,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_2,reserved_2,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_1,reserved_1,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl0_reserved_0,reserved_0,HI_SC_PERI_CTRL0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL0_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl1_reserved_2,reserved_2,HI_SC_PERI_CTRL1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL1_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl1_reserved_1,reserved_1,HI_SC_PERI_CTRL1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL1_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl1_reserved_0,reserved_0,HI_SC_PERI_CTRL1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL1_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_17,reserved_17,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_16,reserved_16,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_15,reserved_15,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_14,reserved_14,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_13,reserved_13,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_hs_uart_gatedclock_en,hs_uart_gatedclock_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_uart_gatedclock_en,uart_gatedclock_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_12,reserved_12,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_11,reserved_11,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_dw_ssi_gatedclock_en,dw_ssi_gatedclock_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_10,reserved_10,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_hdlc_soft_gate_clk_en,hdlc_soft_gate_clk_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reseved,reseved,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_9,reserved_9,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_8,reserved_8,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_7,reserved_7,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_6,reserved_6,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_5,reserved_5,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_4,reserved_4,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_3,reserved_3,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_2,reserved_2,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_1,reserved_1,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_ios_gatedclock_en,ios_gatedclock_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_ipcm_auto_clk_gate_en,ipcm_auto_clk_gate_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_ipcm_soft_gate_clk_en,ipcm_soft_gate_clk_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_hdlc_auto_clk_gate_en,hdlc_auto_clk_gate_en,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl2_reserved_0,reserved_0,HI_SC_PERI_CTRL2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL2_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_gmac_gatedclock_en,gmac_gatedclock_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_reserved_5,reserved_5,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_reserved_4,reserved_4,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_ddrc_apb_gt_en,ddrc_apb_gt_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_axi_cpu_cg_en,dw_axi_cpu_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_axi_glb_cg_en,dw_axi_glb_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_axi_mst_cg_en,dw_axi_mst_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_axi_amon_gatedclock_en,dw_axi_amon_gatedclock_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_reserved_3,reserved_3,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_rs_cg_en,dw_rs_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_x2x_async_cg_en,dw_x2x_async_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_x2x_qsync_cg_en,dw_x2x_qsync_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_x2h_qsync_cg_en,dw_x2h_qsync_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_hmx_cg_en,dw_hmx_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_x2p_cg_en,dw_x2p_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_gs_cg_en,dw_gs_cg_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_ashb_gatedclock_en,ashb_gatedclock_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_dw_ahb_mst_gatedclock_en,dw_ahb_mst_gatedclock_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_reserved_2,reserved_2,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_edmac_autogated_clk_en,edmac_autogated_clk_en,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_reserved_1,reserved_1,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl3_reserved_0,reserved_0,HI_SC_PERI_CTRL3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL3_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl4_reserved_2,reserved_2,HI_SC_PERI_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL4_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl4_test_sys1_sel,test_sys1_sel,HI_SC_PERI_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL4_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl4_mddrc_csysreq,mddrc_csysreq,HI_SC_PERI_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL4_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl4_reserved_1,reserved_1,HI_SC_PERI_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL4_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl4_test_sys0_sel,test_sys0_sel,HI_SC_PERI_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL4_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl4_reserved_0,reserved_0,HI_SC_PERI_CTRL4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL4_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl5_test_sys0_bypass,test_sys0_bypass,HI_SC_PERI_CTRL5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL5_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_soc_mem_spram_rtsel,soc_mem_spram_rtsel,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_soc_mem_spram_wtsel,soc_mem_spram_wtsel,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_soc_mem_dpram_rtsel,soc_mem_dpram_rtsel,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_soc_mem_dpram_wtsel,soc_mem_dpram_wtsel,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_soc_mem_tpram_rct,soc_mem_tpram_rct,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_soc_mem_tpram_wct,soc_mem_tpram_wct,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_soc_mem_tpram_kp,soc_mem_tpram_kp,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_reserved_4,reserved_4,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_reserved_3,reserved_3,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_reserved_2,reserved_2,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_reserved_1,reserved_1,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl6_reserved_0,reserved_0,HI_SC_PERI_CTRL6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL6_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_nandc_mem_slp,nandc_mem_slp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_nandc_mem_dslp,nandc_mem_dslp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_nandc_mem_sd,nandc_mem_sd,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_7,reserved_7,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_cs_mem_slp,cs_mem_slp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_cs_mem_dslp,cs_mem_dslp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_cs_mem_sd,cs_mem_sd,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_6,reserved_6,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_amon_soc_mem_slp,amon_soc_mem_slp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_amon_soc_mem_dslp,amon_soc_mem_dslp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_amon_soc_mem_sd,amon_soc_mem_sd,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_5,reserved_5,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_ipf_mem_slp,ipf_mem_slp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_ipf_mem_dslp,ipf_mem_dslp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_ipf_mem_sd,ipf_mem_sd,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_4,reserved_4,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_edmac_mem_slp,edmac_mem_slp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_edmac_mem_dslp,edmac_mem_dslp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_edmac_mem_sd,edmac_mem_sd,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_3,reserved_3,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_socp_mem_slp,socp_mem_slp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_socp_mem_dslp,socp_mem_dslp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_socp_mem_sd,socp_mem_sd,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_2,reserved_2,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_uart_mem_slp,uart_mem_slp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_uart_mem_dslp,uart_mem_dslp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_uart_mem_sd,uart_mem_sd,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_1,reserved_1,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_spe_mem_slp,spe_mem_slp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_spe_mem_dslp,spe_mem_dslp,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_spe_mem_sd,spe_mem_sd,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl7_reserved_0,reserved_0,HI_SC_PERI_CTRL7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL7_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_emi_mem_slp,emi_mem_slp,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_emi_mem_dslp,emi_mem_dslp,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_emi_mem_sd,emi_mem_sd,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl8_reserved,reserved,HI_SC_PERI_CTRL8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL8_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl9_h2x_dbg_rd_outstd,h2x_dbg_rd_outstd,HI_SC_PERI_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL9_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl9_h2x_dbg_wr_outstd,h2x_dbg_wr_outstd,HI_SC_PERI_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL9_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl9_h2x_dbg_port_sel,h2x_dbg_port_sel,HI_SC_PERI_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL9_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl9_reserved,reserved,HI_SC_PERI_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL9_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl9_h2x_dbg_h2x_sel,h2x_dbg_h2x_sel,HI_SC_PERI_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL9_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl9_h2x_dbg_stat_clr,h2x_dbg_stat_clr,HI_SC_PERI_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL9_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl9_h2x_dbg_incr_spen,h2x_dbg_incr_spen,HI_SC_PERI_CTRL9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL9_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl10_reserved,reserved,HI_SC_PERI_CTRL10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL10_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl11_cs_event_hwe,cs_event_hwe,HI_SC_PERI_CTRL11_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL11_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_spiden,cs_spiden,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_reserved_4,reserved_4,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_dbgen,cs_dbgen,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_reserved_3,reserved_3,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_tpctl,cs_tpctl,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_reserved_2,reserved_2,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_reserved_1,reserved_1,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_tpmaxdataasize,cs_tpmaxdataasize,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_nsguaren,cs_nsguaren,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_tsmaxwidth,cs_tsmaxwidth,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_tsnatural,cs_tsnatural,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_cs_etr_lp_cg_en,cs_etr_lp_cg_en,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl12_reserved_0,reserved_0,HI_SC_PERI_CTRL12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL12_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl13_filter_end,filter_end,HI_SC_PERI_CTRL13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL13_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl13_reserved_1,reserved_1,HI_SC_PERI_CTRL13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL13_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl13_filter_start,filter_start,HI_SC_PERI_CTRL13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL13_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl13_reserved_0,reserved_0,HI_SC_PERI_CTRL13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL13_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl14_reserved_1,reserved_1,HI_SC_PERI_CTRL14_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL14_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl14_reserved_0,reserved_0,HI_SC_PERI_CTRL14_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL14_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl15_ebi_normal_mode,ebi_normal_mode,HI_SC_PERI_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL15_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl15_reserved_2,reserved_2,HI_SC_PERI_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL15_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl15_ebi_timeoutvalue1,ebi_timeoutvalue1,HI_SC_PERI_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL15_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl15_reserved_1,reserved_1,HI_SC_PERI_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL15_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl15_ebi_timeoutvalue2,ebi_timeoutvalue2,HI_SC_PERI_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL15_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl15_reserved_0,reserved_0,HI_SC_PERI_CTRL15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL15_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl16_reserved_2,reserved_2,HI_SC_PERI_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL16_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl16_func_ddr_testmode,func_ddr_testmode,HI_SC_PERI_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL16_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl16_reserved_1,reserved_1,HI_SC_PERI_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL16_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl16_reserved_0,reserved_0,HI_SC_PERI_CTRL16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL16_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_16,reserved_16,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_15,reserved_15,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_14,reserved_14,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_13,reserved_13,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_12,reserved_12,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_11,reserved_11,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_10,reserved_10,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_9,reserved_9,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_8,reserved_8,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_7,reserved_7,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_6,reserved_6,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_5,reserved_5,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_4,reserved_4,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_3,reserved_3,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_2,reserved_2,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_1,reserved_1,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl17_reserved_0,reserved_0,HI_SC_PERI_CTRL17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL17_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl18_reserved_3,reserved_3,HI_SC_PERI_CTRL18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL18_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl18_axi_amon_xdcdr_sel,axi_amon_xdcdr_sel,HI_SC_PERI_CTRL18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL18_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl18_axi_cpu_xdcdr_sel,axi_cpu_xdcdr_sel,HI_SC_PERI_CTRL18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL18_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl18_axi_glb_xdcdr_sel,axi_glb_xdcdr_sel,HI_SC_PERI_CTRL18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL18_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl18_reserved_2,reserved_2,HI_SC_PERI_CTRL18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL18_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl18_socapb_pslverr_sel,socapb_pslverr_sel,HI_SC_PERI_CTRL18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL18_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl18_x2h_hslverr_sel,x2h_hslverr_sel,HI_SC_PERI_CTRL18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL18_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl18_mst_err_srst_req,mst_err_srst_req,HI_SC_PERI_CTRL18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL18_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl18_reserved_1,reserved_1,HI_SC_PERI_CTRL18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL18_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl18_reserved_0,reserved_0,HI_SC_PERI_CTRL18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL18_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_8,reserved_8,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_7,reserved_7,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_6,reserved_6,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_5,reserved_5,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_4,reserved_4,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_3,reserved_3,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_2,reserved_2,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_axi_cpu_priority_m1,axi_cpu_priority_m1,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_axi_cpu_priority_m2,axi_cpu_priority_m2,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_1,reserved_1,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_axi_amon_mst_priority_m1,axi_amon_mst_priority_m1,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl19_reserved_0,reserved_0,HI_SC_PERI_CTRL19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL19_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_reserved_1,reserved_1,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_glb_priority_m1,axi_glb_priority_m1,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_glb_priority_m2,axi_glb_priority_m2,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_glb_priority_m3,axi_glb_priority_m3,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_glb_priority_m4,axi_glb_priority_m4,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_glb_priority_m5,axi_glb_priority_m5,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_glb_priority_m6,axi_glb_priority_m6,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_reserved_0,reserved_0,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_mst_cache_cfg_en,axi_mst_cache_cfg_en,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_mst_sideband,axi_mst_sideband,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl20_axi_mst_cache,axi_mst_cache,HI_SC_PERI_CTRL20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL20_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m1,axi_mst_priority_m1,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m2,axi_mst_priority_m2,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m3,axi_mst_priority_m3,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m4,axi_mst_priority_m4,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m5,axi_mst_priority_m5,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m6,axi_mst_priority_m6,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m7,axi_mst_priority_m7,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl21_axi_mst_priority_m8,axi_mst_priority_m8,HI_SC_PERI_CTRL21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL21_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_reserved_6,reserved_6,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_reserved_5,reserved_5,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_reserved_4,reserved_4,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_reserved_3,reserved_3,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_amon_soc_axislv_active,amon_soc_axislv_active,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_reserved_2,reserved_2,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_cs_axislv_active,cs_axislv_active,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_reserved_1,reserved_1,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_mdmacp_axislv_active,mdmacp_axislv_active,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_appacp_axislv_active,appacp_axislv_active,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_ddrdata_axislv_active,ddrdata_axislv_active,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_axi_mem_axislv_active,axi_mem_axislv_active,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_x2h_peri_axislv_active,x2h_peri_axislv_active,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_bbphy_axislv_active,bbphy_axislv_active,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_x2p_axislv_active,x2p_axislv_active,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_hifi_axislv_active,hifi_axislv_active,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_dw_axi_amon_axislv_active,dw_axi_amon_axislv_active,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_cpu_slv_active,cpu_slv_active,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl22_reserved_0,reserved_0,HI_SC_PERI_CTRL22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL22_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_cs_slv_active,cs_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_pmussi0_slv_active,pmussi0_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_reserved_6,reserved_6,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_usb_otg_slv_active,usb_otg_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_reserved_5,reserved_5,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_dwssi0_slv_active,dwssi0_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_gpio1_slv_active,gpio1_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_gpio2_slv_active,gpio2_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_gpio3_slv_active,gpio3_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_reserved_4,reserved_4,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_uart1_slv_active,uart1_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_uart2_slv_active,uart2_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_uart3_slv_active,uart3_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_i2c0_slv_active,i2c0_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_i2c1_slv_active,i2c1_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_mddrc_slv_active,mddrc_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_reserved_3,reserved_3,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_reserved_2,reserved_2,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_dwssi1_slv_active,dwssi1_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_edam_slv_active,edam_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_dt_slv_active,dt_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_edmac_ch4_slv_active,edmac_ch4_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_reserved_1,reserved_1,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_pcie0_phy_slv_active,pcie0_phy_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_pcie1_phy_slv_active,pcie1_phy_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_mipi_slv_active,mipi_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_gmac_slv_active,gmac_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_bbp_ao_slv_active,bbp_ao_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_reserved_0,reserved_0,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_pwm0_slv_active,pwm0_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl23_pwm1_slv_active,pwm1_slv_active,HI_SC_PERI_CTRL23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL23_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_uicc,uicc,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_reserved_9,reserved_9,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_emi_reg,emi_reg,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_emi_mem,emi_mem,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_nandc_reg,nandc_reg,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_ipcm,ipcm,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_sio,sio,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_hs_uart,hs_uart,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_socp,socp,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_reserved_8,reserved_8,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_cipher,cipher,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_ipf,ipf,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_reserved_7,reserved_7,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_reserved_6,reserved_6,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_reserved_5,reserved_5,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_reserved_4,reserved_4,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_reserved_3,reserved_3,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_reserved_2,reserved_2,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_cicom0,cicom0,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_cicom1,cicom1,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_hdlc,hdlc,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_usb3,usb3,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_nandc_mem,nandc_mem,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_vic2,vic2,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_vic1,vic1,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_cm3,cm3,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_reserved_1,reserved_1,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_vic3,vic3,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_upacc,upacc,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_reserved_0,reserved_0,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl24_tcssi1,tcssi1,HI_SC_PERI_CTRL24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL24_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl25_reserved,reserved,HI_SC_PERI_CTRL25_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL25_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl26_reserved,reserved,HI_SC_PERI_CTRL26_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL26_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl27_reserved,reserved,HI_SC_PERI_CTRL27_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL27_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl28_reserved,reserved,HI_SC_PERI_CTRL28_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL28_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl29_reserved,reserved,HI_SC_PERI_CTRL29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL29_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl30_reserved,reserved,HI_SC_PERI_CTRL30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL30_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl31_reserved,reserved,HI_SC_PERI_CTRL31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL31_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl32_reserved,reserved,HI_SC_PERI_CTRL32_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL32_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl33_reserved,reserved,HI_SC_PERI_CTRL33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL33_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl34_reserved,reserved,HI_SC_PERI_CTRL34_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL34_OFFSET)
HI_SET_GET(hi_sc_peri_ctrl35_reserved,reserved,HI_SC_PERI_CTRL35_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_CTRL35_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_dw_axi_mst_dlock_wr,dw_axi_mst_dlock_wr,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_dw_axi_mst_dlock_slv,dw_axi_mst_dlock_slv,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_reserved_3,reserved_3,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_dw_axi_mst_dlock_mst,dw_axi_mst_dlock_mst,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_dw_axi_cpu_dlock_wr,dw_axi_cpu_dlock_wr,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_dw_axi_cpu_dlock_slv,dw_axi_cpu_dlock_slv,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_dw_axi_cpu_dlock_mst,dw_axi_cpu_dlock_mst,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_reserved_2,reserved_2,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_axi_amon_dlock_wr,axi_amon_dlock_wr,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_axi_amon_dlock_slv,axi_amon_dlock_slv,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_axi_amon_dlock_mst,axi_amon_dlock_mst,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_reserved_1,reserved_1,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_dw_axi_glb_dlock_wr,dw_axi_glb_dlock_wr,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_dw_axi_glb_dlock_slv,dw_axi_glb_dlock_slv,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_dw_axi_glb_dlock_mst,dw_axi_glb_dlock_mst,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat0_reserved_0,reserved_0,HI_SC_PERI_STAT0_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT0_OFFSET)
HI_SET_GET(hi_sc_peri_stat1_dw_axi_glb_dlock_id,dw_axi_glb_dlock_id,HI_SC_PERI_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT1_OFFSET)
HI_SET_GET(hi_sc_peri_stat1_dw_axi_amon_dlock_id,dw_axi_amon_dlock_id,HI_SC_PERI_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT1_OFFSET)
HI_SET_GET(hi_sc_peri_stat1_dw_axi_cpu_dlock_id,dw_axi_cpu_dlock_id,HI_SC_PERI_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT1_OFFSET)
HI_SET_GET(hi_sc_peri_stat1_dw_axi_mst_dlock_id,dw_axi_mst_dlock_id,HI_SC_PERI_STAT1_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT1_OFFSET)
HI_SET_GET(hi_sc_peri_stat2_socp_idle,socp_idle,HI_SC_PERI_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT2_OFFSET)
HI_SET_GET(hi_sc_peri_stat2_ipf_idle,ipf_idle,HI_SC_PERI_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT2_OFFSET)
HI_SET_GET(hi_sc_peri_stat2_cicom0_clk_state,cicom0_clk_state,HI_SC_PERI_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT2_OFFSET)
HI_SET_GET(hi_sc_peri_stat2_cicom1_clk_state,cicom1_clk_state,HI_SC_PERI_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT2_OFFSET)
HI_SET_GET(hi_sc_peri_stat2_hdlc_clk_state,hdlc_clk_state,HI_SC_PERI_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT2_OFFSET)
HI_SET_GET(hi_sc_peri_stat2_psam_idle,psam_idle,HI_SC_PERI_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT2_OFFSET)
HI_SET_GET(hi_sc_peri_stat2_reserved,reserved,HI_SC_PERI_STAT2_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT2_OFFSET)
HI_SET_GET(hi_sc_peri_stat3_bbphy_slv_active,bbphy_slv_active,HI_SC_PERI_STAT3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT3_OFFSET)
HI_SET_GET(hi_sc_peri_stat3_amon_slv_active,amon_slv_active,HI_SC_PERI_STAT3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT3_OFFSET)
HI_SET_GET(hi_sc_peri_stat3_reserved_1,reserved_1,HI_SC_PERI_STAT3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT3_OFFSET)
HI_SET_GET(hi_sc_peri_stat3_glb_slv_active,glb_slv_active,HI_SC_PERI_STAT3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT3_OFFSET)
HI_SET_GET(hi_sc_peri_stat3_cpu_slv_active,cpu_slv_active,HI_SC_PERI_STAT3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT3_OFFSET)
HI_SET_GET(hi_sc_peri_stat3_reserved_0,reserved_0,HI_SC_PERI_STAT3_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT3_OFFSET)
HI_SET_GET(hi_sc_peri_stat4_socapb_pslv_active,socapb_pslv_active,HI_SC_PERI_STAT4_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT4_OFFSET)
HI_SET_GET(hi_sc_peri_stat5_x2h_peri_slv_active,x2h_peri_slv_active,HI_SC_PERI_STAT5_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT5_OFFSET)
HI_SET_GET(hi_sc_peri_stat6_reserved_1,reserved_1,HI_SC_PERI_STAT6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT6_OFFSET)
HI_SET_GET(hi_sc_peri_stat6_axi_amon_mst_err,axi_amon_mst_err,HI_SC_PERI_STAT6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT6_OFFSET)
HI_SET_GET(hi_sc_peri_stat6_reserved_0,reserved_0,HI_SC_PERI_STAT6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT6_OFFSET)
HI_SET_GET(hi_sc_peri_stat6_cpu_mst_err,cpu_mst_err,HI_SC_PERI_STAT6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT6_OFFSET)
HI_SET_GET(hi_sc_peri_stat6_glb_mst_err,glb_mst_err,HI_SC_PERI_STAT6_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT6_OFFSET)
HI_SET_GET(hi_sc_peri_stat7_sysapb_psel_err,sysapb_psel_err,HI_SC_PERI_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT7_OFFSET)
HI_SET_GET(hi_sc_peri_stat7_socapb_psel_err,socapb_psel_err,HI_SC_PERI_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT7_OFFSET)
HI_SET_GET(hi_sc_peri_stat7_x2h_peri_mst_err,x2h_peri_mst_err,HI_SC_PERI_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT7_OFFSET)
HI_SET_GET(hi_sc_peri_stat7_reserved,reserved,HI_SC_PERI_STAT7_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT7_OFFSET)
HI_SET_GET(hi_sc_peri_stat8_x2h_peri_addr_err,x2h_peri_addr_err,HI_SC_PERI_STAT8_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT8_OFFSET)
HI_SET_GET(hi_sc_peri_stat9_reserved,reserved,HI_SC_PERI_STAT9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT9_OFFSET)
HI_SET_GET(hi_sc_peri_stat9_addr_err,addr_err,HI_SC_PERI_STAT9_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT9_OFFSET)
HI_SET_GET(hi_sc_peri_stat10_addr_err,addr_err,HI_SC_PERI_STAT10_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT10_OFFSET)
HI_SET_GET(hi_sc_peri_stat11_addr_err,addr_err,HI_SC_PERI_STAT11_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT11_OFFSET)
HI_SET_GET(hi_sc_peri_stat12_addr_err,addr_err,HI_SC_PERI_STAT12_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT12_OFFSET)
HI_SET_GET(hi_sc_peri_stat13_addr_err,addr_err,HI_SC_PERI_STAT13_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT13_OFFSET)
HI_SET_GET(hi_sc_peri_stat14_addr_err,addr_err,HI_SC_PERI_STAT14_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT14_OFFSET)
HI_SET_GET(hi_sc_peri_stat15_addr_err,addr_err,HI_SC_PERI_STAT15_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT15_OFFSET)
HI_SET_GET(hi_sc_peri_stat16_addr_err,addr_err,HI_SC_PERI_STAT16_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT16_OFFSET)
HI_SET_GET(hi_sc_peri_stat17_addr_err,addr_err,HI_SC_PERI_STAT17_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT17_OFFSET)
HI_SET_GET(hi_sc_peri_stat18_addr_err,addr_err,HI_SC_PERI_STAT18_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT18_OFFSET)
HI_SET_GET(hi_sc_peri_stat19_addr_err,addr_err,HI_SC_PERI_STAT19_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT19_OFFSET)
HI_SET_GET(hi_sc_peri_stat20_addr_err,addr_err,HI_SC_PERI_STAT20_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT20_OFFSET)
HI_SET_GET(hi_sc_peri_stat21_addr_err,addr_err,HI_SC_PERI_STAT21_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT21_OFFSET)
HI_SET_GET(hi_sc_peri_stat22_glb_m7_waddr_err,glb_m7_waddr_err,HI_SC_PERI_STAT22_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT22_OFFSET)
HI_SET_GET(hi_sc_peri_stat23_glb_m7_raddr_err,glb_m7_raddr_err,HI_SC_PERI_STAT23_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT23_OFFSET)
HI_SET_GET(hi_sc_peri_stat24_addr_err,addr_err,HI_SC_PERI_STAT24_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT24_OFFSET)
HI_SET_GET(hi_sc_peri_stat25_addr_err,addr_err,HI_SC_PERI_STAT25_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT25_OFFSET)
HI_SET_GET(hi_sc_peri_stat26_addr_err,addr_err,HI_SC_PERI_STAT26_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT26_OFFSET)
HI_SET_GET(hi_sc_peri_stat27_addr_err,addr_err,HI_SC_PERI_STAT27_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT27_OFFSET)
HI_SET_GET(hi_sc_peri_stat28_addr_err,addr_err,HI_SC_PERI_STAT28_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT28_OFFSET)
HI_SET_GET(hi_sc_peri_stat29_addr_err,addr_err,HI_SC_PERI_STAT29_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT29_OFFSET)
HI_SET_GET(hi_sc_peri_stat30_mddrc_cactive,mddrc_cactive,HI_SC_PERI_STAT30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT30_OFFSET)
HI_SET_GET(hi_sc_peri_stat30_mddrc_csysack,mddrc_csysack,HI_SC_PERI_STAT30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT30_OFFSET)
HI_SET_GET(hi_sc_peri_stat30_reserved,reserved,HI_SC_PERI_STAT30_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT30_OFFSET)
HI_SET_GET(hi_sc_peri_stat31_func_mbist_fail,func_mbist_fail,HI_SC_PERI_STAT31_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT31_OFFSET)
HI_SET_GET(hi_sc_peri_stat32_func_mbist_done,func_mbist_done,HI_SC_PERI_STAT32_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT32_OFFSET)
HI_SET_GET(hi_sc_peri_stat33_func_mbist_done,func_mbist_done,HI_SC_PERI_STAT33_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT33_OFFSET)
HI_SET_GET(hi_sc_peri_stat34_func_mbist_done_2,func_mbist_done_2,HI_SC_PERI_STAT34_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT34_OFFSET)
HI_SET_GET(hi_sc_peri_stat35_func_mbist_done_3,func_mbist_done_3,HI_SC_PERI_STAT35_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT35_OFFSET)
HI_SET_GET(hi_sc_peri_stat36_func_mbist_done_4,func_mbist_done_4,HI_SC_PERI_STAT36_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT36_OFFSET)
HI_SET_GET(hi_sc_peri_stat37_func_mbist_done_5,func_mbist_done_5,HI_SC_PERI_STAT37_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT37_OFFSET)
HI_SET_GET(hi_sc_peri_stat38_func_mbist_done_6,func_mbist_done_6,HI_SC_PERI_STAT38_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT38_OFFSET)
HI_SET_GET(hi_sc_peri_stat39_func_mbist_done_7,func_mbist_done_7,HI_SC_PERI_STAT39_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT39_OFFSET)
HI_SET_GET(hi_sc_peri_stat40_addr_err,addr_err,HI_SC_PERI_STAT40_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT40_OFFSET)
HI_SET_GET(hi_sc_peri_stat41_addr_err,addr_err,HI_SC_PERI_STAT41_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT41_OFFSET)
HI_SET_GET(hi_sc_peri_stat42_reserved,reserved,HI_SC_PERI_STAT42_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT42_OFFSET)
HI_SET_GET(hi_sc_peri_stat43_reserved,reserved,HI_SC_PERI_STAT43_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT43_OFFSET)
HI_SET_GET(hi_sc_peri_stat44_reserved,reserved,HI_SC_PERI_STAT44_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_SC_PERI_STAT44_OFFSET)
HI_SET_GET(hi_version_id_version_id,version_id,HI_VERSION_ID_T,HI_SYSCTRL_PD_REG_BASE_ADDR, HI_VERSION_ID_OFFSET)
#endif
#endif
