inst_men.v,verilog,xil_defaultlib,../../../../Pipelined_CPU.srcs/sources_1/ip/inst_men/sim/inst_men.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
