{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 11:26:52 2012 " "Info: Processing started: Wed Oct 17 11:26:52 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M2FS-Data-Formatter -c M2FS-Data-Formatter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off M2FS-Data-Formatter -c M2FS-Data-Formatter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m2fs-data-formatter.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file m2fs-data-formatter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M2FS-Data-Formatter " "Info (12023): Found entity 1: M2FS-Data-Formatter" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info (12022): Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altpll0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info (12023): Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info (12022): Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info (12023): Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Info (12022): Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info (12023): Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Info (12022): Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Info (12023): Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Info (12022): Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Info (12023): Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter4.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter4-SYN " "Info (12022): Found design unit 1: lpm_counter4-SYN" {  } { { "lpm_counter4.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter4.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter4 " "Info (12023): Found entity 1: lpm_counter4" {  } { { "lpm_counter4.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter5.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter5-SYN " "Info (12022): Found design unit 1: lpm_counter5-SYN" {  } { { "lpm_counter5.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter5.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter5 " "Info (12023): Found entity 1: lpm_counter5" {  } { { "lpm_counter5.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter6.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter6-SYN " "Info (12022): Found design unit 1: lpm_counter6-SYN" {  } { { "lpm_counter6.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter6.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter6 " "Info (12023): Found entity 1: lpm_counter6" {  } { { "lpm_counter6.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter7.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter7-SYN " "Info (12022): Found design unit 1: lpm_counter7-SYN" {  } { { "lpm_counter7.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter7.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter7 " "Info (12023): Found entity 1: lpm_counter7" {  } { { "lpm_counter7.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter8.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter8-SYN " "Info (12022): Found design unit 1: lpm_counter8-SYN" {  } { { "lpm_counter8.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter8.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter8 " "Info (12023): Found entity 1: lpm_counter8" {  } { { "lpm_counter8.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter9.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter9-SYN " "Info (12022): Found design unit 1: lpm_counter9-SYN" {  } { { "lpm_counter9.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter9.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter9 " "Info (12023): Found entity 1: lpm_counter9" {  } { { "lpm_counter9.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter9.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter10.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter10-SYN " "Info (12022): Found design unit 1: lpm_counter10-SYN" {  } { { "lpm_counter10.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter10.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter10 " "Info (12023): Found entity 1: lpm_counter10" {  } { { "lpm_counter10.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altlvds_rx0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file altlvds_rx0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altlvds_rx0-SYN " "Info (12022): Found design unit 1: altlvds_rx0-SYN" {  } { { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altlvds_rx0 " "Info (12023): Found entity 1: altlvds_rx0" {  } { { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "M2FS-Data-Formatter " "Info (12127): Elaborating entity \"M2FS-Data-Formatter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter3 lpm_counter3:inst120 " "Info (12128): Elaborating entity \"lpm_counter3\" for hierarchy \"lpm_counter3:inst120\"" {  } { { "M2FS-Data-Formatter.bdf" "inst120" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 360 2848 2992 472 "inst120" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component " "Info (12128): Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter3.vhd" "LPM_COUNTER_component" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter3.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component " "Info (12130): Elaborated megafunction instantiation \"lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter3.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter3.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component " "Info (12133): Instantiated megafunction \"lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info (12134): Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 120 " "Info (12134): Parameter \"lpm_modulus\" = \"120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info (12134): Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info (12134): Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter3.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter3.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l2k.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_l2k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l2k " "Info (12023): Found entity 1: cntr_l2k" {  } { { "db/cntr_l2k.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_l2k.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l2k lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated " "Info (12128): Elaborating entity \"cntr_l2k\" for hierarchy \"lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/programdata/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lfc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lfc " "Info (12023): Found entity 1: cmpr_lfc" {  } { { "db/cmpr_lfc.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cmpr_lfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lfc lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|cmpr_lfc:cmpr1 " "Info (12128): Elaborating entity \"cmpr_lfc\" for hierarchy \"lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|cmpr_lfc:cmpr1\"" {  } { { "db/cntr_l2k.tdf" "cmpr1" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_l2k.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 lpm_counter1:inst117 " "Info (12128): Elaborating entity \"lpm_counter1\" for hierarchy \"lpm_counter1:inst117\"" {  } { { "M2FS-Data-Formatter.bdf" "inst117" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 120 2528 2672 248 "inst117" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter1:inst117\|lpm_counter:LPM_COUNTER_component " "Info (12128): Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter1:inst117\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "LPM_COUNTER_component" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter1.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter1:inst117\|lpm_counter:LPM_COUNTER_component " "Info (12130): Elaborated megafunction instantiation \"lpm_counter1:inst117\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter1.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter1:inst117\|lpm_counter:LPM_COUNTER_component " "Info (12133): Instantiated megafunction \"lpm_counter1:inst117\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info (12134): Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 4096 " "Info (12134): Parameter \"lpm_modulus\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info (12134): Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info (12134): Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info (12134): Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter1.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter1.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oqk.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oqk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oqk " "Info (12023): Found entity 1: cntr_oqk" {  } { { "db/cntr_oqk.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_oqk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oqk lpm_counter1:inst117\|lpm_counter:LPM_COUNTER_component\|cntr_oqk:auto_generated " "Info (12128): Elaborating entity \"cntr_oqk\" for hierarchy \"lpm_counter1:inst117\|lpm_counter:LPM_COUNTER_component\|cntr_oqk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/programdata/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1hc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1hc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1hc " "Info (12023): Found entity 1: cmpr_1hc" {  } { { "db/cmpr_1hc.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cmpr_1hc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1hc lpm_counter1:inst117\|lpm_counter:LPM_COUNTER_component\|cntr_oqk:auto_generated\|cmpr_1hc:cmpr1 " "Info (12128): Elaborating entity \"cmpr_1hc\" for hierarchy \"lpm_counter1:inst117\|lpm_counter:LPM_COUNTER_component\|cntr_oqk:auto_generated\|cmpr_1hc:cmpr1\"" {  } { { "db/cntr_oqk.tdf" "cmpr1" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_oqk.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst116 " "Info (12128): Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst116\"" {  } { { "M2FS-Data-Formatter.bdf" "inst116" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 136 2128 2272 264 "inst116" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst116\|lpm_counter:LPM_COUNTER_component " "Info (12128): Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst116\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst116\|lpm_counter:LPM_COUNTER_component " "Info (12130): Elaborated megafunction instantiation \"lpm_counter0:inst116\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst116\|lpm_counter:LPM_COUNTER_component " "Info (12133): Instantiated megafunction \"lpm_counter0:inst116\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info (12134): Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 14 " "Info (12134): Parameter \"lpm_modulus\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info (12134): Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info (12134): Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info (12134): Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qlk.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qlk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qlk " "Info (12023): Found entity 1: cntr_qlk" {  } { { "db/cntr_qlk.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_qlk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qlk lpm_counter0:inst116\|lpm_counter:LPM_COUNTER_component\|cntr_qlk:auto_generated " "Info (12128): Elaborating entity \"cntr_qlk\" for hierarchy \"lpm_counter0:inst116\|lpm_counter:LPM_COUNTER_component\|cntr_qlk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/programdata/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Info (12023): Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hfc lpm_counter0:inst116\|lpm_counter:LPM_COUNTER_component\|cntr_qlk:auto_generated\|cmpr_hfc:cmpr1 " "Info (12128): Elaborating entity \"cmpr_hfc\" for hierarchy \"lpm_counter0:inst116\|lpm_counter:LPM_COUNTER_component\|cntr_qlk:auto_generated\|cmpr_hfc:cmpr1\"" {  } { { "db/cntr_qlk.tdf" "cmpr1" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_qlk.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst99 " "Info (12128): Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst99\"" {  } { { "M2FS-Data-Formatter.bdf" "inst99" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1608 2504 2768 1760 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst99\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"altpll0:inst99\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altpll0.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst99\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"altpll0:inst99\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altpll0.vhd" 132 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst99\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"altpll0:inst99\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info (12134): Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 6250 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"6250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Info (12134): Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Info (12134): Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info (12134): Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info (12134): Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info (12134): Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info (12134): Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info (12134): Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info (12134): Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info (12134): Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altpll0.vhd" 132 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Info (12023): Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altpll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Info (12128): Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter6 lpm_counter6:inst123 " "Info (12128): Elaborating entity \"lpm_counter6\" for hierarchy \"lpm_counter6:inst123\"" {  } { { "M2FS-Data-Formatter.bdf" "inst123" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { -160 1408 1552 -32 "inst123" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter6:inst123\|lpm_counter:LPM_COUNTER_component " "Info (12128): Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter6:inst123\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter6.vhd" "LPM_COUNTER_component" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter6.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter6:inst123\|lpm_counter:LPM_COUNTER_component " "Info (12130): Elaborated megafunction instantiation \"lpm_counter6:inst123\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter6.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter6.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter6:inst123\|lpm_counter:LPM_COUNTER_component " "Info (12133): Instantiated megafunction \"lpm_counter6:inst123\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info (12134): Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 5 " "Info (12134): Parameter \"lpm_modulus\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info (12134): Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info (12134): Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info (12134): Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter6.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter6.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9kk.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9kk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9kk " "Info (12023): Found entity 1: cntr_9kk" {  } { { "db/cntr_9kk.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_9kk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9kk lpm_counter6:inst123\|lpm_counter:LPM_COUNTER_component\|cntr_9kk:auto_generated " "Info (12128): Elaborating entity \"cntr_9kk\" for hierarchy \"lpm_counter6:inst123\|lpm_counter:LPM_COUNTER_component\|cntr_9kk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/programdata/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gfc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gfc " "Info (12023): Found entity 1: cmpr_gfc" {  } { { "db/cmpr_gfc.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cmpr_gfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gfc lpm_counter6:inst123\|lpm_counter:LPM_COUNTER_component\|cntr_9kk:auto_generated\|cmpr_gfc:cmpr1 " "Info (12128): Elaborating entity \"cmpr_gfc\" for hierarchy \"lpm_counter6:inst123\|lpm_counter:LPM_COUNTER_component\|cntr_9kk:auto_generated\|cmpr_gfc:cmpr1\"" {  } { { "db/cntr_9kk.tdf" "cmpr1" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_9kk.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74137 74137:inst147 " "Info (12128): Elaborating entity \"74137\" for hierarchy \"74137:inst147\"" {  } { { "M2FS-Data-Formatter.bdf" "inst147" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 200 1064 1168 360 "inst147" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74137:inst147 " "Info (12130): Elaborated megafunction instantiation \"74137:inst147\"" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 200 1064 1168 360 "inst147" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter4 lpm_counter4:inst121 " "Info (12128): Elaborating entity \"lpm_counter4\" for hierarchy \"lpm_counter4:inst121\"" {  } { { "M2FS-Data-Formatter.bdf" "inst121" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 216 808 952 344 "inst121" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter4:inst121\|lpm_counter:LPM_COUNTER_component " "Info (12128): Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter4:inst121\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter4.vhd" "LPM_COUNTER_component" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter4.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter4:inst121\|lpm_counter:LPM_COUNTER_component " "Info (12130): Elaborated megafunction instantiation \"lpm_counter4:inst121\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter4.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter4.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter4:inst121\|lpm_counter:LPM_COUNTER_component " "Info (12133): Instantiated megafunction \"lpm_counter4:inst121\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info (12134): Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 3 " "Info (12134): Parameter \"lpm_modulus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info (12134): Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info (12134): Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info (12134): Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter4.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter4.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7kk.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7kk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7kk " "Info (12023): Found entity 1: cntr_7kk" {  } { { "db/cntr_7kk.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_7kk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7kk lpm_counter4:inst121\|lpm_counter:LPM_COUNTER_component\|cntr_7kk:auto_generated " "Info (12128): Elaborating entity \"cntr_7kk\" for hierarchy \"lpm_counter4:inst121\|lpm_counter:LPM_COUNTER_component\|cntr_7kk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/programdata/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter5 lpm_counter5:inst122 " "Info (12128): Elaborating entity \"lpm_counter5\" for hierarchy \"lpm_counter5:inst122\"" {  } { { "M2FS-Data-Formatter.bdf" "inst122" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 232 488 632 360 "inst122" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter5:inst122\|lpm_counter:LPM_COUNTER_component " "Info (12128): Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter5:inst122\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter5.vhd" "LPM_COUNTER_component" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter5.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter5:inst122\|lpm_counter:LPM_COUNTER_component " "Info (12130): Elaborated megafunction instantiation \"lpm_counter5:inst122\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter5.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter5.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter5:inst122\|lpm_counter:LPM_COUNTER_component " "Info (12133): Instantiated megafunction \"lpm_counter5:inst122\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info (12134): Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 50 " "Info (12134): Parameter \"lpm_modulus\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info (12134): Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info (12134): Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info (12134): Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter5.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter5.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_slk.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_slk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_slk " "Info (12023): Found entity 1: cntr_slk" {  } { { "db/cntr_slk.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_slk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_slk lpm_counter5:inst122\|lpm_counter:LPM_COUNTER_component\|cntr_slk:auto_generated " "Info (12128): Elaborating entity \"cntr_slk\" for hierarchy \"lpm_counter5:inst122\|lpm_counter:LPM_COUNTER_component\|cntr_slk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/programdata/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jfc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jfc " "Info (12023): Found entity 1: cmpr_jfc" {  } { { "db/cmpr_jfc.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cmpr_jfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jfc lpm_counter5:inst122\|lpm_counter:LPM_COUNTER_component\|cntr_slk:auto_generated\|cmpr_jfc:cmpr1 " "Info (12128): Elaborating entity \"cmpr_jfc\" for hierarchy \"lpm_counter5:inst122\|lpm_counter:LPM_COUNTER_component\|cntr_slk:auto_generated\|cmpr_jfc:cmpr1\"" {  } { { "db/cntr_slk.tdf" "cmpr1" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_slk.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter8 lpm_counter8:inst144 " "Info (12128): Elaborating entity \"lpm_counter8\" for hierarchy \"lpm_counter8:inst144\"" {  } { { "M2FS-Data-Formatter.bdf" "inst144" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 128 1408 1552 256 "inst144" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter8:inst144\|lpm_counter:LPM_COUNTER_component " "Info (12128): Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter8:inst144\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter8.vhd" "LPM_COUNTER_component" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter8.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter8:inst144\|lpm_counter:LPM_COUNTER_component " "Info (12130): Elaborated megafunction instantiation \"lpm_counter8:inst144\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter8.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter8.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter8:inst144\|lpm_counter:LPM_COUNTER_component " "Info (12133): Instantiated megafunction \"lpm_counter8:inst144\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info (12134): Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 3 " "Info (12134): Parameter \"lpm_modulus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info (12134): Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info (12134): Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info (12134): Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter8.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter8.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6kk.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6kk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6kk " "Info (12023): Found entity 1: cntr_6kk" {  } { { "db/cntr_6kk.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_6kk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6kk lpm_counter8:inst144\|lpm_counter:LPM_COUNTER_component\|cntr_6kk:auto_generated " "Info (12128): Elaborating entity \"cntr_6kk\" for hierarchy \"lpm_counter8:inst144\|lpm_counter:LPM_COUNTER_component\|cntr_6kk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/programdata/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ffc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ffc " "Info (12023): Found entity 1: cmpr_ffc" {  } { { "db/cmpr_ffc.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cmpr_ffc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ffc lpm_counter8:inst144\|lpm_counter:LPM_COUNTER_component\|cntr_6kk:auto_generated\|cmpr_ffc:cmpr1 " "Info (12128): Elaborating entity \"cmpr_ffc\" for hierarchy \"lpm_counter8:inst144\|lpm_counter:LPM_COUNTER_component\|cntr_6kk:auto_generated\|cmpr_ffc:cmpr1\"" {  } { { "db/cntr_6kk.tdf" "cmpr1" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_6kk.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter7 lpm_counter7:inst139 " "Info (12128): Elaborating entity \"lpm_counter7\" for hierarchy \"lpm_counter7:inst139\"" {  } { { "M2FS-Data-Formatter.bdf" "inst139" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { -16 1408 1552 112 "inst139" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter7:inst139\|lpm_counter:LPM_COUNTER_component " "Info (12128): Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter7:inst139\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter7.vhd" "LPM_COUNTER_component" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter7.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter7:inst139\|lpm_counter:LPM_COUNTER_component " "Info (12130): Elaborated megafunction instantiation \"lpm_counter7:inst139\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter7.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter7.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter7:inst139\|lpm_counter:LPM_COUNTER_component " "Info (12133): Instantiated megafunction \"lpm_counter7:inst139\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info (12134): Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 4 " "Info (12134): Parameter \"lpm_modulus\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info (12134): Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info (12134): Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info (12134): Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter7.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter7.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8kk.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8kk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8kk " "Info (12023): Found entity 1: cntr_8kk" {  } { { "db/cntr_8kk.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_8kk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8kk lpm_counter7:inst139\|lpm_counter:LPM_COUNTER_component\|cntr_8kk:auto_generated " "Info (12128): Elaborating entity \"cntr_8kk\" for hierarchy \"lpm_counter7:inst139\|lpm_counter:LPM_COUNTER_component\|cntr_8kk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/programdata/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter9 lpm_counter9:inst145 " "Info (12128): Elaborating entity \"lpm_counter9\" for hierarchy \"lpm_counter9:inst145\"" {  } { { "M2FS-Data-Formatter.bdf" "inst145" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 272 1408 1552 400 "inst145" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter9:inst145\|lpm_counter:LPM_COUNTER_component " "Info (12128): Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter9:inst145\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter9.vhd" "LPM_COUNTER_component" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter9.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter9:inst145\|lpm_counter:LPM_COUNTER_component " "Info (12130): Elaborated megafunction instantiation \"lpm_counter9:inst145\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter9.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter9.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter9:inst145\|lpm_counter:LPM_COUNTER_component " "Info (12133): Instantiated megafunction \"lpm_counter9:inst145\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info (12134): Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 2 " "Info (12134): Parameter \"lpm_modulus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info (12134): Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info (12134): Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info (12134): Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter9.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter9.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5kk.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5kk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5kk " "Info (12023): Found entity 1: cntr_5kk" {  } { { "db/cntr_5kk.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_5kk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5kk lpm_counter9:inst145\|lpm_counter:LPM_COUNTER_component\|cntr_5kk:auto_generated " "Info (12128): Elaborating entity \"cntr_5kk\" for hierarchy \"lpm_counter9:inst145\|lpm_counter:LPM_COUNTER_component\|cntr_5kk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/programdata/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter10 lpm_counter10:inst146 " "Info (12128): Elaborating entity \"lpm_counter10\" for hierarchy \"lpm_counter10:inst146\"" {  } { { "M2FS-Data-Formatter.bdf" "inst146" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 416 1408 1552 544 "inst146" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter10:inst146\|lpm_counter:LPM_COUNTER_component " "Info (12128): Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter10:inst146\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter10.vhd" "LPM_COUNTER_component" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter10.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter10:inst146\|lpm_counter:LPM_COUNTER_component " "Info (12130): Elaborated megafunction instantiation \"lpm_counter10:inst146\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter10.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter10.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter10:inst146\|lpm_counter:LPM_COUNTER_component " "Info (12133): Instantiated megafunction \"lpm_counter10:inst146\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info (12134): Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 1 " "Info (12134): Parameter \"lpm_modulus\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info (12134): Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info (12134): Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info (12134): Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter10.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/lpm_counter10.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3kk.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3kk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3kk " "Info (12023): Found entity 1: cntr_3kk" {  } { { "db/cntr_3kk.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_3kk.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3kk lpm_counter10:inst146\|lpm_counter:LPM_COUNTER_component\|cntr_3kk:auto_generated " "Info (12128): Elaborating entity \"cntr_3kk\" for hierarchy \"lpm_counter10:inst146\|lpm_counter:LPM_COUNTER_component\|cntr_3kk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/programdata/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Info (12023): Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_efc lpm_counter10:inst146\|lpm_counter:LPM_COUNTER_component\|cntr_3kk:auto_generated\|cmpr_efc:cmpr1 " "Info (12128): Elaborating entity \"cmpr_efc\" for hierarchy \"lpm_counter10:inst146\|lpm_counter:LPM_COUNTER_component\|cntr_3kk:auto_generated\|cmpr_efc:cmpr1\"" {  } { { "db/cntr_3kk.tdf" "cmpr1" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/cntr_3kk.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter2 lpm_counter2:inst118 " "Info (12128): Elaborating entity \"lpm_counter2\" for hierarchy \"lpm_counter2:inst118\"" {  } { { "M2FS-Data-Formatter.bdf" "inst118" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 112 2848 2992 240 "inst118" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374b 74374b:inst21 " "Info (12128): Elaborating entity \"74374b\" for hierarchy \"74374b:inst21\"" {  } { { "M2FS-Data-Formatter.bdf" "inst21" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 920 2304 2440 1000 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74374b:inst21 " "Info (12130): Elaborated megafunction instantiation \"74374b:inst21\"" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 920 2304 2440 1000 "inst21" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0 altlvds_rx0:inst1 " "Info (12128): Elaborating entity \"altlvds_rx0\" for hierarchy \"altlvds_rx0:inst1\"" {  } { { "M2FS-Data-Formatter.bdf" "inst1" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component " "Info (12128): Elaborating entity \"altlvds_rx\" for hierarchy \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "altlvds_rx0.vhd" "ALTLVDS_RX_component" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component " "Info (12130): Elaborated megafunction instantiation \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component " "Info (12133): Instantiated megafunction \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Info (12134): Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Info (12134): Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Info (12134): Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Info (12134): Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 80.0 Mbps " "Info (12134): Parameter \"data_rate\" = \"80.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 8 " "Info (12134): Parameter \"deserialization_factor\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Info (12134): Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Info (12134): Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Info (12134): Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Info (12134): Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Info (12134): Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Info (12134): Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Info (12134): Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Info (12134): Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Info (12134): Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Info (12134): Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Info (12134): Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Info (12134): Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Info (12134): Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Info (12134): Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 12500 " "Info (12134): Parameter \"inclock_period\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Info (12134): Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 80 " "Info (12134): Parameter \"input_data_rate\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Info (12134): Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altlvds_rx0 " "Info (12134): Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altlvds_rx0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Info (12134): Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 8 " "Info (12134): Parameter \"number_of_channels\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Info (12134): Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode UNUSED " "Info (12134): Parameter \"pll_operation_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock ON " "Info (12134): Parameter \"pll_self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Info (12134): Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_UNUSED " "Info (12134): Parameter \"port_rx_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Info (12134): Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Info (12134): Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Info (12134): Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Info (12134): Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg UNUSED " "Info (12134): Parameter \"rx_align_data_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Info (12134): Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Info (12134): Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Info (12134): Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Info (12134): Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Info (12134): Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Info (12134): Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Info (12134): Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Info (12134): Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Info (12134): Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altlvds_rx0_lvds_rx.v 3 3 " "Info (12021): Found 3 design units, including 3 entities, in source file db/altlvds_rx0_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altlvds_rx0_lvds_ddio_in " "Info (12023): Found entity 1: altlvds_rx0_lvds_ddio_in" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altlvds_rx0_dffpipe " "Info (12023): Found entity 2: altlvds_rx0_dffpipe" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 altlvds_rx0_lvds_rx " "Info (12023): Found entity 3: altlvds_rx0_lvds_rx" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_rx altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated " "Info (12128): Elaborating entity \"altlvds_rx0_lvds_rx\" for hierarchy \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_ddio_in altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in " "Info (12128): Elaborating entity \"altlvds_rx0_lvds_ddio_in\" for hierarchy \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\"" {  } { { "db/altlvds_rx0_lvds_rx.v" "ddio_in" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_dffpipe altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe " "Info (12128): Elaborating entity \"altlvds_rx0_dffpipe\" for hierarchy \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe\"" {  } { { "db/altlvds_rx0_lvds_rx.v" "h_dffpipe" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74137:inst147\|19 " "Warning (14026): LATCH primitive \"74137:inst147\|19\" is permanently enabled" {  } { { "74137.bdf" "" { Schematic "c:/programdata/altera/quartus/libraries/others/maxplus2/74137.bdf" { { 232 264 328 312 "19" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74137:inst147\|2 " "Warning (14026): LATCH primitive \"74137:inst147\|2\" is permanently enabled" {  } { { "74137.bdf" "" { Schematic "c:/programdata/altera/quartus/libraries/others/maxplus2/74137.bdf" { { 152 264 328 232 "2" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74137:inst147\|26 " "Warning (14026): LATCH primitive \"74137:inst147\|26\" is permanently enabled" {  } { { "74137.bdf" "" { Schematic "c:/programdata/altera/quartus/libraries/others/maxplus2/74137.bdf" { { 312 264 328 392 "26" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "inst149 " "Warning (14025): LATCH primitive \"inst149\" is permanently disabled" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1880 2320 2392 1960 "inst149" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "inst152 " "Warning (14025): LATCH primitive \"inst152\" is permanently disabled" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1768 2312 2384 1848 "inst152" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "inst138 " "Warning (14025): LATCH primitive \"inst138\" is permanently disabled" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 280 672 744 360 "inst138" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "inst143 " "Warning (14025): LATCH primitive \"inst143\" is permanently disabled" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 184 2336 2408 264 "inst143" "" } } } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning (13032): The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "CMOS_OE GND pin " "Warning (13033): The pin \"CMOS_OE\" is fed by GND" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 904 736 912 920 "CMOS_OE" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning (13027): Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "74374b:inst21\|49 Q\[8\] " "Warning (13028): Removed fan-out from the always-disabled I/O buffer \"74374b:inst21\|49\" to the node \"Q\[8\]\"" {  } { { "74374b.bdf" "" { Schematic "c:/programdata/altera/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "74374b:inst20\|49 Q\[8\] " "Warning (13028): Removed fan-out from the always-disabled I/O buffer \"74374b:inst20\|49\" to the node \"Q\[8\]\"" {  } { { "74374b.bdf" "" { Schematic "c:/programdata/altera/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "74374b:inst19\|49 Q\[8\] " "Warning (13028): Removed fan-out from the always-disabled I/O buffer \"74374b:inst19\|49\" to the node \"Q\[8\]\"" {  } { { "74374b.bdf" "" { Schematic "c:/programdata/altera/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "74374b:inst52\|49 Q\[8\] " "Warning (13028): Removed fan-out from the always-disabled I/O buffer \"74374b:inst52\|49\" to the node \"Q\[8\]\"" {  } { { "74374b.bdf" "" { Schematic "c:/programdata/altera/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "74374b:inst22\|49 Q\[8\] " "Warning (13028): Removed fan-out from the always-disabled I/O buffer \"74374b:inst22\|49\" to the node \"Q\[8\]\"" {  } { { "74374b.bdf" "" { Schematic "c:/programdata/altera/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "74374b:inst23\|49 Q\[8\] " "Warning (13028): Removed fan-out from the always-disabled I/O buffer \"74374b:inst23\|49\" to the node \"Q\[8\]\"" {  } { { "74374b.bdf" "" { Schematic "c:/programdata/altera/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_READY GND " "Warning (13410): Pin \"DATA_READY\" is stuck at GND" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1392 2568 2744 1408 "DATA_READY" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_CLK2 GND " "Warning (13410): Pin \"SYS_CLK2\" is stuck at GND" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1904 2552 2728 1920 "SYS_CLK2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SYS_CLK1 GND " "Warning (13410): Pin \"SYS_CLK1\" is stuck at GND" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1824 2552 2728 1840 "SYS_CLK1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[12\] GND " "Warning (13410): Pin \"Q\[12\]\" is stuck at GND" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 704 2664 2840 720 "Q\[8\]" "" } { 784 2656 2832 800 "Q\[7\]" "" } { 864 2656 2832 880 "Q\[6\]" "" } { 944 2656 2832 960 "Q\[5\]" "" } { 1016 2656 2832 1032 "Q\[4\]" "" } { 1096 2656 2832 1112 "Q\[3\]" "" } { 1176 2656 2832 1192 "Q\[2\]" "" } { 1256 2656 2832 1272 "Q\[1\]" "" } { 608 2296 2472 624 "Q\[9\]" "" } { 568 2296 2472 584 "Q\[10\]" "" } { 528 2296 2472 544 "Q\[11\]" "" } { 496 2296 2472 512 "Q\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[11\] GND " "Warning (13410): Pin \"Q\[11\]\" is stuck at GND" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 704 2664 2840 720 "Q\[8\]" "" } { 784 2656 2832 800 "Q\[7\]" "" } { 864 2656 2832 880 "Q\[6\]" "" } { 944 2656 2832 960 "Q\[5\]" "" } { 1016 2656 2832 1032 "Q\[4\]" "" } { 1096 2656 2832 1112 "Q\[3\]" "" } { 1176 2656 2832 1192 "Q\[2\]" "" } { 1256 2656 2832 1272 "Q\[1\]" "" } { 608 2296 2472 624 "Q\[9\]" "" } { 568 2296 2472 584 "Q\[10\]" "" } { 528 2296 2472 544 "Q\[11\]" "" } { 496 2296 2472 512 "Q\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[10\] GND " "Warning (13410): Pin \"Q\[10\]\" is stuck at GND" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 704 2664 2840 720 "Q\[8\]" "" } { 784 2656 2832 800 "Q\[7\]" "" } { 864 2656 2832 880 "Q\[6\]" "" } { 944 2656 2832 960 "Q\[5\]" "" } { 1016 2656 2832 1032 "Q\[4\]" "" } { 1096 2656 2832 1112 "Q\[3\]" "" } { 1176 2656 2832 1192 "Q\[2\]" "" } { 1256 2656 2832 1272 "Q\[1\]" "" } { 608 2296 2472 624 "Q\[9\]" "" } { 568 2296 2472 584 "Q\[10\]" "" } { 528 2296 2472 544 "Q\[11\]" "" } { 496 2296 2472 512 "Q\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[9\] GND " "Warning (13410): Pin \"Q\[9\]\" is stuck at GND" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 704 2664 2840 720 "Q\[8\]" "" } { 784 2656 2832 800 "Q\[7\]" "" } { 864 2656 2832 880 "Q\[6\]" "" } { 944 2656 2832 960 "Q\[5\]" "" } { 1016 2656 2832 1032 "Q\[4\]" "" } { 1096 2656 2832 1112 "Q\[3\]" "" } { 1176 2656 2832 1192 "Q\[2\]" "" } { 1256 2656 2832 1272 "Q\[1\]" "" } { 608 2296 2472 624 "Q\[9\]" "" } { 568 2296 2472 584 "Q\[10\]" "" } { 528 2296 2472 544 "Q\[11\]" "" } { 496 2296 2472 512 "Q\[12\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 62 " "Info (17049): 62 registers lost all their fanouts during netlist optimizations. The first 62 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[7\] " "Info (17050): Register \"lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[6\] " "Info (17050): Register \"lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[5\] " "Info (17050): Register \"lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[4\] " "Info (17050): Register \"lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[3\] " "Info (17050): Register \"lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[2\] " "Info (17050): Register \"lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[1\] " "Info (17050): Register \"lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[0\] " "Info (17050): Register \"lpm_counter3:inst120\|lpm_counter:LPM_COUNTER_component\|cntr_l2k:auto_generated\|counter_reg_bit\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74374b:inst21\|20 " "Info (17050): Register \"74374b:inst21\|20\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|rx_reg\[39\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|rx_reg\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg9a\[3\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg9a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg9a\[2\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg9a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg9a\[1\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg9a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg9a\[0\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg9a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe\|dffe17a\[4\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe\|dffe17a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_reg\[4\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_reg\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_latch\[4\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_latch\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74374b:inst20\|20 " "Info (17050): Register \"74374b:inst20\|20\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|rx_reg\[47\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|rx_reg\[47\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg11a\[3\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg11a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg11a\[2\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg11a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg11a\[1\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg11a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg11a\[0\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg11a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe\|dffe17a\[5\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe\|dffe17a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_reg\[5\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_reg\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_latch\[5\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_latch\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74374b:inst19\|20 " "Info (17050): Register \"74374b:inst19\|20\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|rx_reg\[55\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|rx_reg\[55\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg13a\[3\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg13a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg13a\[2\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg13a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg13a\[1\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg13a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg13a\[0\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg13a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe\|dffe17a\[6\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe\|dffe17a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_reg\[6\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_reg\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_latch\[6\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_latch\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74374b:inst52\|20 " "Info (17050): Register \"74374b:inst52\|20\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|rx_reg\[63\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|rx_reg\[63\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg15a\[3\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg15a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg15a\[2\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg15a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg15a\[1\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg15a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg15a\[0\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg15a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe\|dffe17a\[7\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe\|dffe17a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_reg\[7\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_reg\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_latch\[7\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_latch\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74374b:inst22\|20 " "Info (17050): Register \"74374b:inst22\|20\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|rx_reg\[31\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|rx_reg\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg7a\[3\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg7a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg7a\[2\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg7a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg7a\[1\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg7a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg7a\[0\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg7a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe\|dffe17a\[3\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe\|dffe17a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_reg\[3\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_reg\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_latch\[3\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_latch\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "74374b:inst23\|20 " "Info (17050): Register \"74374b:inst23\|20\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|rx_reg\[23\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|rx_reg\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg5a\[3\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg5a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg5a\[2\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg5a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg5a\[1\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg5a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg5a\[0\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|l_shiftreg5a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe\|dffe17a\[2\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe\|dffe17a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_reg\[2\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_reg\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_latch\[2\] " "Info (17050): Register \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_lvds_ddio_in:ddio_in\|dataout_l_latch\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll " "Info (16011): Adding node \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 " "Info (16011): Adding node \"altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Info (21057): Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info (21058): Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Info (21059): Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info (21060): Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Info (21061): Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Info (21065): Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Info: Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 11:26:59 2012 " "Info: Processing ended: Wed Oct 17 11:26:59 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 11:27:00 2012 " "Info: Processing started: Wed Oct 17 11:27:00 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off M2FS-Data-Formatter -c M2FS-Data-Formatter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off M2FS-Data-Formatter -c M2FS-Data-Formatter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "M2FS-Data-Formatter EP3C40F324C8 " "Info (119006): Selected device EP3C40F324C8 for design \"M2FS-Data-Formatter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll " "Info (15575): None of the inputs fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_1 " "Info (15574): Input \"LVDS_CHANNEL_1\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1200 1440 1616 1216 "LVDS_CHANNEL_1" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_2 " "Info (15574): Input \"LVDS_CHANNEL_2\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1144 1440 1616 1160 "LVDS_CHANNEL_2" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_3 " "Info (15574): Input \"LVDS_CHANNEL_3\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1088 1440 1616 1104 "LVDS_CHANNEL_3" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_4 " "Info (15574): Input \"LVDS_CHANNEL_4\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1032 1440 1616 1048 "LVDS_CHANNEL_4" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_5 " "Info (15574): Input \"LVDS_CHANNEL_5\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 976 1440 1616 992 "LVDS_CHANNEL_5" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_6 " "Info (15574): Input \"LVDS_CHANNEL_6\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 920 1440 1616 936 "LVDS_CHANNEL_6" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_7 " "Info (15574): Input \"LVDS_CHANNEL_7\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 864 1440 1616 880 "LVDS_CHANNEL_7" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_8 " "Info (15574): Input \"LVDS_CHANNEL_8\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 808 1440 1616 824 "LVDS_CHANNEL_8" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_3 " "Info (15574): Input \"LVDS_CHANNEL_3\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1088 1440 1616 1104 "LVDS_CHANNEL_3" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_4 " "Info (15574): Input \"LVDS_CHANNEL_4\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1032 1440 1616 1048 "LVDS_CHANNEL_4" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_5 " "Info (15574): Input \"LVDS_CHANNEL_5\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 976 1440 1616 992 "LVDS_CHANNEL_5" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_6 " "Info (15574): Input \"LVDS_CHANNEL_6\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 920 1440 1616 936 "LVDS_CHANNEL_6" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_7 " "Info (15574): Input \"LVDS_CHANNEL_7\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 864 1440 1616 880 "LVDS_CHANNEL_7" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_8 " "Info (15574): Input \"LVDS_CHANNEL_8\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 808 1440 1616 824 "LVDS_CHANNEL_8" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_1 " "Info (15574): Input \"LVDS_CHANNEL_1\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1200 1440 1616 1216 "LVDS_CHANNEL_1" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_2 " "Info (15574): Input \"LVDS_CHANNEL_2\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1144 1440 1616 1160 "LVDS_CHANNEL_2" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll Cyclone III PLL " "Info (15535): Implemented PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock 1 2 -90 -6250 " "Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of -90 degrees (-6250 ps) for altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 8 -23 -6250 " "Info (15099): Implementing clock multiplication of 1, clock division of 8, and phase shift of -23 degrees (-6250 ps) for altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 172 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 331 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone III PLL " "Info (15535): Implemented PLL \"altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altpll0_altpll.v" 43 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altpll0_altpll.v" 77 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F324C8 " "Info (176445): Device EP3C25F324C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 414 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 416 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 418 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 420 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 422 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "14 " "Warning (176674): Following 14 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "START_A START_A(n) " "Warning (176118): Pin \"START_A\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"START_A(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { START_A } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_A" } { 0 "START_A(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1720 1608 1784 1736 "START_A" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 103 6069 6992 0} { 0 { 0 ""} 0 163 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { START_A(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_A(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "START_B START_B(n) " "Warning (176118): Pin \"START_B\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"START_B(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { START_B } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_B" } { 0 "START_B(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1768 1608 1784 1784 "START_B" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 104 6069 6992 0} { 0 { 0 ""} 0 164 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { START_B(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_B(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "SYS_CLK2 SYS_CLK2(n) " "Warning (176118): Pin \"SYS_CLK2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"SYS_CLK2(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { SYS_CLK2 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SYS_CLK2" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1904 2552 2728 1920 "SYS_CLK2" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 107 6069 6992 0} { 0 { 0 ""} 0 424 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { SYS_CLK2(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "SYS_CLK1 SYS_CLK1(n) " "Warning (176118): Pin \"SYS_CLK1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"SYS_CLK1(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { SYS_CLK1 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SYS_CLK1" } { 0 "SYS_CLK1(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1824 2552 2728 1840 "SYS_CLK1" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 108 6069 6992 0} { 0 { 0 ""} 0 165 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { SYS_CLK1(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DATA_CLK_OUT_A DATA_CLK_OUT_A(n) " "Warning (176118): Pin \"DATA_CLK_OUT_A\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DATA_CLK_OUT_A(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { DATA_CLK_OUT_A } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_CLK_OUT_A" } { 0 "DATA_CLK_OUT_A(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 2072 1608 1800 2088 "DATA_CLK_OUT_A" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_CLK_OUT_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 96 6069 6992 0} { 0 { 0 ""} 0 153 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { DATA_CLK_OUT_A(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_CLK_OUT_A(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DATA_CLK_OUT_B DATA_CLK_OUT_B(n) " "Warning (176118): Pin \"DATA_CLK_OUT_B\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DATA_CLK_OUT_B(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { DATA_CLK_OUT_B } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_CLK_OUT_B" } { 0 "DATA_CLK_OUT_B(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 2120 1608 1800 2136 "DATA_CLK_OUT_B" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_CLK_OUT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 98 6069 6992 0} { 0 { 0 ""} 0 154 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { DATA_CLK_OUT_B(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_CLK_OUT_B(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_8 LVDS_CHANNEL_8(n) " "Warning (176118): Pin \"LVDS_CHANNEL_8\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_8(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_8 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_8" } { 0 "LVDS_CHANNEL_8(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 808 1440 1616 824 "LVDS_CHANNEL_8" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 145 6069 6992 0} { 0 { 0 ""} 0 162 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_8(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_8(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_7 LVDS_CHANNEL_7(n) " "Warning (176118): Pin \"LVDS_CHANNEL_7\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_7(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_7 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_7" } { 0 "LVDS_CHANNEL_7(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 864 1440 1616 880 "LVDS_CHANNEL_7" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 146 6069 6992 0} { 0 { 0 ""} 0 161 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_7(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_7(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_6 LVDS_CHANNEL_6(n) " "Warning (176118): Pin \"LVDS_CHANNEL_6\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_6(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_6 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_6" } { 0 "LVDS_CHANNEL_6(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 920 1440 1616 936 "LVDS_CHANNEL_6" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 147 6069 6992 0} { 0 { 0 ""} 0 160 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_6(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_6(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_5 LVDS_CHANNEL_5(n) " "Warning (176118): Pin \"LVDS_CHANNEL_5\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_5(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_5 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_5" } { 0 "LVDS_CHANNEL_5(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 976 1440 1616 992 "LVDS_CHANNEL_5" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 148 6069 6992 0} { 0 { 0 ""} 0 159 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_5(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_5(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_4 LVDS_CHANNEL_4(n) " "Warning (176118): Pin \"LVDS_CHANNEL_4\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_4(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_4 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_4" } { 0 "LVDS_CHANNEL_4(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1032 1440 1616 1048 "LVDS_CHANNEL_4" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 149 6069 6992 0} { 0 { 0 ""} 0 158 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_4(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_4(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_3 LVDS_CHANNEL_3(n) " "Warning (176118): Pin \"LVDS_CHANNEL_3\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_3(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_3 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_3" } { 0 "LVDS_CHANNEL_3(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1088 1440 1616 1104 "LVDS_CHANNEL_3" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 150 6069 6992 0} { 0 { 0 ""} 0 157 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_3(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_3(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_1 LVDS_CHANNEL_1(n) " "Warning (176118): Pin \"LVDS_CHANNEL_1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_1(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_1 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_1" } { 0 "LVDS_CHANNEL_1(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1200 1440 1616 1216 "LVDS_CHANNEL_1" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 151 6069 6992 0} { 0 { 0 ""} 0 155 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_1(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_2 LVDS_CHANNEL_2(n) " "Warning (176118): Pin \"LVDS_CHANNEL_2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_2(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_2 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_2" } { 0 "LVDS_CHANNEL_2(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1144 1440 1616 1160 "LVDS_CHANNEL_2" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 152 6069 6992 0} { 0 { 0 ""} 0 156 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_2(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 82 " "Critical Warning (169085): No exact pin location assignment(s) for 3 pins of 82 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SYS_CLK2 " "Info (169086): Pin SYS_CLK2 not assigned to an exact location on the device" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { SYS_CLK2 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SYS_CLK2" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1904 2552 2728 1920 "SYS_CLK2" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 107 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CLK_OUT_A " "Info (169086): Pin DATA_CLK_OUT_A not assigned to an exact location on the device" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { DATA_CLK_OUT_A } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_CLK_OUT_A" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 2072 1608 1800 2088 "DATA_CLK_OUT_A" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_CLK_OUT_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 96 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_CLK_OUT_B " "Info (169086): Pin DATA_CLK_OUT_B not assigned to an exact location on the device" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { DATA_CLK_OUT_B } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_CLK_OUT_B" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 2120 1608 1800 2136 "DATA_CLK_OUT_B" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_CLK_OUT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 98 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst115\|2\|combout " "Warning (335094): Node \"inst115\|2\|combout\" is a latch" {  } { { "74137.bdf" "" { Schematic "c:/programdata/altera/quartus/libraries/others/maxplus2/74137.bdf" { { 152 264 328 232 "2" "" } } } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "M2FS-Data-Formatter.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'M2FS-Data-Formatter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info (332144): No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Warning (332056): Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_1) " "Info (176353): Automatically promoted node altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 331 -1 0 } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 211 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_1) " "Info (176353): Automatically promoted node altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 331 -1 0 } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 211 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Info (176353): Automatically promoted node altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altpll0_altpll.v" 77 -1 0 } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst99|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 239 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y33 X10_Y43 " "Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Warning (169064): Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CMOS_OE a permanently enabled " "Info (169065): Pin CMOS_OE has a permanently enabled output enable" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { CMOS_OE } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CMOS_OE" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 904 736 912 920 "CMOS_OE" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMOS_OE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 144 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Info: Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 11:27:11 2012 " "Info: Processing ended: Wed Oct 17 11:27:11 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 11:27:12 2012 " "Info: Processing started: Wed Oct 17 11:27:12 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off M2FS-Data-Formatter -c M2FS-Data-Formatter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off M2FS-Data-Formatter -c M2FS-Data-Formatter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 11:27:12 2012 " "Info: Processing started: Wed Oct 17 11:27:12 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta M2FS-Data-Formatter -c M2FS-Data-Formatter " "Info: Command: quartus_sta M2FS-Data-Formatter -c M2FS-Data-Formatter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst115\|2\|combout " "Warning (335094): Node \"inst115\|2\|combout\" is a latch" {  } { { "74137.bdf" "" { Schematic "c:/programdata/altera/quartus/libraries/others/maxplus2/74137.bdf" { { 152 264 328 232 "2" "" } } } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "M2FS-Data-Formatter.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'M2FS-Data-Formatter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info (332142): No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 12.500 -waveform \{0.000 6.250\} -name CAM_CLKA CAM_CLKA " "Info (332110): create_clock -period 12.500 -waveform \{0.000 6.250\} -name CAM_CLKA CAM_CLKA" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 2 -phase -90.00 -duty_cycle 50.00 -name \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 2 -phase -90.00 -duty_cycle 50.00 -name \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 8 -phase -22.50 -duty_cycle 50.00 -name \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 8 -phase -22.50 -duty_cycle 50.00 -name \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst99\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{inst99\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Vsync Vsync " "Info (332105): create_clock -period 1.000 -name Vsync Vsync" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CAM_FLD CAM_FLD " "Info (332105): create_clock -period 1.000 -name CAM_FLD CAM_FLD" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Warning (332056): Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.462 " "Info (332146): Worst-case setup slack is -2.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.462        -7.382 Vsync  " "Info (332119):    -2.462        -7.382 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.090        -1.090 CAM_FLD  " "Info (332119):    -1.090        -1.090 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.431         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):     9.431         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.585         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    11.585         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.763         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    20.763         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.011 " "Info (332146): Worst-case hold slack is -0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011        -0.011 CAM_FLD  " "Info (332119):    -0.011        -0.011 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):     0.499         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655         0.000 Vsync  " "Info (332119):     0.655         0.000 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.038         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):     3.038         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.884         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    13.884         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.545 Vsync  " "Info (332119):    -3.000        -7.545 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 CAM_FLD  " "Info (332119):    -3.000        -3.000 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.195         0.000 CAM_CLKA  " "Info (332119):     6.195         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.187         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    12.187         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.189         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    12.189         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.691         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    49.691         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Warning (332056): Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.175 " "Info (332146): Worst-case setup slack is -2.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.175        -6.522 Vsync  " "Info (332119):    -2.175        -6.522 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.131        -1.131 CAM_FLD  " "Info (332119):    -1.131        -1.131 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.962         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):     8.962         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.686         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    11.686         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.976         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    20.976         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.009 " "Info (332146): Worst-case hold slack is -0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009        -0.009 CAM_FLD  " "Info (332119):    -0.009        -0.009 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):     0.467         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518         0.000 Vsync  " "Info (332119):     0.518         0.000 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.799         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):     2.799         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.515         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    14.515         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.707 Vsync  " "Info (332119):    -3.000        -7.707 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 CAM_FLD  " "Info (332119):    -3.000        -3.000 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.162         0.000 CAM_CLKA  " "Info (332119):     6.162         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.194         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    12.194         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.197         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    12.197         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.696         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    49.696         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Warning (332056): Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.438 " "Info (332146): Worst-case setup slack is -0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438        -1.313 Vsync  " "Info (332119):    -0.438        -1.313 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401        -0.401 CAM_FLD  " "Info (332119):    -0.401        -0.401 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.862         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):     7.862         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.056         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    12.056         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.001         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    23.001         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.188 " "Info (332146): Worst-case hold slack is -0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188        -0.188 CAM_FLD  " "Info (332119):    -0.188        -0.188 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):     0.192         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 Vsync  " "Info (332119):     0.323         0.000 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.321         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):     1.321         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.206         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    16.206         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Info: Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 11:27:15 2012 " "Info: Processing ended: Wed Oct 17 11:27:15 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -6.000 Vsync  " "Info (332119):    -3.000        -6.000 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 CAM_FLD  " "Info (332119):    -3.000        -3.000 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.839         0.000 CAM_CLKA  " "Info (332119):     5.839         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.273         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    12.273         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.280         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    12.280         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.782         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    49.782         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Info: Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 11:27:16 2012 " "Info: Processing ended: Wed Oct 17 11:27:16 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 11:27:17 2012 " "Info: Processing started: Wed Oct 17 11:27:17 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off M2FS-Data-Formatter -c M2FS-Data-Formatter " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off M2FS-Data-Formatter -c M2FS-Data-Formatter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "M2FS-Data-Formatter_8_1200mv_85c_slow.vho C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/ simulation " "Info (204019): Generated file M2FS-Data-Formatter_8_1200mv_85c_slow.vho in folder \"C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "M2FS-Data-Formatter_8_1200mv_0c_slow.vho C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/ simulation " "Info (204019): Generated file M2FS-Data-Formatter_8_1200mv_0c_slow.vho in folder \"C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "M2FS-Data-Formatter_min_1200mv_0c_fast.vho C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/ simulation " "Info (204019): Generated file M2FS-Data-Formatter_min_1200mv_0c_fast.vho in folder \"C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "M2FS-Data-Formatter.vho C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/ simulation " "Info (204019): Generated file M2FS-Data-Formatter.vho in folder \"C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "M2FS-Data-Formatter_8_1200mv_85c_vhd_slow.sdo C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/ simulation " "Info (204019): Generated file M2FS-Data-Formatter_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "M2FS-Data-Formatter_8_1200mv_0c_vhd_slow.sdo C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/ simulation " "Info (204019): Generated file M2FS-Data-Formatter_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "M2FS-Data-Formatter_min_1200mv_0c_vhd_fast.sdo C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/ simulation " "Info (204019): Generated file M2FS-Data-Formatter_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "M2FS-Data-Formatter_vhd.sdo C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/ simulation " "Info (204019): Generated file M2FS-Data-Formatter_vhd.sdo in folder \"C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 11:27:19 2012 " "Info: Processing ended: Wed Oct 17 11:27:19 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 64 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 64 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
