#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 23 13:55:24 2025
# Process ID: 18764
# Current directory: D:/vivadoproject/project532/integration/integrate_camera_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22932 D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.xpr
# Log file: D:/vivadoproject/project532/integration/integrate_camera_vga/vivado.log
# Journal file: D:/vivadoproject/project532/integration/integrate_camera_vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivadoproject/project532/important_ip/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 852.719 ; gain = 182.332
update_compile_order -fileset sources_1
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding cell -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0
Adding cell -- xilinx.com:ip:axi_vip:1.1 - axi_vip_1
Adding cell -- xilinx.com:user:stream2vga:1.0 - stream2vga_0
Excluding </axi_vip_0/S_AXI/Reg> from </axi_vdma_0/Data_MM2S>
Successfully read diagram <design_1> from BD file <D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 942.695 ; gain = 83.289
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
CRITICAL WARNING: [BD 41-1630] All addressable segments in </axi_vdma_0/Data_MM2S> are excluded.
CRITICAL WARNING: [BD 41-1629] </axi_vip_0/S_AXI/Reg> is excluded from all addressable master spaces.
WARNING: [BD 41-927] Following properties on pin /stream2vga_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
delete_bd_objs [get_bd_addr_segs -excluded axi_vdma_0/Data_MM2S/SEG_axi_vip_0_Reg]
assign_bd_address [get_bd_addr_segs {axi_vip_0/S_AXI/Reg }]
</axi_vip_0/S_AXI/Reg> is being mapped into </axi_vdma_0/Data_MM2S> at <0x44A00000 [ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_vip_0/S_AXI/Reg> does not match the usage <memory> of master </axi_vdma_0/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_vip_0/S_AXI/Reg> from </axi_vdma_0/Data_MM2S>
include_bd_addr_seg [get_bd_addr_segs -excluded axi_vdma_0/Data_MM2S/SEG_axi_vip_0_Reg]
Including </axi_vip_0/S_AXI/Reg> into </axi_vdma_0/Data_MM2S>
set_property range 1M [get_bd_addr_segs {axi_vdma_0/Data_MM2S/SEG_axi_vip_0_Reg}]
set_property range 512K [get_bd_addr_segs {axi_vdma_0/Data_MM2S/SEG_axi_vip_0_Reg}]
set_property range 512K [get_bd_addr_segs {axi_vip_1/Master_AXI/SEG_axi_vdma_0_Reg}]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-927] Following properties on pin /stream2vga_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_bd_design
Wrote  : <D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.srcs\sources_1\bd\design_1\design_1.bd> 
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S]
set_property location {4 1187 308} [get_bd_cells axi_vip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {4 1010 278} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_vip_0/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S]'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_vip_0/S_AXI]'
undo
INFO: [Common 17-17] undo 'set_property location {4 1010 278} [get_bd_cells axi_interconnect_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'set_property location {4 1187 308} [get_bd_cells axi_vip_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S]'
redo
INFO: [Common 17-16] redo 'set_property location {4 1187 308} [get_bd_cells axi_vip_0]'
redo
INFO: [Common 17-16] redo 'startgroup'
INFO: [Common 17-16] redo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0'
INFO: [Common 17-16] redo 'endgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'set_property location {4 1187 308} [get_bd_cells axi_vip_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S]'
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S] [get_bd_cells axi_vip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
endgroup
set_property location {4 920 357} [get_bd_cells mig_7series_0]
apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr2_sdram" }  [get_bd_cells mig_7series_0]
INFO: [board_rule_mig 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr2_sdram
INFO: [board_rule_mig 100-100] connect_bd_intf_net /ddr2_sdram /mig_7series_0/DDR2
INFO: [board_rule_mig 100-100] create_bd_port -dir I sys_clk_i -type clk
can't read "board_if": no such variable
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: can't read "board_if": no such variable
    ::xilinx.com_bd_rule_mig_7series::apply_rule Line 48
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:mig_7series was not applied to object mig_7series_0
apply_bd_automation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1264.949 ; gain = 163.359
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr2_sdram" }  [get_bd_cells mig_7series_0]'
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'startgroup'
set_property location {3 1100 285} [get_bd_cells mig_7series_0]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
connect_bd_intf_net [get_bd_intf_pins mig_7series_0/S_AXI] [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins mig_7series_0/sys_rst]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /mig_7series_0]
INFO: [board_rule 100-100] connect_bd_net /reset /mig_7series_0/sys_rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1372.312 ; gain = 35.355
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins mig_7series_0/sys_clk_i]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S]
set_property location {3.5 830 90} [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_cells mig_7series_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
endgroup
set_property location {5 1209 243} [get_bd_cells mig_7series_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr2_sdram" }  [get_bd_cells mig_7series_0]
INFO: [board_rule_mig 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr2_sdram
INFO: [board_rule_mig 100-100] connect_bd_intf_net /ddr2_sdram /mig_7series_0/DDR2
INFO: [board_rule_mig 100-100] create_bd_port -dir I sys_clk_i -type clk
can't read "board_if": no such variable
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: can't read "board_if": no such variable
    ::xilinx.com_bd_rule_mig_7series::apply_rule Line 48
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:mig_7series was not applied to object mig_7series_0
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1489.508 ; gain = 48.273
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr2_sdram" }  [get_bd_cells mig_7series_0]'
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'startgroup'
endgroup
delete_bd_objs [get_bd_cells mig_7series_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
apply_board_connection -board_interface "ddr2_sdram" -ip_intf "mig_7series_0/mig_ddr_interface" -diagram "design_1" 
INFO: [board_interface 100-100] set_property CONFIG.BOARD_MIG_PARAM ddr2_sdram [get_bd_cells -quiet /mig_7series_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr2_sdram
INFO: [board_interface 100-100] connect_bd_intf_net /ddr2_sdram /mig_7series_0/DDR2
INFO: [board_interface 100-100] create_bd_port -dir I sys_clk_i -type clk
INFO: [board_interface 100-100] connect_bd_net /sys_clk_i /mig_7series_0/sys_clk_i
apply_board_connection: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1644.070 ; gain = 81.062
endgroup
delete_bd_objs [get_bd_nets sys_clk_i_1] [get_bd_ports sys_clk_i]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins mig_7series_0/sys_rst]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /mig_7series_0]
INFO: [board_rule 100-100] connect_bd_net /reset /mig_7series_0/sys_rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1686.191 ; gain = 39.102
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins mig_7series_0/sys_clk_i]
endgroup
connect_bd_intf_net [get_bd_intf_pins mig_7series_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0
endgroup
set_property location {3 486 -94} [get_bd_cells axi_vip_0]
connect_bd_intf_net [get_bd_intf_pins axi_vip_0/M_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/S00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/M00_ACLK]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/S01_ACLK]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/mig_7series_0/ui_clk (81 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_vdma_0/M_AXI_S2MM} Slave {/mig_7series_0/S_AXI} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_vdma_0/M_AXI_S2MM]
</mig_7series_0/memmap/memaddr> is being mapped into </axi_vdma_0/Data_MM2S> at <0x80000000 [ 128M ]>
</mig_7series_0/memmap/memaddr> is being mapped into </axi_vdma_0/Data_S2MM> at <0x80000000 [ 128M ]>
set_property range 512K [get_bd_addr_segs {axi_vdma_0/Data_MM2S/SEG_mig_7series_0_memaddr}]
set_property offset 0x44A00000 [get_bd_addr_segs {axi_vdma_0/Data_MM2S/SEG_mig_7series_0_memaddr}]
set_property range 2M [get_bd_addr_segs {axi_vip_1/Master_AXI/SEG_axi_vdma_0_Reg}]
set_property range 2M [get_bd_addr_segs {axi_vdma_0/Data_MM2S/SEG_mig_7series_0_memaddr}]
save_bd_design
Wrote  : <D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_0/M00_ACLK' (interface '/axi_interconnect_0/M00_AXI') and '/mig_7series_0/ui_clk' (interface '/mig_7series_0/S_AXI') must be connected to the same source 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
CRITICAL WARNING: [BD 41-1353] </mig_7series_0/memmap/memaddr> is mapped at disjoint segments in master </axi_vdma_0/Data_S2MM/SEG_mig_7series_0_memaddr> at <0x80000000 [ 128M ]> and in master </axi_vdma_0/Data_MM2S/SEG_mig_7series_0_memaddr> at <0x44A00000 [ 2M ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
CRITICAL WARNING: [BD 41-1267] </mig_7series_0/memmap/memaddr> is mapped into related masters </axi_vdma_0/Data_S2MM> and </axi_vdma_0/Data_MM2S> at different offsets <0x80000000 [ 128M ]> and <0x44A00000 [ 2M ]>
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /mig_7series_0/S_AXI(81247969) and /axi_interconnect_0/xbar/M00_AXI(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /mig_7series_0/S_AXI(design_1_mig_7series_0_2_ui_clk) and /axi_interconnect_0/xbar/M00_AXI(/clk_wiz_clk_out1)
WARNING: [BD 41-927] Following properties on pin /stream2vga_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd 
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1765.184 ; gain = 0.000
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_0/M00_ACLK' (interface '/axi_interconnect_0/M00_AXI') and '/mig_7series_0/ui_clk' (interface '/mig_7series_0/S_AXI') must be connected to the same source 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
CRITICAL WARNING: [BD 41-1353] </mig_7series_0/memmap/memaddr> is mapped at disjoint segments in master </axi_vdma_0/Data_S2MM/SEG_mig_7series_0_memaddr> at <0x80000000 [ 128M ]> and in master </axi_vdma_0/Data_MM2S/SEG_mig_7series_0_memaddr> at <0x44A00000 [ 2M ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must either be mapped to the same offset in all masters, or to addresses that are apertures of each other or to contiguous addresses that can be combined into a single aligned address with a range that is a power of 2
CRITICAL WARNING: [BD 41-1267] </mig_7series_0/memmap/memaddr> is mapped into related masters </axi_vdma_0/Data_S2MM> and </axi_vdma_0/Data_MM2S> at different offsets <0x80000000 [ 128M ]> and <0x44A00000 [ 2M ]>
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /mig_7series_0/S_AXI(81247969) and /axi_interconnect_0/xbar/M00_AXI(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /mig_7series_0/S_AXI(design_1_mig_7series_0_2_ui_clk) and /axi_interconnect_0/xbar/M00_AXI(/clk_wiz_clk_out1)
WARNING: [BD 41-927] Following properties on pin /stream2vga_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property range 2M [get_bd_addr_segs {axi_vdma_0/Data_S2MM/SEG_mig_7series_0_memaddr}]
set_property offset 0x44A00000 [get_bd_addr_segs {axi_vdma_0/Data_S2MM/SEG_mig_7series_0_memaddr}]
validate_bd_design
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_0/M00_ACLK' (interface '/axi_interconnect_0/M00_AXI') and '/mig_7series_0/ui_clk' (interface '/mig_7series_0/S_AXI') must be connected to the same source 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /mig_7series_0/S_AXI(81247969) and /axi_interconnect_0/xbar/M00_AXI(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /mig_7series_0/S_AXI(design_1_mig_7series_0_2_ui_clk) and /axi_interconnect_0/xbar/M00_AXI(/clk_wiz_clk_out1)
WARNING: [BD 41-927] Following properties on pin /stream2vga_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {151.636} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz]
endgroup
connect_bd_net [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins clk_wiz/clk_out2]
validate_bd_design
CRITICAL WARNING: [BD 41-1363] The clock pins '/axi_interconnect_0/M00_ACLK' (interface '/axi_interconnect_0/M00_AXI') and '/mig_7series_0/ui_clk' (interface '/mig_7series_0/S_AXI') must be connected to the same source 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
CRITICAL WARNING: [BD 41-1343] Reset pin /mig_7series_0/aresetn (associated clock /mig_7series_0/ui_clk) is connected to reset source /rst_mig_7series_0_81M/peripheral_aresetn (synchronous to clock source /clk_wiz/clk_out2).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /mig_7series_0/ui_clk.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /mig_7series_0/S_AXI(81247969) and /axi_interconnect_0/xbar/M00_AXI(100000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /mig_7series_0/S_AXI(design_1_mig_7series_0_2_ui_clk) and /axi_interconnect_0/xbar/M00_AXI(/clk_wiz_clk_out1)
WARNING: [BD 41-927] Following properties on pin /stream2vga_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
make_bd_pins_external  [get_bd_pins mig_7series_0/ui_clk]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {10} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz]
endgroup
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk] [get_bd_ports ui_clk_0]
delete_bd_objs [get_bd_intf_nets mig_7series_0_DDR2] [get_bd_nets mig_7series_0_ui_clk_sync_rst] [get_bd_nets mig_7series_0_mmcm_locked] [get_bd_nets rst_mig_7series_0_81M_peripheral_aresetn] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells mig_7series_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
endgroup
set_property location {6 1669 88} [get_bd_cells mig_7series_0]
apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr2_sdram" }  [get_bd_cells mig_7series_0]
INFO: [board_rule_mig 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr2_sdram_0
INFO: [board_rule_mig 100-100] connect_bd_intf_net /ddr2_sdram_0 /mig_7series_0/DDR2
INFO: [board_rule_mig 100-100] create_bd_port -dir I sys_clk_i -type clk
can't read "board_if": no such variable
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: can't read "board_if": no such variable
    ::xilinx.com_bd_rule_mig_7series::apply_rule Line 48
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:mig_7series was not applied to object mig_7series_0
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2278.559 ; gain = 0.000
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr2_sdram" }  [get_bd_cells mig_7series_0]'
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'startgroup'
delete_bd_objs [get_bd_cells mig_7series_0]
delete_bd_objs [get_bd_intf_ports ddr2_sdram]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
apply_board_connection -board_interface "ddr2_sdram" -ip_intf "mig_7series_0/mig_ddr_interface" -diagram "design_1" 
INFO: [board_interface 100-100] set_property CONFIG.BOARD_MIG_PARAM ddr2_sdram [get_bd_cells -quiet /mig_7series_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr2_sdram
INFO: [board_interface 100-100] connect_bd_intf_net /ddr2_sdram /mig_7series_0/DDR2
INFO: [board_interface 100-100] create_bd_port -dir I sys_clk_i -type clk
INFO: [board_interface 100-100] connect_bd_net /sys_clk_i /mig_7series_0/sys_clk_i
apply_board_connection: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.734 ; gain = 6.176
endgroup
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_mig_7series_0_81M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_mig_7series_0_81M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_mig_7series_0_81M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_mig_7series_0_81M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_mig_7series_0_81M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_mig_7series_0_81M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_mig_7series_0_81M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_mig_7series_0_81M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_mig_7series_0_81M]
INFO: [board_rule 100-100] connect_bd_net /reset /rst_mig_7series_0_81M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/mig_7series_0/ui_clk (81 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_vdma_0/M_AXI_MM2S} Slave {/mig_7series_0/S_AXI} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins mig_7series_0/S_AXI]
</mig_7series_0/memmap/memaddr> is being mapped into </axi_vdma_0/Data_MM2S> at <0x80000000 [ 128M ]>
</mig_7series_0/memmap/memaddr> is being mapped into </axi_vdma_0/Data_S2MM> at <0x80000000 [ 128M ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins mig_7series_0/sys_rst]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /mig_7series_0]
INFO: [board_rule 100-100] connect_bd_net /reset /mig_7series_0/sys_rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2340.133 ; gain = 52.613
endgroup
delete_bd_objs [get_bd_nets clk_wiz_clk_out2] [get_bd_cells rst_mig_7series_0_81M]
regenerate_bd_layout
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk]
startgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets mig_7series_0_DDR2]
delete_bd_objs [get_bd_nets mig_7series_0_mmcm_locked] [get_bd_nets mig_7series_0_ui_clk_sync_rst] [get_bd_nets reset_1] [get_bd_nets rst_mig_7series_0_81M_1_peripheral_aresetn] [get_bd_nets sys_clk_i_1]
delete_bd_objs [get_bd_intf_ports ddr2_sdram]
delete_bd_objs [get_bd_cells mig_7series_0] [get_bd_cells rst_mig_7series_0_81M_1]
endgroup
delete_bd_objs [get_bd_ports sys_clk_i]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {4 1027 259} [get_bd_cells axi_bram_ctrl_0]
set_property location {6 1763 491} [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz/resetn]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz]
INFO: [board_rule 100-100] create_bd_port -dir I reset_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_0
INFO: [board_rule 100-100] connect_bd_net /reset_0 /clk_wiz/resetn
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_0
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_clk_wiz_100M]
INFO: [board_rule 100-100] connect_bd_net /reset_0 /rst_clk_wiz_100M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_0
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
endgroup
regenerate_bd_layout
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </axi_vdma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_0/S_AXI/Mem0> is not mapped into </axi_vdma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-927] Following properties on pin /stream2vga_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {false} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {114.829}] [get_bd_cells clk_wiz]
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
endgroup
delete_bd_objs [get_bd_ports reset_0]
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz/resetn]
set_property location {4 881 -145} [get_bd_cells mig_7series_0]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1]
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr2_sdram" }  [get_bd_cells mig_7series_0]
INFO: [board_rule_mig 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr2_sdram
INFO: [board_rule_mig 100-100] connect_bd_intf_net /ddr2_sdram /mig_7series_0/DDR2
INFO: [board_rule_mig 100-100] create_bd_port -dir I sys_clk_i -type clk
can't read "board_if": no such variable
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: can't read "board_if": no such variable
    ::xilinx.com_bd_rule_mig_7series::apply_rule Line 48
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:mig_7series was not applied to object mig_7series_0
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2610.785 ; gain = 41.953
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr2_sdram" }  [get_bd_cells mig_7series_0]'
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'startgroup'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mig_7series_0/sys_rst'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins fifo_generator_0/s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
INFO: [BD 5-455] Automation on '/axi_vdma_0/m_axis_mm2s_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_vdma_0/m_axi_s2mm_aclk]
INFO: [BD 5-455] Automation on '/rst_clk_wiz_100M/slowest_sync_clk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_vip_1/aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/stream2vga_0/clk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/S00_ACLK]
INFO: [BD 5-455] Automation on '/axi_interconnect_0/S01_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_interconnect_0/S02_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/mig_7series_0/ui_clk (81 MHz)} Clk_xbar {Auto} Master {/axi_vdma_0/M_AXI_MM2S} Slave {/mig_7series_0/S_AXI} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins mig_7series_0/S_AXI]
</mig_7series_0/memmap/memaddr> is being mapped into </axi_vdma_0/Data_MM2S> at <0x80000000 [ 128M ]>
</mig_7series_0/memmap/memaddr> is being mapped into </axi_vdma_0/Data_S2MM> at <0x80000000 [ 128M ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins mig_7series_0/sys_rst]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /mig_7series_0]
INFO: [board_rule 100-100] connect_bd_net /reset /mig_7series_0/sys_rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2723.477 ; gain = 52.293
endgroup
connect_bd_net [get_bd_pins mig_7series_0/sys_clk_i] [get_bd_pins clk_wiz/clk_out2]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_vdma_0/s_axis_s2mm_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk] [get_bd_pins clk_wiz/clk_out1]
validate_bd_design
ERROR: [BD 41-1380] A connection to the interface 'DDR2' of '/mig_7series_0' is required.
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins mig_7series_0/DDR2]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-927] Following properties on pin /stream2vga_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2747.484 ; gain = 0.000
make_wrapper -files [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v w ]
add_files -fileset sim_1 D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
Exporting to file D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3124.789 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files -ipstatic_source_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_clk_wiz_2/design_1_clk_wiz_2_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_2_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_clk_wiz_2/design_1_clk_wiz_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_1
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1F69D31
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_N071UN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ipshared/9064/stream2vga/stream2vga.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream2vga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ipshared/9064/stream2vga/stream2vga.srcs/sources_1/new/vga_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_to_vga_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_stream2vga_0_0/sim/design_1_stream2vga_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_stream2vga_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_cc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_s00_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1187]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1191]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1192]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1193]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_vdma_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_clk_wiz_100M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_rst_mig_7series_0_81M_1/sim/design_1_rst_mig_7series_0_81M_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_mig_7series_0_81M_1'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '25' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4878a81970d949be937a5610eee3b981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_12 -L blk_mem_gen_v8_4_2 -L lib_bmg_v1_0_11 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L axi_dwidth_converter_v2_1_18 -L axi_mmu_v2_1_16 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'resetn' on this module [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v:24]
ERROR: [VRFC 10-2063] Module <axi_lite_stimulus_mst> not found while processing module instance <mst> [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v:28]
ERROR: [VRFC 10-2063] Module <axi_lite_stimulus_mst0> not found while processing module instance <mst0> [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 3124.789 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_cc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_s00_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1187]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1191]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1192]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1193]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '21' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4878a81970d949be937a5610eee3b981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_12 -L blk_mem_gen_v8_4_2 -L lib_bmg_v1_0_11 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L axi_dwidth_converter_v2_1_18 -L axi_mmu_v2_1_16 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <axi_lite_stimulus_mst> not found while processing module instance <mst> [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v:38]
ERROR: [VRFC 10-2063] Module <axi_lite_stimulus_mst0> not found while processing module instance <mst0> [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 3124.789 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v w ]
add_files -fileset sim_1 D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v]
set_property is_enabled true [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v]
set_property is_enabled false [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv]
set_property is_enabled true [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v]
set_property is_enabled true [get_files  D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_cc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_s00_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1187]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1191]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1192]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1193]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus_mst
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus_mst0
WARNING: [VRFC 10-3380] identifier 'MEM_DEPTH' is used before its declaration [D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv:258]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '21' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4878a81970d949be937a5610eee3b981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_12 -L blk_mem_gen_v8_4_2 -L lib_bmg_v1_0_11 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L axi_dwidth_converter_v2_1_18 -L axi_mmu_v2_1_16 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2939] 'design_1_axi_vip_0_1_mst_t' is an unknown type [D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv:228]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 3124.789 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
startgroup
set_property -dict [list CONFIG.READ_WRITE_MODE.VALUE_SRC PROPAGATED] [get_bd_cells axi_vip_0]
set_property -dict [list CONFIG.INTERFACE_MODE {MASTER}] [get_bd_cells axi_vip_0]
endgroup
save_bd_design
Wrote  : <D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1356] Address block </mig_7series_0/memmap/memaddr> is not mapped into </axi_vip_0/Master_AXI>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
CRITICAL WARNING: [BD 41-1356] Address block </mig_7series_0/memmap/memaddr> is not mapped into </axi_vip_0/Master_AXI>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-927] Following properties on pin /stream2vga_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
Wrote  : <D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_mmu .
Exporting to file D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3124.789 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files -ipstatic_source_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_clk_wiz_2/design_1_clk_wiz_2_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_2_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_clk_wiz_2/design_1_clk_wiz_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_1
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1F69D31
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_N071UN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ipshared/9064/stream2vga/stream2vga.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream2vga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ipshared/9064/stream2vga/stream2vga.srcs/sources_1/new/vga_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_to_vga_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_stream2vga_0_0/sim/design_1_stream2vga_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_stream2vga_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1187]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1191]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1192]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1193]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_cc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_s00_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus_mst
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus_mst0
WARNING: [VRFC 10-3380] identifier 'MEM_DEPTH' is used before its declaration [D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv:258]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '23' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4878a81970d949be937a5610eee3b981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_12 -L blk_mem_gen_v8_4_2 -L lib_bmg_v1_0_11 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L axi_dwidth_converter_v2_1_18 -L axi_mmu_v2_1_16 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_arready' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1478]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 192 for port 's_axi_rdata' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1495]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rlast' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1496]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 's_axi_rresp' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1498]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rvalid' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1499]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_6.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17_axi_...
Compiling module xil_defaultlib.design_1_auto_cc_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_w_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_mmu_v2_1_16.axi_mmu_v2_1_16_addr_decoder(C_F...
Compiling module axi_mmu_v2_1_16.axi_mmu_v2_1_16_decerr_slave(C_R...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_mmu_v2_1_16.axi_mmu_v2_1_16_top(C_FAMILY="ar...
Compiling module xil_defaultlib.design_1_s00_mmu_0
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_1F69D31
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_2
Compiling module xil_defaultlib.s02_couplers_imp_N071UN
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_0_1
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [\axi_vdma_skid_buf(c_wdata_width...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_data_wi...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_us...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_use_fsync=...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_s2mm_so...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_20.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_stbs_set_nodre [\axi_datamover_stbs_set_nodre(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_4
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture design_1_axi_vdma_0_0_arch of entity xil_defaultlib.design_1_axi_vdma_0_0 [design_1_axi_vdma_0_0_default]
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_1_axi_vip_0_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_2_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_2
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.design_1_mig_7series_0_5_mig_def...
Compiling module xil_defaultlib.design_1_mig_7series_0_5
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_mig_7series_0_81m_1_arch of entity xil_defaultlib.design_1_rst_mig_7series_0_81M_1 [design_1_rst_mig_7series_0_81m_1...]
Compiling module xil_defaultlib.stream2vga_default
Compiling module xil_defaultlib.axi_stream_to_vga_12bit
Compiling module xil_defaultlib.design_1_stream2vga_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.axi_lite_stimulus_mst0_1
Compiling module xil_defaultlib.axi_lite_stimulus_mst_1
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 23 18:20:10 2025...
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:01:16 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '76' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_1/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//mig_7series_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//stream2vga_0/S00_SLV
Time resolution is 1 fs
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: File D:\vivadoprojectproject532integrationintegrate_camera_vga\frame.mem referenced on D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 0 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 0 fs  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv
$finish called at time : 0 fs : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 3124.789 ; gain = 0.000
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:02:05 . Memory (MB): peak = 3124.789 ; gain = 0.000
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
assign_bd_address [get_bd_addr_segs {mig_7series_0/memmap/memaddr }]
</mig_7series_0/memmap/memaddr> is being mapped into </axi_vip_0/Master_AXI> at <0x80000000 [ 128M ]>
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3124.789 ; gain = 0.000
save_bd_design
Wrote  : <D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.srcs\sources_1\bd\design_1\design_1.bd> 
generate_target Simulation [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-927] Following properties on pin /stream2vga_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
Wrote  : <D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
Exporting to file D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3124.789 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files -ipstatic_source_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_clk_wiz_2/design_1_clk_wiz_2_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_2_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_clk_wiz_2/design_1_clk_wiz_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_1
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1F69D31
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_N071UN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ipshared/9064/stream2vga/stream2vga.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream2vga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ipshared/9064/stream2vga/stream2vga.srcs/sources_1/new/vga_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_to_vga_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_stream2vga_0_0/sim/design_1_stream2vga_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_stream2vga_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1187]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1191]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1192]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1193]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_cc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '21' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4878a81970d949be937a5610eee3b981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_12 -L blk_mem_gen_v8_4_2 -L lib_bmg_v1_0_11 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L axi_dwidth_converter_v2_1_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_arready' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1392]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 192 for port 's_axi_rdata' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1409]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rlast' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1410]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 's_axi_rresp' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1412]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rvalid' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_6.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17_axi_...
Compiling module xil_defaultlib.design_1_auto_cc_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_w_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_1F69D31
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_2
Compiling module xil_defaultlib.s02_couplers_imp_N071UN
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_0_1
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [\axi_vdma_skid_buf(c_wdata_width...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_data_wi...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_us...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_use_fsync=...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_s2mm_so...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_20.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_stbs_set_nodre [\axi_datamover_stbs_set_nodre(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_4
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture design_1_axi_vdma_0_0_arch of entity xil_defaultlib.design_1_axi_vdma_0_0 [design_1_axi_vdma_0_0_default]
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_1_axi_vip_0_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_2_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_2
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.design_1_mig_7series_0_5_mig_def...
Compiling module xil_defaultlib.design_1_mig_7series_0_5
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_mig_7series_0_81m_1_arch of entity xil_defaultlib.design_1_rst_mig_7series_0_81M_1 [design_1_rst_mig_7series_0_81m_1...]
Compiling module xil_defaultlib.stream2vga_default
Compiling module xil_defaultlib.axi_stream_to_vga_12bit
Compiling module xil_defaultlib.design_1_stream2vga_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.axi_lite_stimulus_mst0_1
Compiling module xil_defaultlib.axi_lite_stimulus_mst_1
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '67' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_1/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//mig_7series_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//stream2vga_0/S00_SLV
Time resolution is 1 fs
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: File D:\vivadoprojectproject532integrationintegrate_camera_vga\frame.mem referenced on D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 0 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 0 fs  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv
$finish called at time : 0 fs : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 3124.789 ; gain = 0.000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:02:32 . Memory (MB): peak = 3124.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: File D:\vivadoprojectproject532integrationintegrate_camera_vga\frame.mem referenced on D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 0 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 0 fs  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv
$finish called at time : 0 fs : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: File D:\vivadoprojectproject532integrationintegrate_camera_vga\frame.mem referenced on D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 0 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 0 fs  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv
$finish called at time : 0 fs : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3124.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: File D:\vivadoprojectproject532integrationintegrate_camera_vga\frame.mem referenced on D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 0 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 0 fs  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv
$finish called at time : 0 fs : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3124.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: File D:\vivadoprojectproject532integrationintegrate_camera_vga\frame.mem referenced on D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 0 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 0 fs  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv
$finish called at time : 0 fs : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:09 . Memory (MB): peak = 3124.789 ; gain = 0.000
move_files [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v]
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v]
update_compile_order -fileset sim_1
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3124.789 ; gain = 0.000
export_ip_user_files -of_objects  [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v
file delete -force D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
update_compile_order -fileset sim_1
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sim_1
make_wrapper -files [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
Exporting to file D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files -ipstatic_source_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_clk_wiz_2/design_1_clk_wiz_2_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_2_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_clk_wiz_2/design_1_clk_wiz_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_1
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1F69D31
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_N071UN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ipshared/9064/stream2vga/stream2vga.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream2vga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ipshared/9064/stream2vga/stream2vga.srcs/sources_1/new/vga_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_to_vga_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_stream2vga_0_0/sim/design_1_stream2vga_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_stream2vga_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1187]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1191]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1192]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1193]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_cc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus_mst
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus_mst0
WARNING: [VRFC 10-3380] identifier 'MEM_DEPTH' is used before its declaration [D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv:258]
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '20' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4878a81970d949be937a5610eee3b981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_12 -L blk_mem_gen_v8_4_2 -L lib_bmg_v1_0_11 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L axi_dwidth_converter_v2_1_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_arready' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1392]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 192 for port 's_axi_rdata' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1409]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rlast' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1410]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 's_axi_rresp' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1412]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rvalid' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_6.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17_axi_...
Compiling module xil_defaultlib.design_1_auto_cc_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_w_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_1F69D31
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_2
Compiling module xil_defaultlib.s02_couplers_imp_N071UN
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_0_1
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [\axi_vdma_skid_buf(c_wdata_width...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_data_wi...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_us...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_use_fsync=...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_s2mm_so...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_20.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_stbs_set_nodre [\axi_datamover_stbs_set_nodre(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_4
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture design_1_axi_vdma_0_0_arch of entity xil_defaultlib.design_1_axi_vdma_0_0 [design_1_axi_vdma_0_0_default]
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_1_axi_vip_0_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_2_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_2
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:18 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property is_enabled false [get_files  D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv]
set_property is_enabled true [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v]
update_compile_order -fileset sim_1
set_property file_type SystemVerilog [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1187]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1191]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1192]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1193]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_cc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus_mst
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus_mst0
WARNING: [VRFC 10-3380] identifier 'MEM_DEPTH' is used before its declaration [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v:258]
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '21' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4878a81970d949be937a5610eee3b981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_12 -L blk_mem_gen_v8_4_2 -L lib_bmg_v1_0_11 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L axi_dwidth_converter_v2_1_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_arready' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1392]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 192 for port 's_axi_rdata' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1409]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rlast' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1410]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 's_axi_rresp' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1412]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rvalid' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_6.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17_axi_...
Compiling module xil_defaultlib.design_1_auto_cc_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_w_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_1F69D31
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_2
Compiling module xil_defaultlib.s02_couplers_imp_N071UN
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_0_1
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [\axi_vdma_skid_buf(c_wdata_width...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_data_wi...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_us...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_use_fsync=...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_s2mm_so...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_20.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_stbs_set_nodre [\axi_datamover_stbs_set_nodre(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_4
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture design_1_axi_vdma_0_0_arch of entity xil_defaultlib.design_1_axi_vdma_0_0 [design_1_axi_vdma_0_0_default]
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_1_axi_vip_0_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_2_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_2
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.design_1_mig_7series_0_5_mig_def...
Compiling module xil_defaultlib.design_1_mig_7series_0_5
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_mig_7series_0_81m_1_arch of entity xil_defaultlib.design_1_rst_mig_7series_0_81M_1 [design_1_rst_mig_7series_0_81m_1...]
Compiling module xil_defaultlib.stream2vga_default
Compiling module xil_defaultlib.axi_stream_to_vga_12bit
Compiling module xil_defaultlib.design_1_stream2vga_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.axi_lite_stimulus_mst0_1
Compiling module xil_defaultlib.axi_lite_stimulus_mst_1
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '65' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_1/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//mig_7series_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//stream2vga_0/S00_SLV
Time resolution is 1 fs
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: File D:\vivadoprojectproject532integrationintegrate_camera_vga\frame.mem referenced on D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 0 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 0 fs  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v
$finish called at time : 0 fs : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:01:42 ; elapsed = 00:53:38 . Memory (MB): peak = 3124.789 ; gain = 0.000
xsim: Time (s): cpu = 00:01:43 ; elapsed = 00:53:42 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:50 ; elapsed = 00:55:12 . Memory (MB): peak = 3124.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: File D:\vivadoprojectproject532integrationintegrate_camera_vga\frame.mem referenced on D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 0 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 0 fs  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v
$finish called at time : 0 fs : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3124.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: File D:\vivadoprojectproject532integrationintegrate_camera_vga\frame.mem referenced on D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 0 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 0 fs  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v
$finish called at time : 0 fs : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3124.789 ; gain = 0.000
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3124.789 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
export_ip_user_files -of_objects  [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v
file delete -force D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv w ]
add_files -fileset sim_1 D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1187]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1191]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1192]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1193]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_cc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus_mst
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus_mst0
WARNING: [VRFC 10-3380] identifier 'MEM_DEPTH' is used before its declaration [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv:258]
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '21' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4878a81970d949be937a5610eee3b981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_12 -L blk_mem_gen_v8_4_2 -L lib_bmg_v1_0_11 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L axi_dwidth_converter_v2_1_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_arready' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1392]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 192 for port 's_axi_rdata' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1409]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rlast' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1410]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 's_axi_rresp' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1412]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rvalid' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_6.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17_axi_...
Compiling module xil_defaultlib.design_1_auto_cc_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_w_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_1F69D31
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_2
Compiling module xil_defaultlib.s02_couplers_imp_N071UN
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_0_1
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [\axi_vdma_skid_buf(c_wdata_width...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_data_wi...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_us...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_use_fsync=...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_s2mm_so...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_20.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_stbs_set_nodre [\axi_datamover_stbs_set_nodre(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_4
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture design_1_axi_vdma_0_0_arch of entity xil_defaultlib.design_1_axi_vdma_0_0 [design_1_axi_vdma_0_0_default]
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_1_axi_vip_0_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_2_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_2
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.design_1_mig_7series_0_5_mig_def...
Compiling module xil_defaultlib.design_1_mig_7series_0_5
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_mig_7series_0_81m_1_arch of entity xil_defaultlib.design_1_rst_mig_7series_0_81M_1 [design_1_rst_mig_7series_0_81m_1...]
Compiling module xil_defaultlib.stream2vga_default
Compiling module xil_defaultlib.axi_stream_to_vga_12bit
Compiling module xil_defaultlib.design_1_stream2vga_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.axi_lite_stimulus_mst0_1
Compiling module xil_defaultlib.axi_lite_stimulus_mst_1
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:11 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '71' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_1/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//mig_7series_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//stream2vga_0/S00_SLV
Time resolution is 1 fs
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: File D:\vivadoprojectproject532integrationintegrate_camera_vga\frame.mem referenced on D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 0 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 0 fs  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv
$finish called at time : 0 fs : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 3124.789 ; gain = 0.000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 3124.789 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:02:08 . Memory (MB): peak = 3124.789 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: File D:\vivadoprojectproject532integrationintegrate_camera_vga\frame.mem referenced on D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 0 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 0 fs  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv
$finish called at time : 0 fs : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 3124.789 ; gain = 0.000
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3159.715 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1187]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1191]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1192]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1193]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_cc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus_mst
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus_mst0
WARNING: [VRFC 10-3380] identifier 'MEM_DEPTH' is used before its declaration [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv:258]
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 3159.715 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '21' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4878a81970d949be937a5610eee3b981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_12 -L blk_mem_gen_v8_4_2 -L lib_bmg_v1_0_11 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L axi_dwidth_converter_v2_1_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_arready' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1392]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 192 for port 's_axi_rdata' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1409]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rlast' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1410]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 's_axi_rresp' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1412]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rvalid' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_6.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17_axi_...
Compiling module xil_defaultlib.design_1_auto_cc_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_w_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_1F69D31
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_2
Compiling module xil_defaultlib.s02_couplers_imp_N071UN
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_0_1
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [\axi_vdma_skid_buf(c_wdata_width...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_data_wi...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_us...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_use_fsync=...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_s2mm_so...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_20.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_stbs_set_nodre [\axi_datamover_stbs_set_nodre(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_4
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture design_1_axi_vdma_0_0_arch of entity xil_defaultlib.design_1_axi_vdma_0_0 [design_1_axi_vdma_0_0_default]
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_1_axi_vip_0_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_2_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_2
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.design_1_mig_7series_0_5_mig_def...
Compiling module xil_defaultlib.design_1_mig_7series_0_5
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_mig_7series_0_81m_1_arch of entity xil_defaultlib.design_1_rst_mig_7series_0_81M_1 [design_1_rst_mig_7series_0_81m_1...]
Compiling module xil_defaultlib.stream2vga_default
Compiling module xil_defaultlib.axi_stream_to_vga_12bit
Compiling module xil_defaultlib.design_1_stream2vga_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.axi_lite_stimulus_mst0_1
Compiling module xil_defaultlib.axi_lite_stimulus_mst_1
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 3159.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '66' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_1/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//mig_7series_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//stream2vga_0/S00_SLV
Time resolution is 1 fs
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: File /d/vivadoproject/project532/integration/integrate_camera_vga/frame.mem referenced on D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 0 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 0 fs  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv
$finish called at time : 0 fs : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3159.715 ; gain = 0.000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3159.715 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:45 . Memory (MB): peak = 3159.715 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: File /d/vivadoproject/project532/integration/integrate_camera_vga/frame.mem referenced on D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv at line 276 cannot be opened for reading. Please ensure that this file is available in the current working directory.
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 0 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 0 fs  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv
$finish called at time : 0 fs : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3159.715 ; gain = 0.000
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3159.715 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus_mst
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus_mst0
WARNING: [VRFC 10-3380] identifier 'MEM_DEPTH' is used before its declaration [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv:258]
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4878a81970d949be937a5610eee3b981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_12 -L blk_mem_gen_v8_4_2 -L lib_bmg_v1_0_11 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L axi_dwidth_converter_v2_1_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_arready' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1392]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 192 for port 's_axi_rdata' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1409]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rlast' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1410]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 's_axi_rresp' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1412]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rvalid' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_6.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17_axi_...
Compiling module xil_defaultlib.design_1_auto_cc_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_w_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_1F69D31
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_2
Compiling module xil_defaultlib.s02_couplers_imp_N071UN
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_0_1
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [\axi_vdma_skid_buf(c_wdata_width...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_data_wi...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_us...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_use_fsync=...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_s2mm_so...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_20.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_stbs_set_nodre [\axi_datamover_stbs_set_nodre(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_4
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture design_1_axi_vdma_0_0_arch of entity xil_defaultlib.design_1_axi_vdma_0_0 [design_1_axi_vdma_0_0_default]
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_1_axi_vip_0_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_2_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_2
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.design_1_mig_7series_0_5_mig_def...
Compiling module xil_defaultlib.design_1_mig_7series_0_5
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_mig_7series_0_81m_1_arch of entity xil_defaultlib.design_1_rst_mig_7series_0_81M_1 [design_1_rst_mig_7series_0_81m_1...]
Compiling module xil_defaultlib.stream2vga_default
Compiling module xil_defaultlib.axi_stream_to_vga_12bit
Compiling module xil_defaultlib.design_1_stream2vga_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.axi_lite_stimulus_mst0_1
Compiling module xil_defaultlib.axi_lite_stimulus_mst_1
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:08 . Memory (MB): peak = 3159.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '68' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_1/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//mig_7series_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//stream2vga_0/S00_SLV
Time resolution is 1 fs
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1274  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.gen_sprt_for_mm2s.MM2S_LINEBUFFER_I.gen_linebuf_no_sof.gen_linebuffer.gen_sync_fifo.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/gen_sprt_for_mm2s/MM2S_LINEBUFFER_I/gen_linebuf_no_sof/gen_linebuffer/gen_sync_fifo/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1109  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.gen_sprt_for_s2mm.S2MM_LINEBUFFER_I.gen_s2mm_flush_sof_logic.gen_linebuffer_flush_sof.gen_sync_fifo_flush_sof.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/gen_sprt_for_s2mm/S2MM_LINEBUFFER_I/gen_s2mm_flush_sof_logic/gen_linebuffer_flush_sof/gen_sync_fifo_flush_sof/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1161  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 1000 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 1 us  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv
$finish called at time : 1 us : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3159.715 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 3159.715 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:28 . Memory (MB): peak = 3159.715 ; gain = 0.000
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3161.656 ; gain = 0.000
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_vdma_0]
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {32} CONFIG.c_m_axi_s2mm_data_width {32}] [get_bd_cells axi_vdma_0]
endgroup
save_bd_design
Wrote  : <D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /fifo_generator_0/S_AXIS(2) and /axi_vdma_0/M_AXIS_MM2S(4)
WARNING: [BD 41-927] Following properties on pin /stream2vga_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
Wrote  : <D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tdata'(16) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tdata'(16) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
Exporting to file D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3161.656 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files -ipstatic_source_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_clk_wiz_2/design_1_clk_wiz_2_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_2_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_clk_wiz_2/design_1_clk_wiz_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_1
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1F69D31
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_N071UN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ipshared/9064/stream2vga/stream2vga.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream2vga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ipshared/9064/stream2vga/stream2vga.srcs/sources_1/new/vga_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_to_vga_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_stream2vga_0_0/sim/design_1_stream2vga_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_stream2vga_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1187]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1191]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1192]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1193]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_cc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_vdma_0_0'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 3166.047 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '22' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4878a81970d949be937a5610eee3b981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_12 -L blk_mem_gen_v8_4_2 -L lib_bmg_v1_0_11 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L axi_dwidth_converter_v2_1_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_arready' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1392]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 192 for port 's_axi_rdata' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1409]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rlast' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1410]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 's_axi_rresp' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1412]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rvalid' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_6.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17_axi_...
Compiling module xil_defaultlib.design_1_auto_cc_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_w_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_1F69D31
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_2
Compiling module xil_defaultlib.s02_couplers_imp_N071UN
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_0_1
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_prmy_cmdfifo_dept...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_mm2s_so...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_us...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_use_fsync=...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_s2mm_so...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_20.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_stbs_set_nodre [\axi_datamover_stbs_set_nodre(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture design_1_axi_vdma_0_0_arch of entity xil_defaultlib.design_1_axi_vdma_0_0 [design_1_axi_vdma_0_0_default]
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_1_axi_vip_0_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_2_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_2
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.design_1_mig_7series_0_5_mig_def...
Compiling module xil_defaultlib.design_1_mig_7series_0_5
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_mig_7series_0_81m_1_arch of entity xil_defaultlib.design_1_rst_mig_7series_0_81M_1 [design_1_rst_mig_7series_0_81m_1...]
Compiling module xil_defaultlib.stream2vga_default
Compiling module xil_defaultlib.axi_stream_to_vga_12bit
Compiling module xil_defaultlib.design_1_stream2vga_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.axi_lite_stimulus_mst0_1
Compiling module xil_defaultlib.axi_lite_stimulus_mst_1
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:08 . Memory (MB): peak = 3166.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '68' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_1/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//mig_7series_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//stream2vga_0/S00_SLV
Time resolution is 1 fs
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1215  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.gen_sprt_for_mm2s.MM2S_LINEBUFFER_I.gen_linebuf_no_sof.gen_linebuffer.gen_sync_fifo.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/gen_sprt_for_mm2s/MM2S_LINEBUFFER_I/gen_linebuf_no_sof/gen_linebuffer/gen_sync_fifo/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1109  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.gen_sprt_for_s2mm.S2MM_LINEBUFFER_I.gen_s2mm_flush_sof_logic.gen_linebuffer_flush_sof.gen_sync_fifo_flush_sof.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/gen_sprt_for_s2mm/S2MM_LINEBUFFER_I/gen_s2mm_flush_sof_logic/gen_linebuffer_flush_sof/gen_sync_fifo_flush_sof/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1161  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 1000 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 1 us  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv
$finish called at time : 1 us : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:44 . Memory (MB): peak = 3166.047 ; gain = 0.000
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:01:47 . Memory (MB): peak = 3166.047 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:03:22 . Memory (MB): peak = 3166.047 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1215  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.gen_sprt_for_mm2s.MM2S_LINEBUFFER_I.gen_linebuf_no_sof.gen_linebuffer.gen_sync_fifo.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/gen_sprt_for_mm2s/MM2S_LINEBUFFER_I/gen_linebuf_no_sof/gen_linebuffer/gen_sync_fifo/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1109  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.gen_sprt_for_s2mm.S2MM_LINEBUFFER_I.gen_s2mm_flush_sof_logic.gen_linebuffer_flush_sof.gen_sync_fifo_flush_sof.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/gen_sprt_for_s2mm/S2MM_LINEBUFFER_I/gen_s2mm_flush_sof_logic/gen_linebuffer_flush_sof/gen_sync_fifo_flush_sof/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1161  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 1000 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 1 us  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv
$finish called at time : 1 us : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3169.133 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1215  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.gen_sprt_for_mm2s.MM2S_LINEBUFFER_I.gen_linebuf_no_sof.gen_linebuffer.gen_sync_fifo.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/gen_sprt_for_mm2s/MM2S_LINEBUFFER_I/gen_linebuf_no_sof/gen_linebuffer/gen_sync_fifo/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1109  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.gen_sprt_for_s2mm.S2MM_LINEBUFFER_I.gen_s2mm_flush_sof_logic.gen_linebuffer_flush_sof.gen_sync_fifo_flush_sof.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/gen_sprt_for_s2mm/S2MM_LINEBUFFER_I/gen_s2mm_flush_sof_logic/gen_linebuffer_flush_sof/gen_sync_fifo_flush_sof/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1161  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 1000 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 1 us  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv
$finish called at time : 1 us : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3439.484 ; gain = 0.000
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.TSTRB_WIDTH {4} CONFIG.TKEEP_WIDTH {4}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3439.812 ; gain = 0.000
save_bd_design
Wrote  : <D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.srcs\sources_1\bd\design_1\design_1.bd> 
generate_target Simulation [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream2vga_0/S00_SLV(2) and /fifo_generator_0/M_AXIS(4)
WARNING: [BD 41-927] Following properties on pin /stream2vga_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
Wrote  : <D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/stream2vga_0/tdata'(16) to net 'fifo_generator_0_M_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/stream2vga_0/tdata'(16) to net 'fifo_generator_0_M_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
Exporting to file D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3472.488 ; gain = 32.676
export_ip_user_files -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files -ipstatic_source_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Write_Acknowledge_Flag {true} CONFIG.axis_type {FIFO} CONFIG.Input_Depth_axis {16} CONFIG.Full_Threshold_Assert_Value_axis {15} CONFIG.Empty_Threshold_Assert_Value_axis {14} CONFIG.Overflow_Flag_AXI {false} CONFIG.Enable_Safety_Circuit {true}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
save_bd_design
Wrote  : <D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(32) on '/axi_vdma_0' with propagated value(64). Command ignored
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /stream2vga_0/S00_SLV(2) and /fifo_generator_0/M_AXIS(4)
WARNING: [BD 41-927] Following properties on pin /stream2vga_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
Wrote  : <D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/stream2vga_0/tdata'(16) to net 'fifo_generator_0_M_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/stream2vga_0/tdata'(16) to net 'fifo_generator_0_M_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/fifo_generator_0/s_axis_tuser'(4) to net 'axi_vdma_0_M_AXIS_MM2S_TUSER'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
Exporting to file D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3544.340 ; gain = 30.609
export_ip_user_files -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files -ipstatic_source_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_clk_wiz_2/design_1_clk_wiz_2_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_2_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_clk_wiz_2/design_1_clk_wiz_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_1
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1F69D31
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_N071UN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ipshared/9064/stream2vga/stream2vga.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream2vga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ipshared/9064/stream2vga/stream2vga.srcs/sources_1/new/vga_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_to_vga_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_stream2vga_0_0/sim/design_1_stream2vga_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_stream2vga_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1187]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1191]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1192]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1193]
INFO: [VRFC 10-2458] undeclared symbol dbg_poc, assumed default net type wire [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mig_7series_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_cc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3558.285 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '21' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4878a81970d949be937a5610eee3b981 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_12 -L blk_mem_gen_v8_4_2 -L lib_bmg_v1_0_11 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_20 -L axi_vdma_v6_3_6 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_18 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_protocol_converter_v2_1_18 -L axi_clock_converter_v2_1_17 -L axi_dwidth_converter_v2_1_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_arready' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1392]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 192 for port 's_axi_rdata' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1409]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rlast' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1410]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 's_axi_rresp' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1412]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rvalid' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/sim/design_1.v:1413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1024 for port 'dbg_poc' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/design_1_mig_7series_0_5_mig_sim.v:1320]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fine_adjust_lane_cnt' [D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/bd/design_1/ip/design_1_mig_7series_0_5/design_1_mig_7series_0_5/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_vdma_v6_3_6.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17_axi_...
Compiling module xil_defaultlib.design_1_auto_cc_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_w_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_a_u...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_1
Compiling module xil_defaultlib.s01_couplers_imp_1F69D31
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_axi...
Compiling module axi_dwidth_converter_v2_1_18.axi_dwidth_converter_v2_1_18_top...
Compiling module xil_defaultlib.design_1_auto_us_2
Compiling module xil_defaultlib.s02_couplers_imp_N071UN
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_0_1
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_prmy_cmdfifo_dept...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_genlock_mstr...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_mm2s_so...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_us...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_mngr [\axi_vdma_mngr(c_prmy_cmdfifo_de...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_use_fsync=...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture xilinx of entity axi_vdma_v6_3_6.axi_vdma_sfifo [\axi_vdma_sfifo(c_family="artix7...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_s2mm_so...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_20.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=5,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=5,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=5,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_stbs_set_nodre [\axi_datamover_stbs_set_nodre(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_3
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_12.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_20.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_20.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_6.axi_vdma [\axi_vdma(c_prmry_is_aclk_async=...]
Compiling architecture design_1_axi_vdma_0_0_arch of entity xil_defaultlib.design_1_axi_vdma_0_0 [design_1_axi_vdma_0_0_default]
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_1_axi_vip_0_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_2_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_2
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_s...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_COMMON_...
Compiling module xil_defaultlib.design_1_fifo_generator_0_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(CWL=...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(CWL...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(COL_WIDTH=10...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.design_1_mig_7series_0_5_mig_def...
Compiling module xil_defaultlib.design_1_mig_7series_0_5
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_clk_wiz_100m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_100M_0 [design_1_rst_clk_wiz_100m_0_defa...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_mig_7series_0_81m_1_arch of entity xil_defaultlib.design_1_rst_mig_7series_0_81M_1 [design_1_rst_mig_7series_0_81m_1...]
Compiling module xil_defaultlib.stream2vga_default
Compiling module xil_defaultlib.axi_stream_to_vga_12bit
Compiling module xil_defaultlib.design_1_stream2vga_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.axi_lite_stimulus_mst0_1
Compiling module xil_defaultlib.axi_lite_stimulus_mst_1
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:16 . Memory (MB): peak = 3558.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '76' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/m00_couplers/auto_cc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s00_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s01_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/s02_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_interconnect_0/xbar/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXIS_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vdma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//axi_vip_1/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//fifo_generator_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//mig_7series_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /testbench/DUT/design_1_i//stream2vga_0/S00_SLV
Time resolution is 1 fs
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1215  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.gen_sprt_for_mm2s.MM2S_LINEBUFFER_I.gen_linebuf_no_sof.gen_linebuffer.gen_sync_fifo.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/gen_sprt_for_mm2s/MM2S_LINEBUFFER_I/gen_linebuf_no_sof/gen_linebuffer/gen_sync_fifo/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1109  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.gen_sprt_for_s2mm.S2MM_LINEBUFFER_I.gen_s2mm_flush_sof_logic.gen_linebuffer_flush_sof.gen_sync_fifo_flush_sof.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/gen_sprt_for_s2mm/S2MM_LINEBUFFER_I/gen_s2mm_flush_sof_logic/gen_linebuffer_flush_sof/gen_sync_fifo_flush_sof/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1161  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 1000 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 1 us  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv
$finish called at time : 1 us : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 3558.285 ; gain = 0.000
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 3558.285 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:02:39 . Memory (MB): peak = 3558.285 ; gain = 0.059
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_1.inst
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =          14
MMCM_VCO_FREQ (MHz)   = 1200.000
MMCM_VCO_PERIOD       = 833.333
#################################################

testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 5 DATA_CTL_B1 = 0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
testbench.DUT.design_1_i.mig_7series_0.u_design_1_mig_7series_0_5_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1215  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.gen_sprt_for_mm2s.MM2S_LINEBUFFER_I.gen_linebuf_no_sof.gen_linebuffer.gen_sync_fifo.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/gen_sprt_for_mm2s/MM2S_LINEBUFFER_I/gen_linebuf_no_sof/gen_linebuffer/gen_sync_fifo/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1109  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench.DUT.design_1_i.axi_vdma_0.U0.gen_sprt_for_s2mm.S2MM_LINEBUFFER_I.gen_s2mm_flush_sof_logic.gen_linebuffer_flush_sof.gen_sync_fifo_flush_sof.I_LINEBUFFER_FIFO.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /testbench/DUT/design_1_i/axi_vdma_0/U0/gen_sprt_for_s2mm/S2MM_LINEBUFFER_I/gen_s2mm_flush_sof_logic/gen_linebuffer_flush_sof/gen_sync_fifo_flush_sof/I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial285_1161  File: /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
ERROR: Incorrect argument specified
ERROR: Incorrect argument specified
Fatal: [single write with api] (axi_vip_pkg.axi_transaction::set_size) 1000 ns : Attempted to set an invalid SIZE (). AxSIZE cannot be larger than the DATA_WIDTH ()
Time: 1 us  Iteration: 0  Process: /testbench/mst0/single_write_transaction_api  File: D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv
$finish called at time : 1 us : File "/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" Line 2187
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/testbench/DUT/design_1_i/axi_vdma_0/s_axi_lite_wdata}} 
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3558.285 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 23 20:38:06 2025...
