Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5878747e96fa43c4aefa72ba0dcd3f64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3633] port 'display' is already connected [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/test.sv:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dp' [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/top.v:42]
ERROR: [VRFC 10-3633] port 'display' is already connected [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/test.sv:57]
WARNING: [VRFC 10-5021] port 'sw' is not connected on this instance [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/test.sv:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dp' [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/top.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dp' [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dp' [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/top.v:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
