// Seed: 598177492
module module_0 (
    input uwire id_0,
    output tri id_1,
    output wor id_2,
    input wire id_3,
    input tri0 id_4,
    input wand id_5,
    input wand id_6,
    input wor id_7,
    input wand id_8,
    input uwire id_9,
    output wire id_10,
    input uwire id_11,
    output tri1 id_12,
    input wand id_13,
    input supply1 id_14,
    input uwire id_15
    , id_18,
    output wand id_16
);
  id_19(
      .id_0(id_12), .id_1(1'b0 - 1)
  );
endmodule
module module_1 (
    output wand id_0,
    input logic id_1,
    input uwire id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    input wor id_8,
    input wand id_9,
    input supply1 id_10,
    input tri1 id_11,
    output uwire id_12,
    input wand id_13,
    input tri1 id_14,
    output logic id_15
);
  always @(1 or posedge 1) begin
    id_15 <= id_1;
  end
  module_0(
      id_6,
      id_12,
      id_0,
      id_5,
      id_5,
      id_3,
      id_11,
      id_5,
      id_14,
      id_14,
      id_12,
      id_8,
      id_12,
      id_10,
      id_2,
      id_11,
      id_0
  );
  wor id_17 = 1;
  wor id_18 = 1;
endmodule
