INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/OnePulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OnePulse
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/is_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/segment7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/validator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module validator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sim_1/new/controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
WARNING: [VRFC 10-3248] data object 'kb_in' is already declared [D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sim_1/new/controller_tb.v:73]
WARNING: [VRFC 10-3703] second declaration of 'kb_in' ignored [D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sim_1/new/controller_tb.v:73]
