# compile vhdl design source files
vhdl xil_defaultlib  "../../../BasysAES.srcs/sources_1/new/PowerMod.vhd"
vhdl xil_defaultlib  "../../../BasysAES.srcs/sources_1/new/Decryption.vhd"
vhdl xil_defaultlib  "../../../BasysAES.srcs/sources_1/new/Encryption.vhd"
vhdl xil_defaultlib  "../../../BasysAES.srcs/sources_1/new/main.vhd"

# Do not sort compile order
nosort
