
C:\Users\OurBl\AppData\Local\Temp\VMBuilds\Teensy4.1Port\teensy41\Release/Teensy4.1Port.ino.elf:     file format elf32-littlearm


Disassembly of section .text.progmem:

60000000 <FlexSPI_NOR_Config>:
60000000:	46 43 46 42 00 00 01 56 00 00 00 00 01 01 02 00     FCFB...V........
	...
60000044:	01 04 03 00 00 00 00 00 00 00 00 00 00 00 80 00     ................
	...
60000080:	eb 04 18 0a 06 32 04 26 00 00 00 00 00 00 00 00     .....2.&........
60000090:	05 04 04 24 00 00 00 00 00 00 00 00 00 00 00 00     ...$............
	...
600000b0:	06 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...
600000d0:	20 04 18 08 00 00 00 00 00 00 00 00 00 00 00 00      ...............
	...
60000100:	d8 04 18 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
60000110:	02 04 18 08 04 20 00 00 00 00 00 00 00 00 00 00     ..... ..........
	...
60000130:	60 04 00 00 00 00 00 00 00 00 00 00 00 00 00 00     `...............
	...
600001c0:	00 01 00 00 00 10 00 00 01 00 00 00 00 00 00 00     ................
600001d0:	00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...
60000200:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000210:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000220:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000230:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000240:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000250:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000260:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000270:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000280:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000290:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600002a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600002b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600002c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600002d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600002e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600002f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000300:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000310:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000320:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000330:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000340:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000350:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000360:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000370:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000380:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000390:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600003a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600003b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600003c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600003d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600003e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600003f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000400:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000410:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000420:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000430:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000440:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000450:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000460:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000470:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000480:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000490:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600004a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600004b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600004c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600004d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600004e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600004f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000500:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000510:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000520:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000530:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000540:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000550:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000560:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000570:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000580:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000590:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600005a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600005b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600005c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600005d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600005e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600005f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000600:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000610:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000620:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000630:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000640:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000650:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000660:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000670:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000680:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000690:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600006a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600006b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600006c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600006d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600006e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600006f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000700:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000710:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000720:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000730:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000740:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000750:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000760:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000770:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000780:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000790:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600007a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600007b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600007c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600007d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600007e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600007f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000800:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000810:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000820:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000830:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000840:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000850:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000860:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000870:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000880:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000890:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600008a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600008b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600008c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600008d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600008e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600008f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000900:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000910:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000920:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000930:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000940:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000950:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000960:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000970:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000980:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000990:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600009a0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600009b0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600009c0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600009d0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600009e0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
600009f0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a00:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a10:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a20:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a30:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a40:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a50:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a60:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a70:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a80:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000a90:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000aa0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ab0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ac0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ad0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ae0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000af0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b00:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b10:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b20:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b30:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b40:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b50:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b60:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b70:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b80:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000b90:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ba0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000bb0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000bc0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000bd0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000be0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000bf0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c00:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c10:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c20:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c30:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c40:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c50:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c60:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c70:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c80:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000c90:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ca0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000cb0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000cc0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000cd0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ce0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000cf0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d00:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d10:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d20:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d30:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d40:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d50:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d60:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d70:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d80:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000d90:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000da0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000db0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000dc0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000dd0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000de0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000df0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e00:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e10:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e20:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e30:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e40:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e50:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e60:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e70:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e80:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000e90:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ea0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000eb0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ec0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ed0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ee0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ef0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f00:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f10:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f20:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f30:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f40:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f50:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f60:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f70:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f80:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000f90:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000fa0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000fb0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000fc0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000fd0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000fe0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
60000ff0:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................

60001000 <ImageVectorTable>:
60001000:	d1 00 20 40 2c 10 00 60 00 00 00 00 00 00 00 00     .. @,..`........
60001010:	20 10 00 60 00 10 00 60 00 00 00 00 00 00 00 00      ..`...`........

60001020 <BootData>:
60001020:	00 00 00 60 c8 89 00 00 00 00 00 00                 ...`........

6000102c <vector_table>:
6000102c:	00 00 01 20 35 10 00 60                             ... 5..`

60001034 <ResetHandler>:
void ResetHandler(void)
{
	unsigned int i;

#if defined(__IMXRT1062__)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
60001034:	4b77      	ldr	r3, [pc, #476]	; (60001214 <ResetHandler+0x1e0>)
	IOMUXC_GPR_GPR16 = 0x00200007;
	IOMUXC_GPR_GPR14 = 0x00AA0000;
60001036:	f44f 012a 	mov.w	r1, #11141120	; 0xaa0000
void ResetHandler(void)
{
	unsigned int i;

#if defined(__IMXRT1062__)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
6000103a:	4a77      	ldr	r2, [pc, #476]	; (60001218 <ResetHandler+0x1e4>)
	IOMUXC_GPR_GPR16 = 0x00200007;
6000103c:	4877      	ldr	r0, [pc, #476]	; (6000121c <ResetHandler+0x1e8>)
void ResetHandler(void)
{
	unsigned int i;

#if defined(__IMXRT1062__)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
6000103e:	645a      	str	r2, [r3, #68]	; 0x44
	IOMUXC_GPR_GPR16 = 0x00200007;
60001040:	6418      	str	r0, [r3, #64]	; 0x40
	IOMUXC_GPR_GPR14 = 0x00AA0000;
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : );
60001042:	4a77      	ldr	r2, [pc, #476]	; (60001220 <ResetHandler+0x1ec>)
	unsigned int i;

#if defined(__IMXRT1062__)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
	IOMUXC_GPR_GPR16 = 0x00200007;
	IOMUXC_GPR_GPR14 = 0x00AA0000;
60001044:	6399      	str	r1, [r3, #56]	; 0x38
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : );
60001046:	4695      	mov	sp, r2
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
60001048:	4a76      	ldr	r2, [pc, #472]	; (60001224 <ResetHandler+0x1f0>)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
	IOMUXC_GPR_GPR16 = 0x00200007;
	IOMUXC_GPR_GPR14 = 0x00AA0000;
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : );
#endif
	PMU_MISC0_SET = 1<<3; //Use bandgap-based bias currents for best performance (Page 1175)
6000104a:	f503 3330 	add.w	r3, r3, #180224	; 0x2c000
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
6000104e:	4976      	ldr	r1, [pc, #472]	; (60001228 <ResetHandler+0x1f4>)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
	IOMUXC_GPR_GPR16 = 0x00200007;
	IOMUXC_GPR_GPR14 = 0x00AA0000;
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : );
#endif
	PMU_MISC0_SET = 1<<3; //Use bandgap-based bias currents for best performance (Page 1175)
60001050:	2008      	movs	r0, #8
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
60001052:	428a      	cmp	r2, r1
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
	IOMUXC_GPR_GPR16 = 0x00200007;
	IOMUXC_GPR_GPR14 = 0x00AA0000;
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : );
#endif
	PMU_MISC0_SET = 1<<3; //Use bandgap-based bias currents for best performance (Page 1175)
60001054:	f8c3 0154 	str.w	r0, [r3, #340]	; 0x154
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
60001058:	d00f      	beq.n	6000107a <ResetHandler+0x46>
	while (dest < dest_end) {
6000105a:	4b74      	ldr	r3, [pc, #464]	; (6000122c <ResetHandler+0x1f8>)
6000105c:	429a      	cmp	r2, r3
6000105e:	d20c      	bcs.n	6000107a <ResetHandler+0x46>
60001060:	43d4      	mvns	r4, r2
60001062:	4608      	mov	r0, r1
60001064:	4423      	add	r3, r4
60001066:	f023 0303 	bic.w	r3, r3, #3
6000106a:	3304      	adds	r3, #4
6000106c:	440b      	add	r3, r1
		*dest++ = *src++;
6000106e:	f850 1b04 	ldr.w	r1, [r0], #4

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
	while (dest < dest_end) {
60001072:	4298      	cmp	r0, r3
		*dest++ = *src++;
60001074:	f842 1b04 	str.w	r1, [r2], #4

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
	while (dest < dest_end) {
60001078:	d1f9      	bne.n	6000106e <ResetHandler+0x3a>
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
6000107a:	4a6d      	ldr	r2, [pc, #436]	; (60001230 <ResetHandler+0x1fc>)
6000107c:	496d      	ldr	r1, [pc, #436]	; (60001234 <ResetHandler+0x200>)
6000107e:	428a      	cmp	r2, r1
60001080:	d00f      	beq.n	600010a2 <ResetHandler+0x6e>
	while (dest < dest_end) {
60001082:	4b6d      	ldr	r3, [pc, #436]	; (60001238 <ResetHandler+0x204>)
60001084:	429a      	cmp	r2, r3
60001086:	d20c      	bcs.n	600010a2 <ResetHandler+0x6e>
60001088:	43d4      	mvns	r4, r2
6000108a:	4608      	mov	r0, r1
6000108c:	4423      	add	r3, r4
6000108e:	f023 0303 	bic.w	r3, r3, #3
60001092:	3304      	adds	r3, #4
60001094:	440b      	add	r3, r1
		*dest++ = *src++;
60001096:	f850 1b04 	ldr.w	r1, [r0], #4

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
	while (dest < dest_end) {
6000109a:	4298      	cmp	r0, r3
		*dest++ = *src++;
6000109c:	f842 1b04 	str.w	r1, [r2], #4

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_copy(uint32_t *dest, const uint32_t *src, uint32_t *dest_end)
{
	if (dest == src) return;
	while (dest < dest_end) {
600010a0:	d1f9      	bne.n	60001096 <ResetHandler+0x62>
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_clear(uint32_t *dest, uint32_t *dest_end)
{
	while (dest < dest_end) {
600010a2:	4a66      	ldr	r2, [pc, #408]	; (6000123c <ResetHandler+0x208>)
600010a4:	4b66      	ldr	r3, [pc, #408]	; (60001240 <ResetHandler+0x20c>)
600010a6:	429a      	cmp	r2, r3
600010a8:	d20b      	bcs.n	600010c2 <ResetHandler+0x8e>
600010aa:	43d0      	mvns	r0, r2
600010ac:	4611      	mov	r1, r2
		*dest++ = 0;
600010ae:	2400      	movs	r4, #0
600010b0:	4403      	add	r3, r0
600010b2:	f023 0303 	bic.w	r3, r3, #3
600010b6:	3304      	adds	r3, #4
600010b8:	4413      	add	r3, r2
600010ba:	f841 4b04 	str.w	r4, [r1], #4
}

__attribute__((section(".startup"), optimize("no-tree-loop-distribute-patterns")))
static void memory_clear(uint32_t *dest, uint32_t *dest_end)
{
	while (dest < dest_end) {
600010be:	4299      	cmp	r1, r3
600010c0:	d1fb      	bne.n	600010ba <ResetHandler+0x86>
	memory_copy(&_stext, &_stextload, &_etext);
	memory_copy(&_sdata, &_sdataload, &_edata);
	memory_clear(&_sbss, &_ebss);

	// enable FPU
	SCB_CPACR = 0x00F00000;
600010c2:	4a60      	ldr	r2, [pc, #384]	; (60001244 <ResetHandler+0x210>)
600010c4:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
600010c8:	4b5f      	ldr	r3, [pc, #380]	; (60001248 <ResetHandler+0x214>)
600010ca:	6011      	str	r1, [r2, #0]
600010cc:	f503 7130 	add.w	r1, r3, #704	; 0x2c0
600010d0:	4a5e      	ldr	r2, [pc, #376]	; (6000124c <ResetHandler+0x218>)

	// set up blank interrupt & exception vector table
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
600010d2:	f843 2f04 	str.w	r2, [r3, #4]!
600010d6:	428b      	cmp	r3, r1
600010d8:	d1fb      	bne.n	600010d2 <ResetHandler+0x9e>
600010da:	4b5d      	ldr	r3, [pc, #372]	; (60001250 <ResetHandler+0x21c>)
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
600010dc:	2180      	movs	r1, #128	; 0x80
600010de:	4a5d      	ldr	r2, [pc, #372]	; (60001254 <ResetHandler+0x220>)
600010e0:	f803 1b01 	strb.w	r1, [r3], #1
600010e4:	4293      	cmp	r3, r2
600010e6:	d1fb      	bne.n	600010e0 <ResetHandler+0xac>
}

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
600010e8:	4c5b      	ldr	r4, [pc, #364]	; (60001258 <ResetHandler+0x224>)
600010ea:	f04f 3780 	mov.w	r7, #2155905152	; 0x80808080
	reset_PFD();
	
	// Configure clocks
	// TODO: make sure all affected peripherals are turned off!
	// PIT & GPT timers to run from 24 MHz clock (independent of CPU speed)
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
600010ee:	4e5b      	ldr	r6, [pc, #364]	; (6000125c <ResetHandler+0x228>)
	// UARTs run from 24 MHz clock (works if PLL3 off or bypassed)
	CCM_CSCDR1 = (CCM_CSCDR1 & ~CCM_CSCDR1_UART_CLK_PODF(0x3F)) | CCM_CSCDR1_UART_CLK_SEL;

#if defined(__IMXRT1062__)
	// Use fast GPIO6, GPIO7, GPIO8, GPIO9
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
600010f0:	f04f 32ff 	mov.w	r2, #4294967295
	SCB_CPACR = 0x00F00000;

	// set up blank interrupt & exception vector table
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
	SCB_VTOR = (uint32_t)_VectorsRam;
600010f4:	f8df a1a4 	ldr.w	sl, [pc, #420]	; 6000129c <ResetHandler+0x268>
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
600010f8:	2500      	movs	r5, #0

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
600010fa:	f8df 91a4 	ldr.w	r9, [pc, #420]	; 600012a0 <ResetHandler+0x26c>
	//PLL3:
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
600010fe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 600012a4 <ResetHandler+0x270>
	SCB_CPACR = 0x00F00000;

	// set up blank interrupt & exception vector table
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
	SCB_VTOR = (uint32_t)_VectorsRam;
60001102:	4b57      	ldr	r3, [pc, #348]	; (60001260 <ResetHandler+0x22c>)
	// UARTs run from 24 MHz clock (works if PLL3 off or bypassed)
	CCM_CSCDR1 = (CCM_CSCDR1 & ~CCM_CSCDR1_UART_CLK_PODF(0x3F)) | CCM_CSCDR1_UART_CLK_SEL;

#if defined(__IMXRT1062__)
	// Use fast GPIO6, GPIO7, GPIO8, GPIO9
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
60001104:	4943      	ldr	r1, [pc, #268]	; (60001214 <ResetHandler+0x1e0>)
	SCB_CPACR = 0x00F00000;

	// set up blank interrupt & exception vector table
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
	SCB_VTOR = (uint32_t)_VectorsRam;
60001106:	f8c3 a000 	str.w	sl, [r3]
}

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
6000110a:	f8c4 7104 	str.w	r7, [r4, #260]	; 0x104
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
6000110e:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
	//PLL3:
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
60001112:	f8c4 70f4 	str.w	r7, [r4, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
60001116:	f8c4 80f0 	str.w	r8, [r4, #240]	; 0xf0
	reset_PFD();
	
	// Configure clocks
	// TODO: make sure all affected peripherals are turned off!
	// PIT & GPT timers to run from 24 MHz clock (independent of CPU speed)
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
6000111a:	69f3      	ldr	r3, [r6, #28]
6000111c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
60001120:	f043 0340 	orr.w	r3, r3, #64	; 0x40
60001124:	61f3      	str	r3, [r6, #28]
	// UARTs run from 24 MHz clock (works if PLL3 off or bypassed)
	CCM_CSCDR1 = (CCM_CSCDR1 & ~CCM_CSCDR1_UART_CLK_PODF(0x3F)) | CCM_CSCDR1_UART_CLK_SEL;
60001126:	6a73      	ldr	r3, [r6, #36]	; 0x24
60001128:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
6000112c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
60001130:	6273      	str	r3, [r6, #36]	; 0x24

#if defined(__IMXRT1062__)
	// Use fast GPIO6, GPIO7, GPIO8, GPIO9
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
60001132:	668a      	str	r2, [r1, #104]	; 0x68
	IOMUXC_GPR_GPR27 = 0xFFFFFFFF;
60001134:	66ca      	str	r2, [r1, #108]	; 0x6c
	IOMUXC_GPR_GPR28 = 0xFFFFFFFF;
60001136:	670a      	str	r2, [r1, #112]	; 0x70
	IOMUXC_GPR_GPR29 = 0xFFFFFFFF;
60001138:	674a      	str	r2, [r1, #116]	; 0x74
	// must enable PRINT_DEBUG_STUFF in debug/print.h
	printf_debug_init();
	printf("\n***********IMXRT Startup**********\n");
	printf("test %d %d %d\n", 1, -1234567, 3);

	configure_cache();
6000113a:	f000 f8b5 	bl	600012a8 <configure_cache>
extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
6000113e:	4a49      	ldr	r2, [pc, #292]	; (60001264 <ResetHandler+0x230>)
60001140:	2063      	movs	r0, #99	; 0x63
	SYST_CVR = 0;
60001142:	4b49      	ldr	r3, [pc, #292]	; (60001268 <ResetHandler+0x234>)
#define SYSTICK_EXT_FREQ 100000

extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
60001144:	4949      	ldr	r1, [pc, #292]	; (6000126c <ResetHandler+0x238>)
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
60001146:	6010      	str	r0, [r2, #0]
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
60001148:	2203      	movs	r2, #3
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
6000114a:	601d      	str	r5, [r3, #0]
#define SYSTICK_EXT_FREQ 100000

extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
6000114c:	f8ca 1038 	str.w	r1, [sl, #56]	; 0x38
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
60001150:	f843 2c08 	str.w	r2, [r3, #-8]
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
60001154:	4946      	ldr	r1, [pc, #280]	; (60001270 <ResetHandler+0x23c>)
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
60001156:	4a47      	ldr	r2, [pc, #284]	; (60001274 <ResetHandler+0x240>)

extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
60001158:	4847      	ldr	r0, [pc, #284]	; (60001278 <ResetHandler+0x244>)
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
6000115a:	f8c3 2d08 	str.w	r2, [r3, #3336]	; 0xd08
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
6000115e:	680b      	ldr	r3, [r1, #0]
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
60001160:	4a46      	ldr	r2, [pc, #280]	; (6000127c <ResetHandler+0x248>)
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
60001162:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000

extern volatile uint32_t systick_cycle_count;
static void configure_systick(void)
{
	_VectorsRam[14] = pendablesrvreq_isr;
	_VectorsRam[15] = systick_isr;
60001166:	f8ca 003c 	str.w	r0, [sl, #60]	; 0x3c
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
6000116a:	4845      	ldr	r0, [pc, #276]	; (60001280 <ResetHandler+0x24c>)
	_VectorsRam[15] = systick_isr;
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
6000116c:	600b      	str	r3, [r1, #0]
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
6000116e:	6813      	ldr	r3, [r2, #0]
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
60001170:	4944      	ldr	r1, [pc, #272]	; (60001284 <ResetHandler+0x250>)
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
	SYST_CVR = 0;
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
60001172:	f043 0301 	orr.w	r3, r3, #1
60001176:	6013      	str	r3, [r2, #0]
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
60001178:	6803      	ldr	r3, [r0, #0]
6000117a:	600b      	str	r3, [r1, #0]
	printf("\n***********IMXRT Startup**********\n");
	printf("test %d %d %d\n", 1, -1234567, 3);

	configure_cache();
	configure_systick();
	usb_pll_start();	
6000117c:	f000 face 	bl	6000171c <usb_pll_start>
}

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
60001180:	f8c4 7104 	str.w	r7, [r4, #260]	; 0x104
	configure_cache();
	configure_systick();
	usb_pll_start();	
	reset_PFD(); //TODO: is this really needed?
#ifdef F_CPU
	set_arm_clock(F_CPU);
60001184:	4840      	ldr	r0, [pc, #256]	; (60001288 <ResetHandler+0x254>)

FLASHMEM void reset_PFD()
{	
	//Reset PLL2 PFDs, set default frequencies:
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
60001186:	f8c4 9100 	str.w	r9, [r4, #256]	; 0x100
	//PLL3:
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
6000118a:	f8c4 70f4 	str.w	r7, [r4, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
6000118e:	f8c4 80f0 	str.w	r8, [r4, #240]	; 0xf0
	configure_cache();
	configure_systick();
	usb_pll_start();	
	reset_PFD(); //TODO: is this really needed?
#ifdef F_CPU
	set_arm_clock(F_CPU);
60001192:	f000 fca5 	bl	60001ae0 <__set_arm_clock_veneer>
#endif

	asm volatile("nop\n nop\n nop\n nop": : :"memory"); // why oh why?
60001196:	bf00      	nop
60001198:	bf00      	nop
6000119a:	bf00      	nop
6000119c:	bf00      	nop

	// Undo PIT timer usage by ROM startup
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
6000119e:	6ef1      	ldr	r1, [r6, #108]	; 0x6c
	PIT_MCR = 0;
600011a0:	4a3a      	ldr	r2, [pc, #232]	; (6000128c <ResetHandler+0x258>)
#endif

	asm volatile("nop\n nop\n nop\n nop": : :"memory"); // why oh why?

	// Undo PIT timer usage by ROM startup
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
600011a2:	f441 5140 	orr.w	r1, r1, #12288	; 0x3000
	PIT_TCTRL1 = 0;
	PIT_TCTRL2 = 0;
	PIT_TCTRL3 = 0;

	// initialize RTC
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
600011a6:	4b3a      	ldr	r3, [pc, #232]	; (60001290 <ResetHandler+0x25c>)
#endif

	asm volatile("nop\n nop\n nop\n nop": : :"memory"); // why oh why?

	// Undo PIT timer usage by ROM startup
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
600011a8:	66f1      	str	r1, [r6, #108]	; 0x6c
	PIT_MCR = 0;
600011aa:	6015      	str	r5, [r2, #0]
	PIT_TCTRL0 = 0;
600011ac:	f8c2 5108 	str.w	r5, [r2, #264]	; 0x108
	PIT_TCTRL1 = 0;
600011b0:	f8c2 5118 	str.w	r5, [r2, #280]	; 0x118
	PIT_TCTRL2 = 0;
600011b4:	f8c2 5128 	str.w	r5, [r2, #296]	; 0x128
	PIT_TCTRL3 = 0;
600011b8:	f8c2 5138 	str.w	r5, [r2, #312]	; 0x138

	// initialize RTC
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
600011bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
600011be:	07d2      	lsls	r2, r2, #31
600011c0:	d408      	bmi.n	600011d4 <ResetHandler+0x1a0>
		// if SRTC isn't running, start it with default Jan 1, 2019
		SNVS_LPSRTCLR = 1546300800u << 15;
		SNVS_LPSRTCMR = 1546300800u >> 17;
600011c2:	f642 6215 	movw	r2, #11797	; 0x2e15
	PIT_TCTRL3 = 0;

	// initialize RTC
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
		// if SRTC isn't running, start it with default Jan 1, 2019
		SNVS_LPSRTCLR = 1546300800u << 15;
600011c6:	4933      	ldr	r1, [pc, #204]	; (60001294 <ResetHandler+0x260>)
600011c8:	6559      	str	r1, [r3, #84]	; 0x54
		SNVS_LPSRTCMR = 1546300800u >> 17;
600011ca:	651a      	str	r2, [r3, #80]	; 0x50
		SNVS_LPCR |= SNVS_LPCR_SRTC_ENV;
600011cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
600011ce:	f042 0201 	orr.w	r2, r2, #1
600011d2:	639a      	str	r2, [r3, #56]	; 0x38
	}
	SNVS_HPCR |= SNVS_HPCR_RTC_EN | SNVS_HPCR_HP_TS;
600011d4:	4a2e      	ldr	r2, [pc, #184]	; (60001290 <ResetHandler+0x25c>)
600011d6:	4c30      	ldr	r4, [pc, #192]	; (60001298 <ResetHandler+0x264>)
600011d8:	6893      	ldr	r3, [r2, #8]
600011da:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
600011de:	6093      	str	r3, [r2, #8]

#ifdef ARDUINO_TEENSY41
	configure_external_ram();
600011e0:	f000 f8de 	bl	600013a0 <configure_external_ram>
#endif
	startup_early_hook();
600011e4:	f000 fc78 	bl	60001ad8 <__startup_early_hook_veneer>
extern volatile uint32_t systick_millis_count;

static inline uint32_t millis(void) __attribute__((always_inline, unused));
static inline uint32_t millis(void)
{
	return systick_millis_count;
600011e8:	6823      	ldr	r3, [r4, #0]
	while (millis() < 20) ; // wait at least 20ms before starting USB
600011ea:	2b13      	cmp	r3, #19
600011ec:	d9fc      	bls.n	600011e8 <ResetHandler+0x1b4>
	usb_init();
600011ee:	f000 fb55 	bl	6000189c <usb_init>
	analog_init();
600011f2:	f000 fbc9 	bl	60001988 <analog_init>
	pwm_init();
600011f6:	f000 fc67 	bl	60001ac8 <__pwm_init_veneer>
	tempmon_init();
600011fa:	f000 fac1 	bl	60001780 <tempmon_init>

	startup_late_hook();
600011fe:	f000 fc67 	bl	60001ad0 <__startup_late_hook_veneer>
60001202:	6823      	ldr	r3, [r4, #0]
	while (millis() < 300) ; // wait at least 300ms before calling user code
60001204:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
60001208:	d3fb      	bcc.n	60001202 <ResetHandler+0x1ce>
	//printf("before C++ constructors\n");
	__libc_init_array();
6000120a:	f000 fc59 	bl	60001ac0 <____libc_init_array_veneer>
	//printf("after C++ constructors\n");
	//printf("before setup\n");
	main();
6000120e:	f000 fc53 	bl	60001ab8 <__main_veneer>
60001212:	e7fe      	b.n	60001212 <ResetHandler+0x1de>
60001214:	400ac000 	.word	0x400ac000
60001218:	aaaaaaab 	.word	0xaaaaaaab
6000121c:	00200007 	.word	0x00200007
60001220:	20078000 	.word	0x20078000
60001224:	00000000 	.word	0x00000000
60001228:	60001b20 	.word	0x60001b20
6000122c:	00005f08 	.word	0x00005f08
60001230:	20000000 	.word	0x20000000
60001234:	60007a2c 	.word	0x60007a2c
60001238:	20000fa0 	.word	0x20000fa0
6000123c:	20000fa0 	.word	0x20000fa0
60001240:	200042c0 	.word	0x200042c0
60001244:	e000ed88 	.word	0xe000ed88
60001248:	20001ffc 	.word	0x20001ffc
6000124c:	00003545 	.word	0x00003545
60001250:	e000e400 	.word	0xe000e400
60001254:	e000e4a0 	.word	0xe000e4a0
60001258:	400d8000 	.word	0x400d8000
6000125c:	400fc000 	.word	0x400fc000
60001260:	e000ed08 	.word	0xe000ed08
60001264:	e000e014 	.word	0xe000e014
60001268:	e000e018 	.word	0xe000e018
6000126c:	00004ad5 	.word	0x00004ad5
60001270:	e000edfc 	.word	0xe000edfc
60001274:	20200000 	.word	0x20200000
60001278:	00004b81 	.word	0x00004b81
6000127c:	e0001000 	.word	0xe0001000
60001280:	e0001004 	.word	0xe0001004
60001284:	20001ad8 	.word	0x20001ad8
60001288:	23c34600 	.word	0x23c34600
6000128c:	40084000 	.word	0x40084000
60001290:	400d4000 	.word	0x400d4000
60001294:	56c00000 	.word	0x56c00000
60001298:	20001ae0 	.word	0x20001ae0
6000129c:	20002000 	.word	0x20002000
600012a0:	2018101b 	.word	0x2018101b
600012a4:	13110d0c 	.word	0x13110d0c

600012a8 <configure_cache>:
#define SIZE_2G		(SCB_MPU_RASR_SIZE(30) | SCB_MPU_RASR_ENABLE)
#define SIZE_4G		(SCB_MPU_RASR_SIZE(31) | SCB_MPU_RASR_ENABLE)
#define REGION(n)	(SCB_MPU_RBAR_REGION(n) | SCB_MPU_RBAR_VALID)

FLASHMEM void configure_cache(void)
{
600012a8:	b5f0      	push	{r4, r5, r6, r7, lr}
	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU

	uint32_t i = 0;
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
600012aa:	4a28      	ldr	r2, [pc, #160]	; (6000134c <configure_cache+0xa4>)
	//printf("MPU_TYPE = %08lX\n", SCB_MPU_TYPE);
	//printf("CCR = %08lX\n", SCB_CCR);

	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU
600012ac:	2000      	movs	r0, #0

	uint32_t i = 0;
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
600012ae:	4b28      	ldr	r3, [pc, #160]	; (60001350 <configure_cache+0xa8>)
	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU

	uint32_t i = 0;
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
600012b0:	f04f 0c10 	mov.w	ip, #16
	//printf("MPU_TYPE = %08lX\n", SCB_MPU_TYPE);
	//printf("CCR = %08lX\n", SCB_CCR);

	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU
600012b4:	4c27      	ldr	r4, [pc, #156]	; (60001354 <configure_cache+0xac>)

	uint32_t i = 0;
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
	
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
600012b6:	2711      	movs	r7, #17

	SCB_MPU_CTRL = 0; // turn off MPU

	uint32_t i = 0;
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
600012b8:	f8df e0d8 	ldr.w	lr, [pc, #216]	; 60001394 <configure_cache+0xec>
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | SIZE_512K;

	// TODO: trap regions should be created last, because the hardware gives
	//  priority to the higher number ones.
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
600012bc:	2612      	movs	r6, #18
	//printf("MPU_TYPE = %08lX\n", SCB_MPU_TYPE);
	//printf("CCR = %08lX\n", SCB_CCR);

	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU
600012be:	6020      	str	r0, [r4, #0]
	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;

	// TODO: protect access to power supply config

	SCB_MPU_CTRL = SCB_MPU_CTRL_ENABLE;
600012c0:	2501      	movs	r5, #1
	// TODO: check if caches already active - skip?

	SCB_MPU_CTRL = 0; // turn off MPU

	uint32_t i = 0;
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
600012c2:	f8c2 c000 	str.w	ip, [r2]
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
600012c6:	f8c3 e000 	str.w	lr, [r3]
	
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
600012ca:	6017      	str	r7, [r2, #0]
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | SIZE_512K;
600012cc:	f8df e0c8 	ldr.w	lr, [pc, #200]	; 60001398 <configure_cache+0xf0>

	// TODO: trap regions should be created last, because the hardware gives
	//  priority to the higher number ones.
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;
600012d0:	4f21      	ldr	r7, [pc, #132]	; (60001358 <configure_cache+0xb0>)
	uint32_t i = 0;
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
	
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | SIZE_512K;
600012d2:	f8c3 e000 	str.w	lr, [r3]

	// TODO: trap regions should be created last, because the hardware gives
	//  priority to the higher number ones.
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
600012d6:	6016      	str	r6, [r2, #0]
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;
600012d8:	601f      	str	r7, [r3, #0]

	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
600012da:	4e20      	ldr	r6, [pc, #128]	; (6000135c <configure_cache+0xb4>)
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
600012dc:	4f20      	ldr	r7, [pc, #128]	; (60001360 <configure_cache+0xb8>)
	// TODO: trap regions should be created last, because the hardware gives
	//  priority to the higher number ones.
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;

	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
600012de:	6016      	str	r6, [r2, #0]
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;

	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
	
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600012e0:	4920      	ldr	r1, [pc, #128]	; (60001364 <configure_cache+0xbc>)
	//  priority to the higher number ones.
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;

	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
600012e2:	601f      	str	r7, [r3, #0]

	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
600012e4:	4e20      	ldr	r6, [pc, #128]	; (60001368 <configure_cache+0xc0>)
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
	
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600012e6:	f041 0115 	orr.w	r1, r1, #21

	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;

	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
600012ea:	4f20      	ldr	r7, [pc, #128]	; (6000136c <configure_cache+0xc4>)
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;

	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;

	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
600012ec:	6016      	str	r6, [r2, #0]
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
600012ee:	601f      	str	r7, [r3, #0]
	
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;

	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
600012f0:	f507 3740 	add.w	r7, r7, #196608	; 0x30000

	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
	
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;
600012f4:	4e1e      	ldr	r6, [pc, #120]	; (60001370 <configure_cache+0xc8>)
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;

	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
	
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600012f6:	6011      	str	r1, [r2, #0]
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;

	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
600012f8:	3702      	adds	r7, #2

	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
	
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;
600012fa:	601e      	str	r6, [r3, #0]

	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
600012fc:	f8df e09c 	ldr.w	lr, [pc, #156]	; 6000139c <configure_cache+0xf4>
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;

	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
60001300:	4e1c      	ldr	r6, [pc, #112]	; (60001374 <configure_cache+0xcc>)
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
60001302:	491d      	ldr	r1, [pc, #116]	; (60001378 <configure_cache+0xd0>)
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
	
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;

	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
60001304:	f8c2 e000 	str.w	lr, [r2]
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
60001308:	601f      	str	r7, [r3, #0]

	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
6000130a:	6016      	str	r6, [r2, #0]
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;

	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
6000130c:	4f1b      	ldr	r7, [pc, #108]	; (6000137c <configure_cache+0xd4>)

	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;

	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
6000130e:	6019      	str	r1, [r3, #0]

	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
60001310:	4e1b      	ldr	r6, [pc, #108]	; (60001380 <configure_cache+0xd8>)

	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
60001312:	491c      	ldr	r1, [pc, #112]	; (60001384 <configure_cache+0xdc>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;

	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;

	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
60001314:	6017      	str	r7, [r2, #0]
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
60001316:	601e      	str	r6, [r3, #0]

	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | NOEXEC | SIZE_256M;
60001318:	4f1b      	ldr	r7, [pc, #108]	; (60001388 <configure_cache+0xe0>)
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;

	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;

	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
6000131a:	6011      	str	r1, [r2, #0]
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | NOEXEC | SIZE_256M;

	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
6000131c:	4e1b      	ldr	r6, [pc, #108]	; (6000138c <configure_cache+0xe4>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;
6000131e:	491c      	ldr	r1, [pc, #112]	; (60001390 <configure_cache+0xe8>)

	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;

	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | NOEXEC | SIZE_256M;
60001320:	601f      	str	r7, [r3, #0]

	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
60001322:	6016      	str	r6, [r2, #0]
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;
60001324:	6019      	str	r1, [r3, #0]

	// TODO: protect access to power supply config

	SCB_MPU_CTRL = SCB_MPU_CTRL_ENABLE;
60001326:	6025      	str	r5, [r4, #0]

	// cache enable, ARM DDI0403E, pg 628
	asm("dsb");
60001328:	f3bf 8f4f 	dsb	sy
	asm("isb");
6000132c:	f3bf 8f6f 	isb	sy
	SCB_CACHE_ICIALLU = 0;
60001330:	f8c3 01b0 	str.w	r0, [r3, #432]	; 0x1b0

	asm("dsb");
60001334:	f3bf 8f4f 	dsb	sy
	asm("isb");
60001338:	f3bf 8f6f 	isb	sy
	SCB_CCR |= (SCB_CCR_IC | SCB_CCR_DC);
6000133c:	f852 3c88 	ldr.w	r3, [r2, #-136]
60001340:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
60001344:	f842 3c88 	str.w	r3, [r2, #-136]
60001348:	bdf0      	pop	{r4, r5, r6, r7, pc}
6000134a:	bf00      	nop
6000134c:	e000ed9c 	.word	0xe000ed9c
60001350:	e000eda0 	.word	0xe000eda0
60001354:	e000ed94 	.word	0xe000ed94
60001358:	00100009 	.word	0x00100009
6000135c:	00200013 	.word	0x00200013
60001360:	07020021 	.word	0x07020021
60001364:	200042c0 	.word	0x200042c0
60001368:	20000014 	.word	0x20000014
6000136c:	13080025 	.word	0x13080025
60001370:	10000009 	.word	0x10000009
60001374:	40000017 	.word	0x40000017
60001378:	13100033 	.word	0x13100033
6000137c:	60000018 	.word	0x60000018
60001380:	070b002f 	.word	0x070b002f
60001384:	70000019 	.word	0x70000019
60001388:	170b0037 	.word	0x170b0037
6000138c:	7000001a 	.word	0x7000001a
60001390:	130b002f 	.word	0x130b002f
60001394:	1000003f 	.word	0x1000003f
60001398:	03080025 	.word	0x03080025
6000139c:	20200016 	.word	0x20200016

600013a0 <configure_external_ram>:
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
	return id & 0xFFFF;
}

FLASHMEM void configure_external_ram()
{
600013a0:	b5f0      	push	{r4, r5, r6, r7, lr}
	// initialize pins
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
600013a2:	4bb8      	ldr	r3, [pc, #736]	; (60001684 <configure_external_ram+0x2e4>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x170F9; // 47K pullup, strong drive, max speed, hyst

	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS1_B (Flash)
600013a4:	2218      	movs	r2, #24
	// initialize pins
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x100F9; // strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600013a6:	4eb8      	ldr	r6, [pc, #736]	; (60001688 <configure_external_ram+0x2e8>)
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA0
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA1
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA2
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA3

	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
600013a8:	2001      	movs	r0, #1
}

FLASHMEM void configure_external_ram()
{
	// initialize pins
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
600013aa:	49b8      	ldr	r1, [pc, #736]	; (6000168c <configure_external_ram+0x2ec>)
		 | FLEXSPI_MCR0_IPGRANTWAIT_MASK | FLEXSPI_MCR0_SCKFREERUNEN
		 | FLEXSPI_MCR0_COMBINATIONEN | FLEXSPI_MCR0_DOZEEN
		 | FLEXSPI_MCR0_HSEN | FLEXSPI_MCR0_ATDFEN | FLEXSPI_MCR0_ARDFEN
		 | FLEXSPI_MCR0_RXCLKSRC_MASK | FLEXSPI_MCR0_SWRESET))
		| FLEXSPI_MCR0_AHBGRANTWAIT(0xFF) | FLEXSPI_MCR0_IPGRANTWAIT(0xFF)
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
600013ac:	f248 7e0c 	movw	lr, #34572	; 0x870c

FLASHMEM void configure_external_ram()
{
	// initialize pins
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
600013b0:	4db7      	ldr	r5, [pc, #732]	; (60001690 <configure_external_ram+0x2f0>)
		 | FLEXSPI_MCR0_COMBINATIONEN | FLEXSPI_MCR0_DOZEEN
		 | FLEXSPI_MCR0_HSEN | FLEXSPI_MCR0_ATDFEN | FLEXSPI_MCR0_ARDFEN
		 | FLEXSPI_MCR0_RXCLKSRC_MASK | FLEXSPI_MCR0_SWRESET))
		| FLEXSPI_MCR0_AHBGRANTWAIT(0xFF) | FLEXSPI_MCR0_IPGRANTWAIT(0xFF)
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
	FLEXSPI2_MCR1 = FLEXSPI_MCR1_SEQWAIT(0xFFFF) | FLEXSPI_MCR1_AHBBUSWAIT(0xFFFF);
600013b2:	f04f 37ff 	mov.w	r7, #4294967295
{
	// initialize pins
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x100F9; // strong drive, max speed, hyst
600013b6:	4cb7      	ldr	r4, [pc, #732]	; (60001694 <configure_external_ram+0x2f4>)
}

FLASHMEM void configure_external_ram()
{
	// initialize pins
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
600013b8:	f8c3 125c 	str.w	r1, [r3, #604]	; 0x25c
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
600013bc:	f8c3 5260 	str.w	r5, [r3, #608]	; 0x260
	// RX watermark = one 64 bit line
	FLEXSPI2_IPRXFCR = (FLEXSPI_IPRXFCR & 0xFFFFFFC0) | FLEXSPI_IPRXFCR_CLRIPRXF;
	// TX watermark = one 64 bit line
	FLEXSPI2_IPTXFCR = (FLEXSPI_IPTXFCR & 0xFFFFFFC0) | FLEXSPI_IPTXFCR_CLRIPTXF;

	FLEXSPI2_INTEN = 0;
600013c0:	2500      	movs	r5, #0
FLASHMEM void configure_external_ram()
{
	// initialize pins
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
600013c2:	f8c3 1264 	str.w	r1, [r3, #612]	; 0x264
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x100F9; // strong drive, max speed, hyst
600013c6:	f8c3 4268 	str.w	r4, [r3, #616]	; 0x268
	FLEXSPI2_IPRXFCR = (FLEXSPI_IPRXFCR & 0xFFFFFFC0) | FLEXSPI_IPRXFCR_CLRIPRXF;
	// TX watermark = one 64 bit line
	FLEXSPI2_IPTXFCR = (FLEXSPI_IPTXFCR & 0xFFFFFFC0) | FLEXSPI_IPTXFCR_CLRIPTXF;

	FLEXSPI2_INTEN = 0;
	FLEXSPI2_FLSHA1CR0 = 0x2000; // 8 MByte
600013ca:	f44f 5400 	mov.w	r4, #8192	; 0x2000
	// initialize pins
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x100F9; // strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600013ce:	f8c3 626c 	str.w	r6, [r3, #620]	; 0x26c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA0
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA1
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA2
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA3

	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
600013d2:	49b1      	ldr	r1, [pc, #708]	; (60001698 <configure_external_ram+0x2f8>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x100F9; // strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600013d4:	f8c3 6270 	str.w	r6, [r3, #624]	; 0x270
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600013d8:	f8c3 6274 	str.w	r6, [r3, #628]	; 0x274
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600013dc:	f8c3 6278 	str.w	r6, [r3, #632]	; 0x278
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT = 1; // GPIO_EMC_28 for Mode: ALT8
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT = 1; // GPIO_EMC_29 for Mode: ALT8
	IOMUXC_FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT = 1; // GPIO_EMC_25 for Mode: ALT8

	// turn on clock  (TODO: increase clock speed later, slow & cautious for first release)
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
600013e0:	4eae      	ldr	r6, [pc, #696]	; (6000169c <configure_external_ram+0x2fc>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x170F9; // 47K pullup, strong drive, max speed, hyst

	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS1_B (Flash)
600013e2:	66da      	str	r2, [r3, #108]	; 0x6c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DQS
600013e4:	671a      	str	r2, [r3, #112]	; 0x70
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS0_B (RAM)
600013e6:	675a      	str	r2, [r3, #116]	; 0x74
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SCLK
600013e8:	679a      	str	r2, [r3, #120]	; 0x78
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA0
600013ea:	67da      	str	r2, [r3, #124]	; 0x7c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA1
600013ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA2
600013f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA3
600013f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	FLEXSPI2_INTEN = 0;
	FLEXSPI2_FLSHA1CR0 = 0x2000; // 8 MByte
	FLEXSPI2_FLSHA1CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
		| FLEXSPI_FLSHCR1_TCSH(3) | FLEXSPI_FLSHCR1_TCSS(3);
	FLEXSPI2_FLSHA1CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
600013f8:	f240 6205 	movw	r2, #1541	; 0x605
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA0
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA1
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA2
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA3

	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
600013fc:	f8c1 032c 	str.w	r0, [r1, #812]	; 0x32c
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT = 1; // GPIO_EMC_26 for Mode: ALT8
60001400:	f8c1 0330 	str.w	r0, [r1, #816]	; 0x330
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT = 1; // GPIO_EMC_27 for Mode: ALT8
60001404:	f8c1 0334 	str.w	r0, [r1, #820]	; 0x334
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT = 1; // GPIO_EMC_28 for Mode: ALT8
60001408:	f8c1 0338 	str.w	r0, [r1, #824]	; 0x338
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT = 1; // GPIO_EMC_29 for Mode: ALT8
6000140c:	f8c1 033c 	str.w	r0, [r1, #828]	; 0x33c
	IOMUXC_FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT = 1; // GPIO_EMC_25 for Mode: ALT8
60001410:	f8c1 0350 	str.w	r0, [r1, #848]	; 0x350
	FLEXSPI2_MCR0 &= ~FLEXSPI_MCR0_MDIS;

	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
	volatile uint32_t *luttable = &FLEXSPI2_LUT0;
	for (int i=0; i < 64; i++) luttable[i] = 0;
60001414:	4629      	mov	r1, r5
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT = 1; // GPIO_EMC_28 for Mode: ALT8
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT = 1; // GPIO_EMC_29 for Mode: ALT8
	IOMUXC_FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT = 1; // GPIO_EMC_25 for Mode: ALT8

	// turn on clock  (TODO: increase clock speed later, slow & cautious for first release)
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
60001416:	69b3      	ldr	r3, [r6, #24]
		| CCM_CBCMR_FLEXSPI2_PODF(5) | CCM_CBCMR_FLEXSPI2_CLK_SEL(3); // 88 MHz
60001418:	48a1      	ldr	r0, [pc, #644]	; (600016a0 <configure_external_ram+0x300>)
6000141a:	4018      	ands	r0, r3
6000141c:	4ba1      	ldr	r3, [pc, #644]	; (600016a4 <configure_external_ram+0x304>)
6000141e:	4303      	orrs	r3, r0
	CCM_CCGR7 |= CCM_CCGR7_FLEXSPI2(CCM_CCGR_ON);

	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_MDIS;
60001420:	48a1      	ldr	r0, [pc, #644]	; (600016a8 <configure_external_ram+0x308>)
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT = 1; // GPIO_EMC_28 for Mode: ALT8
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT = 1; // GPIO_EMC_29 for Mode: ALT8
	IOMUXC_FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT = 1; // GPIO_EMC_25 for Mode: ALT8

	// turn on clock  (TODO: increase clock speed later, slow & cautious for first release)
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
60001422:	61b3      	str	r3, [r6, #24]
		| CCM_CBCMR_FLEXSPI2_PODF(5) | CCM_CBCMR_FLEXSPI2_CLK_SEL(3); // 88 MHz
	CCM_CCGR7 |= CCM_CCGR7_FLEXSPI2(CCM_CCGR_ON);
60001424:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
60001428:	f043 030c 	orr.w	r3, r3, #12
6000142c:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
		| FLEXSPI_FLSHCR2_ARDSEQID(5) | FLEXSPI_FLSHCR2_ARDSEQNUM(0);

	FLEXSPI2_MCR0 &= ~FLEXSPI_MCR0_MDIS;

	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
60001430:	2602      	movs	r6, #2
	// turn on clock  (TODO: increase clock speed later, slow & cautious for first release)
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
		| CCM_CBCMR_FLEXSPI2_PODF(5) | CCM_CBCMR_FLEXSPI2_CLK_SEL(3); // 88 MHz
	CCM_CCGR7 |= CCM_CCGR7_FLEXSPI2(CCM_CCGR_ON);

	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_MDIS;
60001432:	6803      	ldr	r3, [r0, #0]
60001434:	4333      	orrs	r3, r6
60001436:	6003      	str	r3, [r0, #0]
	FLEXSPI2_MCR0 = (FLEXSPI2_MCR0 & ~(FLEXSPI_MCR0_AHBGRANTWAIT_MASK
60001438:	6803      	ldr	r3, [r0, #0]
		 | FLEXSPI_MCR0_IPGRANTWAIT_MASK | FLEXSPI_MCR0_SCKFREERUNEN
		 | FLEXSPI_MCR0_COMBINATIONEN | FLEXSPI_MCR0_DOZEEN
		 | FLEXSPI_MCR0_HSEN | FLEXSPI_MCR0_ATDFEN | FLEXSPI_MCR0_ARDFEN
		 | FLEXSPI_MCR0_RXCLKSRC_MASK | FLEXSPI_MCR0_SWRESET))
		| FLEXSPI_MCR0_AHBGRANTWAIT(0xFF) | FLEXSPI_MCR0_IPGRANTWAIT(0xFF)
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
6000143a:	ea03 0e0e 	and.w	lr, r3, lr
6000143e:	4b9b      	ldr	r3, [pc, #620]	; (600016ac <configure_external_ram+0x30c>)
60001440:	ea4e 0303 	orr.w	r3, lr, r3
	FLEXSPI2_MCR1 = FLEXSPI_MCR1_SEQWAIT(0xFFFF) | FLEXSPI_MCR1_AHBBUSWAIT(0xFFFF);
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001444:	f8df e29c 	ldr.w	lr, [pc, #668]	; 600016e4 <configure_external_ram+0x344>
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
		| CCM_CBCMR_FLEXSPI2_PODF(5) | CCM_CBCMR_FLEXSPI2_CLK_SEL(3); // 88 MHz
	CCM_CCGR7 |= CCM_CCGR7_FLEXSPI2(CCM_CCGR_ON);

	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_MDIS;
	FLEXSPI2_MCR0 = (FLEXSPI2_MCR0 & ~(FLEXSPI_MCR0_AHBGRANTWAIT_MASK
60001448:	6003      	str	r3, [r0, #0]
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
	FLEXSPI2_MCR1 = FLEXSPI_MCR1_SEQWAIT(0xFFFF) | FLEXSPI_MCR1_AHBBUSWAIT(0xFFFF);
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
		 | FLEXSPI_MCR2_SCKBDIFFOPT | FLEXSPI_MCR2_SAMEDEVICEEN
		 | FLEXSPI_MCR2_CLRLEARNPHASE | FLEXSPI_MCR2_CLRAHBBUFOPT))
		| FLEXSPI_MCR2_RESUMEWAIT(0x20) /*| FLEXSPI_MCR2_SAMEDEVICEEN*/;
6000144a:	4b99      	ldr	r3, [pc, #612]	; (600016b0 <configure_external_ram+0x310>)
		 | FLEXSPI_MCR0_COMBINATIONEN | FLEXSPI_MCR0_DOZEEN
		 | FLEXSPI_MCR0_HSEN | FLEXSPI_MCR0_ATDFEN | FLEXSPI_MCR0_ARDFEN
		 | FLEXSPI_MCR0_RXCLKSRC_MASK | FLEXSPI_MCR0_SWRESET))
		| FLEXSPI_MCR0_AHBGRANTWAIT(0xFF) | FLEXSPI_MCR0_IPGRANTWAIT(0xFF)
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
	FLEXSPI2_MCR1 = FLEXSPI_MCR1_SEQWAIT(0xFFFF) | FLEXSPI_MCR1_AHBBUSWAIT(0xFFFF);
6000144c:	6047      	str	r7, [r0, #4]
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
6000144e:	f8de 7008 	ldr.w	r7, [lr, #8]
		 | FLEXSPI_MCR2_SCKBDIFFOPT | FLEXSPI_MCR2_SAMEDEVICEEN
		 | FLEXSPI_MCR2_CLRLEARNPHASE | FLEXSPI_MCR2_CLRAHBBUFOPT))
		| FLEXSPI_MCR2_RESUMEWAIT(0x20) /*| FLEXSPI_MCR2_SAMEDEVICEEN*/;
60001452:	403b      	ands	r3, r7
	FLEXSPI2_AHBCR = FLEXSPI2_AHBCR & ~(FLEXSPI_AHBCR_READADDROPT | FLEXSPI_AHBCR_PREFETCHEN
		| FLEXSPI_AHBCR_BUFFERABLEEN | FLEXSPI_AHBCR_CACHABLEEN);
	uint32_t mask = (FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_PRIORITY_MASK
		| FLEXSPI_AHBRXBUFCR0_MSTRID_MASK | FLEXSPI_AHBRXBUFCR0_BUFSZ_MASK);
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
60001454:	4f97      	ldr	r7, [pc, #604]	; (600016b4 <configure_external_ram+0x314>)
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
	FLEXSPI2_MCR1 = FLEXSPI_MCR1_SEQWAIT(0xFFFF) | FLEXSPI_MCR1_AHBBUSWAIT(0xFFFF);
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
		 | FLEXSPI_MCR2_SCKBDIFFOPT | FLEXSPI_MCR2_SAMEDEVICEEN
		 | FLEXSPI_MCR2_CLRLEARNPHASE | FLEXSPI_MCR2_CLRAHBBUFOPT))
		| FLEXSPI_MCR2_RESUMEWAIT(0x20) /*| FLEXSPI_MCR2_SAMEDEVICEEN*/;
60001456:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
		 | FLEXSPI_MCR0_HSEN | FLEXSPI_MCR0_ATDFEN | FLEXSPI_MCR0_ARDFEN
		 | FLEXSPI_MCR0_RXCLKSRC_MASK | FLEXSPI_MCR0_SWRESET))
		| FLEXSPI_MCR0_AHBGRANTWAIT(0xFF) | FLEXSPI_MCR0_IPGRANTWAIT(0xFF)
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
	FLEXSPI2_MCR1 = FLEXSPI_MCR1_SEQWAIT(0xFFFF) | FLEXSPI_MCR1_AHBBUSWAIT(0xFFFF);
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
6000145a:	6083      	str	r3, [r0, #8]
		 | FLEXSPI_MCR2_SCKBDIFFOPT | FLEXSPI_MCR2_SAMEDEVICEEN
		 | FLEXSPI_MCR2_CLRLEARNPHASE | FLEXSPI_MCR2_CLRAHBBUFOPT))
		| FLEXSPI_MCR2_RESUMEWAIT(0x20) /*| FLEXSPI_MCR2_SAMEDEVICEEN*/;

	FLEXSPI2_AHBCR = FLEXSPI2_AHBCR & ~(FLEXSPI_AHBCR_READADDROPT | FLEXSPI_AHBCR_PREFETCHEN
6000145c:	68c3      	ldr	r3, [r0, #12]
6000145e:	f023 0378 	bic.w	r3, r3, #120	; 0x78
60001462:	60c3      	str	r3, [r0, #12]
		| FLEXSPI_AHBCR_BUFFERABLEEN | FLEXSPI_AHBCR_CACHABLEEN);
	uint32_t mask = (FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_PRIORITY_MASK
		| FLEXSPI_AHBRXBUFCR0_MSTRID_MASK | FLEXSPI_AHBRXBUFCR0_BUFSZ_MASK);
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
60001464:	6a03      	ldr	r3, [r0, #32]
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
60001466:	401f      	ands	r7, r3
60001468:	4b93      	ldr	r3, [pc, #588]	; (600016b8 <configure_external_ram+0x318>)
6000146a:	433b      	orrs	r3, r7
	FLEXSPI2_AHBRXBUF1CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
6000146c:	4f91      	ldr	r7, [pc, #580]	; (600016b4 <configure_external_ram+0x314>)

	FLEXSPI2_AHBCR = FLEXSPI2_AHBCR & ~(FLEXSPI_AHBCR_READADDROPT | FLEXSPI_AHBCR_PREFETCHEN
		| FLEXSPI_AHBCR_BUFFERABLEEN | FLEXSPI_AHBCR_CACHABLEEN);
	uint32_t mask = (FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_PRIORITY_MASK
		| FLEXSPI_AHBRXBUFCR0_MSTRID_MASK | FLEXSPI_AHBRXBUFCR0_BUFSZ_MASK);
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
6000146e:	6203      	str	r3, [r0, #32]
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
	FLEXSPI2_AHBRXBUF1CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
60001470:	6a03      	ldr	r3, [r0, #32]
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
60001472:	401f      	ands	r7, r3
60001474:	4b90      	ldr	r3, [pc, #576]	; (600016b8 <configure_external_ram+0x318>)
60001476:	433b      	orrs	r3, r7
	FLEXSPI2_AHBRXBUF2CR0 = mask;
60001478:	4f90      	ldr	r7, [pc, #576]	; (600016bc <configure_external_ram+0x31c>)
		| FLEXSPI_AHBCR_BUFFERABLEEN | FLEXSPI_AHBCR_CACHABLEEN);
	uint32_t mask = (FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_PRIORITY_MASK
		| FLEXSPI_AHBRXBUFCR0_MSTRID_MASK | FLEXSPI_AHBRXBUFCR0_BUFSZ_MASK);
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
	FLEXSPI2_AHBRXBUF1CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
6000147a:	6243      	str	r3, [r0, #36]	; 0x24
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
	FLEXSPI2_AHBRXBUF2CR0 = mask;
6000147c:	6287      	str	r7, [r0, #40]	; 0x28
	FLEXSPI2_AHBRXBUF3CR0 = mask;
6000147e:	62c7      	str	r7, [r0, #44]	; 0x2c

	// RX watermark = one 64 bit line
	FLEXSPI2_IPRXFCR = (FLEXSPI_IPRXFCR & 0xFFFFFFC0) | FLEXSPI_IPRXFCR_CLRIPRXF;
60001480:	f8de 30b8 	ldr.w	r3, [lr, #184]	; 0xb8
	// TX watermark = one 64 bit line
	FLEXSPI2_IPTXFCR = (FLEXSPI_IPTXFCR & 0xFFFFFFC0) | FLEXSPI_IPTXFCR_CLRIPTXF;

	FLEXSPI2_INTEN = 0;
	FLEXSPI2_FLSHA1CR0 = 0x2000; // 8 MByte
	FLEXSPI2_FLSHA1CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
60001484:	4f8e      	ldr	r7, [pc, #568]	; (600016c0 <configure_external_ram+0x320>)
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
	FLEXSPI2_AHBRXBUF2CR0 = mask;
	FLEXSPI2_AHBRXBUF3CR0 = mask;

	// RX watermark = one 64 bit line
	FLEXSPI2_IPRXFCR = (FLEXSPI_IPRXFCR & 0xFFFFFFC0) | FLEXSPI_IPRXFCR_CLRIPRXF;
60001486:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
6000148a:	f043 0301 	orr.w	r3, r3, #1
6000148e:	f8c0 30b8 	str.w	r3, [r0, #184]	; 0xb8
	// TX watermark = one 64 bit line
	FLEXSPI2_IPTXFCR = (FLEXSPI_IPTXFCR & 0xFFFFFFC0) | FLEXSPI_IPTXFCR_CLRIPTXF;
60001492:	f8de 30bc 	ldr.w	r3, [lr, #188]	; 0xbc
	FLEXSPI2_FLSHA2CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
		| FLEXSPI_FLSHCR2_ARDSEQID(5) | FLEXSPI_FLSHCR2_ARDSEQNUM(0);

	FLEXSPI2_MCR0 &= ~FLEXSPI_MCR0_MDIS;

	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
60001496:	f8df e234 	ldr.w	lr, [pc, #564]	; 600016cc <configure_external_ram+0x32c>
	FLEXSPI2_AHBRXBUF3CR0 = mask;

	// RX watermark = one 64 bit line
	FLEXSPI2_IPRXFCR = (FLEXSPI_IPRXFCR & 0xFFFFFFC0) | FLEXSPI_IPRXFCR_CLRIPRXF;
	// TX watermark = one 64 bit line
	FLEXSPI2_IPTXFCR = (FLEXSPI_IPTXFCR & 0xFFFFFFC0) | FLEXSPI_IPTXFCR_CLRIPTXF;
6000149a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
6000149e:	f043 0301 	orr.w	r3, r3, #1
600014a2:	f8c0 30bc 	str.w	r3, [r0, #188]	; 0xbc

	FLEXSPI2_INTEN = 0;
600014a6:	6105      	str	r5, [r0, #16]
	FLEXSPI2_FLSHA1CR0 = 0x2000; // 8 MByte
600014a8:	6604      	str	r4, [r0, #96]	; 0x60
	FLEXSPI2_FLSHA1CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
600014aa:	6707      	str	r7, [r0, #112]	; 0x70
		| FLEXSPI_FLSHCR1_TCSH(3) | FLEXSPI_FLSHCR1_TCSS(3);
	FLEXSPI2_FLSHA1CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
600014ac:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
		| FLEXSPI_FLSHCR2_ARDSEQID(5) | FLEXSPI_FLSHCR2_ARDSEQNUM(0);

	FLEXSPI2_FLSHA2CR0 = 0x2000; // 8 MByte
600014b0:	6644      	str	r4, [r0, #100]	; 0x64
	FLEXSPI2_FLSHA2CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
600014b2:	6747      	str	r7, [r0, #116]	; 0x74
		| FLEXSPI_FLSHCR1_TCSH(3) | FLEXSPI_FLSHCR1_TCSS(3);
	FLEXSPI2_FLSHA2CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
600014b4:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
		| FLEXSPI_FLSHCR2_ARDSEQID(5) | FLEXSPI_FLSHCR2_ARDSEQNUM(0);

	FLEXSPI2_MCR0 &= ~FLEXSPI_MCR0_MDIS;
600014b8:	6804      	ldr	r4, [r0, #0]

	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600014ba:	4b82      	ldr	r3, [pc, #520]	; (600016c4 <configure_external_ram+0x324>)
	FLEXSPI2_FLSHA2CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
		| FLEXSPI_FLSHCR1_TCSH(3) | FLEXSPI_FLSHCR1_TCSS(3);
	FLEXSPI2_FLSHA2CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
		| FLEXSPI_FLSHCR2_ARDSEQID(5) | FLEXSPI_FLSHCR2_ARDSEQNUM(0);

	FLEXSPI2_MCR0 &= ~FLEXSPI_MCR0_MDIS;
600014bc:	f024 0402 	bic.w	r4, r4, #2

	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
	volatile uint32_t *luttable = &FLEXSPI2_LUT0;
	for (int i=0; i < 64; i++) luttable[i] = 0;
600014c0:	4a81      	ldr	r2, [pc, #516]	; (600016c8 <configure_external_ram+0x328>)
	FLEXSPI2_FLSHA2CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
		| FLEXSPI_FLSHCR1_TCSH(3) | FLEXSPI_FLSHCR1_TCSS(3);
	FLEXSPI2_FLSHA2CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
		| FLEXSPI_FLSHCR2_ARDSEQID(5) | FLEXSPI_FLSHCR2_ARDSEQNUM(0);

	FLEXSPI2_MCR0 &= ~FLEXSPI_MCR0_MDIS;
600014c2:	6004      	str	r4, [r0, #0]

	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
600014c4:	f8c0 e018 	str.w	lr, [r0, #24]
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600014c8:	61c6      	str	r6, [r0, #28]
	volatile uint32_t *luttable = &FLEXSPI2_LUT0;
	for (int i=0; i < 64; i++) luttable[i] = 0;
600014ca:	f843 1b04 	str.w	r1, [r3], #4
600014ce:	4293      	cmp	r3, r2
600014d0:	d1fb      	bne.n	600014ca <configure_external_ram+0x12a>
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_SWRESET;
600014d2:	4b75      	ldr	r3, [pc, #468]	; (600016a8 <configure_external_ram+0x308>)
600014d4:	681a      	ldr	r2, [r3, #0]
	while (FLEXSPI2_MCR0 & FLEXSPI_MCR0_SWRESET) ; // wait
600014d6:	4619      	mov	r1, r3

	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
	volatile uint32_t *luttable = &FLEXSPI2_LUT0;
	for (int i=0; i < 64; i++) luttable[i] = 0;
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_SWRESET;
600014d8:	f042 0201 	orr.w	r2, r2, #1
600014dc:	601a      	str	r2, [r3, #0]
	while (FLEXSPI2_MCR0 & FLEXSPI_MCR0_SWRESET) ; // wait
600014de:	680b      	ldr	r3, [r1, #0]
600014e0:	4a71      	ldr	r2, [pc, #452]	; (600016a8 <configure_external_ram+0x308>)
600014e2:	f013 0301 	ands.w	r3, r3, #1
600014e6:	d1fa      	bne.n	600014de <configure_external_ram+0x13e>

	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
600014e8:	4e78      	ldr	r6, [pc, #480]	; (600016cc <configure_external_ram+0x32c>)
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600014ea:	2502      	movs	r5, #2

	// cmd index 0 = exit QPI mode
	FLEXSPI2_LUT0 = LUT0(CMD_SDR, PINS4, 0xF5);
600014ec:	f240 64f5 	movw	r4, #1781	; 0x6f5
	// cmd index 1 = reset enable
	FLEXSPI2_LUT4 = LUT0(CMD_SDR, PINS1, 0x66);
600014f0:	f240 4066 	movw	r0, #1126	; 0x466
	// cmd index 2 = reset
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
600014f4:	f240 4199 	movw	r1, #1177	; 0x499
	// cmd index 3 = read ID bytes
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
600014f8:	4f75      	ldr	r7, [pc, #468]	; (600016d0 <configure_external_ram+0x330>)
	volatile uint32_t *luttable = &FLEXSPI2_LUT0;
	for (int i=0; i < 64; i++) luttable[i] = 0;
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_SWRESET;
	while (FLEXSPI2_MCR0 & FLEXSPI_MCR0_SWRESET) ; // wait

	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
600014fa:	6196      	str	r6, [r2, #24]
	FLEXSPI2_LUT4 = LUT0(CMD_SDR, PINS1, 0x66);
	// cmd index 2 = reset
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
	// cmd index 3 = read ID bytes
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
	FLEXSPI2_LUT13 = LUT0(READ_SDR, PINS1, 1);
600014fc:	f242 4601 	movw	r6, #9217	; 0x2401
	for (int i=0; i < 64; i++) luttable[i] = 0;
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_SWRESET;
	while (FLEXSPI2_MCR0 & FLEXSPI_MCR0_SWRESET) ; // wait

	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
60001500:	61d5      	str	r5, [r2, #28]
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
	// cmd index 3 = read ID bytes
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
	FLEXSPI2_LUT13 = LUT0(READ_SDR, PINS1, 1);
	// cmd index 4 = enter QPI mode
	FLEXSPI2_LUT16 = LUT0(CMD_SDR, PINS1, 0x35);
60001502:	f240 4535 	movw	r5, #1077	; 0x435

	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;

	// cmd index 0 = exit QPI mode
	FLEXSPI2_LUT0 = LUT0(CMD_SDR, PINS4, 0xF5);
60001506:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200
	// cmd index 5 = read QPI
	FLEXSPI2_LUT20 = LUT0(CMD_SDR, PINS4, 0xEB) | LUT1(ADDR_SDR, PINS4, 24);
	FLEXSPI2_LUT21 = LUT0(DUMMY_SDR, PINS4, 6) | LUT1(READ_SDR, PINS4, 1);
	// cmd index 6 = write QPI
	FLEXSPI2_LUT24 = LUT0(CMD_SDR, PINS4, 0x38) | LUT1(ADDR_SDR, PINS4, 24);
	FLEXSPI2_LUT25 = LUT0(WRITE_SDR, PINS4, 1);
6000150a:	f242 2401 	movw	r4, #8705	; 0x2201
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;

	// cmd index 0 = exit QPI mode
	FLEXSPI2_LUT0 = LUT0(CMD_SDR, PINS4, 0xF5);
	// cmd index 1 = reset enable
	FLEXSPI2_LUT4 = LUT0(CMD_SDR, PINS1, 0x66);
6000150e:	f8c2 0210 	str.w	r0, [r2, #528]	; 0x210

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001512:	2001      	movs	r0, #1
	// cmd index 0 = exit QPI mode
	FLEXSPI2_LUT0 = LUT0(CMD_SDR, PINS4, 0xF5);
	// cmd index 1 = reset enable
	FLEXSPI2_LUT4 = LUT0(CMD_SDR, PINS1, 0x66);
	// cmd index 2 = reset
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
60001514:	f8c2 1220 	str.w	r1, [r2, #544]	; 0x220
FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001518:	4611      	mov	r1, r2
	// cmd index 1 = reset enable
	FLEXSPI2_LUT4 = LUT0(CMD_SDR, PINS1, 0x66);
	// cmd index 2 = reset
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
	// cmd index 3 = read ID bytes
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
6000151a:	f8c2 7230 	str.w	r7, [r2, #560]	; 0x230
	FLEXSPI2_LUT13 = LUT0(READ_SDR, PINS1, 1);
	// cmd index 4 = enter QPI mode
	FLEXSPI2_LUT16 = LUT0(CMD_SDR, PINS1, 0x35);
	// cmd index 5 = read QPI
	FLEXSPI2_LUT20 = LUT0(CMD_SDR, PINS4, 0xEB) | LUT1(ADDR_SDR, PINS4, 24);
6000151e:	f107 475a 	add.w	r7, r7, #3657433088	; 0xda000000
	FLEXSPI2_LUT4 = LUT0(CMD_SDR, PINS1, 0x66);
	// cmd index 2 = reset
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
	// cmd index 3 = read ID bytes
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
	FLEXSPI2_LUT13 = LUT0(READ_SDR, PINS1, 1);
60001522:	f8c2 6234 	str.w	r6, [r2, #564]	; 0x234
	// cmd index 4 = enter QPI mode
	FLEXSPI2_LUT16 = LUT0(CMD_SDR, PINS1, 0x35);
	// cmd index 5 = read QPI
	FLEXSPI2_LUT20 = LUT0(CMD_SDR, PINS4, 0xEB) | LUT1(ADDR_SDR, PINS4, 24);
60001526:	f507 7713 	add.w	r7, r7, #588	; 0x24c
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
	// cmd index 3 = read ID bytes
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
	FLEXSPI2_LUT13 = LUT0(READ_SDR, PINS1, 1);
	// cmd index 4 = enter QPI mode
	FLEXSPI2_LUT16 = LUT0(CMD_SDR, PINS1, 0x35);
6000152a:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
	// cmd index 5 = read QPI
	FLEXSPI2_LUT20 = LUT0(CMD_SDR, PINS4, 0xEB) | LUT1(ADDR_SDR, PINS4, 24);
	FLEXSPI2_LUT21 = LUT0(DUMMY_SDR, PINS4, 6) | LUT1(READ_SDR, PINS4, 1);
6000152e:	4e69      	ldr	r6, [pc, #420]	; (600016d4 <configure_external_ram+0x334>)
	// cmd index 6 = write QPI
	FLEXSPI2_LUT24 = LUT0(CMD_SDR, PINS4, 0x38) | LUT1(ADDR_SDR, PINS4, 24);
60001530:	4d69      	ldr	r5, [pc, #420]	; (600016d8 <configure_external_ram+0x338>)
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
	FLEXSPI2_LUT13 = LUT0(READ_SDR, PINS1, 1);
	// cmd index 4 = enter QPI mode
	FLEXSPI2_LUT16 = LUT0(CMD_SDR, PINS1, 0x35);
	// cmd index 5 = read QPI
	FLEXSPI2_LUT20 = LUT0(CMD_SDR, PINS4, 0xEB) | LUT1(ADDR_SDR, PINS4, 24);
60001532:	f8c2 7250 	str.w	r7, [r2, #592]	; 0x250
	FLEXSPI2_LUT21 = LUT0(DUMMY_SDR, PINS4, 6) | LUT1(READ_SDR, PINS4, 1);
60001536:	f8c2 6254 	str.w	r6, [r2, #596]	; 0x254
	// cmd index 6 = write QPI
	FLEXSPI2_LUT24 = LUT0(CMD_SDR, PINS4, 0x38) | LUT1(ADDR_SDR, PINS4, 24);
6000153a:	f8c2 5260 	str.w	r5, [r2, #608]	; 0x260
	FLEXSPI2_LUT25 = LUT0(WRITE_SDR, PINS4, 1);
6000153e:	f8c2 4264 	str.w	r4, [r2, #612]	; 0x264
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
60001542:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001546:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
6000154a:	f8c2 00b0 	str.w	r0, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000154e:	694b      	ldr	r3, [r1, #20]
60001550:	4a55      	ldr	r2, [pc, #340]	; (600016a8 <configure_external_ram+0x308>)
60001552:	07dd      	lsls	r5, r3, #31
60001554:	d5fb      	bpl.n	6000154e <configure_external_ram+0x1ae>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001556:	2301      	movs	r3, #1
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
60001558:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
6000155a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000155e:	4611      	mov	r1, r2
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001560:	6153      	str	r3, [r2, #20]
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
60001562:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001566:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
6000156a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000156e:	694b      	ldr	r3, [r1, #20]
60001570:	4a4d      	ldr	r2, [pc, #308]	; (600016a8 <configure_external_ram+0x308>)
60001572:	07dc      	lsls	r4, r3, #31
60001574:	d5fb      	bpl.n	6000156e <configure_external_ram+0x1ce>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001576:	2301      	movs	r3, #1
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
60001578:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
6000157a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000157e:	4611      	mov	r1, r2
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001580:	6153      	str	r3, [r2, #20]
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
60001582:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001586:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
6000158a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000158e:	694b      	ldr	r3, [r1, #20]
60001590:	4a45      	ldr	r2, [pc, #276]	; (600016a8 <configure_external_ram+0x308>)
60001592:	07d8      	lsls	r0, r3, #31
60001594:	d5fb      	bpl.n	6000158e <configure_external_ram+0x1ee>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001596:	2301      	movs	r3, #1
}

FLASHMEM static uint32_t flexspi2_psram_id(uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
60001598:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
6000159a:	4850      	ldr	r0, [pc, #320]	; (600016dc <configure_external_ram+0x33c>)
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000159c:	4611      	mov	r1, r2
{
	FLEXSPI2_IPCR0 = addr;
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000159e:	6153      	str	r3, [r2, #20]
}

FLASHMEM static uint32_t flexspi2_psram_id(uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
600015a0:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
600015a4:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600015a8:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600015ac:	694b      	ldr	r3, [r1, #20]
600015ae:	4a3e      	ldr	r2, [pc, #248]	; (600016a8 <configure_external_ram+0x308>)
600015b0:	07db      	lsls	r3, r3, #31
600015b2:	d5fb      	bpl.n	600015ac <configure_external_ram+0x20c>
	uint32_t id = FLEXSPI2_RFDR0;
600015b4:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100

	// look for the first PSRAM chip
	flexspi2_command(0, 0); // exit quad mode
	flexspi2_command(1, 0); // reset enable
	flexspi2_command(2, 0); // reset (is this really necessary?)
	if (flexspi2_psram_id(0) == 0x5D0D) {
600015b8:	f645 510d 	movw	r1, #23821	; 0x5d0d
	FLEXSPI2_IPCR0 = addr;
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
	uint32_t id = FLEXSPI2_RFDR0;
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
600015bc:	2021      	movs	r0, #33	; 0x21

	// look for the first PSRAM chip
	flexspi2_command(0, 0); // exit quad mode
	flexspi2_command(1, 0); // reset enable
	flexspi2_command(2, 0); // reset (is this really necessary?)
	if (flexspi2_psram_id(0) == 0x5D0D) {
600015be:	b29b      	uxth	r3, r3
	FLEXSPI2_IPCR0 = addr;
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
	uint32_t id = FLEXSPI2_RFDR0;
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
600015c0:	6150      	str	r0, [r2, #20]

	// look for the first PSRAM chip
	flexspi2_command(0, 0); // exit quad mode
	flexspi2_command(1, 0); // reset enable
	flexspi2_command(2, 0); // reset (is this really necessary?)
	if (flexspi2_psram_id(0) == 0x5D0D) {
600015c2:	428b      	cmp	r3, r1
600015c4:	d000      	beq.n	600015c8 <configure_external_ram+0x228>
600015c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
600015c8:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600015ca:	f44f 2080 	mov.w	r0, #262144	; 0x40000
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600015ce:	2301      	movs	r3, #1
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600015d0:	4611      	mov	r1, r2
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
600015d2:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600015d6:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600015da:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600015de:	694b      	ldr	r3, [r1, #20]
600015e0:	4a31      	ldr	r2, [pc, #196]	; (600016a8 <configure_external_ram+0x308>)
600015e2:	07df      	lsls	r7, r3, #31
600015e4:	d5fb      	bpl.n	600015de <configure_external_ram+0x23e>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600015e6:	2301      	movs	r3, #1
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
600015e8:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600015ec:	2000      	movs	r0, #0
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600015ee:	4611      	mov	r1, r2
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600015f0:	6153      	str	r3, [r2, #20]
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
600015f2:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600015f6:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600015fa:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600015fe:	694b      	ldr	r3, [r1, #20]
60001600:	4a29      	ldr	r2, [pc, #164]	; (600016a8 <configure_external_ram+0x308>)
60001602:	07de      	lsls	r6, r3, #31
60001604:	d5fb      	bpl.n	600015fe <configure_external_ram+0x25e>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001606:	2301      	movs	r3, #1
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
60001608:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
6000160c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001610:	4611      	mov	r1, r2
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001612:	6153      	str	r3, [r2, #20]
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
60001614:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001618:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
6000161c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001620:	694b      	ldr	r3, [r1, #20]
60001622:	4a21      	ldr	r2, [pc, #132]	; (600016a8 <configure_external_ram+0x308>)
60001624:	07dd      	lsls	r5, r3, #31
60001626:	d5fb      	bpl.n	60001620 <configure_external_ram+0x280>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001628:	2301      	movs	r3, #1
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
6000162a:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
6000162e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001632:	4611      	mov	r1, r2
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001634:	6153      	str	r3, [r2, #20]
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
60001636:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
6000163a:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
6000163e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001642:	694b      	ldr	r3, [r1, #20]
60001644:	4a18      	ldr	r2, [pc, #96]	; (600016a8 <configure_external_ram+0x308>)
60001646:	07dc      	lsls	r4, r3, #31
60001648:	d5fb      	bpl.n	60001642 <configure_external_ram+0x2a2>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000164a:	2301      	movs	r3, #1
}

FLASHMEM static uint32_t flexspi2_psram_id(uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
6000164c:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
60001650:	4822      	ldr	r0, [pc, #136]	; (600016dc <configure_external_ram+0x33c>)
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001652:	4611      	mov	r1, r2
{
	FLEXSPI2_IPCR0 = addr;
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001654:	6153      	str	r3, [r2, #20]
}

FLASHMEM static uint32_t flexspi2_psram_id(uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
60001656:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
6000165a:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
6000165e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001662:	694b      	ldr	r3, [r1, #20]
60001664:	4a10      	ldr	r2, [pc, #64]	; (600016a8 <configure_external_ram+0x308>)
60001666:	07d8      	lsls	r0, r3, #31
60001668:	d5fb      	bpl.n	60001662 <configure_external_ram+0x2c2>
	uint32_t id = FLEXSPI2_RFDR0;
6000166a:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
		// first PSRAM chip is present, look for a second PSRAM chip
		flexspi2_command(4, 0);
		flexspi2_command(0, 0x800000); // exit quad mode
		flexspi2_command(1, 0x800000); // reset enable
		flexspi2_command(2, 0x800000); // reset (is this really necessary?)
		if (flexspi2_psram_id(0x800000) == 0x5D0D) {
6000166e:	f645 510d 	movw	r1, #23821	; 0x5d0d
	FLEXSPI2_IPCR0 = addr;
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
	uint32_t id = FLEXSPI2_RFDR0;
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001672:	2021      	movs	r0, #33	; 0x21
		// first PSRAM chip is present, look for a second PSRAM chip
		flexspi2_command(4, 0);
		flexspi2_command(0, 0x800000); // exit quad mode
		flexspi2_command(1, 0x800000); // reset enable
		flexspi2_command(2, 0x800000); // reset (is this really necessary?)
		if (flexspi2_psram_id(0x800000) == 0x5D0D) {
60001674:	b29b      	uxth	r3, r3
	FLEXSPI2_IPCR0 = addr;
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
	uint32_t id = FLEXSPI2_RFDR0;
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001676:	6150      	str	r0, [r2, #20]
		// first PSRAM chip is present, look for a second PSRAM chip
		flexspi2_command(4, 0);
		flexspi2_command(0, 0x800000); // exit quad mode
		flexspi2_command(1, 0x800000); // reset enable
		flexspi2_command(2, 0x800000); // reset (is this really necessary?)
		if (flexspi2_psram_id(0x800000) == 0x5D0D) {
60001678:	428b      	cmp	r3, r1
6000167a:	d035      	beq.n	600016e8 <configure_external_ram+0x348>
			flexspi2_command(4, 0x800000);
			// Two PSRAM chips are present, 16 MByte
			external_psram_size = 16;
		} else {
			// One PSRAM chip is present, 8 MByte
			external_psram_size = 8;
6000167c:	4b18      	ldr	r3, [pc, #96]	; (600016e0 <configure_external_ram+0x340>)
6000167e:	2208      	movs	r2, #8
60001680:	701a      	strb	r2, [r3, #0]
60001682:	bdf0      	pop	{r4, r5, r6, r7, pc}
60001684:	401f8000 	.word	0x401f8000
60001688:	000170f9 	.word	0x000170f9
6000168c:	0001b0f9 	.word	0x0001b0f9
60001690:	000110f9 	.word	0x000110f9
60001694:	000100f9 	.word	0x000100f9
60001698:	401f8400 	.word	0x401f8400
6000169c:	400fc000 	.word	0x400fc000
600016a0:	1ffffcff 	.word	0x1ffffcff
600016a4:	a0000300 	.word	0xa0000300
600016a8:	402a4000 	.word	0x402a4000
600016ac:	ffff0012 	.word	0xffff0012
600016b0:	00f737ff 	.word	0x00f737ff
600016b4:	7cf0ff00 	.word	0x7cf0ff00
600016b8:	80000040 	.word	0x80000040
600016bc:	830f00ff 	.word	0x830f00ff
600016c0:	00020063 	.word	0x00020063
600016c4:	402a4200 	.word	0x402a4200
600016c8:	402a4300 	.word	0x402a4300
600016cc:	5af05af0 	.word	0x5af05af0
600016d0:	3018049f 	.word	0x3018049f
600016d4:	26013206 	.word	0x26013206
600016d8:	0a180638 	.word	0x0a180638
600016dc:	00030004 	.word	0x00030004
600016e0:	20001ae4 	.word	0x20001ae4
600016e4:	402a8000 	.word	0x402a8000
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
600016e8:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600016ec:	f44f 2080 	mov.w	r0, #262144	; 0x40000
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600016f0:	2301      	movs	r3, #1
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600016f2:	4611      	mov	r1, r2
#define PINS1           FLEXSPI_LUT_NUM_PADS_1
#define PINS4           FLEXSPI_LUT_NUM_PADS_4

FLASHMEM static void flexspi2_command(uint32_t index, uint32_t addr)
{
	FLEXSPI2_IPCR0 = addr;
600016f4:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600016f8:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600016fc:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001700:	694b      	ldr	r3, [r1, #20]
60001702:	4a04      	ldr	r2, [pc, #16]	; (60001714 <configure_external_ram+0x374>)
60001704:	07db      	lsls	r3, r3, #31
60001706:	d5fb      	bpl.n	60001700 <configure_external_ram+0x360>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001708:	2001      	movs	r0, #1
		flexspi2_command(1, 0x800000); // reset enable
		flexspi2_command(2, 0x800000); // reset (is this really necessary?)
		if (flexspi2_psram_id(0x800000) == 0x5D0D) {
			flexspi2_command(4, 0x800000);
			// Two PSRAM chips are present, 16 MByte
			external_psram_size = 16;
6000170a:	4b03      	ldr	r3, [pc, #12]	; (60001718 <configure_external_ram+0x378>)
6000170c:	2110      	movs	r1, #16
{
	FLEXSPI2_IPCR0 = addr;
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000170e:	6150      	str	r0, [r2, #20]
		flexspi2_command(1, 0x800000); // reset enable
		flexspi2_command(2, 0x800000); // reset (is this really necessary?)
		if (flexspi2_psram_id(0x800000) == 0x5D0D) {
			flexspi2_command(4, 0x800000);
			// Two PSRAM chips are present, 16 MByte
			external_psram_size = 16;
60001710:	7019      	strb	r1, [r3, #0]
60001712:	bdf0      	pop	{r4, r5, r6, r7, pc}
60001714:	402a4000 	.word	0x402a4000
60001718:	20001ae4 	.word	0x20001ae4

6000171c <usb_pll_start>:

#endif // ARDUINO_TEENSY41


FLASHMEM void usb_pll_start()
{
6000171c:	b4f0      	push	{r4, r5, r6, r7}
	while (1) {
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
6000171e:	4a17      	ldr	r2, [pc, #92]	; (6000177c <usb_pll_start+0x60>)
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
			continue;
		}
		if (!(n & CCM_ANALOG_PLL_USB1_EN_USB_CLKS)) {
			printf("  enable USB clocks\n");
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
60001720:	2740      	movs	r7, #64	; 0x40
			printf("  wait for lock\n");
			continue;
		}
		if (n & CCM_ANALOG_PLL_USB1_BYPASS) {
			printf("  turn off bypass\n");
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
60001722:	f44f 3180 	mov.w	r1, #65536	; 0x10000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
			continue;
		}
		if (!(n & CCM_ANALOG_PLL_USB1_POWER)) {
			printf("  power up PLL\n");
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
60001726:	f44f 5680 	mov.w	r6, #4096	; 0x1000
			continue;
		}
		if (!(n & CCM_ANALOG_PLL_USB1_ENABLE)) {
			printf("  enable PLL\n");
			// TODO: should this be done so early, or later??
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
6000172a:	f44f 5500 	mov.w	r5, #8192	; 0x2000
	while (1) {
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
		printf("CCM_ANALOG_PLL_USB1=%08lX\n", n);
		if (n & CCM_ANALOG_PLL_USB1_DIV_SELECT) {
			printf("  ERROR, 528 MHz mode!\n"); // never supposed to use this mode!
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
6000172e:	f44f 4440 	mov.w	r4, #49152	; 0xc000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_BYPASS;	// bypass
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
60001732:	f243 0042 	movw	r0, #12354	; 0x3042


FLASHMEM void usb_pll_start()
{
	while (1) {
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001736:	6913      	ldr	r3, [r2, #16]
		printf("CCM_ANALOG_PLL_USB1=%08lX\n", n);
		if (n & CCM_ANALOG_PLL_USB1_DIV_SELECT) {
60001738:	f013 0f02 	tst.w	r3, #2
6000173c:	d006      	beq.n	6000174c <usb_pll_start+0x30>
			printf("  ERROR, 528 MHz mode!\n"); // never supposed to use this mode!
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
6000173e:	6194      	str	r4, [r2, #24]
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_BYPASS;	// bypass
60001740:	6151      	str	r1, [r2, #20]
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
60001742:	6190      	str	r0, [r2, #24]


FLASHMEM void usb_pll_start()
{
	while (1) {
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001744:	6913      	ldr	r3, [r2, #16]
		printf("CCM_ANALOG_PLL_USB1=%08lX\n", n);
		if (n & CCM_ANALOG_PLL_USB1_DIV_SELECT) {
60001746:	f013 0f02 	tst.w	r3, #2
6000174a:	d1f8      	bne.n	6000173e <usb_pll_start+0x22>
				CCM_ANALOG_PLL_USB1_DIV_SELECT |		// use 480 MHz
				CCM_ANALOG_PLL_USB1_ENABLE |			// disable
				CCM_ANALOG_PLL_USB1_EN_USB_CLKS;		// disable usb
			continue;
		}
		if (!(n & CCM_ANALOG_PLL_USB1_ENABLE)) {
6000174c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
60001750:	d101      	bne.n	60001756 <usb_pll_start+0x3a>
			printf("  enable PLL\n");
			// TODO: should this be done so early, or later??
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
60001752:	6155      	str	r5, [r2, #20]
			continue;
60001754:	e7ef      	b.n	60001736 <usb_pll_start+0x1a>
		}
		if (!(n & CCM_ANALOG_PLL_USB1_POWER)) {
60001756:	f413 5f80 	tst.w	r3, #4096	; 0x1000
6000175a:	d101      	bne.n	60001760 <usb_pll_start+0x44>
			printf("  power up PLL\n");
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
6000175c:	6156      	str	r6, [r2, #20]
			continue;
6000175e:	e7ea      	b.n	60001736 <usb_pll_start+0x1a>
		}
		if (!(n & CCM_ANALOG_PLL_USB1_LOCK)) {
60001760:	2b00      	cmp	r3, #0
60001762:	dae8      	bge.n	60001736 <usb_pll_start+0x1a>
			printf("  wait for lock\n");
			continue;
		}
		if (n & CCM_ANALOG_PLL_USB1_BYPASS) {
60001764:	f413 3f80 	tst.w	r3, #65536	; 0x10000
60001768:	d001      	beq.n	6000176e <usb_pll_start+0x52>
			printf("  turn off bypass\n");
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
6000176a:	6191      	str	r1, [r2, #24]
			continue;
6000176c:	e7e3      	b.n	60001736 <usb_pll_start+0x1a>
		}
		if (!(n & CCM_ANALOG_PLL_USB1_EN_USB_CLKS)) {
6000176e:	065b      	lsls	r3, r3, #25
60001770:	d401      	bmi.n	60001776 <usb_pll_start+0x5a>
			printf("  enable USB clocks\n");
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
60001772:	6157      	str	r7, [r2, #20]
			continue;
60001774:	e7df      	b.n	60001736 <usb_pll_start+0x1a>
		}
		return; // everything is as it should be  :-)
	}
}
60001776:	bcf0      	pop	{r4, r5, r6, r7}
60001778:	4770      	bx	lr
6000177a:	bf00      	nop
6000177c:	400d8000 	.word	0x400d8000

60001780 <tempmon_init>:
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001780:	4a3b      	ldr	r2, [pc, #236]	; (60001870 <tempmon_init+0xf0>)
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
60001782:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0

  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
60001786:	493b      	ldr	r1, [pc, #236]	; (60001874 <tempmon_init+0xf4>)
  
  //Start temp monitoring
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring

  //PANIC shutdown:
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001788:	2000      	movs	r0, #0
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
6000178a:	6813      	ldr	r3, [r2, #0]
  asm volatile ("dsb":::"memory");
  while (1) asm ("wfi");
}

FLASHMEM void tempmon_init(void)
{
6000178c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
6000178e:	f023 0301 	bic.w	r3, r3, #1

  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
60001792:	2403      	movs	r4, #3
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001794:	f8df e100 	ldr.w	lr, [pc, #256]	; 60001898 <tempmon_init+0x118>
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001798:	6013      	str	r3, [r2, #0]

  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
6000179a:	f8c2 4090 	str.w	r4, [r2, #144]	; 0x90
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
6000179e:	f8d1 30e0 	ldr.w	r3, [r1, #224]	; 0xe0
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
    s_roomC_hotC = roomCount - s_hotCount;
600017a2:	4f35      	ldr	r7, [pc, #212]	; (60001878 <tempmon_init+0xf8>)
  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
600017a4:	b2dd      	uxtb	r5, r3
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
600017a6:	f3c3 240b 	ubfx	r4, r3, #8, #12
600017aa:	4e34      	ldr	r6, [pc, #208]	; (6000187c <tempmon_init+0xfc>)
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
    s_roomC_hotC = roomCount - s_hotCount;
600017ac:	ebc4 5313 	rsb	r3, r4, r3, lsr #20
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
600017b0:	ee07 5a90 	vmov	s15, r5
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
600017b4:	f1a5 0155 	sub.w	r1, r5, #85	; 0x55
  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
600017b8:	f8ce 5000 	str.w	r5, [lr]
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
600017bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
600017c0:	eb03 0583 	add.w	r5, r3, r3, lsl #2
    s_hot_ROOM = s_hotTemp - 25.0f;
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
600017c4:	ee07 4a90 	vmov	s15, r4
600017c8:	fb03 f101 	mul.w	r1, r3, r1
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
    s_roomC_hotC = roomCount - s_hotCount;
600017cc:	603b      	str	r3, [r7, #0]
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
600017ce:	eb03 1383 	add.w	r3, r3, r3, lsl #6
    s_hot_ROOM = s_hotTemp - 25.0f;
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
600017d2:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
600017d6:	ee07 1a90 	vmov	s15, r1
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
600017da:	1b49      	subs	r1, r1, r5
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
600017dc:	ee77 6a66 	vsub.f32	s13, s14, s13
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
600017e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
600017e4:	4d26      	ldr	r5, [pc, #152]	; (60001880 <tempmon_init+0x100>)
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
600017e6:	ee07 1a90 	vmov	s15, r1
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
600017ea:	440b      	add	r3, r1
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = s_hotTemp - 25.0f;
600017ec:	edc5 6a00 	vstr	s13, [r5]
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
600017f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
600017f4:	6034      	str	r4, [r6, #0]
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
600017f6:	eec7 5a26 	vdiv.f32	s11, s14, s13
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
#else
extern void (* _VectorsRam[NVIC_NUM_INTERRUPTS+16])(void);
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
600017fa:	4e22      	ldr	r6, [pc, #136]	; (60001884 <tempmon_init+0x104>)
600017fc:	6815      	ldr	r5, [r2, #0]
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
600017fe:	4922      	ldr	r1, [pc, #136]	; (60001888 <tempmon_init+0x108>)
  
  //Start temp monitoring
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring

  //PANIC shutdown:
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001800:	4c22      	ldr	r4, [pc, #136]	; (6000188c <tempmon_init+0x10c>)
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001802:	ee87 6aa6 	vdiv.f32	s12, s15, s13
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
60001806:	ee07 3a90 	vmov	s15, r3
6000180a:	4b21      	ldr	r3, [pc, #132]	; (60001890 <tempmon_init+0x110>)
6000180c:	f8c6 3140 	str.w	r3, [r6, #320]	; 0x140
60001810:	eef8 7a67 	vcvt.f32.u32	s15, s15
60001814:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001818:	ee75 5a85 	vadd.f32	s11, s11, s10
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
6000181c:	ee76 6a05 	vadd.f32	s13, s12, s10
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001820:	eefc 5ae5 	vcvt.u32.f32	s11, s11
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001824:	eefc 6ae6 	vcvt.u32.f32	s13, s13
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001828:	ee15 3a90 	vmov	r3, s11
6000182c:	ea45 5303 	orr.w	r3, r5, r3, lsl #20
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001830:	ee16 5a90 	vmov	r5, s13
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
60001834:	ee77 7a05 	vadd.f32	s15, s14, s10
    s_roomC_hotC = roomCount - s_hotCount;

    //time to set alarm temperatures
  //Set High Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001838:	6013      	str	r3, [r2, #0]
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
6000183a:	ea01 4105 	and.w	r1, r1, r5, lsl #16
6000183e:	f8d2 3110 	ldr.w	r3, [r2, #272]	; 0x110
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
60001842:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
  
  //Set Panic Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001846:	430b      	orrs	r3, r1
60001848:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
  
  // Set Low Temp Alarm Temp
  tempCodeVal = (uint32_t)(s_hotCount + (s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
6000184c:	ee17 3a90 	vmov	r3, s15
60001850:	f8d2 1110 	ldr.w	r1, [r2, #272]	; 0x110
60001854:	f3c3 030b 	ubfx	r3, r3, #0, #12
60001858:	430b      	orrs	r3, r1
6000185a:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
  
  //Start temp monitoring
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring
6000185e:	6813      	ldr	r3, [r2, #0]
60001860:	f043 0302 	orr.w	r3, r3, #2
60001864:	6013      	str	r3, [r2, #0]

  //PANIC shutdown:
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001866:	7020      	strb	r0, [r4, #0]
  attachInterruptVector(IRQ_TEMPERATURE_PANIC, &Panic_Temp_isr);
  NVIC_ENABLE_IRQ(IRQ_TEMPERATURE_PANIC);
60001868:	4b0a      	ldr	r3, [pc, #40]	; (60001894 <tempmon_init+0x114>)
6000186a:	2201      	movs	r2, #1
6000186c:	601a      	str	r2, [r3, #0]
6000186e:	bdf0      	pop	{r4, r5, r6, r7, pc}
60001870:	400d8180 	.word	0x400d8180
60001874:	401f4400 	.word	0x401f4400
60001878:	20001af0 	.word	0x20001af0
6000187c:	20001af4 	.word	0x20001af4
60001880:	20001aec 	.word	0x20001aec
60001884:	20002000 	.word	0x20002000
60001888:	0fff0000 	.word	0x0fff0000
6000188c:	e000e440 	.word	0xe000e440
60001890:	00003621 	.word	0x00003621
60001894:	e000e108 	.word	0xe000e108
60001898:	20001ae8 	.word	0x20001ae8

6000189c <usb_init>:
FLASHMEM void usb_init(void)
{
	// TODO: only enable when VBUS detected
	// TODO: return to low power mode when VBUS removed
	// TODO: protect PMU access with MPU
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
6000189c:	4b30      	ldr	r3, [pc, #192]	; (60001960 <usb_init+0xc4>)
6000189e:	f640 7261 	movw	r2, #3937	; 0xf61

static void run_callbacks(endpoint_t *ep);


FLASHMEM void usb_init(void)
{
600018a2:	b570      	push	{r4, r5, r6, lr}
	// TODO: only enable when VBUS detected
	// TODO: return to low power mode when VBUS removed
	// TODO: protect PMU access with MPU
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
600018a4:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
	
	printf("BURSTSIZE=%08lX\n", USB1_BURSTSIZE);
	//USB1_BURSTSIZE = USB_BURSTSIZE_TXPBURST(4) | USB_BURSTSIZE_RXPBURST(4);
	USB1_BURSTSIZE = 0x0404;
600018a8:	f240 4504 	movw	r5, #1028	; 0x404
	// TODO: return to low power mode when VBUS removed
	// TODO: protect PMU access with MPU
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
		| PMU_REG_3P0_ENABLE_LINREG;

	usb_init_serialnumber();
600018ac:	f000 f924 	bl	60001af8 <__usb_init_serialnumber_veneer>

	// assume PLL3 is already running - already done by usb_pll_start() in main.c

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
600018b0:	492c      	ldr	r1, [pc, #176]	; (60001964 <usb_init+0xc8>)
	
	printf("BURSTSIZE=%08lX\n", USB1_BURSTSIZE);
	//USB1_BURSTSIZE = USB_BURSTSIZE_TXPBURST(4) | USB_BURSTSIZE_RXPBURST(4);
	USB1_BURSTSIZE = 0x0404;
600018b2:	482d      	ldr	r0, [pc, #180]	; (60001968 <usb_init+0xcc>)

	usb_init_serialnumber();

	// assume PLL3 is already running - already done by usb_pll_start() in main.c

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
600018b4:	f8d1 2080 	ldr.w	r2, [r1, #128]	; 0x80
	//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);

	// turn on PLL3, wait for 480 MHz lock?
	// turn on CCM clock gates?  CCGR6[CG0]
#if 1
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
600018b8:	4c2c      	ldr	r4, [pc, #176]	; (6000196c <usb_init+0xd0>)

	usb_init_serialnumber();

	// assume PLL3 is already running - already done by usb_pll_start() in main.c

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
600018ba:	f042 0203 	orr.w	r2, r2, #3
	//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);

	// turn on PLL3, wait for 480 MHz lock?
	// turn on CCM clock gates?  CCGR6[CG0]
#if 1
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
600018be:	4b2c      	ldr	r3, [pc, #176]	; (60001970 <usb_init+0xd4>)

	usb_init_serialnumber();

	// assume PLL3 is already running - already done by usb_pll_start() in main.c

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
600018c0:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80
	
	printf("BURSTSIZE=%08lX\n", USB1_BURSTSIZE);
	//USB1_BURSTSIZE = USB_BURSTSIZE_TXPBURST(4) | USB_BURSTSIZE_RXPBURST(4);
	USB1_BURSTSIZE = 0x0404;
600018c4:	f8c0 5160 	str.w	r5, [r0, #352]	; 0x160
	//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);

	// turn on PLL3, wait for 480 MHz lock?
	// turn on CCM clock gates?  CCGR6[CG0]
#if 1
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
600018c8:	6822      	ldr	r2, [r4, #0]
600018ca:	4013      	ands	r3, r2
600018cc:	b91b      	cbnz	r3, 600018d6 <usb_init+0x3a>
	  | USBPHY_PWD_RXPWDENV | USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS
	  | USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
600018ce:	f8d0 31a8 	ldr.w	r3, [r0, #424]	; 0x1a8
600018d2:	079a      	lsls	r2, r3, #30
600018d4:	d01a      	beq.n	6000190c <usb_init+0x70>
		// USB controller is turned on from previous use
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
600018d6:	4b24      	ldr	r3, [pc, #144]	; (60001968 <usb_init+0xcc>)
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
	  | USBPHY_PWD_RXPWDENV | USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS
	  | USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
		// USB controller is turned on from previous use
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
600018d8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
600018dc:	4a23      	ldr	r2, [pc, #140]	; (6000196c <usb_init+0xd0>)
600018de:	6351      	str	r1, [r2, #52]	; 0x34
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
600018e0:	461a      	mov	r2, r3
	  | USBPHY_PWD_RXPWDENV | USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS
	  | USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
		// USB controller is turned on from previous use
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
600018e2:	f8d3 1140 	ldr.w	r1, [r3, #320]	; 0x140
600018e6:	f041 0102 	orr.w	r1, r1, #2
600018ea:	f8c3 1140 	str.w	r1, [r3, #320]	; 0x140
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
600018ee:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
600018f2:	079b      	lsls	r3, r3, #30
600018f4:	d4fb      	bmi.n	600018ee <usb_init+0x52>
		NVIC_CLEAR_PENDING(IRQ_USB1);
600018f6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
600018fa:	491e      	ldr	r1, [pc, #120]	; (60001974 <usb_init+0xd8>)
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
600018fc:	4b1b      	ldr	r3, [pc, #108]	; (6000196c <usb_init+0xd0>)
600018fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
		NVIC_CLEAR_PENDING(IRQ_USB1);
60001902:	6008      	str	r0, [r1, #0]
		//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
		//printf("USBPHY1_TX=%08lX\n", USBPHY1_TX);
		//printf("USBPHY1_RX=%08lX\n", USBPHY1_RX);
		//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);
		//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);
		delay(25);
60001904:	2019      	movs	r0, #25
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
		NVIC_CLEAR_PENDING(IRQ_USB1);
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
60001906:	639a      	str	r2, [r3, #56]	; 0x38
		//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
		//printf("USBPHY1_TX=%08lX\n", USBPHY1_TX);
		//printf("USBPHY1_RX=%08lX\n", USBPHY1_RX);
		//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);
		//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);
		delay(25);
60001908:	f000 f8ee 	bl	60001ae8 <__delay_veneer>
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
6000190c:	4d1a      	ldr	r5, [pc, #104]	; (60001978 <usb_init+0xdc>)
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
	USBPHY1_PWD = 0;
6000190e:	2200      	movs	r2, #0
	// ENDPTFLUSH	pg 3247
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
60001910:	4b16      	ldr	r3, [pc, #88]	; (6000196c <usb_init+0xd0>)
60001912:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001916:	4c14      	ldr	r4, [pc, #80]	; (60001968 <usb_init+0xcc>)
60001918:	260a      	movs	r6, #10
	// ENDPTFLUSH	pg 3247
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
6000191a:	6399      	str	r1, [r3, #56]	; 0x38
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
6000191c:	4628      	mov	r0, r5
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
	USBPHY1_PWD = 0;
6000191e:	601a      	str	r2, [r3, #0]
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001920:	4611      	mov	r1, r2
	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001922:	f8c4 61a8 	str.w	r6, [r4, #424]	; 0x1a8
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001926:	f44f 7220 	mov.w	r2, #640	; 0x280
6000192a:	f000 f8e1 	bl	60001af0 <__memset_veneer>
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
6000192e:	f44f 0681 	mov.w	r6, #4227072	; 0x408000
	endpoint_queue_head[1].config = (64 << 16);
60001932:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
	//  Recommended: enable all device interrupts including: USBINT, USBERRINT,
	// Port Change Detect, USB Reset Received, DCSuspend.
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
60001936:	f240 1343 	movw	r3, #323	; 0x143
6000193a:	4a10      	ldr	r2, [pc, #64]	; (6000197c <usb_init+0xe0>)
6000193c:	4910      	ldr	r1, [pc, #64]	; (60001980 <usb_init+0xe4>)
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
6000193e:	602e      	str	r6, [r5, #0]
	endpoint_queue_head[1].config = (64 << 16);
60001940:	6428      	str	r0, [r5, #64]	; 0x40
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
60001942:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
60001946:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
	//  Recommended: enable all device interrupts including: USBINT, USBERRINT,
	// Port Change Detect, USB Reset Received, DCSuspend.
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
6000194a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
		USB_USBINTR_URE | USB_USBINTR_SLE;
	//_VectorsRam[IRQ_USB1+16] = &isr;
	attachInterruptVector(IRQ_USB1, &isr);
	NVIC_ENABLE_IRQ(IRQ_USB1);
6000194e:	4a0d      	ldr	r2, [pc, #52]	; (60001984 <usb_init+0xe8>)
60001950:	f44f 3100 	mov.w	r1, #131072	; 0x20000
	//printf("USB1_ENDPTCTRL0=%08lX\n", USB1_ENDPTCTRL0);
	//printf("USB1_ENDPTCTRL1=%08lX\n", USB1_ENDPTCTRL1);
	//printf("USB1_ENDPTCTRL2=%08lX\n", USB1_ENDPTCTRL2);
	//printf("USB1_ENDPTCTRL3=%08lX\n", USB1_ENDPTCTRL3);
	USB1_USBCMD = USB_USBCMD_RS;
60001954:	2301      	movs	r3, #1
	// Port Change Detect, USB Reset Received, DCSuspend.
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
		USB_USBINTR_URE | USB_USBINTR_SLE;
	//_VectorsRam[IRQ_USB1+16] = &isr;
	attachInterruptVector(IRQ_USB1, &isr);
	NVIC_ENABLE_IRQ(IRQ_USB1);
60001956:	6011      	str	r1, [r2, #0]
	//printf("USB1_ENDPTCTRL0=%08lX\n", USB1_ENDPTCTRL0);
	//printf("USB1_ENDPTCTRL1=%08lX\n", USB1_ENDPTCTRL1);
	//printf("USB1_ENDPTCTRL2=%08lX\n", USB1_ENDPTCTRL2);
	//printf("USB1_ENDPTCTRL3=%08lX\n", USB1_ENDPTCTRL3);
	USB1_USBCMD = USB_USBCMD_RS;
60001958:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
6000195c:	bd70      	pop	{r4, r5, r6, pc}
6000195e:	bf00      	nop
60001960:	400d8000 	.word	0x400d8000
60001964:	400fc000 	.word	0x400fc000
60001968:	402e0000 	.word	0x402e0000
6000196c:	400d9000 	.word	0x400d9000
60001970:	001e1c00 	.word	0x001e1c00
60001974:	e000e28c 	.word	0xe000e28c
60001978:	20004000 	.word	0x20004000
6000197c:	20002000 	.word	0x20002000
60001980:	00003645 	.word	0x00003645
60001984:	e000e10c 	.word	0xe000e10c

60001988 <analog_init>:
{
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001988:	4b11      	ldr	r3, [pc, #68]	; (600019d0 <analog_init+0x48>)
	} else {
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
6000198a:	4912      	ldr	r1, [pc, #72]	; (600019d4 <analog_init+0x4c>)
{
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
6000198c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
	calibrating = 1;
	while (ADC1_GC & ADC_GC_CAL) ;
6000198e:	460a      	mov	r2, r1
{
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001990:	f440 3040 	orr.w	r0, r0, #196608	; 0x30000
}

#define MAX_ADC_CLOCK 20000000

FLASHMEM void analog_init(void)
{
60001994:	b430      	push	{r4, r5}
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001996:	66d8      	str	r0, [r3, #108]	; 0x6c
	} else {
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001998:	f240 6537 	movw	r5, #1591	; 0x637
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
	CCM_CCGR1 |= CCM_CCGR1_ADC2(CCM_CCGR_ON);
6000199c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
6000199e:	24a0      	movs	r4, #160	; 0xa0
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
	CCM_CCGR1 |= CCM_CCGR1_ADC2(CCM_CCGR_ON);
600019a0:	f440 7040 	orr.w	r0, r0, #768	; 0x300
600019a4:	66d8      	str	r0, [r3, #108]	; 0x6c
	} else {
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
600019a6:	644d      	str	r5, [r1, #68]	; 0x44
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
600019a8:	648c      	str	r4, [r1, #72]	; 0x48
	calibrating = 1;
	while (ADC1_GC & ADC_GC_CAL) ;
600019aa:	6c93      	ldr	r3, [r2, #72]	; 0x48
600019ac:	061b      	lsls	r3, r3, #24
600019ae:	d4fc      	bmi.n	600019aa <analog_init+0x22>
	calibrating = 0;
	//ADC2
	ADC2_CFG = mode | ADC_CFG_ADHSC;
600019b0:	4b09      	ldr	r3, [pc, #36]	; (600019d8 <analog_init+0x50>)
600019b2:	f240 6037 	movw	r0, #1591	; 0x637
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
600019b6:	21a0      	movs	r1, #160	; 0xa0
	calibrating = 1;
	while (ADC2_GC & ADC_GC_CAL) ;
600019b8:	461a      	mov	r2, r3
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
	calibrating = 1;
	while (ADC1_GC & ADC_GC_CAL) ;
	calibrating = 0;
	//ADC2
	ADC2_CFG = mode | ADC_CFG_ADHSC;
600019ba:	6458      	str	r0, [r3, #68]	; 0x44
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
600019bc:	6499      	str	r1, [r3, #72]	; 0x48
	calibrating = 1;
	while (ADC2_GC & ADC_GC_CAL) ;
600019be:	6c93      	ldr	r3, [r2, #72]	; 0x48
600019c0:	f013 0380 	ands.w	r3, r3, #128	; 0x80
600019c4:	d1fb      	bne.n	600019be <analog_init+0x36>
	calibrating = 0;
600019c6:	4a05      	ldr	r2, [pc, #20]	; (600019dc <analog_init+0x54>)
600019c8:	7013      	strb	r3, [r2, #0]
}
600019ca:	bc30      	pop	{r4, r5}
600019cc:	4770      	bx	lr
600019ce:	bf00      	nop
600019d0:	400fc000 	.word	0x400fc000
600019d4:	400c4000 	.word	0x400c4000
600019d8:	400c8000 	.word	0x400c8000
600019dc:	20001d2a 	.word	0x20001d2a

600019e0 <usb_string_product_name_default>:
600019e0:	00550316 00420053 00530020 00720065     ..U.S.B. .S.e.r.
600019f0:	00610069 0000006c                       i.a.l...

600019f8 <usb_string_manufacturer_name_default>:
600019f8:	00540318 00650065 0073006e 00640079     ..T.e.e.n.s.y.d.
60001a08:	00690075 006f006e                       u.i.n.o.

60001a10 <string0>:
60001a10:	04090304                                ....

60001a14 <usb_config_descriptor_12>:
60001a14:	00430209 c0000102 00040932 02020100     ..C.....2.......
60001a24:	24050001 05011000 01010124 06022404     ...$....$....$..
60001a34:	00062405 82050701 10001003 00010409     .$..............
60001a44:	00000a02 03050700 00004002 02840507     .........@......
60001a54:	00000040                                @...

60001a58 <usb_config_descriptor_480>:
60001a58:	00430209 c0000102 00040932 02020100     ..C.....2.......
60001a68:	24050001 05011000 01010124 06022404     ...$....$....$..
60001a78:	00062405 82050701 05001003 00010409     .$..............
60001a88:	00000a02 03050700 00020002 02840507     ................
60001a98:	00000200                                ....

60001a9c <qualifier_descriptor>:
60001a9c:	0200060a 40000002 ff010001                       .......@..

60001aa6 <_serialEvent_default>:
60001aa6:	b5f8ff01                                         ..

60001aa8 <_init>:
60001aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
60001aaa:	bf00      	nop
60001aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
60001aae:	bc08      	pop	{r3}
60001ab0:	469e      	mov	lr, r3
60001ab2:	4770      	bx	lr
60001ab4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

60001ab8 <__main_veneer>:
60001ab8:	f85f f000 	ldr.w	pc, [pc]	; 60001abc <__main_veneer+0x4>
60001abc:	00004ba1 	.word	0x00004ba1

60001ac0 <____libc_init_array_veneer>:
60001ac0:	f85f f000 	ldr.w	pc, [pc]	; 60001ac4 <____libc_init_array_veneer+0x4>
60001ac4:	00005425 	.word	0x00005425

60001ac8 <__pwm_init_veneer>:
60001ac8:	f85f f000 	ldr.w	pc, [pc]	; 60001acc <__pwm_init_veneer+0x4>
60001acc:	00004ef5 	.word	0x00004ef5

60001ad0 <__startup_late_hook_veneer>:
60001ad0:	f85f f000 	ldr.w	pc, [pc]	; 60001ad4 <__startup_late_hook_veneer+0x4>
60001ad4:	00003561 	.word	0x00003561

60001ad8 <__startup_early_hook_veneer>:
60001ad8:	f85f f000 	ldr.w	pc, [pc]	; 60001adc <__startup_early_hook_veneer+0x4>
60001adc:	0000355d 	.word	0x0000355d

60001ae0 <__set_arm_clock_veneer>:
60001ae0:	f85f f000 	ldr.w	pc, [pc]	; 60001ae4 <__set_arm_clock_veneer+0x4>
60001ae4:	00003139 	.word	0x00003139

60001ae8 <__delay_veneer>:
60001ae8:	f85f f000 	ldr.w	pc, [pc]	; 60001aec <__delay_veneer+0x4>
60001aec:	000033f9 	.word	0x000033f9

60001af0 <__memset_veneer>:
60001af0:	f85f f000 	ldr.w	pc, [pc]	; 60001af4 <__memset_veneer+0x4>
60001af4:	00005a05 	.word	0x00005a05

60001af8 <__usb_init_serialnumber_veneer>:
60001af8:	f85f f000 	ldr.w	pc, [pc]	; 60001afc <__usb_init_serialnumber_veneer+0x4>
60001afc:	000040cd 	.word	0x000040cd

60001b00 <__init_array_start>:
60001b00:	00000045 	.word	0x00000045
60001b04:	000002ed 	.word	0x000002ed
60001b08:	000029e9 	.word	0x000029e9
60001b0c:	00002d21 	.word	0x00002d21
60001b10:	00002f89 	.word	0x00002f89
60001b14:	00003121 	.word	0x00003121

60001b18 <__init_array_end>:
60001b18:	ffffffff 	.word	0xffffffff
60001b1c:	ffffffff 	.word	0xffffffff

Disassembly of section .text.itcm:

00000000 <_stext>:
	...

00000020 <__do_global_dtors_aux>:
    /* ready to read temperature code value */
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
    /* Calculate temperature */
    tmeas = s_hotTemp - (float)((nmeas - s_hotCount) * s_hot_ROOM / s_roomC_hotC);

    return tmeas;
      20:	4c05b510 	.word	0x4c05b510
      24:	7823      	ldrb	r3, [r4, #0]
    }

    /* ready to read temperature code value */
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
    /* Calculate temperature */
    tmeas = s_hotTemp - (float)((nmeas - s_hotCount) * s_hot_ROOM / s_roomC_hotC);
      26:	b933      	.short	0xb933

    return tmeas;
      28:	4b04      	ldr	r3, [pc, #16]	; (3c <_teensy_model_identifier+0x17>)
      2a:	b113      	.short	0xb113
      2c:	4804      	ldr	r0, [pc, #16]	; (40 <_teensy_model_identifier+0x1b>)
      2e:	f3af      	.short	0xf3af
      30:	8000      	strh	r0, [r0, #0]
      32:	2301      	movs	r3, #1
      34:	bd107023 	.word	0xbd107023
      38:	0fa0      	lsrs	r0, r4, #30
      3a:	2000      	movs	r0, #0
      3c:	0000      	movs	r0, r0
      3e:	0000      	movs	r0, r0
}
      40:	00005f04 	.word	0x00005f04

00000044 <frame_dummy>:
      44:	4b08      	ldr	r3, [pc, #32]	; (68 <frame_dummy+0x24>)
      46:	b510      	.short	0xb510
      48:	b11b      	cbz	r3, 52 <frame_dummy+0xe>
      4a:	4908      	.short	0x4908
      4c:	4808      	ldr	r0, [pc, #32]	; (70 <frame_dummy+0x2c>)
      4e:	f3af      	.short	0xf3af
      50:	8000      	strh	r0, [r0, #0]
      52:	4808      	.short	0x4808
      54:	6803      	ldr	r3, [r0, #0]
      56:	b903      	.short	0xb903
      58:	bd10      	pop	{r4, pc}
      5a:	4b07      	ldr	r3, [pc, #28]	; (78 <frame_dummy+0x34>)
{
	if (mult < 1 || mult > 3) return;
	uint32_t config = (packet_size << 16) | (mult << 30);
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
      5c:	2b00      	cmp	r3, #0
      5e:	d0fb      	beq.n	58 <frame_dummy+0x14>
      60:	4010e8bd 	.word	0x4010e8bd
      64:	4718      	bx	r3
      66:	bf00      	.short	0xbf00
      mode |= ADC_CFG_AVGS(2);
      mode1 |= ADC_CFG_AVGS(2);

    } else if (num >= 8) {
      mode |= ADC_CFG_AVGS(1);
      mode1 |= ADC_CFG_AVGS(1);
      68:	0000      	movs	r0, r0
    } else {
      mode |= 0;
      mode1 |= 0;
    }

  ADC1_CFG = mode;
      6a:	0000      	movs	r0, r0
  ADC2_CFG = mode1;
  
  if(num >= 4){
      6c:	0fa4      	lsrs	r4, r4, #30
      mode |= 0;
      mode1 |= 0;
    }

  ADC1_CFG = mode;
  ADC2_CFG = mode1;
      6e:	2000      	.short	0x2000
    } else {
      mode |= 0;
      mode1 |= 0;
    }

  ADC1_CFG = mode;
      70:	5f04      	ldrsh	r4, [r0, r4]
  ADC2_CFG = mode1;
      72:	0000      	movs	r0, r0
  
  if(num >= 4){
      74:	0fa0      	lsrs	r0, r4, #30
      ADC1_GC |= ADC_GC_AVGE;// turns on averaging
      ADC2_GC |= ADC_GC_AVGE;// turns on averaging
  }
}
      76:	2000      	movs	r0, #0
      78:	0000      	movs	r0, r0
	...

0000007c <std::_Function_base::_Base_manager<setup::{lambda()#2}>::_M_manager(std::_Any_data&, std::_Function_base::_Base_manager<setup::{lambda()#2}> const&, std::_Manager_operation)>:
      public:
	static bool
	_M_manager(_Any_data& __dest, const _Any_data& __source,
		   _Manager_operation __op)
	{
	  switch (__op)
      7c:	2a01      	cmp	r2, #1
	    case __get_type_info:
	      __dest._M_access<const type_info*>() = &typeid(_Functor);
	      break;
#endif
	    case __get_functor_ptr:
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
      7e:	bf08      	it	eq
      80:	6001      	streq	r1, [r0, #0]
	    case __destroy_functor:
	      _M_destroy(__dest, _Local_storage());
	      break;
	    }
	  return false;
	}
      82:	2000      	movs	r0, #0
      84:	4770      	bx	lr
	while (1) {
		volatile uint32_t n;
		GPIO2_DR_SET = (1<<3); //digitalWrite(13, HIGH);
		for (n=0; n < 2000000/6; n++) ;
		GPIO2_DR_CLEAR = (1<<3); //digitalWrite(13, LOW);
		for (n=0; n < 1500000/6; n++) ;
      86:	bf00      	.short	0xbf00

00000088 <std::_Function_handler<void (), setup::{lambda()#1}>::_M_invoke(std::_Any_data const&)>:
void setup() {
	initBank(&currentPattern); //set bank to factory defaults
	initGlobals(&currentGlobals, 0); //set globals to factory defaults. both of these will change once the eeprom is implemented. 
	///for current testing, these will stay in here. 
	initPins();
	OLEDTimer.beginPeriodic([] {enableCycle(&currentGlobals); }, 10);
      88:	4801      	ldr	r0, [pc, #4]	; (90 <std::_Function_handler<void (), setup::{lambda()#1}>::_M_invoke(std::_Any_data const&)+0x8>)
      8a:	f000 bf05 	b.w	e98 <enableCycle(Globals volatile*)>
      8e:	bf00      	nop
      90:	0fbc      	lsrs	r4, r7, #30
      92:	2000      	.short	0x2000

00000094 <std::_Function_handler<void (), setup::{lambda()#2}>::_M_invoke(std::_Any_data const&)>:
	initScreen(&currentGlobals);
	//outputS("Working Screen     ", 1, &currentGlobals);
	initMenu(&screenBank, &currentPattern, &currentGlobals);
	initEncoders();
	EncoderTimer.beginPeriodic([] {listenEncoders(&currentGlobals); }, 1000);
      94:	4801      	ldr	r0, [pc, #4]	; (9c <std::_Function_handler<void (), setup::{lambda()#2}>::_M_invoke(std::_Any_data const&)+0x8>)
      96:	f000      	.short	0xf000
      98:	b975      	cbnz	r5, b8 <setup+0xc>
      9a:	bf00      	.short	0xbf00
      9c:	0fbc      	lsrs	r4, r7, #30
      9e:	2000      	.short	0x2000

000000a0 <std::_Function_base::_Base_manager<setup::{lambda()#1}>::_M_manager(std::_Any_data&, std::_Function_base::_Base_manager<setup::{lambda()#1}> const&, std::_Manager_operation)>:
			tail = rx_buffer_tail_;
			do {
				n = port->DATA & 0x3ff;		// Use only up to 10 bits of data
				newhead = head + 1;

				if (newhead >= rx_buffer_total_size_) newhead = 0;
      a0:	2a01      	cmp	r2, #1
      a2:	bf08      	.short	0xbf08
				if (newhead != rx_buffer_tail_) {
      a4:	6001      	streq	r1, [r0, #0]
      a6:	2000      	.short	0x2000
      a8:	4770      	bx	lr
					head = newhead;
					if (newhead < rx_buffer_size_) {
      aa:	bf00      	.short	0xbf00

000000ac <setup>:
int encoderRead2 = 0;
int prevEncoderRead1 = 0;
int prevEncoderRead2 = 0;


void setup() {
      ac:	b5f0      	push	{r4, r5, r6, r7, lr}
	initBank(&currentPattern); //set bank to factory defaults
      ae:	487e      	.short	0x487e
int encoderRead2 = 0;
int prevEncoderRead1 = 0;
int prevEncoderRead2 = 0;


void setup() {
      b0:	b08d      	sub	sp, #52	; 0x34
	initBank(&currentPattern); //set bank to factory defaults
      b2:	f000 f9dd 	bl	470 <initBank(Pattern volatile*)>
	initGlobals(&currentGlobals, 0); //set globals to factory defaults. both of these will change once the eeprom is implemented. 
      b6:	2100      	.short	0x2100
      b8:	487c      	ldr	r0, [pc, #496]	; (2ac <setup+0x200>)
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
      ba:	2400      	.short	0x2400
      bc:	f000 faa2 	bl	604 <initGlobals(Globals volatile*, unsigned char)>
     public:
        Timer(TimerGenerator* gen = nullptr);

        inline errorCode beginPeriodic(callback_t cb, uint32_t period)
        {
            isPeriodic = true;
      c0:	f0014d7b 	.word	0xf0014d7b
	///for current testing, these will stay in here. 
	initPins();
      c4:	f851 4b7b 	ldr.w	r4, [r1], #123
      c8:	22022601 	.word	0x22022601
	typedef _Function_handler<_Signature_type, _Functor> _My_handler;

	if (_My_handler::_M_not_empty_function(__f))
	  {
	    _My_handler::_M_init_functor(_M_functor, std::move(__f));
	    _M_invoker = &_My_handler::_M_invoke;
      cc:	9303      	str	r3, [sp, #12]
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
      ce:	4669      	.short	0x4669

	if (_My_handler::_M_not_empty_function(__f))
	  {
	    _My_handler::_M_init_functor(_M_functor, std::move(__f));
	    _M_invoker = &_My_handler::_M_invoke;
	    _M_manager = &_My_handler::_M_manager;
      d0:	4b79      	ldr	r3, [pc, #484]	; (2b8 <setup+0x20c>)
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
      d2:	a804      	add	r0, sp, #16
      d4:	9302722e 	.word	0x9302722e
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
      d8:	9406      	str	r4, [sp, #24]
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
      da:	f7ff      	.short	0xf7ff
      dc:	ffe1 9a03 	vmlsl.u32	<illegal reg q12.5>, d1, d3
	  _M_invoker = __x._M_invoker;
	  _M_manager = __x._M_manager;
      e0:	92079b02 	.word	0x92079b02
      e4:	9306      	str	r3, [sp, #24]
    template <typename T>
    errorCode BaseTimer::begin(callback_t callback, T p, bool start)
    {
        auto period = getPeriod(p);

        if (callback == nullptr) return postError(errorCode::callback);
      e6:	2b00      	.short	0x2b00
      e8:	f000 80ad 	beq.w	246 <setup+0x19a>
        if (isPeriodic && period == 0) return postError(errorCode::reload);

        if (timerChannel == nullptr)
      ec:	686e      	ldr	r6, [r5, #4]
      ee:	2e00      	.short	0x2e00
      f0:	f000 8098 	beq.w	224 <setup+0x178>
                }
            }
            if (timerChannel == nullptr) return postError(errorCode::noFreeModule);
        }

        errorCode result = timerChannel->begin(callback, period, isPeriodic);
      f4:	68176832 	.word	0x68176832
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
      f8:	940a      	str	r4, [sp, #40]	; 0x28
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
      fa:	ac08      	add	r4, sp, #32
      fc:	a9042202 	.word	0xa9042202
     100:	4620      	mov	r0, r4
     102:	4798      	.short	0x4798
	  _M_invoker = __x._M_invoker;
     104:	9a07      	ldr	r2, [sp, #28]
	  _M_manager = __x._M_manager;
     106:	9b06      	.short	0x9b06
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
	  _M_invoker = __x._M_invoker;
     108:	920b      	str	r2, [sp, #44]	; 0x2c
	  _M_manager = __x._M_manager;
     10a:	930a      	.short	0x930a
     10c:	4630      	mov	r0, r6
     10e:	7a2a      	.short	0x7a2a
     110:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
     114:	47b84621 	.word	0x47b84621

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
     118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     11a:	4606      	.short	0x4606
     11c:	b11b      	cbz	r3, 126 <setup+0x7a>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
     11e:	2203      	.short	0x2203
     120:	4621      	mov	r1, r4
     122:	4620      	mov	r0, r4
     124:	4798      	blx	r3

        if (result == errorCode::OK)
     126:	2e00      	cmp	r6, #0
     128:	4630d063 	.word	0x4630d063
        {
            if (isPeriodic && start) timerChannel->start();
        }
        return postError(result);
     12c:	f002 fde6 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
     130:	b11b9b06 	.word	0xb11b9b06
	_M_manager(_M_functor, _M_functor, __destroy_functor);
     134:	a904      	add	r1, sp, #16
     136:	2203      	.short	0x2203
     138:	4608      	mov	r0, r1
     13a:	4798      	.short	0x4798

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
     13c:	9b02      	ldr	r3, [sp, #8]
     13e:	b11b      	.short	0xb11b
	_M_manager(_M_functor, _M_functor, __destroy_functor);
     140:	2203      	movs	r2, #3
     142:	4669      	.short	0x4669
     144:	4668      	mov	r0, sp
     146:	4798      	blx	r3
	OLEDTimer.beginPeriodic([] {enableCycle(&currentGlobals); }, 10);
	initScreen(&currentGlobals);
     148:	24004858 	.word	0x24004858
     14c:	f001 f88c 	bl	1268 <initScreen(Globals volatile*)>
	//outputS("Working Screen     ", 1, &currentGlobals);
	initMenu(&screenBank, &currentPattern, &currentGlobals);
     150:	49554a56 	.word	0x49554a56
     154:	4859      	ldr	r0, [pc, #356]	; (2bc <setup+0x210>)
     156:	f000      	.short	0xf000
     158:	fac1 4d59 			; <UNDEFINED> instruction: 0xfac14d59
	initEncoders();
     15c:	f8fef000 	.word	0xf8fef000
	typedef _Function_handler<_Signature_type, _Functor> _My_handler;

	if (_My_handler::_M_not_empty_function(__f))
	  {
	    _My_handler::_M_init_functor(_M_functor, std::move(__f));
	    _M_invoker = &_My_handler::_M_invoke;
     160:	4958      	ldr	r1, [pc, #352]	; (2c4 <setup+0x218>)
	    _M_manager = &_My_handler::_M_manager;
     162:	4859      	.short	0x4859
     164:	2301      	movs	r3, #1
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
     166:	2202      	.short	0x2202
	typedef _Function_handler<_Signature_type, _Functor> _My_handler;

	if (_My_handler::_M_not_empty_function(__f))
	  {
	    _My_handler::_M_init_functor(_M_functor, std::move(__f));
	    _M_invoker = &_My_handler::_M_invoke;
     168:	9103      	str	r1, [sp, #12]
	    _M_manager = &_My_handler::_M_manager;
     16a:	9002      	.short	0x9002
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
     16c:	4669      	mov	r1, sp
     16e:	a804      	.short	0xa804
     170:	722b      	strb	r3, [r5, #8]
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
     172:	9406      	.short	0x9406
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
     174:	f7ff ff82 	bl	7c <std::_Function_base::_Base_manager<setup::{lambda()#2}>::_M_manager(std::_Any_data&, std::_Function_base::_Base_manager<setup::{lambda()#2}> const&, std::_Manager_operation)>
	  _M_invoker = __x._M_invoker;
     178:	9b029a03 	.word	0x9b029a03
     17c:	9207      	str	r2, [sp, #28]
	  _M_manager = __x._M_manager;
     17e:	9306      	.short	0x9306
    template <typename T>
    errorCode BaseTimer::begin(callback_t callback, T p, bool start)
    {
        auto period = getPeriod(p);

        if (callback == nullptr) return postError(errorCode::callback);
     180:	2b00      	cmp	r3, #0
     182:	d064      	.short	0xd064
        if (isPeriodic && period == 0) return postError(errorCode::reload);

        if (timerChannel == nullptr)
     184:	686e      	ldr	r6, [r5, #4]
     186:	2e00      	cmp	r6, #0
     188:	d03c      	beq.n	204 <setup+0x158>
                }
            }
            if (timerChannel == nullptr) return postError(errorCode::noFreeModule);
        }

        errorCode result = timerChannel->begin(callback, period, isPeriodic);
     18a:	6832      	.short	0x6832
     18c:	6817      	ldr	r7, [r2, #0]
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
     18e:	940a      	.short	0x940a
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
     190:	ac08      	add	r4, sp, #32
     192:	2202      	.short	0x2202
     194:	a904      	add	r1, sp, #16
     196:	4620      	.short	0x4620
     198:	4798      	blx	r3
	  _M_invoker = __x._M_invoker;
     19a:	9a07      	.short	0x9a07
	  _M_manager = __x._M_manager;
     19c:	9b06      	ldr	r3, [sp, #24]
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
	  _M_invoker = __x._M_invoker;
     19e:	920b      	.short	0x920b
	  _M_manager = __x._M_manager;
     1a0:	930a      	str	r3, [sp, #40]	; 0x28
     1a2:	4630      	.short	0x4630
     1a4:	7a2a      	ldrb	r2, [r5, #8]
     1a6:	ed9f      	.short	0xed9f
     1a8:	0a49      	lsrs	r1, r1, #9
     1aa:	4621      	.short	0x4621
     1ac:	47b8      	blx	r7

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
     1ae:	9b0a      	.short	0x9b0a
     1b0:	4606      	mov	r6, r0
     1b2:	b11b      	.short	0xb11b
	_M_manager(_M_functor, _M_functor, __destroy_functor);
     1b4:	2203      	movs	r2, #3
     1b6:	4621      	.short	0x4621
     1b8:	4620      	mov	r0, r4
     1ba:	4798      	.short	0x4798

        if (result == errorCode::OK)
     1bc:	b186      	cbz	r6, 1e0 <setup+0x134>
        {
            if (isPeriodic && start) timerChannel->start();
        }
        return postError(result);
     1be:	4630      	.short	0x4630
     1c0:	f002 fd9c 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
     1c4:	b11b9b06 	.word	0xb11b9b06
	_M_manager(_M_functor, _M_functor, __destroy_functor);
     1c8:	a904      	add	r1, sp, #16
     1ca:	2203      	movs	r2, #3
     1cc:	4608      	mov	r0, r1
     1ce:	4798      	blx	r3

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
     1d0:	9b02      	ldr	r3, [sp, #8]
     1d2:	b11b      	cbz	r3, 1dc <setup+0x130>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
     1d4:	2203      	movs	r2, #3
     1d6:	4669      	mov	r1, sp
     1d8:	4668      	mov	r0, sp
     1da:	4798      	.short	0x4798
	EncoderTimer.beginPeriodic([] {listenEncoders(&currentGlobals); }, 1000);
	Serial.begin(9600);
}
     1dc:	b00d      	add	sp, #52	; 0x34
     1de:	bdf0      	pop	{r4, r5, r6, r7, pc}

        errorCode result = timerChannel->begin(callback, period, isPeriodic);

        if (result == errorCode::OK)
        {
            if (isPeriodic && start) timerChannel->start();
     1e0:	4a377a2b 	.word	0x4a377a2b
     1e4:	2b00      	cmp	r3, #0
     1e6:	d0ea      	.short	0xd0ea
     1e8:	6850      	ldr	r0, [r2, #4]
     1ea:	6803      	.short	0x6803
     1ec:	699b      	ldr	r3, [r3, #24]
     1ee:	4798      	.short	0x4798
     1f0:	e7e5      	b.n	1be <setup+0x112>
     1f2:	7a2b      	.short	0x7a2b
     1f4:	4a2e      	ldr	r2, [pc, #184]	; (2b0 <setup+0x204>)
     1f6:	2b00      	cmp	r3, #0
     1f8:	6850d097 	.word	0x6850d097
     1fc:	6803      	ldr	r3, [r0, #0]
     1fe:	699b      	.short	0x699b
     200:	4798      	blx	r3
     202:	e792      	.short	0xe792
        if (callback == nullptr) return postError(errorCode::callback);
        if (isPeriodic && period == 0) return postError(errorCode::reload);

        if (timerChannel == nullptr)
        {
            if (timerGenerator != nullptr) // use timer passed in during construction
     204:	682c      	ldr	r4, [r5, #0]
     206:	b334      	.short	0xb334
            {
                timerChannel = timerGenerator();
     208:	47a0      	blx	r4
     20a:	4606      	.short	0x4606
     20c:	6068      	str	r0, [r5, #4]
                if (timerChannel == nullptr) return postError(errorCode::noFreeChannel);
     20e:	2800      	.short	0x2800
     210:	d045      	beq.n	29e <setup+0x1f2>
                }
            }
            if (timerChannel == nullptr) return postError(errorCode::noFreeModule);
        }

        errorCode result = timerChannel->begin(callback, period, isPeriodic);
     212:	6831      	.short	0x6831
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
     214:	2200      	movs	r2, #0
     216:	9b06      	.short	0x9b06
     218:	680f      	ldr	r7, [r1, #0]
     21a:	920a      	.short	0x920a
  template<typename _Res, typename... _ArgTypes>
    function<_Res(_ArgTypes...)>::
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
     21c:	2b00      	cmp	r3, #0
     21e:	d1b7      	.short	0xd1b7
     220:	ac08      	add	r4, sp, #32
     222:	e7be      	.short	0xe7be
        if (callback == nullptr) return postError(errorCode::callback);
        if (isPeriodic && period == 0) return postError(errorCode::reload);

        if (timerChannel == nullptr)
        {
            if (timerGenerator != nullptr) // use timer passed in during construction
     224:	682c      	ldr	r4, [r5, #0]
     226:	b334      	.short	0xb334
            {
                timerChannel = timerGenerator();
     228:	47a0      	blx	r4
     22a:	4606      	mov	r6, r0
     22c:	6068      	str	r0, [r5, #4]
                if (timerChannel == nullptr) return postError(errorCode::noFreeChannel);
     22e:	2800      	cmp	r0, #0
     230:	6831d031 	.word	0x6831d031
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
     234:	2200      	movs	r2, #0
     236:	9b06      	.short	0x9b06
                }
            }
            if (timerChannel == nullptr) return postError(errorCode::noFreeModule);
        }

        errorCode result = timerChannel->begin(callback, period, isPeriodic);
     238:	680f      	ldr	r7, [r1, #0]
     23a:	920a      	.short	0x920a
  template<typename _Res, typename... _ArgTypes>
    function<_Res(_ArgTypes...)>::
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
     23c:	2b00      	cmp	r3, #0
     23e:	f47f      	.short	0xf47f
     240:	af5c      	add	r7, sp, #368	; 0x170
     242:	ac08      	.short	0xac08
     244:	e762      	b.n	10c <setup+0x60>
    template <typename T>
    errorCode BaseTimer::begin(callback_t callback, T p, bool start)
    {
        auto period = getPeriod(p);

        if (callback == nullptr) return postError(errorCode::callback);
     246:	2065      	.short	0x2065
     248:	f002 fd58 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
     24c:	e770      	b.n	130 <setup+0x84>
     24e:	2065      	movs	r0, #101	; 0x65
     250:	f002 fd54 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
     254:	e7b6      	b.n	1c4 <setup+0x118>
     256:	4f1e      	ldr	r7, [pc, #120]	; (2d0 <setup+0x224>)
                if (timerChannel == nullptr) return postError(errorCode::noFreeChannel);
            } else //find the next free timer
            {
                for (unsigned i = 0; timerChannel == nullptr && i < timerCnt; i++)
                {
                    timerChannel = timerPool[i]();
     258:	f857 3f04 	ldr.w	r3, [r7, #4]!
            {
                timerChannel = timerGenerator();
                if (timerChannel == nullptr) return postError(errorCode::noFreeChannel);
            } else //find the next free timer
            {
                for (unsigned i = 0; timerChannel == nullptr && i < timerCnt; i++)
     25c:	47983401 	.word	0x47983401
                {
                    timerChannel = timerPool[i]();
     260:	4606      	mov	r6, r0
     262:	6068      	.short	0x6068
            {
                timerChannel = timerGenerator();
                if (timerChannel == nullptr) return postError(errorCode::noFreeChannel);
            } else //find the next free timer
            {
                for (unsigned i = 0; timerChannel == nullptr && i < timerCnt; i++)
     264:	2c07b908 	.word	0x2c07b908
     268:	d1f6      	bne.n	258 <setup+0x1ac>
                {
                    timerChannel = timerPool[i]();
                }
            }
            if (timerChannel == nullptr) return postError(errorCode::noFreeModule);
     26a:	2e00      	.short	0x2e00
     26c:	d1d1      	bne.n	212 <setup+0x166>
     26e:	2067      	movs	r0, #103	; 0x67
     270:	fd44f002 	.word	0xfd44f002
     274:	e7a6      	b.n	1c4 <setup+0x118>
     276:	4f16      	.short	0x4f16
                if (timerChannel == nullptr) return postError(errorCode::noFreeChannel);
            } else //find the next free timer
            {
                for (unsigned i = 0; timerChannel == nullptr && i < timerCnt; i++)
                {
                    timerChannel = timerPool[i]();
     278:	f857 3f04 	ldr.w	r3, [r7, #4]!
            {
                timerChannel = timerGenerator();
                if (timerChannel == nullptr) return postError(errorCode::noFreeChannel);
            } else //find the next free timer
            {
                for (unsigned i = 0; timerChannel == nullptr && i < timerCnt; i++)
     27c:	3401      	adds	r4, #1
                {
                    timerChannel = timerPool[i]();
     27e:	4798      	.short	0x4798
     280:	4606      	mov	r6, r0
     282:	6068      	.short	0x6068
            {
                timerChannel = timerGenerator();
                if (timerChannel == nullptr) return postError(errorCode::noFreeChannel);
            } else //find the next free timer
            {
                for (unsigned i = 0; timerChannel == nullptr && i < timerCnt; i++)
     284:	b908      	cbnz	r0, 28a <setup+0x1de>
     286:	2c07      	.short	0x2c07
     288:	d1f6      	bne.n	278 <setup+0x1cc>
                {
                    timerChannel = timerPool[i]();
                }
            }
            if (timerChannel == nullptr) return postError(errorCode::noFreeModule);
     28a:	2e00      	.short	0x2e00
     28c:	d1d1      	bne.n	232 <setup+0x186>
     28e:	2067      	movs	r0, #103	; 0x67
     290:	f002 fd34 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
     294:	e74c      	b.n	130 <setup+0x84>
        if (timerChannel == nullptr)
        {
            if (timerGenerator != nullptr) // use timer passed in during construction
            {
                timerChannel = timerGenerator();
                if (timerChannel == nullptr) return postError(errorCode::noFreeChannel);
     296:	2068      	.short	0x2068
     298:	f002 fd30 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
     29c:	e748      	b.n	130 <setup+0x84>
     29e:	2068      	.short	0x2068
     2a0:	f002 fd2c 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
     2a4:	bf00e78e 	.word	0xbf00e78e
     2a8:	12f4      	asrs	r4, r6, #11
     2aa:	2000      	.short	0x2000
     2ac:	20000fbc 	.word	0x20000fbc
     2b0:	200012c8 	.word	0x200012c8
     2b4:	00000089 	.word	0x00000089
     2b8:	000000a1 	.word	0x000000a1
     2bc:	20001470 	.word	0x20001470
     2c0:	200012b8 	.word	0x200012b8
     2c4:	00000095 	.word	0x00000095
     2c8:	0000007d 	.word	0x0000007d
     2cc:	447a0000 	.word	0x447a0000
     2d0:	200012d4 	.word	0x200012d4

000002d4 <loop>:

// the loop function runs over and over again until power down or reset
void loop() {
	updateScreen(&screenBank, &currentPattern, &currentGlobals);
     2d4:	4a02      	ldr	r2, [pc, #8]	; (2e0 <loop+0xc>)
     2d6:	4903      	ldr	r1, [pc, #12]	; (2e4 <loop+0x10>)
     2d8:	4803      	ldr	r0, [pc, #12]	; (2e8 <loop+0x14>)
     2da:	f000 bae9 	b.w	8b0 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)>
     2de:	bf00      	nop
     2e0:	20000fbc 	.word	0x20000fbc
     2e4:	200012f4 	.word	0x200012f4
     2e8:	20001470 	.word	0x20001470

000002ec <_GLOBAL__sub_I_currentPattern>:

     2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

#if defined(ARDUINO_TEENSY40)
    TimerGenerator* const timerPool[] = {GPT1, GPT2, TMR1, TMR2, TMR3, TMR4, TCK};

#elif defined(ARDUINO_TEENSY41)
    TimerGenerator* const timerPool[] = {GPT1, GPT2, TMR1, TMR2, TMR3, TMR4, TCK};
     2ee:	4811      	ldr	r0, [pc, #68]	; (334 <_GLOBAL__sub_I_currentPattern+0x48>)
#include <Encoder.h>
//initialize our global structs. 
volatile Pattern currentPattern;
volatile Globals currentGlobals;
volatile Screen screenBank;
TeensyTimerTool::Timer OLEDTimer;
     2f0:	2100      	movs	r1, #0
     2f2:	4b11      	ldr	r3, [pc, #68]	; (338 <_GLOBAL__sub_I_currentPattern+0x4c>)
     2f4:	4f11      	ldr	r7, [pc, #68]	; (33c <_GLOBAL__sub_I_currentPattern+0x50>)
     2f6:	4e12      	ldr	r6, [pc, #72]	; (340 <_GLOBAL__sub_I_currentPattern+0x54>)
     2f8:	4d12      	ldr	r5, [pc, #72]	; (344 <_GLOBAL__sub_I_currentPattern+0x58>)
     2fa:	4c13      	ldr	r4, [pc, #76]	; (348 <_GLOBAL__sub_I_currentPattern+0x5c>)
     2fc:	4a13      	ldr	r2, [pc, #76]	; (34c <_GLOBAL__sub_I_currentPattern+0x60>)
     2fe:	f8d3 e000 	ldr.w	lr, [r3]
     302:	6800      	ldr	r0, [r0, #0]
     304:	4b12      	ldr	r3, [pc, #72]	; (350 <_GLOBAL__sub_I_currentPattern+0x64>)
     306:	683f      	ldr	r7, [r7, #0]
     308:	6836      	ldr	r6, [r6, #0]
     30a:	682d      	ldr	r5, [r5, #0]
     30c:	6824      	ldr	r4, [r4, #0]
     30e:	6812      	ldr	r2, [r2, #0]
     310:	6058      	str	r0, [r3, #4]
     312:	4810      	ldr	r0, [pc, #64]	; (354 <_GLOBAL__sub_I_currentPattern+0x68>)
     314:	f8c3 e000 	str.w	lr, [r3]
     318:	609f      	str	r7, [r3, #8]
     31a:	60de      	str	r6, [r3, #12]
     31c:	611d      	str	r5, [r3, #16]
     31e:	615c      	str	r4, [r3, #20]
     320:	619a      	str	r2, [r3, #24]
     322:	f002 fcd9 	bl	2cd8 <TeensyTimerTool::Timer::Timer(TeensyTimerTool::ITimerChannel* (*)())>
TeensyTimerTool::Timer EncoderTimer;
     326:	2100      	movs	r1, #0
     328:	480b      	ldr	r0, [pc, #44]	; (358 <_GLOBAL__sub_I_currentPattern+0x6c>)

// the loop function runs over and over again until power down or reset
void loop() {
	updateScreen(&screenBank, &currentPattern, &currentGlobals);

     32a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
//initialize our global structs. 
volatile Pattern currentPattern;
volatile Globals currentGlobals;
volatile Screen screenBank;
TeensyTimerTool::Timer OLEDTimer;
TeensyTimerTool::Timer EncoderTimer;
     32e:	f002 bcd3 	b.w	2cd8 <TeensyTimerTool::Timer::Timer(TeensyTimerTool::ITimerChannel* (*)())>
     332:	bf00      	nop
     334:	2000025c 	.word	0x2000025c
     338:	20000258 	.word	0x20000258
     33c:	20000260 	.word	0x20000260
     340:	20000264 	.word	0x20000264
     344:	20000268 	.word	0x20000268
     348:	20000270 	.word	0x20000270
     34c:	2000026c 	.word	0x2000026c
     350:	200012d8 	.word	0x200012d8
     354:	200012c8 	.word	0x200012c8
     358:	200012b8 	.word	0x200012b8

0000035c <initEncoders()>:
uint8_t topEncoderLastValue = 0;
uint8_t bottomEncoderLastValue = 0;

void initEncoders() 
{
	pinMode(2, INPUT_PULLUP);
     35c:	2102      	movs	r1, #2
//volatile uint8_t bottomEncoderValue;
uint8_t topEncoderLastValue = 0;
uint8_t bottomEncoderLastValue = 0;

void initEncoders() 
{
     35e:	b508      	push	{r3, lr}
	pinMode(2, INPUT_PULLUP);
     360:	4608      	mov	r0, r1
     362:	f003 f8af 	bl	34c4 <pinMode>
	pinMode(3, INPUT_PULLUP);
     366:	2102      	movs	r1, #2
     368:	2003      	movs	r0, #3
     36a:	f003 f8ab 	bl	34c4 <pinMode>
	pinMode(4, INPUT_PULLUP);
     36e:	2102      	movs	r1, #2
     370:	2004      	movs	r0, #4
     372:	f003 f8a7 	bl	34c4 <pinMode>
	pinMode(5, INPUT_PULLUP);
     376:	2102      	movs	r1, #2
     378:	2005      	movs	r0, #5

}
     37a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void initEncoders() 
{
	pinMode(2, INPUT_PULLUP);
	pinMode(3, INPUT_PULLUP);
	pinMode(4, INPUT_PULLUP);
	pinMode(5, INPUT_PULLUP);
     37e:	f003 b8a1 	b.w	34c4 <pinMode>
     382:	bf00      	nop

00000384 <listenEncoders(Globals volatile*)>:

}

void listenEncoders(volatile Globals *encoderGlobals) 
{
     384:	b538      	push	{r3, r4, r5, lr}
	//we'll be calling this every millisecond. 
	//still need to implement bottom encoder. 
	prevNextCodeTop = prevNextCodeTop << 1;
     386:	4b33      	ldr	r3, [pc, #204]	; (454 <listenEncoders(Globals volatile*)+0xd0>)
		} else if (pin == 1) {
			return (CORE_PIN1_PINREG & CORE_PIN1_BITMASK) ? 1 : 0;
		} else if (pin == 2) {
			return (CORE_PIN2_PINREG & CORE_PIN2_BITMASK) ? 1 : 0;
		} else if (pin == 3) {
			return (CORE_PIN3_PINREG & CORE_PIN3_BITMASK) ? 1 : 0;
     388:	4c33      	ldr	r4, [pc, #204]	; (458 <listenEncoders(Globals volatile*)+0xd4>)
     38a:	781a      	ldrb	r2, [r3, #0]
	prevNextCodeTop |= digitalReadFast(3);
	prevNextCodeTop = prevNextCodeTop << 1;
	prevNextCodeTop |= digitalReadFast(2);
	prevNextCodeTop &= 0x0F;

	if (rotEncTable[prevNextCodeTop])
     38c:	4933      	ldr	r1, [pc, #204]	; (45c <listenEncoders(Globals volatile*)+0xd8>)

void listenEncoders(volatile Globals *encoderGlobals) 
{
	//we'll be calling this every millisecond. 
	//still need to implement bottom encoder. 
	prevNextCodeTop = prevNextCodeTop << 1;
     38e:	0052      	lsls	r2, r2, #1
     390:	b2d2      	uxtb	r2, r2
     392:	701a      	strb	r2, [r3, #0]
     394:	68a2      	ldr	r2, [r4, #8]
	prevNextCodeTop |= digitalReadFast(3);
     396:	781d      	ldrb	r5, [r3, #0]
     398:	f3c2 1240 	ubfx	r2, r2, #5, #1
     39c:	432a      	orrs	r2, r5
     39e:	701a      	strb	r2, [r3, #0]
	prevNextCodeTop = prevNextCodeTop << 1;
     3a0:	781a      	ldrb	r2, [r3, #0]
     3a2:	0052      	lsls	r2, r2, #1
     3a4:	b2d2      	uxtb	r2, r2
     3a6:	701a      	strb	r2, [r3, #0]
		if (pin == 0) {
			return (CORE_PIN0_PINREG & CORE_PIN0_BITMASK) ? 1 : 0;
		} else if (pin == 1) {
			return (CORE_PIN1_PINREG & CORE_PIN1_BITMASK) ? 1 : 0;
		} else if (pin == 2) {
			return (CORE_PIN2_PINREG & CORE_PIN2_BITMASK) ? 1 : 0;
     3a8:	68a2      	ldr	r2, [r4, #8]
	prevNextCodeTop |= digitalReadFast(2);
     3aa:	781c      	ldrb	r4, [r3, #0]
     3ac:	f3c2 1200 	ubfx	r2, r2, #4, #1
     3b0:	4322      	orrs	r2, r4
     3b2:	701a      	strb	r2, [r3, #0]
	prevNextCodeTop &= 0x0F;
     3b4:	781a      	ldrb	r2, [r3, #0]
     3b6:	f002 020f 	and.w	r2, r2, #15
     3ba:	701a      	strb	r2, [r3, #0]

	if (rotEncTable[prevNextCodeTop])
     3bc:	781a      	ldrb	r2, [r3, #0]
     3be:	568a      	ldrsb	r2, [r1, r2]
     3c0:	b172      	cbz	r2, 3e0 <listenEncoders(Globals volatile*)+0x5c>
	{
		storeTop = storeTop << 4;
     3c2:	4a27      	ldr	r2, [pc, #156]	; (460 <listenEncoders(Globals volatile*)+0xdc>)
     3c4:	7811      	ldrb	r1, [r2, #0]
     3c6:	0109      	lsls	r1, r1, #4
     3c8:	b2c9      	uxtb	r1, r1
     3ca:	7011      	strb	r1, [r2, #0]
		storeTop |= prevNextCodeTop;
     3cc:	7819      	ldrb	r1, [r3, #0]
     3ce:	7813      	ldrb	r3, [r2, #0]
     3d0:	430b      	orrs	r3, r1
     3d2:	7013      	strb	r3, [r2, #0]
		if ((storeTop&0xFF)==0x2B) 
     3d4:	7813      	ldrb	r3, [r2, #0]
     3d6:	2b2b      	cmp	r3, #43	; 0x2b
     3d8:	d003      	beq.n	3e2 <listenEncoders(Globals volatile*)+0x5e>
			currentTopEncoderMenu = currentTopEncoderMenu << 4;
			currentTopEncoderMenu = currentTopEncoderMenu & 0b01110000; //stay in range, we don't want to trigger a click
			encoderGlobals->menuState = currentTopEncoderMenu; //assign the new menustate
			encoderGlobals->valueChangeFlag |= (1 << encoderChange);
		}
		if ((storeTop & 0xFF) == 0x17) 
     3da:	7813      	ldrb	r3, [r2, #0]
     3dc:	2b17      	cmp	r3, #23
     3de:	d011      	beq.n	404 <listenEncoders(Globals volatile*)+0x80>
     3e0:	bd38      	pop	{r3, r4, r5, pc}
	{
		storeTop = storeTop << 4;
		storeTop |= prevNextCodeTop;
		if ((storeTop&0xFF)==0x2B) 
		{
			uint8_t currentTopEncoderMenu = (encoderGlobals->menuState)&0b01110000;
     3e2:	7ac3      	ldrb	r3, [r0, #11]
			currentTopEncoderMenu = currentTopEncoderMenu >> 4; 
     3e4:	f3c3 1302 	ubfx	r3, r3, #4, #3
			currentTopEncoderMenu++;
     3e8:	3301      	adds	r3, #1
			if (currentTopEncoderMenu > 3) 
     3ea:	2b03      	cmp	r3, #3
     3ec:	d82e      	bhi.n	44c <listenEncoders(Globals volatile*)+0xc8>
     3ee:	011b      	lsls	r3, r3, #4
     3f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
			{
				currentTopEncoderMenu = 0;
			}
			currentTopEncoderMenu = currentTopEncoderMenu << 4;
			currentTopEncoderMenu = currentTopEncoderMenu & 0b01110000; //stay in range, we don't want to trigger a click
			encoderGlobals->menuState = currentTopEncoderMenu; //assign the new menustate
     3f4:	72c3      	strb	r3, [r0, #11]
			encoderGlobals->valueChangeFlag |= (1 << encoderChange);
     3f6:	7bc3      	ldrb	r3, [r0, #15]
     3f8:	f043 0301 	orr.w	r3, r3, #1
     3fc:	73c3      	strb	r3, [r0, #15]
		}
		if ((storeTop & 0xFF) == 0x17) 
     3fe:	7813      	ldrb	r3, [r2, #0]
     400:	2b17      	cmp	r3, #23
     402:	d1ed      	bne.n	3e0 <listenEncoders(Globals volatile*)+0x5c>
     404:	4604      	mov	r4, r0
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
        virtual void clear(void) { usb_serial_flush_input(); }
        virtual size_t write(uint8_t c) { return usb_serial_putchar(c); }
        virtual size_t write(const uint8_t *buffer, size_t size) { return usb_serial_write(buffer, size); }
     406:	210d      	movs	r1, #13
     408:	4816      	ldr	r0, [pc, #88]	; (464 <listenEncoders(Globals volatile*)+0xe0>)
     40a:	f004 faa1 	bl	4950 <usb_serial_write>
	size_t print(double n, int digits = 2)		{ return printFloat(n, digits); }
	size_t print(const Printable &obj)		{ return obj.printTo(*this); }
	size_t println(void);
	size_t println(const String &s)			{ return print(s) + println(); }
	size_t println(char c)				{ return print(c) + println(); }
	size_t println(const char s[])			{ return print(s) + println(); }
     40e:	4816      	ldr	r0, [pc, #88]	; (468 <listenEncoders(Globals volatile*)+0xe4>)
     410:	f004 fbd2 	bl	4bb8 <Print::println()>
		{
			Serial.println("Top Left Turn");
			uint8_t currentTopEncoderMenu = (encoderGlobals->menuState) & 0b01110000;
     414:	7ae3      	ldrb	r3, [r4, #11]
			currentTopEncoderMenu = currentTopEncoderMenu >> 4;
     416:	f3c3 1302 	ubfx	r3, r3, #4, #3
			if (currentTopEncoderMenu == 0) 
     41a:	b1cb      	cbz	r3, 450 <listenEncoders(Globals volatile*)+0xcc>
     41c:	3b01      	subs	r3, #1
     41e:	011b      	lsls	r3, r3, #4
     420:	f003 0370 	and.w	r3, r3, #112	; 0x70
				currentTopEncoderMenu = 4; //set this to 1 higher than the last menu option. 
			}
			currentTopEncoderMenu--;
			currentTopEncoderMenu = currentTopEncoderMenu << 4;
			currentTopEncoderMenu = currentTopEncoderMenu & 0b01110000; //stay in range, we don't want to trigger a click
			encoderGlobals->menuState = currentTopEncoderMenu; //assign the new menustate
     424:	72e3      	strb	r3, [r4, #11]
     426:	2110      	movs	r1, #16
			encoderGlobals->valueChangeFlag |= (1 << encoderChange);
     428:	7be3      	ldrb	r3, [r4, #15]
     42a:	4810      	ldr	r0, [pc, #64]	; (46c <listenEncoders(Globals volatile*)+0xe8>)
     42c:	f043 0301 	orr.w	r3, r3, #1
     430:	73e3      	strb	r3, [r4, #15]
     432:	f004 fa8d 	bl	4950 <usb_serial_write>
			Serial.print("Menu State is : ");
			Serial.println(encoderGlobals->menuState);
     436:	7ae1      	ldrb	r1, [r4, #11]
	size_t print(const String &s);
	size_t print(char c)				{ return write((uint8_t)c); }
	size_t print(const char s[])			{ return write(s); }
	size_t print(const __FlashStringHelper *f)	{ return write((const char *)f); }

	size_t print(uint8_t b)				{ return printNumber(b, 10, 0); }
     438:	2300      	movs	r3, #0
     43a:	220a      	movs	r2, #10
     43c:	480a      	ldr	r0, [pc, #40]	; (468 <listenEncoders(Globals volatile*)+0xe4>)
     43e:	f004 fbcb 	bl	4bd8 <Print::printNumber(unsigned long, unsigned char, unsigned char)>
	size_t println(const String &s)			{ return print(s) + println(); }
	size_t println(char c)				{ return print(c) + println(); }
	size_t println(const char s[])			{ return print(s) + println(); }
	size_t println(const __FlashStringHelper *f)	{ return print(f) + println(); }

	size_t println(uint8_t b)			{ return print(b) + println(); }
     442:	4809      	ldr	r0, [pc, #36]	; (468 <listenEncoders(Globals volatile*)+0xe4>)
		}
	}
     444:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
     448:	f004 bbb6 	b.w	4bb8 <Print::println()>
     44c:	2300      	movs	r3, #0
     44e:	e7d1      	b.n	3f4 <listenEncoders(Globals volatile*)+0x70>
     450:	2330      	movs	r3, #48	; 0x30
     452:	e7e7      	b.n	424 <listenEncoders(Globals volatile*)+0xa0>
     454:	20001822 	.word	0x20001822
     458:	4200c000 	.word	0x4200c000
     45c:	20000000 	.word	0x20000000
     460:	20001821 	.word	0x20001821
     464:	20000010 	.word	0x20000010
     468:	20000744 	.word	0x20000744
     46c:	20000020 	.word	0x20000020

00000470 <initBank(Pattern volatile*)>:
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
		currentInitPattern->trackPlayMode[i] = 0x01;
		currentInitPattern->envelopeType[i] = 3;
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     470:	2200      	movs	r2, #0

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     472:	f04f 0c02 	mov.w	ip, #2
     476:	2107      	movs	r1, #7
		currentInitPattern->trackPlayMode[i] = 0x01;
		currentInitPattern->envelopeType[i] = 3;
		currentInitPattern->trackSustainTimeLSB[i] = 0;
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     478:	4613      	mov	r3, r2
// 

#include "globalVariables.h"

void initBank(volatile Pattern* currentInitPattern)
{
     47a:	b5f0      	push	{r4, r5, r6, r7, lr}
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     47c:	2501      	movs	r5, #1
		currentInitPattern->trackPlayMode[i] = 0x01;
		currentInitPattern->envelopeType[i] = 3;
     47e:	2403      	movs	r4, #3

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     480:	f04f 0e04 	mov.w	lr, #4
     484:	2705      	movs	r7, #5
     486:	2606      	movs	r6, #6
     488:	f880 50a8 	strb.w	r5, [r0, #168]	; 0xa8
		currentInitPattern->trackPlayMode[i] = 0x01;
     48c:	f880 5088 	strb.w	r5, [r0, #136]	; 0x88
		currentInitPattern->envelopeType[i] = 3;
     490:	f880 40eb 	strb.w	r4, [r0, #235]	; 0xeb
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     494:	f880 20db 	strb.w	r2, [r0, #219]	; 0xdb
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     498:	f880 20cb 	strb.w	r2, [r0, #203]	; 0xcb

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     49c:	f880 c0a9 	strb.w	ip, [r0, #169]	; 0xa9
     4a0:	f04f 0c08 	mov.w	ip, #8
		currentInitPattern->trackPlayMode[i] = 0x01;
     4a4:	f880 5089 	strb.w	r5, [r0, #137]	; 0x89
		currentInitPattern->envelopeType[i] = 3;
     4a8:	f880 40ec 	strb.w	r4, [r0, #236]	; 0xec
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     4ac:	f880 20dc 	strb.w	r2, [r0, #220]	; 0xdc
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     4b0:	f880 20cc 	strb.w	r2, [r0, #204]	; 0xcc

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     4b4:	f880 40aa 	strb.w	r4, [r0, #170]	; 0xaa
		currentInitPattern->trackPlayMode[i] = 0x01;
     4b8:	f880 508a 	strb.w	r5, [r0, #138]	; 0x8a
		currentInitPattern->envelopeType[i] = 3;
     4bc:	f880 40ed 	strb.w	r4, [r0, #237]	; 0xed
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     4c0:	f880 20dd 	strb.w	r2, [r0, #221]	; 0xdd
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     4c4:	f880 20cd 	strb.w	r2, [r0, #205]	; 0xcd

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     4c8:	f880 e0ab 	strb.w	lr, [r0, #171]	; 0xab
     4cc:	f04f 0e09 	mov.w	lr, #9
		currentInitPattern->trackPlayMode[i] = 0x01;
     4d0:	f880 508b 	strb.w	r5, [r0, #139]	; 0x8b
		currentInitPattern->envelopeType[i] = 3;
     4d4:	f880 40ee 	strb.w	r4, [r0, #238]	; 0xee
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     4d8:	f880 20de 	strb.w	r2, [r0, #222]	; 0xde
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     4dc:	f880 20ce 	strb.w	r2, [r0, #206]	; 0xce

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     4e0:	f880 70ac 	strb.w	r7, [r0, #172]	; 0xac
     4e4:	270a      	movs	r7, #10
		currentInitPattern->trackPlayMode[i] = 0x01;
     4e6:	f880 508c 	strb.w	r5, [r0, #140]	; 0x8c
		currentInitPattern->envelopeType[i] = 3;
     4ea:	f880 40ef 	strb.w	r4, [r0, #239]	; 0xef
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     4ee:	f880 20df 	strb.w	r2, [r0, #223]	; 0xdf
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     4f2:	f880 20cf 	strb.w	r2, [r0, #207]	; 0xcf

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     4f6:	f880 60ad 	strb.w	r6, [r0, #173]	; 0xad
     4fa:	260b      	movs	r6, #11
		currentInitPattern->trackPlayMode[i] = 0x01;
     4fc:	f880 508d 	strb.w	r5, [r0, #141]	; 0x8d
		currentInitPattern->envelopeType[i] = 3;
     500:	f880 40f0 	strb.w	r4, [r0, #240]	; 0xf0
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     504:	f880 20e0 	strb.w	r2, [r0, #224]	; 0xe0
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     508:	f880 20d0 	strb.w	r2, [r0, #208]	; 0xd0

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     50c:	f880 10ae 	strb.w	r1, [r0, #174]	; 0xae
     510:	210c      	movs	r1, #12
		currentInitPattern->trackPlayMode[i] = 0x01;
     512:	f880 508e 	strb.w	r5, [r0, #142]	; 0x8e
		currentInitPattern->envelopeType[i] = 3;
     516:	f880 40f1 	strb.w	r4, [r0, #241]	; 0xf1
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     51a:	f880 20e1 	strb.w	r2, [r0, #225]	; 0xe1
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     51e:	f880 20d1 	strb.w	r2, [r0, #209]	; 0xd1

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     522:	f880 c0af 	strb.w	ip, [r0, #175]	; 0xaf
     526:	f04f 0c0d 	mov.w	ip, #13
		currentInitPattern->trackPlayMode[i] = 0x01;
     52a:	f880 508f 	strb.w	r5, [r0, #143]	; 0x8f
		currentInitPattern->envelopeType[i] = 3;
     52e:	f880 40f2 	strb.w	r4, [r0, #242]	; 0xf2
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     532:	f880 20e2 	strb.w	r2, [r0, #226]	; 0xe2
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     536:	f880 20d2 	strb.w	r2, [r0, #210]	; 0xd2

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     53a:	f880 e0b0 	strb.w	lr, [r0, #176]	; 0xb0
     53e:	f04f 0e0e 	mov.w	lr, #14
		currentInitPattern->trackPlayMode[i] = 0x01;
     542:	f880 5090 	strb.w	r5, [r0, #144]	; 0x90
		currentInitPattern->envelopeType[i] = 3;
     546:	f880 40f3 	strb.w	r4, [r0, #243]	; 0xf3
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     54a:	f880 20e3 	strb.w	r2, [r0, #227]	; 0xe3
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     54e:	f880 20d3 	strb.w	r2, [r0, #211]	; 0xd3

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     552:	f880 70b1 	strb.w	r7, [r0, #177]	; 0xb1
     556:	270f      	movs	r7, #15
		currentInitPattern->trackPlayMode[i] = 0x01;
     558:	f880 5091 	strb.w	r5, [r0, #145]	; 0x91
		currentInitPattern->envelopeType[i] = 3;
     55c:	f880 40f4 	strb.w	r4, [r0, #244]	; 0xf4
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     560:	f880 20e4 	strb.w	r2, [r0, #228]	; 0xe4
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     564:	f880 20d4 	strb.w	r2, [r0, #212]	; 0xd4

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     568:	f880 60b2 	strb.w	r6, [r0, #178]	; 0xb2
     56c:	2610      	movs	r6, #16
		currentInitPattern->trackPlayMode[i] = 0x01;
     56e:	f880 5092 	strb.w	r5, [r0, #146]	; 0x92
		currentInitPattern->envelopeType[i] = 3;
     572:	f880 40f5 	strb.w	r4, [r0, #245]	; 0xf5
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     576:	f880 20e5 	strb.w	r2, [r0, #229]	; 0xe5
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     57a:	f880 20d5 	strb.w	r2, [r0, #213]	; 0xd5

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     57e:	f880 10b3 	strb.w	r1, [r0, #179]	; 0xb3
		currentInitPattern->trackSustainTimeMSB[i] = 0;
	}

	for (uint8_t j = 0; j < 64; j++)
	{
		currentInitPattern->trackSequence[j] = 0; //start with an empty sequence. 
     582:	4611      	mov	r1, r2
void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
		currentInitPattern->trackPlayMode[i] = 0x01;
     584:	f880 5093 	strb.w	r5, [r0, #147]	; 0x93
		currentInitPattern->envelopeType[i] = 3;
     588:	f880 40f6 	strb.w	r4, [r0, #246]	; 0xf6
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     58c:	f880 20e6 	strb.w	r2, [r0, #230]	; 0xe6
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     590:	f880 20d6 	strb.w	r2, [r0, #214]	; 0xd6

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     594:	f880 c0b4 	strb.w	ip, [r0, #180]	; 0xb4
		currentInitPattern->trackPlayMode[i] = 0x01;
     598:	f880 5094 	strb.w	r5, [r0, #148]	; 0x94
		currentInitPattern->envelopeType[i] = 3;
     59c:	f880 40f7 	strb.w	r4, [r0, #247]	; 0xf7
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     5a0:	f880 20e7 	strb.w	r2, [r0, #231]	; 0xe7
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     5a4:	f880 20d7 	strb.w	r2, [r0, #215]	; 0xd7

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     5a8:	f880 e0b5 	strb.w	lr, [r0, #181]	; 0xb5
		currentInitPattern->trackPlayMode[i] = 0x01;
     5ac:	f880 5095 	strb.w	r5, [r0, #149]	; 0x95
		currentInitPattern->envelopeType[i] = 3;
     5b0:	f880 40f8 	strb.w	r4, [r0, #248]	; 0xf8
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     5b4:	f880 20e8 	strb.w	r2, [r0, #232]	; 0xe8
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     5b8:	f880 20d8 	strb.w	r2, [r0, #216]	; 0xd8

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     5bc:	f880 70b6 	strb.w	r7, [r0, #182]	; 0xb6
		currentInitPattern->trackPlayMode[i] = 0x01;
     5c0:	f880 5096 	strb.w	r5, [r0, #150]	; 0x96
		currentInitPattern->envelopeType[i] = 3;
     5c4:	f880 40f9 	strb.w	r4, [r0, #249]	; 0xf9
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     5c8:	f880 20e9 	strb.w	r2, [r0, #233]	; 0xe9
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     5cc:	f880 20d9 	strb.w	r2, [r0, #217]	; 0xd9

void initBank(volatile Pattern* currentInitPattern)
{
	for (uint8_t i = 0; i < 16; i++)
	{
		currentInitPattern->trackSampleLSB[i] = i + 1;
     5d0:	f880 60b7 	strb.w	r6, [r0, #183]	; 0xb7
		currentInitPattern->trackPlayMode[i] = 0x01;
     5d4:	f880 5097 	strb.w	r5, [r0, #151]	; 0x97
		currentInitPattern->envelopeType[i] = 3;
     5d8:	f880 40fa 	strb.w	r4, [r0, #250]	; 0xfa
		currentInitPattern->trackSustainTimeLSB[i] = 0;
     5dc:	f880 20ea 	strb.w	r2, [r0, #234]	; 0xea
		currentInitPattern->trackSustainTimeMSB[i] = 0;
     5e0:	f880 20da 	strb.w	r2, [r0, #218]	; 0xda
	}

	for (uint8_t j = 0; j < 64; j++)
	{
		currentInitPattern->trackSequence[j] = 0; //start with an empty sequence. 
     5e4:	f103 027c 	add.w	r2, r3, #124	; 0x7c
     5e8:	3301      	adds	r3, #1
     5ea:	eb00 0242 	add.w	r2, r0, r2, lsl #1
		currentInitPattern->envelopeType[i] = 3;
		currentInitPattern->trackSustainTimeLSB[i] = 0;
		currentInitPattern->trackSustainTimeMSB[i] = 0;
	}

	for (uint8_t j = 0; j < 64; j++)
     5ee:	2b40      	cmp	r3, #64	; 0x40
	{
		currentInitPattern->trackSequence[j] = 0; //start with an empty sequence. 
     5f0:	8091      	strh	r1, [r2, #4]
		currentInitPattern->envelopeType[i] = 3;
		currentInitPattern->trackSustainTimeLSB[i] = 0;
		currentInitPattern->trackSustainTimeMSB[i] = 0;
	}

	for (uint8_t j = 0; j < 64; j++)
     5f2:	d1f7      	bne.n	5e4 <initBank(Pattern volatile*)+0x174>
	{
		currentInitPattern->trackSequence[j] = 0; //start with an empty sequence. 

	}
	//We need to take these and put them in global. 
	currentInitPattern->patternBPM = 120;
     5f4:	2278      	movs	r2, #120	; 0x78
	currentInitPattern->numSteps = 16;
     5f6:	2310      	movs	r3, #16
	{
		currentInitPattern->trackSequence[j] = 0; //start with an empty sequence. 

	}
	//We need to take these and put them in global. 
	currentInitPattern->patternBPM = 120;
     5f8:	f8a0 20c8 	strh.w	r2, [r0, #200]	; 0xc8
	currentInitPattern->numSteps = 16;
     5fc:	f880 30ca 	strb.w	r3, [r0, #202]	; 0xca
     600:	bdf0      	pop	{r4, r5, r6, r7, pc}
     602:	bf00      	nop

00000604 <initGlobals(Globals volatile*, unsigned char)>:
}
void initGlobals(volatile Globals* currentGlobals, uint8_t factoryReset)
{
	currentGlobals->currentTrigButtons = 0; //current state of Trig buttons.
     604:	2300      	movs	r3, #0
	currentGlobals->currentTrigSequencer = 0;
	currentGlobals->currentTrigMidi = 0;
	currentGlobals->oledReadIndex = 0;
	currentGlobals->oledWriteIndex = 0;

	if (factoryReset == 1)
     606:	2901      	cmp	r1, #1
	currentInitPattern->patternBPM = 120;
	currentInitPattern->numSteps = 16;
}
void initGlobals(volatile Globals* currentGlobals, uint8_t factoryReset)
{
	currentGlobals->currentTrigButtons = 0; //current state of Trig buttons.
     608:	8003      	strh	r3, [r0, #0]
	currentGlobals->currentGPButtons = 0; //current state of GP buttons
     60a:	7083      	strb	r3, [r0, #2]
	currentGlobals->currentPatternNumber = 0; //current pattern, between 1 and 256
     60c:	7203      	strb	r3, [r0, #8]
	currentGlobals->currentStep = 0; // current step in the sequencer
     60e:	7243      	strb	r3, [r0, #9]
	currentGlobals->currentTrack = 0; //current track being edited
     610:	7283      	strb	r3, [r0, #10]
	currentGlobals->menuState = 0; //where the menu is currently
     612:	72c3      	strb	r3, [r0, #11]
	currentGlobals->playState = 0; //whether the sequencer is playing, stopped, or paused.
     614:	7303      	strb	r3, [r0, #12]
	currentGlobals->factoryReset = 0; //we may not need this in this struct, but good to have for now.
     616:	7343      	strb	r3, [r0, #13]
	currentGlobals->buttonSwitchFlag = 0; // could be rolled into value bits.
     618:	7383      	strb	r3, [r0, #14]
	currentGlobals->valueChangeFlag = 0; //bit 0 -> changes in encoders, bit 1-> changes in buttons, bit2 -> changes in knobs
     61a:	73c3      	strb	r3, [r0, #15]
	currentGlobals->knobStatus = 0; //top 4 bits: knob type, bottom 4 bits: knob location.
     61c:	7403      	strb	r3, [r0, #16]
	currentGlobals->releaseCounter = 0;
     61e:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
	currentGlobals->lastGlobalTimer = 0;
     622:	f8c0 30f4 	str.w	r3, [r0, #244]	; 0xf4
	currentGlobals->clockCounter = 0;
     626:	f8a0 30f0 	strh.w	r3, [r0, #240]	; 0xf0
	currentGlobals->currentTrigSequencer = 0;
     62a:	8083      	strh	r3, [r0, #4]
	currentGlobals->currentTrigMidi = 0;
     62c:	80c3      	strh	r3, [r0, #6]
	currentGlobals->oledReadIndex = 0;
     62e:	f880 32fa 	strb.w	r3, [r0, #762]	; 0x2fa
	currentGlobals->oledWriteIndex = 0;
     632:	f880 32fb 	strb.w	r3, [r0, #763]	; 0x2fb

	if (factoryReset == 1)
     636:	d000      	beq.n	63a <initGlobals(Globals volatile*, unsigned char)+0x36>
     638:	4770      	bx	lr
	{
		currentGlobals->midiChannel = 0;
		currentGlobals->midiTrackNote[0] = 0x24;
     63a:	2224      	movs	r2, #36	; 0x24
	currentGlobals->oledReadIndex = 0;
	currentGlobals->oledWriteIndex = 0;

	if (factoryReset == 1)
	{
		currentGlobals->midiChannel = 0;
     63c:	7443      	strb	r3, [r0, #17]
		currentGlobals->midiTrackNote[1] = 0x25;
		currentGlobals->midiTrackNote[2] = 0x26;
		currentGlobals->midiTrackNote[3] = 0x27;
		currentGlobals->midiTrackNote[4] = 0x28;
		currentGlobals->midiTrackNote[5] = 0x29;
		currentGlobals->midiTrackNote[6] = 0x2a;
     63e:	212a      	movs	r1, #42	; 0x2a
		currentGlobals->midiTrackNote[7] = 0x2b;
		currentGlobals->midiTrackNote[8] = 0x2c;
     640:	232c      	movs	r3, #44	; 0x2c
	currentGlobals->oledWriteIndex = 0;

	if (factoryReset == 1)
	{
		currentGlobals->midiChannel = 0;
		currentGlobals->midiTrackNote[0] = 0x24;
     642:	7482      	strb	r2, [r0, #18]
		currentGlobals->midiTrackNote[2] = 0x26;
		currentGlobals->midiTrackNote[3] = 0x27;
		currentGlobals->midiTrackNote[4] = 0x28;
		currentGlobals->midiTrackNote[5] = 0x29;
		currentGlobals->midiTrackNote[6] = 0x2a;
		currentGlobals->midiTrackNote[7] = 0x2b;
     644:	222b      	movs	r2, #43	; 0x2b
	//We need to take these and put them in global. 
	currentInitPattern->patternBPM = 120;
	currentInitPattern->numSteps = 16;
}
void initGlobals(volatile Globals* currentGlobals, uint8_t factoryReset)
{
     646:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (factoryReset == 1)
	{
		currentGlobals->midiChannel = 0;
		currentGlobals->midiTrackNote[0] = 0x24;
		currentGlobals->midiTrackNote[1] = 0x25;
		currentGlobals->midiTrackNote[2] = 0x26;
     648:	2726      	movs	r7, #38	; 0x26
		currentGlobals->midiTrackNote[3] = 0x27;
     64a:	2627      	movs	r6, #39	; 0x27
		currentGlobals->midiTrackNote[4] = 0x28;
     64c:	2528      	movs	r5, #40	; 0x28
		currentGlobals->midiTrackNote[5] = 0x29;
     64e:	2429      	movs	r4, #41	; 0x29

	if (factoryReset == 1)
	{
		currentGlobals->midiChannel = 0;
		currentGlobals->midiTrackNote[0] = 0x24;
		currentGlobals->midiTrackNote[1] = 0x25;
     650:	f04f 0e25 	mov.w	lr, #37	; 0x25
     654:	f880 e013 	strb.w	lr, [r0, #19]
		currentGlobals->midiTrackNote[2] = 0x26;
     658:	7507      	strb	r7, [r0, #20]
		currentGlobals->midiTrackNote[4] = 0x28;
		currentGlobals->midiTrackNote[5] = 0x29;
		currentGlobals->midiTrackNote[6] = 0x2a;
		currentGlobals->midiTrackNote[7] = 0x2b;
		currentGlobals->midiTrackNote[8] = 0x2c;
		currentGlobals->midiTrackNote[9] = 0x2d;
     65a:	272d      	movs	r7, #45	; 0x2d
	{
		currentGlobals->midiChannel = 0;
		currentGlobals->midiTrackNote[0] = 0x24;
		currentGlobals->midiTrackNote[1] = 0x25;
		currentGlobals->midiTrackNote[2] = 0x26;
		currentGlobals->midiTrackNote[3] = 0x27;
     65c:	7546      	strb	r6, [r0, #21]
		currentGlobals->midiTrackNote[5] = 0x29;
		currentGlobals->midiTrackNote[6] = 0x2a;
		currentGlobals->midiTrackNote[7] = 0x2b;
		currentGlobals->midiTrackNote[8] = 0x2c;
		currentGlobals->midiTrackNote[9] = 0x2d;
		currentGlobals->midiTrackNote[10] = 0x2e;
     65e:	262e      	movs	r6, #46	; 0x2e
		currentGlobals->midiChannel = 0;
		currentGlobals->midiTrackNote[0] = 0x24;
		currentGlobals->midiTrackNote[1] = 0x25;
		currentGlobals->midiTrackNote[2] = 0x26;
		currentGlobals->midiTrackNote[3] = 0x27;
		currentGlobals->midiTrackNote[4] = 0x28;
     660:	7585      	strb	r5, [r0, #22]
		currentGlobals->midiTrackNote[6] = 0x2a;
		currentGlobals->midiTrackNote[7] = 0x2b;
		currentGlobals->midiTrackNote[8] = 0x2c;
		currentGlobals->midiTrackNote[9] = 0x2d;
		currentGlobals->midiTrackNote[10] = 0x2e;
		currentGlobals->midiTrackNote[11] = 0x2f;
     662:	252f      	movs	r5, #47	; 0x2f
		currentGlobals->midiTrackNote[0] = 0x24;
		currentGlobals->midiTrackNote[1] = 0x25;
		currentGlobals->midiTrackNote[2] = 0x26;
		currentGlobals->midiTrackNote[3] = 0x27;
		currentGlobals->midiTrackNote[4] = 0x28;
		currentGlobals->midiTrackNote[5] = 0x29;
     664:	75c4      	strb	r4, [r0, #23]
		currentGlobals->midiTrackNote[7] = 0x2b;
		currentGlobals->midiTrackNote[8] = 0x2c;
		currentGlobals->midiTrackNote[9] = 0x2d;
		currentGlobals->midiTrackNote[10] = 0x2e;
		currentGlobals->midiTrackNote[11] = 0x2f;
		currentGlobals->midiTrackNote[12] = 0x30;
     666:	2430      	movs	r4, #48	; 0x30
		currentGlobals->midiTrackNote[1] = 0x25;
		currentGlobals->midiTrackNote[2] = 0x26;
		currentGlobals->midiTrackNote[3] = 0x27;
		currentGlobals->midiTrackNote[4] = 0x28;
		currentGlobals->midiTrackNote[5] = 0x29;
		currentGlobals->midiTrackNote[6] = 0x2a;
     668:	7601      	strb	r1, [r0, #24]
		currentGlobals->midiTrackNote[8] = 0x2c;
		currentGlobals->midiTrackNote[9] = 0x2d;
		currentGlobals->midiTrackNote[10] = 0x2e;
		currentGlobals->midiTrackNote[11] = 0x2f;
		currentGlobals->midiTrackNote[12] = 0x30;
		currentGlobals->midiTrackNote[13] = 0x31;
     66a:	2131      	movs	r1, #49	; 0x31
		currentGlobals->midiTrackNote[2] = 0x26;
		currentGlobals->midiTrackNote[3] = 0x27;
		currentGlobals->midiTrackNote[4] = 0x28;
		currentGlobals->midiTrackNote[5] = 0x29;
		currentGlobals->midiTrackNote[6] = 0x2a;
		currentGlobals->midiTrackNote[7] = 0x2b;
     66c:	7642      	strb	r2, [r0, #25]
		currentGlobals->midiTrackNote[9] = 0x2d;
		currentGlobals->midiTrackNote[10] = 0x2e;
		currentGlobals->midiTrackNote[11] = 0x2f;
		currentGlobals->midiTrackNote[12] = 0x30;
		currentGlobals->midiTrackNote[13] = 0x31;
		currentGlobals->midiTrackNote[14] = 0x32;
     66e:	2232      	movs	r2, #50	; 0x32
		currentGlobals->midiTrackNote[3] = 0x27;
		currentGlobals->midiTrackNote[4] = 0x28;
		currentGlobals->midiTrackNote[5] = 0x29;
		currentGlobals->midiTrackNote[6] = 0x2a;
		currentGlobals->midiTrackNote[7] = 0x2b;
		currentGlobals->midiTrackNote[8] = 0x2c;
     670:	7683      	strb	r3, [r0, #26]
		currentGlobals->midiTrackNote[10] = 0x2e;
		currentGlobals->midiTrackNote[11] = 0x2f;
		currentGlobals->midiTrackNote[12] = 0x30;
		currentGlobals->midiTrackNote[13] = 0x31;
		currentGlobals->midiTrackNote[14] = 0x32;
		currentGlobals->midiTrackNote[15] = 0x33;
     672:	2333      	movs	r3, #51	; 0x33
		currentGlobals->midiTrackNote[4] = 0x28;
		currentGlobals->midiTrackNote[5] = 0x29;
		currentGlobals->midiTrackNote[6] = 0x2a;
		currentGlobals->midiTrackNote[7] = 0x2b;
		currentGlobals->midiTrackNote[8] = 0x2c;
		currentGlobals->midiTrackNote[9] = 0x2d;
     674:	76c7      	strb	r7, [r0, #27]
		currentGlobals->midiTrackNote[10] = 0x2e;
     676:	7706      	strb	r6, [r0, #28]
		currentGlobals->midiTrackNote[11] = 0x2f;
     678:	7745      	strb	r5, [r0, #29]
		currentGlobals->midiTrackNote[12] = 0x30;
     67a:	7784      	strb	r4, [r0, #30]
		currentGlobals->midiTrackNote[13] = 0x31;
     67c:	77c1      	strb	r1, [r0, #31]
		currentGlobals->midiTrackNote[14] = 0x32;
     67e:	f880 2020 	strb.w	r2, [r0, #32]
		currentGlobals->midiTrackNote[15] = 0x33;
     682:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
     686:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000688 <initArrays(char volatile (*) [21], int, char*)>:
	}
}

void initArrays(volatile char myArray[9][21], int stringNumber, char* myString)
{
     688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     68a:	4606      	mov	r6, r0
	uint8_t lengthOfString = strlen(myString);
     68c:	4610      	mov	r0, r2
		currentGlobals->midiTrackNote[15] = 0x33;
	}
}

void initArrays(volatile char myArray[9][21], int stringNumber, char* myString)
{
     68e:	460f      	mov	r7, r1
     690:	4614      	mov	r4, r2
	uint8_t lengthOfString = strlen(myString);
     692:	f005 fa35 	bl	5b00 <strlen>
     696:	b2c0      	uxtb	r0, r0
	uint8_t charLeft = 20 - lengthOfString;
     698:	f1c0 0114 	rsb	r1, r0, #20
     69c:	b2c9      	uxtb	r1, r1
	uint8_t currentIndex = 0;
	for (currentIndex; currentIndex < lengthOfString; currentIndex++)
     69e:	b168      	cbz	r0, 6bc <initArrays(char volatile (*) [21], int, char*)+0x34>
     6a0:	eb07 0547 	add.w	r5, r7, r7, lsl #1
     6a4:	1e62      	subs	r2, r4, #1
     6a6:	2300      	movs	r3, #0
     6a8:	ebc5 05c5 	rsb	r5, r5, r5, lsl #3
     6ac:	4435      	add	r5, r6
	{
		myArray[stringNumber][currentIndex] = myString[currentIndex];
     6ae:	f812 4f01 	ldrb.w	r4, [r2, #1]!
     6b2:	54ec      	strb	r4, [r5, r3]
     6b4:	3301      	adds	r3, #1
void initArrays(volatile char myArray[9][21], int stringNumber, char* myString)
{
	uint8_t lengthOfString = strlen(myString);
	uint8_t charLeft = 20 - lengthOfString;
	uint8_t currentIndex = 0;
	for (currentIndex; currentIndex < lengthOfString; currentIndex++)
     6b6:	b2dc      	uxtb	r4, r3
     6b8:	4284      	cmp	r4, r0
     6ba:	d3f8      	bcc.n	6ae <initArrays(char volatile (*) [21], int, char*)+0x26>
	{
		myArray[stringNumber][currentIndex] = myString[currentIndex];
	}

	for (charLeft; charLeft > 0; charLeft--)
     6bc:	b169      	cbz	r1, 6da <initArrays(char volatile (*) [21], int, char*)+0x52>
     6be:	eb07 0747 	add.w	r7, r7, r7, lsl #1
     6c2:	180a      	adds	r2, r1, r0
	{
		myArray[stringNumber][currentIndex] = ' ';
     6c4:	2120      	movs	r1, #32
     6c6:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
     6ca:	b2d2      	uxtb	r2, r2
     6cc:	443e      	add	r6, r7
		currentIndex++;
     6ce:	1c43      	adds	r3, r0, #1
		myArray[stringNumber][currentIndex] = myString[currentIndex];
	}

	for (charLeft; charLeft > 0; charLeft--)
	{
		myArray[stringNumber][currentIndex] = ' ';
     6d0:	5431      	strb	r1, [r6, r0]
		currentIndex++;
     6d2:	b2d8      	uxtb	r0, r3
	for (currentIndex; currentIndex < lengthOfString; currentIndex++)
	{
		myArray[stringNumber][currentIndex] = myString[currentIndex];
	}

	for (charLeft; charLeft > 0; charLeft--)
     6d4:	4290      	cmp	r0, r2
     6d6:	d1fa      	bne.n	6ce <initArrays(char volatile (*) [21], int, char*)+0x46>
     6d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     6da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000006dc <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)>:

uint8_t prevMenuState; //do we need this anymore?


void initMenu(volatile Screen* initTheScreen, volatile Pattern* currentPattern, volatile Globals* currentGlobals)
{
     6dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     6e0:	4605      	mov	r5, r0
     6e2:	4617      	mov	r7, r2
     6e4:	4688      	mov	r8, r1

	//screen0
	initArrays(initTheScreen->screen0, 0, "Performance Mode");
     6e6:	4a5c      	ldr	r2, [pc, #368]	; (858 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x17c>)
     6e8:	2100      	movs	r1, #0
	initArrays(initTheScreen->screen0, 1, "Pattern:");
	initArrays(initTheScreen->screen0, 2, "BPM:");
	initArrays(initTheScreen->screen0, 3, "Stop");

	//screen1
	initArrays(initTheScreen->screen1, 0, "Sequence Edit");
     6ea:	f100 06bd 	add.w	r6, r0, #189	; 0xbd

void initMenu(volatile Screen* initTheScreen, volatile Pattern* currentPattern, volatile Globals* currentGlobals)
{

	//screen0
	initArrays(initTheScreen->screen0, 0, "Performance Mode");
     6ee:	f7ff ffcb 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->screen0, 1, "Pattern:");
     6f2:	4628      	mov	r0, r5
     6f4:	4a59      	ldr	r2, [pc, #356]	; (85c <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x180>)
     6f6:	2101      	movs	r1, #1
     6f8:	f7ff ffc6 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->screen0, 2, "BPM:");
     6fc:	4628      	mov	r0, r5
     6fe:	4a58      	ldr	r2, [pc, #352]	; (860 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x184>)
     700:	2102      	movs	r1, #2
     702:	f7ff ffc1 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->screen0, 3, "Stop");
     706:	4628      	mov	r0, r5
     708:	4a56      	ldr	r2, [pc, #344]	; (864 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x188>)
     70a:	2103      	movs	r1, #3
     70c:	f7ff ffbc 	bl	688 <initArrays(char volatile (*) [21], int, char*)>

	//screen1
	initArrays(initTheScreen->screen1, 0, "Sequence Edit");
     710:	4630      	mov	r0, r6
     712:	4a55      	ldr	r2, [pc, #340]	; (868 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x18c>)
     714:	2100      	movs	r1, #0
     716:	f7ff ffb7 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->screen1, 1, "Pattern:");
     71a:	4630      	mov	r0, r6
     71c:	4a4f      	ldr	r2, [pc, #316]	; (85c <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x180>)
     71e:	2101      	movs	r1, #1
	initArrays(initTheScreen->screen1, 2, "Steps:");
	initArrays(initTheScreen->screen1, 3, "Step number:");

	//screen2
	initArrays(initTheScreen->screen2, 0, "Track Settings");
     720:	f505 74bd 	add.w	r4, r5, #378	; 0x17a
	initArrays(initTheScreen->screen0, 2, "BPM:");
	initArrays(initTheScreen->screen0, 3, "Stop");

	//screen1
	initArrays(initTheScreen->screen1, 0, "Sequence Edit");
	initArrays(initTheScreen->screen1, 1, "Pattern:");
     724:	f7ff ffb0 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->screen1, 2, "Steps:");
     728:	4630      	mov	r0, r6
     72a:	4a50      	ldr	r2, [pc, #320]	; (86c <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x190>)
     72c:	2102      	movs	r1, #2
     72e:	f7ff ffab 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->screen1, 3, "Step number:");
     732:	4630      	mov	r0, r6
     734:	4a4e      	ldr	r2, [pc, #312]	; (870 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x194>)
     736:	2103      	movs	r1, #3
     738:	f7ff ffa6 	bl	688 <initArrays(char volatile (*) [21], int, char*)>

	//screen2
	initArrays(initTheScreen->screen2, 0, "Track Settings");
     73c:	4620      	mov	r0, r4
     73e:	4a4d      	ldr	r2, [pc, #308]	; (874 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x198>)
     740:	2100      	movs	r1, #0
     742:	f7ff ffa1 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->screen2, 1, "Track:");
     746:	4620      	mov	r0, r4
     748:	4a4b      	ldr	r2, [pc, #300]	; (878 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x19c>)
     74a:	2101      	movs	r1, #1
     74c:	f7ff ff9c 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->screen2, 2, "PlayMode:");
     750:	4620      	mov	r0, r4
     752:	4a4a      	ldr	r2, [pc, #296]	; (87c <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1a0>)
     754:	2102      	movs	r1, #2
     756:	f7ff ff97 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->screen2, 3, "OutRoute:");
     75a:	4620      	mov	r0, r4
     75c:	4a48      	ldr	r2, [pc, #288]	; (880 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1a4>)
     75e:	2103      	movs	r1, #3
	initArrays(initTheScreen->screen2, 4, "EnvelopeMode:");
	initArrays(initTheScreen->screen2, 5, "SustainTime:      S");

	//screen3
	initArrays(initTheScreen->screen3, 1, "Midi Channel:");
     760:	f205 2637 	addw	r6, r5, #567	; 0x237

	//screen2
	initArrays(initTheScreen->screen2, 0, "Track Settings");
	initArrays(initTheScreen->screen2, 1, "Track:");
	initArrays(initTheScreen->screen2, 2, "PlayMode:");
	initArrays(initTheScreen->screen2, 3, "OutRoute:");
     764:	f7ff ff90 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->screen2, 4, "EnvelopeMode:");
     768:	4620      	mov	r0, r4
     76a:	4a46      	ldr	r2, [pc, #280]	; (884 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1a8>)
     76c:	2104      	movs	r1, #4
     76e:	f7ff ff8b 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->screen2, 5, "SustainTime:      S");
     772:	4620      	mov	r0, r4
     774:	4a44      	ldr	r2, [pc, #272]	; (888 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1ac>)
     776:	2105      	movs	r1, #5
     778:	f7ff ff86 	bl	688 <initArrays(char volatile (*) [21], int, char*)>

	//screen3
	initArrays(initTheScreen->screen3, 1, "Midi Channel:");
     77c:	4630      	mov	r0, r6
     77e:	4a43      	ldr	r2, [pc, #268]	; (88c <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1b0>)
     780:	2101      	movs	r1, #1
     782:	f7ff ff81 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->screen3, 2, "Midi trig   :");
     786:	4630      	mov	r0, r6
     788:	4a41      	ldr	r2, [pc, #260]	; (890 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1b4>)
     78a:	2102      	movs	r1, #2
	initArrays(initTheScreen->screen3, 3, " ");
	initArrays(initTheScreen->screen3, 0, "Global Settings");

	//init all of the knob arrays:
	initArrays(initTheScreen->knobScreen, 0, "OutVolume x : xxxdb");//string 0 is outVolume
     78c:	f505 743d 	add.w	r4, r5, #756	; 0x2f4
	initArrays(initTheScreen->screen2, 4, "EnvelopeMode:");
	initArrays(initTheScreen->screen2, 5, "SustainTime:      S");

	//screen3
	initArrays(initTheScreen->screen3, 1, "Midi Channel:");
	initArrays(initTheScreen->screen3, 2, "Midi trig   :");
     790:	f7ff ff7a 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->screen3, 3, " ");
     794:	4630      	mov	r0, r6
     796:	4a3f      	ldr	r2, [pc, #252]	; (894 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1b8>)
     798:	2103      	movs	r1, #3
     79a:	f7ff ff75 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->screen3, 0, "Global Settings");
     79e:	4630      	mov	r0, r6
     7a0:	4a3d      	ldr	r2, [pc, #244]	; (898 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1bc>)
     7a2:	2100      	movs	r1, #0
     7a4:	f7ff ff70 	bl	688 <initArrays(char volatile (*) [21], int, char*)>

	//init all of the knob arrays:
	initArrays(initTheScreen->knobScreen, 0, "OutVolume x : xxxdb");//string 0 is outVolume
     7a8:	4620      	mov	r0, r4
     7aa:	4a3c      	ldr	r2, [pc, #240]	; (89c <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1c0>)
     7ac:	2100      	movs	r1, #0
     7ae:	f7ff ff6b 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->knobScreen, 1, "Pitch : xxx");//string 1 is pitch
     7b2:	4620      	mov	r0, r4
     7b4:	4a3a      	ldr	r2, [pc, #232]	; (8a0 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1c4>)
     7b6:	2101      	movs	r1, #1
     7b8:	f7ff ff66 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->knobScreen, 2, "AttackTime  :      S"); //string 2 is Envelope gain
     7bc:	4620      	mov	r0, r4
     7be:	4a39      	ldr	r2, [pc, #228]	; (8a4 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1c8>)
     7c0:	2102      	movs	r1, #2
     7c2:	f7ff ff61 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->knobScreen, 3, "ReleaseTimexx:xx xxx"); //string 3 is Envelop Time
     7c6:	4620      	mov	r0, r4
     7c8:	4a37      	ldr	r2, [pc, #220]	; (8a8 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1cc>)
     7ca:	2103      	movs	r1, #3
     7cc:	f7ff ff5c 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	initArrays(initTheScreen->knobScreen, 4, "TrackVolume xx:xxxdb"); //string 4 is track Level.
     7d0:	4620      	mov	r0, r4
     7d2:	4a36      	ldr	r2, [pc, #216]	; (8ac <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1d0>)
     7d4:	2104      	movs	r1, #4
     7d6:	f7ff ff57 	bl	688 <initArrays(char volatile (*) [21], int, char*)>
	//initArrays(initTheScreen->knobScreen,5,"BPM: ");
	//we might want to put in one of these for BPM, but I'm not sure. 

	numPrinter(initTheScreen->screen0[2], 5, 3, currentPattern->patternBPM);
     7da:	f8b8 30c8 	ldrh.w	r3, [r8, #200]	; 0xc8
     7de:	f105 002a 	add.w	r0, r5, #42	; 0x2a
     7e2:	2203      	movs	r2, #3
     7e4:	b29b      	uxth	r3, r3
     7e6:	2105      	movs	r1, #5
     7e8:	f000 ff00 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
	numPrinter(initTheScreen->screen3[1], 14, 2, (currentGlobals->midiChannel) + 1);
     7ec:	7c7b      	ldrb	r3, [r7, #17]
     7ee:	f505 7013 	add.w	r0, r5, #588	; 0x24c
     7f2:	2202      	movs	r2, #2
     7f4:	3301      	adds	r3, #1
     7f6:	210e      	movs	r1, #14
     7f8:	f000 fef8 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
	numPrinter(initTheScreen->screen0[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
     7fc:	7a3b      	ldrb	r3, [r7, #8]
     7fe:	f105 0015 	add.w	r0, r5, #21
     802:	2203      	movs	r2, #3
     804:	3301      	adds	r3, #1
     806:	2109      	movs	r1, #9
     808:	f000 fef0 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
	numPrinter(initTheScreen->screen1[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
     80c:	7a3b      	ldrb	r3, [r7, #8]
     80e:	f105 00d2 	add.w	r0, r5, #210	; 0xd2
     812:	2203      	movs	r2, #3
     814:	3301      	adds	r3, #1
     816:	2109      	movs	r1, #9
     818:	f000 fee8 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
	numPrinter(initTheScreen->screen1[2], 7, 2, currentPattern->numSteps);
     81c:	f898 30ca 	ldrb.w	r3, [r8, #202]	; 0xca
     820:	f105 00e7 	add.w	r0, r5, #231	; 0xe7
     824:	2202      	movs	r2, #2
     826:	2107      	movs	r1, #7
     828:	462e      	mov	r6, r5
     82a:	f000 fedf 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
	numPrinter(initTheScreen->screen1[3], 13, 2, (currentGlobals->currentStep) + 1);
     82e:	7a7b      	ldrb	r3, [r7, #9]
     830:	f105 00fc 	add.w	r0, r5, #252	; 0xfc
     834:	2202      	movs	r2, #2
     836:	3301      	adds	r3, #1
     838:	210d      	movs	r1, #13
     83a:	2400      	movs	r4, #0
     83c:	f000 fed6 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>

	for (uint8_t i = 0; i < 4; i++)
	{
		outputS(initTheScreen->screen0[i], i, currentGlobals);
     840:	4621      	mov	r1, r4
     842:	3401      	adds	r4, #1
     844:	4630      	mov	r0, r6
     846:	463a      	mov	r2, r7
     848:	f000 fea4 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
	numPrinter(initTheScreen->screen0[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
	numPrinter(initTheScreen->screen1[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
	numPrinter(initTheScreen->screen1[2], 7, 2, currentPattern->numSteps);
	numPrinter(initTheScreen->screen1[3], 13, 2, (currentGlobals->currentStep) + 1);

	for (uint8_t i = 0; i < 4; i++)
     84c:	2c04      	cmp	r4, #4
     84e:	f106 0615 	add.w	r6, r6, #21
     852:	d1f5      	bne.n	840 <initMenu(Screen volatile*, Pattern volatile*, Globals volatile*)+0x164>
	{
		outputS(initTheScreen->screen0[i], i, currentGlobals);
	}
}
     854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     858:	20000034 	.word	0x20000034
     85c:	20000048 	.word	0x20000048
     860:	20000054 	.word	0x20000054
     864:	2000005c 	.word	0x2000005c
     868:	20000064 	.word	0x20000064
     86c:	20000074 	.word	0x20000074
     870:	2000007c 	.word	0x2000007c
     874:	2000008c 	.word	0x2000008c
     878:	2000009c 	.word	0x2000009c
     87c:	200000a4 	.word	0x200000a4
     880:	200000b0 	.word	0x200000b0
     884:	200000bc 	.word	0x200000bc
     888:	200000cc 	.word	0x200000cc
     88c:	200000e0 	.word	0x200000e0
     890:	200000f0 	.word	0x200000f0
     894:	20000100 	.word	0x20000100
     898:	20000104 	.word	0x20000104
     89c:	20000114 	.word	0x20000114
     8a0:	20000128 	.word	0x20000128
     8a4:	20000134 	.word	0x20000134
     8a8:	2000014c 	.word	0x2000014c
     8ac:	20000164 	.word	0x20000164

000008b0 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)>:
	numPrinter(initTheScreen->screen1[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
	numPrinter(initTheScreen->screen0[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
}

void updateScreen(volatile Screen* menuScreen, volatile Pattern* currentPattern, volatile Globals* currentGlobals)
{
     8b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	if ((currentGlobals->valueChangeFlag) & (1 << encoderChange))//check if encoder bit is high
     8b4:	7bd3      	ldrb	r3, [r2, #15]
	numPrinter(initTheScreen->screen1[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
	numPrinter(initTheScreen->screen0[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
}

void updateScreen(volatile Screen* menuScreen, volatile Pattern* currentPattern, volatile Globals* currentGlobals)
{
     8b6:	460f      	mov	r7, r1
     8b8:	4614      	mov	r4, r2
     8ba:	4605      	mov	r5, r0

	if ((currentGlobals->valueChangeFlag) & (1 << encoderChange))//check if encoder bit is high
     8bc:	07d9      	lsls	r1, r3, #31
     8be:	d551      	bpl.n	964 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0xb4>
	{
		currentGlobals->valueChangeFlag = currentGlobals->valueChangeFlag & (0xFF & (0 << encoderChange));//set encoder bit low, and carry our whatever encoder change has occurred. 
     8c0:	2300      	movs	r3, #0
     8c2:	7be2      	ldrb	r2, [r4, #15]
     8c4:	73e3      	strb	r3, [r4, #15]
		//we need to debug this to make sure it's doing what we think it's doing.
		switch (currentGlobals->menuState)
     8c6:	7ae3      	ldrb	r3, [r4, #11]
     8c8:	2b29      	cmp	r3, #41	; 0x29
     8ca:	d848      	bhi.n	95e <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0xae>
     8cc:	e8df f013 	tbh	[pc, r3, lsl #1]
     8d0:	0047023e 	.word	0x0047023e
     8d4:	00470047 	.word	0x00470047
     8d8:	00470047 	.word	0x00470047
     8dc:	00470047 	.word	0x00470047
     8e0:	00470047 	.word	0x00470047
     8e4:	00470047 	.word	0x00470047
     8e8:	00470047 	.word	0x00470047
     8ec:	00470047 	.word	0x00470047
     8f0:	01a701d7 	.word	0x01a701d7
     8f4:	01fa0214 	.word	0x01fa0214
     8f8:	00470047 	.word	0x00470047
     8fc:	00470047 	.word	0x00470047
     900:	028f0047 	.word	0x028f0047
     904:	01b901c8 	.word	0x01b901c8
     908:	00470047 	.word	0x00470047
     90c:	00470047 	.word	0x00470047
     910:	002a0220 	.word	0x002a0220
     914:	00470047 	.word	0x00470047
     918:	00470047 	.word	0x00470047
     91c:	00470047 	.word	0x00470047
     920:	02770047 	.word	0x02770047
     924:	f500 78d2 	add.w	r8, r0, #420	; 0x1a4
     928:	f200 16b9 	addw	r6, r0, #441	; 0x1b9
     92c:	f200 198f 	addw	r9, r0, #399	; 0x18f
			outputS(menuScreen->screen2[2], 2, currentGlobals);
			outputS(menuScreen->screen2[3], 3, currentGlobals);
			currentGlobals->menuState = TrackMenuArrow1;

		case TrackMenuArrow1:
			menuScreen->screen2[1][19] = 8;
     930:	2108      	movs	r1, #8
			menuScreen->screen2[2][19] = ' ';
     932:	2320      	movs	r3, #32
			menuScreen->screen2[3][19] = ' ';
			outputS(menuScreen->screen2[1], 1, currentGlobals);
     934:	4648      	mov	r0, r9
     936:	4622      	mov	r2, r4
			outputS(menuScreen->screen2[2], 2, currentGlobals);
			outputS(menuScreen->screen2[3], 3, currentGlobals);
			currentGlobals->menuState = TrackMenuArrow1;

		case TrackMenuArrow1:
			menuScreen->screen2[1][19] = 8;
     938:	f885 11a2 	strb.w	r1, [r5, #418]	; 0x1a2
			menuScreen->screen2[2][19] = ' ';
			menuScreen->screen2[3][19] = ' ';
			outputS(menuScreen->screen2[1], 1, currentGlobals);
     93c:	2101      	movs	r1, #1
			outputS(menuScreen->screen2[3], 3, currentGlobals);
			currentGlobals->menuState = TrackMenuArrow1;

		case TrackMenuArrow1:
			menuScreen->screen2[1][19] = 8;
			menuScreen->screen2[2][19] = ' ';
     93e:	f885 31b7 	strb.w	r3, [r5, #439]	; 0x1b7
			menuScreen->screen2[3][19] = ' ';
     942:	f885 31cc 	strb.w	r3, [r5, #460]	; 0x1cc
			outputS(menuScreen->screen2[1], 1, currentGlobals);
     946:	f000 fe25 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen2[2], 2, currentGlobals);
     94a:	4622      	mov	r2, r4
     94c:	4640      	mov	r0, r8
     94e:	2102      	movs	r1, #2
     950:	f000 fe20 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen2[3], 3, currentGlobals);
     954:	4622      	mov	r2, r4
     956:	4630      	mov	r0, r6
     958:	2103      	movs	r1, #3
     95a:	f000 fe1b 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen3[1], 1, currentGlobals);
			outputS(menuScreen->screen3[2], 2, currentGlobals);
			outputS(menuScreen->screen3[3], 3, currentGlobals);
			break;
		}
		prevMenuState = currentGlobals->menuState;
     95e:	7ae2      	ldrb	r2, [r4, #11]
     960:	4bd5      	ldr	r3, [pc, #852]	; (cb8 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x408>)
     962:	701a      	strb	r2, [r3, #0]
	}
	//We should only reach this in track selection and global settings for setting midi notes. 
	if (currentGlobals->valueChangeFlag & (1 << triggerChange))
     964:	7be3      	ldrb	r3, [r4, #15]
     966:	079a      	lsls	r2, r3, #30
     968:	d41f      	bmi.n	9aa <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0xfa>
			outputS(menuScreen->screen3[2], 2, currentGlobals);
			break;

		}
	}
	if (currentGlobals->valueChangeFlag & (1 << knobChange))
     96a:	7be3      	ldrb	r3, [r4, #15]
     96c:	075b      	lsls	r3, r3, #29
     96e:	d51a      	bpl.n	9a6 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0xf6>
	{
		uint8_t positionSelect = currentGlobals->knobStatus & 0x0F; //this is the bottom 4 bits, for the track location
     970:	f894 8010 	ldrb.w	r8, [r4, #16]
		uint8_t positionSelectUpper = 0;
		if ((currentGlobals->buttonSwitchFlag) & 0x01)
     974:	7ba2      	ldrb	r2, [r4, #14]
		{
			positionSelectUpper = 8;
		}


		switch ((currentGlobals->knobStatus) >> 4)
     976:	f894 9010 	ldrb.w	r9, [r4, #16]

		}
	}
	if (currentGlobals->valueChangeFlag & (1 << knobChange))
	{
		uint8_t positionSelect = currentGlobals->knobStatus & 0x0F; //this is the bottom 4 bits, for the track location
     97a:	f008 080f 	and.w	r8, r8, #15
		uint8_t positionSelectUpper = 0;
		if ((currentGlobals->buttonSwitchFlag) & 0x01)
     97e:	f012 0601 	ands.w	r6, r2, #1
		{
			positionSelectUpper = 8;
		}


		switch ((currentGlobals->knobStatus) >> 4)
     982:	ea4f 1919 	mov.w	r9, r9, lsr #4
     986:	bf18      	it	ne
     988:	2608      	movne	r6, #8
     98a:	f1b9 0f01 	cmp.w	r9, #1
     98e:	4633      	mov	r3, r6
     990:	d05d      	beq.n	a4e <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x19e>
     992:	f1b9 0f02 	cmp.w	r9, #2
     996:	f000 80b3 	beq.w	b00 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x250>
     99a:	f1b9 0f00 	cmp.w	r9, #0
     99e:	d072      	beq.n	a86 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1d6>
			{
				outputS(menuScreen->screen0[2], 2, currentGlobals);
			}
			break;
		}
		currentGlobals->valueChangeFlag = currentGlobals->valueChangeFlag & (0xFF & (0 << knobChange));
     9a0:	2300      	movs	r3, #0
     9a2:	7be2      	ldrb	r2, [r4, #15]
     9a4:	73e3      	strb	r3, [r4, #15]
     9a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		prevMenuState = currentGlobals->menuState;
	}
	//We should only reach this in track selection and global settings for setting midi notes. 
	if (currentGlobals->valueChangeFlag & (1 << triggerChange))
	{
		currentGlobals->valueChangeFlag = currentGlobals->valueChangeFlag & (0 << triggerChange); //this is wrong. Will erase all of valueChange Flag. 
     9aa:	2300      	movs	r3, #0
     9ac:	7be2      	ldrb	r2, [r4, #15]
     9ae:	73e3      	strb	r3, [r4, #15]
		switch ((currentGlobals->menuState) >> 4) //we don't need to worry about what the bottom encoder is doing.  
     9b0:	7ae6      	ldrb	r6, [r4, #11]
     9b2:	0936      	lsrs	r6, r6, #4
     9b4:	2e02      	cmp	r6, #2
     9b6:	d1d8      	bne.n	96a <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0xba>
		{
		case 2:;
			uint16_t trackSample = (currentPattern->trackSampleMSB[currentGlobals->currentTrack] << 8) | (currentPattern->trackSampleLSB[currentGlobals->currentTrack]);
     9b8:	7aa3      	ldrb	r3, [r4, #10]
			numPrinter(menuScreen->screen2[1], 7, 2, (currentGlobals->currentTrack) + 1);
     9ba:	f205 198f 	addw	r9, r5, #399	; 0x18f
     9be:	4632      	mov	r2, r6
     9c0:	2107      	movs	r1, #7
	{
		currentGlobals->valueChangeFlag = currentGlobals->valueChangeFlag & (0 << triggerChange); //this is wrong. Will erase all of valueChange Flag. 
		switch ((currentGlobals->menuState) >> 4) //we don't need to worry about what the bottom encoder is doing.  
		{
		case 2:;
			uint16_t trackSample = (currentPattern->trackSampleMSB[currentGlobals->currentTrack] << 8) | (currentPattern->trackSampleLSB[currentGlobals->currentTrack]);
     9c2:	443b      	add	r3, r7
			numPrinter(menuScreen->screen2[1], 7, 2, (currentGlobals->currentTrack) + 1);
     9c4:	4648      	mov	r0, r9
	{
		currentGlobals->valueChangeFlag = currentGlobals->valueChangeFlag & (0 << triggerChange); //this is wrong. Will erase all of valueChange Flag. 
		switch ((currentGlobals->menuState) >> 4) //we don't need to worry about what the bottom encoder is doing.  
		{
		case 2:;
			uint16_t trackSample = (currentPattern->trackSampleMSB[currentGlobals->currentTrack] << 8) | (currentPattern->trackSampleLSB[currentGlobals->currentTrack]);
     9c6:	f893 a098 	ldrb.w	sl, [r3, #152]	; 0x98
     9ca:	7aa3      	ldrb	r3, [r4, #10]
     9cc:	fa5f fa8a 	uxtb.w	sl, sl
     9d0:	443b      	add	r3, r7
     9d2:	f893 80a8 	ldrb.w	r8, [r3, #168]	; 0xa8
			numPrinter(menuScreen->screen2[1], 7, 2, (currentGlobals->currentTrack) + 1);
     9d6:	7aa3      	ldrb	r3, [r4, #10]
	{
		currentGlobals->valueChangeFlag = currentGlobals->valueChangeFlag & (0 << triggerChange); //this is wrong. Will erase all of valueChange Flag. 
		switch ((currentGlobals->menuState) >> 4) //we don't need to worry about what the bottom encoder is doing.  
		{
		case 2:;
			uint16_t trackSample = (currentPattern->trackSampleMSB[currentGlobals->currentTrack] << 8) | (currentPattern->trackSampleLSB[currentGlobals->currentTrack]);
     9d8:	fa5f f888 	uxtb.w	r8, r8
			numPrinter(menuScreen->screen2[1], 7, 2, (currentGlobals->currentTrack) + 1);
     9dc:	3301      	adds	r3, #1
     9de:	f000 fe05 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
			numPrinter(menuScreen->screen2[1], 10, 4, trackSample);
     9e2:	2204      	movs	r2, #4
     9e4:	ea48 230a 	orr.w	r3, r8, sl, lsl #8
     9e8:	4648      	mov	r0, r9
     9ea:	210a      	movs	r1, #10
     9ec:	f000 fdfe 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
			//this feels dumb having it in two places, but It should take care of both cases. Maybe this should be a function?
			switch (currentPattern->trackPlayMode[currentGlobals->currentTrack])
     9f0:	7aa3      	ldrb	r3, [r4, #10]
     9f2:	443b      	add	r3, r7
     9f4:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
     9f8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     9fc:	2b00      	cmp	r3, #0
     9fe:	f000 8232 	beq.w	e66 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x5b6>
     a02:	2a01      	cmp	r2, #1
     a04:	d10b      	bne.n	a1e <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x16e>
				menuScreen->screen2[2][12] = 'l';
				menuScreen->screen2[2][13] = 'o';
				break;

			case 1:
				menuScreen->screen2[2][10] = 'P';
     a06:	2050      	movs	r0, #80	; 0x50
				menuScreen->screen2[2][11] = 'o';
     a08:	216f      	movs	r1, #111	; 0x6f
				menuScreen->screen2[2][12] = 'l';
     a0a:	226c      	movs	r2, #108	; 0x6c
				menuScreen->screen2[2][13] = 'y';
     a0c:	2379      	movs	r3, #121	; 0x79
				menuScreen->screen2[2][12] = 'l';
				menuScreen->screen2[2][13] = 'o';
				break;

			case 1:
				menuScreen->screen2[2][10] = 'P';
     a0e:	f885 01ae 	strb.w	r0, [r5, #430]	; 0x1ae
				menuScreen->screen2[2][11] = 'o';
     a12:	f885 11af 	strb.w	r1, [r5, #431]	; 0x1af
				menuScreen->screen2[2][12] = 'l';
     a16:	f885 21b0 	strb.w	r2, [r5, #432]	; 0x1b0
				menuScreen->screen2[2][13] = 'y';
     a1a:	f885 31b1 	strb.w	r3, [r5, #433]	; 0x1b1

			case 3:
				break;
			}

			numPrinter(menuScreen->screen2[3], 10, 2, (currentPattern->trackOutputRoute[currentGlobals->currentTrack] + 1));
     a1e:	7aa3      	ldrb	r3, [r4, #10]
     a20:	f205 18b9 	addw	r8, r5, #441	; 0x1b9
     a24:	2202      	movs	r2, #2
     a26:	210a      	movs	r1, #10
     a28:	443b      	add	r3, r7
     a2a:	4640      	mov	r0, r8
     a2c:	7e1b      	ldrb	r3, [r3, #24]
     a2e:	3301      	adds	r3, #1
     a30:	f000 fddc 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
			switch (currentPattern->envelopeType[currentGlobals->currentTrack])
     a34:	7aa3      	ldrb	r3, [r4, #10]
     a36:	443b      	add	r3, r7
     a38:	f893 30eb 	ldrb.w	r3, [r3, #235]	; 0xeb
     a3c:	2b03      	cmp	r3, #3
     a3e:	f200 8093 	bhi.w	b68 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x2b8>
     a42:	e8df f013 	tbh	[pc, r3, lsl #1]
     a46:	0203      	.short	0x0203
     a48:	00870201 	.word	0x00870201
     a4c:	01f4      	.short	0x01f4
			outputS(menuScreen->knobScreen[0], 3, currentGlobals);
			break;

		case 1: //pitch
			menuScreen->knobScreen[1][5] = positionSelect + 49;
			if (currentPattern->outputPitch[positionSelect] >> 7)
     a4e:	4447      	add	r7, r8
			menuScreen->knobScreen[0][10] = positionSelect + 49;
			outputS(menuScreen->knobScreen[0], 3, currentGlobals);
			break;

		case 1: //pitch
			menuScreen->knobScreen[1][5] = positionSelect + 49;
     a50:	f108 0831 	add.w	r8, r8, #49	; 0x31
     a54:	f885 830e 	strb.w	r8, [r5, #782]	; 0x30e
			if (currentPattern->outputPitch[positionSelect] >> 7)
     a58:	7c3b      	ldrb	r3, [r7, #16]
     a5a:	09db      	lsrs	r3, r3, #7
     a5c:	f000 80d3 	beq.w	c06 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x356>
			{
				menuScreen->knobScreen[1][7] = '-';
     a60:	232d      	movs	r3, #45	; 0x2d
				numPrinter(menuScreen->knobScreen[1], 8, 3, (currentPattern->outputPitch[positionSelect]) ^ 255);
     a62:	f205 3609 	addw	r6, r5, #777	; 0x309
     a66:	2203      	movs	r2, #3
     a68:	2108      	movs	r1, #8

		case 1: //pitch
			menuScreen->knobScreen[1][5] = positionSelect + 49;
			if (currentPattern->outputPitch[positionSelect] >> 7)
			{
				menuScreen->knobScreen[1][7] = '-';
     a6a:	f885 3310 	strb.w	r3, [r5, #784]	; 0x310
				numPrinter(menuScreen->knobScreen[1], 8, 3, (currentPattern->outputPitch[positionSelect]) ^ 255);
     a6e:	4630      	mov	r0, r6
     a70:	7c3b      	ldrb	r3, [r7, #16]
     a72:	43db      	mvns	r3, r3
     a74:	b2db      	uxtb	r3, r3
     a76:	f000 fdb9 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
			else
			{
				menuScreen->knobScreen[1][7] = '+';
				numPrinter(menuScreen->knobScreen[1], 8, 3, currentPattern->outputPitch[positionSelect]);
			}
			outputS(menuScreen->knobScreen[1], 3, currentGlobals);
     a7a:	4630      	mov	r0, r6
     a7c:	4622      	mov	r2, r4
     a7e:	2103      	movs	r1, #3
     a80:	f000 fd88 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			break;
     a84:	e78c      	b.n	9a0 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0xf0>


		switch ((currentGlobals->knobStatus) >> 4)
		{
		case 0: //output volume
			if ((currentPattern->outputLevelMSB[positionSelect]) == 0)
     a86:	f817 3008 	ldrb.w	r3, [r7, r8]
			{ //value is positive
				menuScreen->knobScreen[0][14] = ' ';
				numPrinter(menuScreen->knobScreen[0], 15, 2, currentPattern->outputLevelLSB[positionSelect]); //should be a value between 0 and 8
     a8a:	4447      	add	r7, r8


		switch ((currentGlobals->knobStatus) >> 4)
		{
		case 0: //output volume
			if ((currentPattern->outputLevelMSB[positionSelect]) == 0)
     a8c:	2b00      	cmp	r3, #0
     a8e:	f000 81f6 	beq.w	e7e <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x5ce>
				menuScreen->knobScreen[0][14] = ' ';
				numPrinter(menuScreen->knobScreen[0], 15, 2, currentPattern->outputLevelLSB[positionSelect]); //should be a value between 0 and 8
			}
			else
			{
				menuScreen->knobScreen[0][14] = '-';
     a92:	222d      	movs	r2, #45	; 0x2d
				menuScreen->knobScreen[0][15] = ((((currentPattern->outputLevelLSB[positionSelect] ^ 255) + 1) % 100) / 10) + 48; //negative 8 bit numbers: flip every bit and add 1.
     a94:	4989      	ldr	r1, [pc, #548]	; (cbc <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x40c>)
     a96:	2364      	movs	r3, #100	; 0x64
     a98:	f505 793d 	add.w	r9, r5, #756	; 0x2f4
				menuScreen->knobScreen[0][14] = ' ';
				numPrinter(menuScreen->knobScreen[0], 15, 2, currentPattern->outputLevelLSB[positionSelect]); //should be a value between 0 and 8
			}
			else
			{
				menuScreen->knobScreen[0][14] = '-';
     a9c:	f885 2302 	strb.w	r2, [r5, #770]	; 0x302
				menuScreen->knobScreen[0][15] = ((((currentPattern->outputLevelLSB[positionSelect] ^ 255) + 1) % 100) / 10) + 48; //negative 8 bit numbers: flip every bit and add 1.
     aa0:	7a38      	ldrb	r0, [r7, #8]
     aa2:	43c0      	mvns	r0, r0
     aa4:	b2c0      	uxtb	r0, r0
     aa6:	3001      	adds	r0, #1
     aa8:	fb81 2100 	smull	r2, r1, r1, r0
     aac:	17c2      	asrs	r2, r0, #31
     aae:	ebc2 1161 	rsb	r1, r2, r1, asr #5
     ab2:	4a83      	ldr	r2, [pc, #524]	; (cc0 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x410>)
     ab4:	fb03 0311 	mls	r3, r3, r1, r0
     ab8:	fb82 0103 	smull	r0, r1, r2, r3
     abc:	17db      	asrs	r3, r3, #31
     abe:	ebc3 03a1 	rsb	r3, r3, r1, asr #2
     ac2:	3330      	adds	r3, #48	; 0x30
     ac4:	b2db      	uxtb	r3, r3
     ac6:	f885 3303 	strb.w	r3, [r5, #771]	; 0x303
				menuScreen->knobScreen[0][16] = (((currentPattern->outputLevelLSB[positionSelect] ^ 255) + 1) % 10) + 48;
     aca:	7a3b      	ldrb	r3, [r7, #8]
     acc:	43db      	mvns	r3, r3
     ace:	b2db      	uxtb	r3, r3
     ad0:	3301      	adds	r3, #1
     ad2:	fb82 1203 	smull	r1, r2, r2, r3
     ad6:	17d9      	asrs	r1, r3, #31
     ad8:	ebc1 02a2 	rsb	r2, r1, r2, asr #2
     adc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
     ae0:	eba3 0342 	sub.w	r3, r3, r2, lsl #1
     ae4:	3330      	adds	r3, #48	; 0x30
     ae6:	b2db      	uxtb	r3, r3
     ae8:	f885 3304 	strb.w	r3, [r5, #772]	; 0x304
			}

			menuScreen->knobScreen[0][10] = positionSelect + 49;
     aec:	f108 0831 	add.w	r8, r8, #49	; 0x31
			outputS(menuScreen->knobScreen[0], 3, currentGlobals);
     af0:	4648      	mov	r0, r9
     af2:	4622      	mov	r2, r4
     af4:	2103      	movs	r1, #3
				menuScreen->knobScreen[0][14] = '-';
				menuScreen->knobScreen[0][15] = ((((currentPattern->outputLevelLSB[positionSelect] ^ 255) + 1) % 100) / 10) + 48; //negative 8 bit numbers: flip every bit and add 1.
				menuScreen->knobScreen[0][16] = (((currentPattern->outputLevelLSB[positionSelect] ^ 255) + 1) % 10) + 48;
			}

			menuScreen->knobScreen[0][10] = positionSelect + 49;
     af6:	f885 82fe 	strb.w	r8, [r5, #766]	; 0x2fe
			outputS(menuScreen->knobScreen[0], 3, currentGlobals);
     afa:	f000 fd4b 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			break;
     afe:	e74f      	b.n	9a0 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0xf0>
			}
			outputS(menuScreen->knobScreen[1], 3, currentGlobals);
			break;

		case 2:; //attack envelope 
			uint16_t totalAttackTime = currentPattern->trackAttackTimeLSB[positionSelect + positionSelectUpper] | ((currentPattern->trackAttackTimeMSB[positionSelect + positionSelectUpper]) << 8);
     b00:	4443      	add	r3, r8
			numPrinter(menuScreen->knobScreen[2], 14, 5, totalAttackTime);
     b02:	f205 3a1e 	addw	sl, r5, #798	; 0x31e
     b06:	2205      	movs	r2, #5
     b08:	210e      	movs	r1, #14
			}
			outputS(menuScreen->knobScreen[1], 3, currentGlobals);
			break;

		case 2:; //attack envelope 
			uint16_t totalAttackTime = currentPattern->trackAttackTimeLSB[positionSelect + positionSelectUpper] | ((currentPattern->trackAttackTimeMSB[positionSelect + positionSelectUpper]) << 8);
     b0a:	441f      	add	r7, r3
			numPrinter(menuScreen->knobScreen[2], 14, 5, totalAttackTime);
     b0c:	4650      	mov	r0, sl
			}
			outputS(menuScreen->knobScreen[1], 3, currentGlobals);
			break;

		case 2:; //attack envelope 
			uint16_t totalAttackTime = currentPattern->trackAttackTimeLSB[positionSelect + positionSelectUpper] | ((currentPattern->trackAttackTimeMSB[positionSelect + positionSelectUpper]) << 8);
     b0e:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
     b12:	f897 7048 	ldrb.w	r7, [r7, #72]	; 0x48
			numPrinter(menuScreen->knobScreen[2], 14, 5, totalAttackTime);
     b16:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
			menuScreen->knobScreen[2][13] = menuScreen->knobScreen[2][14];
			menuScreen->knobScreen[2][14] = menuScreen->knobScreen[2][15];
			menuScreen->knobScreen[2][15] = '.';
     b1a:	272e      	movs	r7, #46	; 0x2e
			outputS(menuScreen->knobScreen[1], 3, currentGlobals);
			break;

		case 2:; //attack envelope 
			uint16_t totalAttackTime = currentPattern->trackAttackTimeLSB[positionSelect + positionSelectUpper] | ((currentPattern->trackAttackTimeMSB[positionSelect + positionSelectUpper]) << 8);
			numPrinter(menuScreen->knobScreen[2], 14, 5, totalAttackTime);
     b1c:	f000 fd66 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
			menuScreen->knobScreen[2][13] = menuScreen->knobScreen[2][14];
     b20:	f895 132c 	ldrb.w	r1, [r5, #812]	; 0x32c
			menuScreen->knobScreen[2][14] = menuScreen->knobScreen[2][15];
			menuScreen->knobScreen[2][15] = '.';
			numPrinter(menuScreen->knobScreen[2], 10, 2, (positionSelect + 1 + positionSelectUpper));
     b24:	eb08 0306 	add.w	r3, r8, r6
     b28:	464a      	mov	r2, r9
			break;

		case 2:; //attack envelope 
			uint16_t totalAttackTime = currentPattern->trackAttackTimeLSB[positionSelect + positionSelectUpper] | ((currentPattern->trackAttackTimeMSB[positionSelect + positionSelectUpper]) << 8);
			numPrinter(menuScreen->knobScreen[2], 14, 5, totalAttackTime);
			menuScreen->knobScreen[2][13] = menuScreen->knobScreen[2][14];
     b2a:	b2c9      	uxtb	r1, r1
			menuScreen->knobScreen[2][14] = menuScreen->knobScreen[2][15];
			menuScreen->knobScreen[2][15] = '.';
			numPrinter(menuScreen->knobScreen[2], 10, 2, (positionSelect + 1 + positionSelectUpper));
     b2c:	4650      	mov	r0, sl
     b2e:	3301      	adds	r3, #1
			break;

		case 2:; //attack envelope 
			uint16_t totalAttackTime = currentPattern->trackAttackTimeLSB[positionSelect + positionSelectUpper] | ((currentPattern->trackAttackTimeMSB[positionSelect + positionSelectUpper]) << 8);
			numPrinter(menuScreen->knobScreen[2], 14, 5, totalAttackTime);
			menuScreen->knobScreen[2][13] = menuScreen->knobScreen[2][14];
     b30:	f885 132b 	strb.w	r1, [r5, #811]	; 0x32b
			menuScreen->knobScreen[2][14] = menuScreen->knobScreen[2][15];
			menuScreen->knobScreen[2][15] = '.';
			numPrinter(menuScreen->knobScreen[2], 10, 2, (positionSelect + 1 + positionSelectUpper));
     b34:	210a      	movs	r1, #10

		case 2:; //attack envelope 
			uint16_t totalAttackTime = currentPattern->trackAttackTimeLSB[positionSelect + positionSelectUpper] | ((currentPattern->trackAttackTimeMSB[positionSelect + positionSelectUpper]) << 8);
			numPrinter(menuScreen->knobScreen[2], 14, 5, totalAttackTime);
			menuScreen->knobScreen[2][13] = menuScreen->knobScreen[2][14];
			menuScreen->knobScreen[2][14] = menuScreen->knobScreen[2][15];
     b36:	f895 632d 	ldrb.w	r6, [r5, #813]	; 0x32d
     b3a:	b2f6      	uxtb	r6, r6
     b3c:	f885 632c 	strb.w	r6, [r5, #812]	; 0x32c
			menuScreen->knobScreen[2][15] = '.';
     b40:	f885 732d 	strb.w	r7, [r5, #813]	; 0x32d
			numPrinter(menuScreen->knobScreen[2], 10, 2, (positionSelect + 1 + positionSelectUpper));
     b44:	f000 fd52 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
			outputS(menuScreen->knobScreen[2], 3, currentGlobals); //This is not MS, but ideal for testing it Attack really works. 
     b48:	4622      	mov	r2, r4
     b4a:	4650      	mov	r0, sl
     b4c:	2103      	movs	r1, #3
     b4e:	f000 fd21 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			break;
     b52:	e725      	b.n	9a0 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0xf0>
				menuScreen->screen2[4][16] = ' ';
				menuScreen->screen2[4][17] = ' ';
				break;

			case 2: //only attack
				menuScreen->screen2[4][14] = 'A';
     b54:	2241      	movs	r2, #65	; 0x41
				menuScreen->screen2[4][15] = ' ';
     b56:	2320      	movs	r3, #32
				menuScreen->screen2[4][16] = ' ';
				menuScreen->screen2[4][17] = ' ';
				break;

			case 2: //only attack
				menuScreen->screen2[4][14] = 'A';
     b58:	f885 21dc 	strb.w	r2, [r5, #476]	; 0x1dc
				menuScreen->screen2[4][15] = ' ';
     b5c:	f885 31dd 	strb.w	r3, [r5, #477]	; 0x1dd
				menuScreen->screen2[4][16] = ' ';
     b60:	f885 31de 	strb.w	r3, [r5, #478]	; 0x1de
				menuScreen->screen2[4][17] = ' ';
     b64:	f885 31df 	strb.w	r3, [r5, #479]	; 0x1df
				menuScreen->screen2[4][15] = 'o';
				menuScreen->screen2[4][16] = 'n';
				menuScreen->screen2[4][17] = 'e';
				break;
			}
			uint16_t totalSustainTime = currentPattern->trackSustainTimeLSB[currentGlobals->currentTrack] | ((currentPattern->trackSustainTimeMSB[currentGlobals->currentTrack]) << 8);
     b68:	7aa3      	ldrb	r3, [r4, #10]
			numPrinter(menuScreen->screen2[5], 13, 5, totalSustainTime);
     b6a:	2205      	movs	r2, #5
     b6c:	210d      	movs	r1, #13
     b6e:	f205 10e3 	addw	r0, r5, #483	; 0x1e3
				menuScreen->screen2[4][15] = 'o';
				menuScreen->screen2[4][16] = 'n';
				menuScreen->screen2[4][17] = 'e';
				break;
			}
			uint16_t totalSustainTime = currentPattern->trackSustainTimeLSB[currentGlobals->currentTrack] | ((currentPattern->trackSustainTimeMSB[currentGlobals->currentTrack]) << 8);
     b72:	443b      	add	r3, r7
     b74:	f893 30db 	ldrb.w	r3, [r3, #219]	; 0xdb
     b78:	f894 e00a 	ldrb.w	lr, [r4, #10]
     b7c:	44be      	add	lr, r7
     b7e:	f89e e0cb 	ldrb.w	lr, [lr, #203]	; 0xcb
			numPrinter(menuScreen->screen2[5], 13, 5, totalSustainTime);
     b82:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
     b86:	f000 fd31 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
			menuScreen->screen2[5][12] = menuScreen->screen2[5][13];
     b8a:	f895 31f0 	ldrb.w	r3, [r5, #496]	; 0x1f0
			menuScreen->screen2[5][13] = menuScreen->screen2[5][14];
			menuScreen->screen2[5][14] = '.';
     b8e:	222e      	movs	r2, #46	; 0x2e
				menuScreen->screen2[4][17] = 'e';
				break;
			}
			uint16_t totalSustainTime = currentPattern->trackSustainTimeLSB[currentGlobals->currentTrack] | ((currentPattern->trackSustainTimeMSB[currentGlobals->currentTrack]) << 8);
			numPrinter(menuScreen->screen2[5], 13, 5, totalSustainTime);
			menuScreen->screen2[5][12] = menuScreen->screen2[5][13];
     b90:	b2db      	uxtb	r3, r3
     b92:	f885 31ef 	strb.w	r3, [r5, #495]	; 0x1ef
			menuScreen->screen2[5][13] = menuScreen->screen2[5][14];
     b96:	f895 31f1 	ldrb.w	r3, [r5, #497]	; 0x1f1
     b9a:	b2db      	uxtb	r3, r3
     b9c:	f885 31f0 	strb.w	r3, [r5, #496]	; 0x1f0
			menuScreen->screen2[5][14] = '.';
     ba0:	f885 21f1 	strb.w	r2, [r5, #497]	; 0x1f1


			//this is a bit messy, but seems to fix bugs on this portion of the menu for now. 
			uint8_t triggerChangeScreen = 1;

			if (((currentGlobals->menuState) & selectBit) > 35) //this accounts for menu stats 36,37,44, and 45
     ba4:	7ae3      	ldrb	r3, [r4, #11]
     ba6:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
     baa:	2b23      	cmp	r3, #35	; 0x23
     bac:	d915      	bls.n	bda <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x32a>
			{
				triggerChangeScreen = ((currentGlobals->menuState) & selectBit) - 34; //mask to get rid of encoder B pushed state. 
     bae:	7ae6      	ldrb	r6, [r4, #11]
     bb0:	f006 06f7 	and.w	r6, r6, #247	; 0xf7
     bb4:	3e22      	subs	r6, #34	; 0x22
     bb6:	b2f6      	uxtb	r6, r6
     bb8:	f106 0802 	add.w	r8, r6, #2
     bbc:	eb06 0946 	add.w	r9, r6, r6, lsl #1
     bc0:	3601      	adds	r6, #1
     bc2:	eb08 0848 	add.w	r8, r8, r8, lsl #1
     bc6:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
     bca:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
     bce:	44a9      	add	r9, r5
     bd0:	44a8      	add	r8, r5
     bd2:	f509 79bd 	add.w	r9, r9, #378	; 0x17a
     bd6:	f508 78bd 	add.w	r8, r8, #378	; 0x17a
			}

			outputS(menuScreen->screen2[triggerChangeScreen], 1, currentGlobals);
			outputS(menuScreen->screen2[triggerChangeScreen + 1], 2, currentGlobals);
     bda:	eb06 0646 	add.w	r6, r6, r6, lsl #1
			if (((currentGlobals->menuState) & selectBit) > 35) //this accounts for menu stats 36,37,44, and 45
			{
				triggerChangeScreen = ((currentGlobals->menuState) & selectBit) - 34; //mask to get rid of encoder B pushed state. 
			}

			outputS(menuScreen->screen2[triggerChangeScreen], 1, currentGlobals);
     bde:	4648      	mov	r0, r9
     be0:	4622      	mov	r2, r4
     be2:	2101      	movs	r1, #1
			outputS(menuScreen->screen2[triggerChangeScreen + 1], 2, currentGlobals);
     be4:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
			if (((currentGlobals->menuState) & selectBit) > 35) //this accounts for menu stats 36,37,44, and 45
			{
				triggerChangeScreen = ((currentGlobals->menuState) & selectBit) - 34; //mask to get rid of encoder B pushed state. 
			}

			outputS(menuScreen->screen2[triggerChangeScreen], 1, currentGlobals);
     be8:	f000 fcd4 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen2[triggerChangeScreen + 1], 2, currentGlobals);
     bec:	4622      	mov	r2, r4
     bee:	19a8      	adds	r0, r5, r6
     bf0:	2102      	movs	r1, #2
     bf2:	f500 70bd 	add.w	r0, r0, #378	; 0x17a
     bf6:	f000 fccd 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen2[triggerChangeScreen + 2], 3, currentGlobals);
     bfa:	4622      	mov	r2, r4
     bfc:	4640      	mov	r0, r8
     bfe:	2103      	movs	r1, #3
     c00:	f000 fcc8 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>

			break;
     c04:	e6b1      	b.n	96a <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0xba>
				menuScreen->knobScreen[1][7] = '-';
				numPrinter(menuScreen->knobScreen[1], 8, 3, (currentPattern->outputPitch[positionSelect]) ^ 255);
			}
			else
			{
				menuScreen->knobScreen[1][7] = '+';
     c06:	232b      	movs	r3, #43	; 0x2b
				numPrinter(menuScreen->knobScreen[1], 8, 3, currentPattern->outputPitch[positionSelect]);
     c08:	f205 3609 	addw	r6, r5, #777	; 0x309
     c0c:	2203      	movs	r2, #3
     c0e:	2108      	movs	r1, #8
				menuScreen->knobScreen[1][7] = '-';
				numPrinter(menuScreen->knobScreen[1], 8, 3, (currentPattern->outputPitch[positionSelect]) ^ 255);
			}
			else
			{
				menuScreen->knobScreen[1][7] = '+';
     c10:	f885 3310 	strb.w	r3, [r5, #784]	; 0x310
				numPrinter(menuScreen->knobScreen[1], 8, 3, currentPattern->outputPitch[positionSelect]);
     c14:	4630      	mov	r0, r6
     c16:	7c3b      	ldrb	r3, [r7, #16]
     c18:	f000 fce8 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
     c1c:	e72d      	b.n	a7a <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x1ca>
     c1e:	f100 09d2 	add.w	r9, r0, #210	; 0xd2
     c22:	f100 08e7 	add.w	r8, r0, #231	; 0xe7
     c26:	f100 06fc 	add.w	r6, r0, #252	; 0xfc
			outputS(menuScreen->screen1[3], 3, currentGlobals);
			currentGlobals->menuState = SequencerMenuArrow1;


		case SequencerMenuArrow1:
			menuScreen->screen1[1][19] = 8;
     c2a:	2108      	movs	r1, #8
			menuScreen->screen1[2][19] = ' ';
     c2c:	2320      	movs	r3, #32
			menuScreen->screen1[3][19] = ' ';
			outputS(menuScreen->screen1[1], 1, currentGlobals);
     c2e:	4648      	mov	r0, r9
     c30:	4622      	mov	r2, r4
			outputS(menuScreen->screen1[3], 3, currentGlobals);
			currentGlobals->menuState = SequencerMenuArrow1;


		case SequencerMenuArrow1:
			menuScreen->screen1[1][19] = 8;
     c32:	f885 10e5 	strb.w	r1, [r5, #229]	; 0xe5
			menuScreen->screen1[2][19] = ' ';
			menuScreen->screen1[3][19] = ' ';
			outputS(menuScreen->screen1[1], 1, currentGlobals);
     c36:	2101      	movs	r1, #1
			currentGlobals->menuState = SequencerMenuArrow1;


		case SequencerMenuArrow1:
			menuScreen->screen1[1][19] = 8;
			menuScreen->screen1[2][19] = ' ';
     c38:	f885 30fa 	strb.w	r3, [r5, #250]	; 0xfa
			menuScreen->screen1[3][19] = ' ';
     c3c:	f885 310f 	strb.w	r3, [r5, #271]	; 0x10f
     c40:	e681      	b.n	946 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x96>
			outputS(menuScreen->screen1[2], 2, currentGlobals);
			outputS(menuScreen->screen1[3], 3, currentGlobals);
			break;

		case SequencerMenuArrow3Select:
			numPrinter(menuScreen->screen1[3], 14, 2, (currentGlobals->currentStep) + 1); //these are 0 indexed, so we need to add 1 to the display.
     c42:	f100 06fc 	add.w	r6, r0, #252	; 0xfc
     c46:	7a63      	ldrb	r3, [r4, #9]
     c48:	2202      	movs	r2, #2
     c4a:	210e      	movs	r1, #14
     c4c:	4630      	mov	r0, r6
     c4e:	3301      	adds	r3, #1
     c50:	f000 fccc 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
			outputS(menuScreen->screen1[3], 3, currentGlobals);
     c54:	4622      	mov	r2, r4
     c56:	4630      	mov	r0, r6
     c58:	2103      	movs	r1, #3
     c5a:	f000 fc9b 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			break;
     c5e:	e67e      	b.n	95e <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0xae>
			outputS(menuScreen->screen1[2], 2, currentGlobals);
			outputS(menuScreen->screen1[3], 3, currentGlobals);
			break;

		case SequencerMenuArrow2Select:
			numPrinter(menuScreen->screen1[2], 7, 2, currentPattern->numSteps);
     c60:	f100 06e7 	add.w	r6, r0, #231	; 0xe7
     c64:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
     c68:	2202      	movs	r2, #2
     c6a:	2107      	movs	r1, #7
     c6c:	4630      	mov	r0, r6
     c6e:	f000 fcbd 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
			outputS(menuScreen->screen1[2], 2, currentGlobals);
     c72:	4622      	mov	r2, r4
     c74:	4630      	mov	r0, r6
     c76:	2102      	movs	r1, #2
     c78:	f000 fc8c 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			break;
     c7c:	e66f      	b.n	95e <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0xae>
			outputS(menuScreen->screen0[3], 3, currentGlobals);
			break;

		case SequencerMenuInit:
			outputS(menuScreen->screen1[0], 0, currentGlobals);
			outputS(menuScreen->screen1[1], 1, currentGlobals);
     c7e:	f100 09d2 	add.w	r9, r0, #210	; 0xd2
			outputS(menuScreen->screen0[2], 2, currentGlobals);
			outputS(menuScreen->screen0[3], 3, currentGlobals);
			break;

		case SequencerMenuInit:
			outputS(menuScreen->screen1[0], 0, currentGlobals);
     c82:	4622      	mov	r2, r4
     c84:	2100      	movs	r1, #0
     c86:	30bd      	adds	r0, #189	; 0xbd
			outputS(menuScreen->screen1[1], 1, currentGlobals);
			outputS(menuScreen->screen1[2], 2, currentGlobals);
     c88:	f105 08e7 	add.w	r8, r5, #231	; 0xe7
			outputS(menuScreen->screen0[2], 2, currentGlobals);
			outputS(menuScreen->screen0[3], 3, currentGlobals);
			break;

		case SequencerMenuInit:
			outputS(menuScreen->screen1[0], 0, currentGlobals);
     c8c:	f000 fc82 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen1[1], 1, currentGlobals);
			outputS(menuScreen->screen1[2], 2, currentGlobals);
			outputS(menuScreen->screen1[3], 3, currentGlobals);
     c90:	f105 06fc 	add.w	r6, r5, #252	; 0xfc
			outputS(menuScreen->screen0[3], 3, currentGlobals);
			break;

		case SequencerMenuInit:
			outputS(menuScreen->screen1[0], 0, currentGlobals);
			outputS(menuScreen->screen1[1], 1, currentGlobals);
     c94:	4648      	mov	r0, r9
     c96:	4622      	mov	r2, r4
     c98:	2101      	movs	r1, #1
     c9a:	f000 fc7b 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen1[2], 2, currentGlobals);
     c9e:	4640      	mov	r0, r8
     ca0:	4622      	mov	r2, r4
     ca2:	2102      	movs	r1, #2
     ca4:	f000 fc76 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen1[3], 3, currentGlobals);
     ca8:	4630      	mov	r0, r6
     caa:	4622      	mov	r2, r4
     cac:	2103      	movs	r1, #3
     cae:	f000 fc71 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			currentGlobals->menuState = SequencerMenuArrow1;
     cb2:	2311      	movs	r3, #17
     cb4:	72e3      	strb	r3, [r4, #11]
     cb6:	e7b8      	b.n	c2a <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x37a>
     cb8:	20001823 	.word	0x20001823
     cbc:	51eb851f 	.word	0x51eb851f
     cc0:	66666667 	.word	0x66666667
			numPrinter(menuScreen->screen1[2], 7, 2, currentPattern->numSteps);
			outputS(menuScreen->screen1[2], 2, currentGlobals);
			break;

		case SequencerMenuArrow3:
			menuScreen->screen1[1][19] = ' ';
     cc4:	2320      	movs	r3, #32
			menuScreen->screen1[2][19] = ' ';
			menuScreen->screen1[3][19] = 8;
     cc6:	2608      	movs	r6, #8
			outputS(menuScreen->screen1[1], 1, currentGlobals);
     cc8:	4622      	mov	r2, r4
     cca:	2101      	movs	r1, #1
			numPrinter(menuScreen->screen1[2], 7, 2, currentPattern->numSteps);
			outputS(menuScreen->screen1[2], 2, currentGlobals);
			break;

		case SequencerMenuArrow3:
			menuScreen->screen1[1][19] = ' ';
     ccc:	f880 30e5 	strb.w	r3, [r0, #229]	; 0xe5
			menuScreen->screen1[2][19] = ' ';
			menuScreen->screen1[3][19] = 8;
			outputS(menuScreen->screen1[1], 1, currentGlobals);
     cd0:	30d2      	adds	r0, #210	; 0xd2
			outputS(menuScreen->screen1[2], 2, currentGlobals);
			break;

		case SequencerMenuArrow3:
			menuScreen->screen1[1][19] = ' ';
			menuScreen->screen1[2][19] = ' ';
     cd2:	f885 30fa 	strb.w	r3, [r5, #250]	; 0xfa
			menuScreen->screen1[3][19] = 8;
     cd6:	f885 610f 	strb.w	r6, [r5, #271]	; 0x10f
			outputS(menuScreen->screen1[1], 1, currentGlobals);
     cda:	f000 fc5b 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen1[2], 2, currentGlobals);
     cde:	4622      	mov	r2, r4
     ce0:	f105 00e7 	add.w	r0, r5, #231	; 0xe7
     ce4:	2102      	movs	r1, #2
     ce6:	f000 fc55 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen1[3], 3, currentGlobals);
     cea:	4622      	mov	r2, r4
     cec:	2103      	movs	r1, #3
     cee:	f105 00fc 	add.w	r0, r5, #252	; 0xfc
     cf2:	f000 fc4f 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			break;
     cf6:	e632      	b.n	95e <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0xae>
			outputS(menuScreen->screen1[1], 1, currentGlobals);
			break;


		case SequencerMenuArrow2:
			menuScreen->screen1[1][19] = ' ';
     cf8:	2320      	movs	r3, #32
			menuScreen->screen1[2][19] = 8;
     cfa:	2608      	movs	r6, #8
			menuScreen->screen1[3][19] = ' ';
			outputS(menuScreen->screen1[1], 1, currentGlobals);
     cfc:	4622      	mov	r2, r4
     cfe:	2101      	movs	r1, #1
			outputS(menuScreen->screen1[1], 1, currentGlobals);
			break;


		case SequencerMenuArrow2:
			menuScreen->screen1[1][19] = ' ';
     d00:	f880 30e5 	strb.w	r3, [r0, #229]	; 0xe5
			menuScreen->screen1[2][19] = 8;
			menuScreen->screen1[3][19] = ' ';
			outputS(menuScreen->screen1[1], 1, currentGlobals);
     d04:	30d2      	adds	r0, #210	; 0xd2
			break;


		case SequencerMenuArrow2:
			menuScreen->screen1[1][19] = ' ';
			menuScreen->screen1[2][19] = 8;
     d06:	f885 60fa 	strb.w	r6, [r5, #250]	; 0xfa
			menuScreen->screen1[3][19] = ' ';
     d0a:	f885 310f 	strb.w	r3, [r5, #271]	; 0x10f
     d0e:	e7e4      	b.n	cda <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x42a>
			break;


		case TrackMenuInit:
			outputS(menuScreen->screen2[0], 0, currentGlobals);
			outputS(menuScreen->screen2[1], 1, currentGlobals);
     d10:	f200 198f 	addw	r9, r0, #399	; 0x18f
			outputS(menuScreen->screen1[3], 3, currentGlobals);
			break;


		case TrackMenuInit:
			outputS(menuScreen->screen2[0], 0, currentGlobals);
     d14:	4622      	mov	r2, r4
     d16:	2100      	movs	r1, #0
     d18:	f500 70bd 	add.w	r0, r0, #378	; 0x17a
			outputS(menuScreen->screen2[1], 1, currentGlobals);
			outputS(menuScreen->screen2[2], 2, currentGlobals);
     d1c:	f505 78d2 	add.w	r8, r5, #420	; 0x1a4
			outputS(menuScreen->screen1[3], 3, currentGlobals);
			break;


		case TrackMenuInit:
			outputS(menuScreen->screen2[0], 0, currentGlobals);
     d20:	f000 fc38 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen2[1], 1, currentGlobals);
			outputS(menuScreen->screen2[2], 2, currentGlobals);
			outputS(menuScreen->screen2[3], 3, currentGlobals);
     d24:	f205 16b9 	addw	r6, r5, #441	; 0x1b9
			break;


		case TrackMenuInit:
			outputS(menuScreen->screen2[0], 0, currentGlobals);
			outputS(menuScreen->screen2[1], 1, currentGlobals);
     d28:	4648      	mov	r0, r9
     d2a:	4622      	mov	r2, r4
     d2c:	2101      	movs	r1, #1
     d2e:	f000 fc31 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen2[2], 2, currentGlobals);
     d32:	4640      	mov	r0, r8
     d34:	4622      	mov	r2, r4
     d36:	2102      	movs	r1, #2
     d38:	f000 fc2c 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen2[3], 3, currentGlobals);
     d3c:	4630      	mov	r0, r6
     d3e:	4622      	mov	r2, r4
     d40:	2103      	movs	r1, #3
     d42:	f000 fc27 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			currentGlobals->menuState = TrackMenuArrow1;
     d46:	2321      	movs	r3, #33	; 0x21
     d48:	72e3      	strb	r3, [r4, #11]
     d4a:	e5f1      	b.n	930 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x80>
}

//this method fills all the relevant screens once we load a new pattern. 
void reInitMenuOnLoad(volatile Screen* initTheScreen, volatile Pattern* currentPattern, volatile Globals* currentGlobals)
{
	numPrinter(initTheScreen->screen0[2], 5, 3, currentPattern->patternBPM);
     d4c:	f100 062a 	add.w	r6, r0, #42	; 0x2a
     d50:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
     d54:	2203      	movs	r2, #3
     d56:	2105      	movs	r1, #5
     d58:	4630      	mov	r0, r6
     d5a:	b29b      	uxth	r3, r3
     d5c:	f000 fc46 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
	numPrinter(initTheScreen->screen1[2], 7, 2, currentPattern->numSteps);
     d60:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
     d64:	f105 00e7 	add.w	r0, r5, #231	; 0xe7
     d68:	2202      	movs	r2, #2
     d6a:	2107      	movs	r1, #7
	numPrinter(initTheScreen->screen1[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
	numPrinter(initTheScreen->screen0[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
     d6c:	f105 0815 	add.w	r8, r5, #21

//this method fills all the relevant screens once we load a new pattern. 
void reInitMenuOnLoad(volatile Screen* initTheScreen, volatile Pattern* currentPattern, volatile Globals* currentGlobals)
{
	numPrinter(initTheScreen->screen0[2], 5, 3, currentPattern->patternBPM);
	numPrinter(initTheScreen->screen1[2], 7, 2, currentPattern->numSteps);
     d70:	f000 fc3c 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
	numPrinter(initTheScreen->screen1[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
     d74:	7a23      	ldrb	r3, [r4, #8]
     d76:	f105 00d2 	add.w	r0, r5, #210	; 0xd2
     d7a:	2203      	movs	r2, #3
     d7c:	2109      	movs	r1, #9
     d7e:	3301      	adds	r3, #1
     d80:	f000 fc34 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
	numPrinter(initTheScreen->screen0[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
     d84:	7a23      	ldrb	r3, [r4, #8]
     d86:	4640      	mov	r0, r8
     d88:	2203      	movs	r2, #3
     d8a:	3301      	adds	r3, #1
     d8c:	2109      	movs	r1, #9
     d8e:	f000 fc2d 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
		//we need to debug this to make sure it's doing what we think it's doing.
		switch (currentGlobals->menuState)
		{
		case PreformanceModeInit: //initial state
			reInitMenuOnLoad(menuScreen, currentPattern, currentGlobals);
			outputS(menuScreen->screen0[0], 0, currentGlobals);
     d92:	4622      	mov	r2, r4
     d94:	4628      	mov	r0, r5
     d96:	2100      	movs	r1, #0
     d98:	f000 fbfc 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen0[1], 1, currentGlobals);
     d9c:	4622      	mov	r2, r4
     d9e:	4640      	mov	r0, r8
     da0:	2101      	movs	r1, #1
     da2:	f000 fbf7 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen0[2], 2, currentGlobals);
     da6:	4622      	mov	r2, r4
     da8:	4630      	mov	r0, r6
     daa:	2102      	movs	r1, #2
     dac:	f000 fbf2 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			outputS(menuScreen->screen0[3], 3, currentGlobals);
     db0:	4622      	mov	r2, r4
     db2:	2103      	movs	r1, #3
     db4:	f105 003f 	add.w	r0, r5, #63	; 0x3f
     db8:	f000 fbec 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			break;
     dbc:	e5cf      	b.n	95e <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0xae>
			outputS(menuScreen->screen2[2], 2, currentGlobals);
			outputS(menuScreen->screen2[3], 3, currentGlobals);
			break;

		case TrackMenuArrow1Select:;
			uint16_t trackSample = (currentPattern->trackSampleMSB[currentGlobals->currentTrack] << 8) | (currentPattern->trackSampleLSB[currentGlobals->currentTrack]);
     dbe:	7aa3      	ldrb	r3, [r4, #10]
			numPrinter(menuScreen->screen2[1], 10, 4, (trackSample));
     dc0:	f200 168f 	addw	r6, r0, #399	; 0x18f
     dc4:	2204      	movs	r2, #4
     dc6:	210a      	movs	r1, #10
			outputS(menuScreen->screen2[2], 2, currentGlobals);
			outputS(menuScreen->screen2[3], 3, currentGlobals);
			break;

		case TrackMenuArrow1Select:;
			uint16_t trackSample = (currentPattern->trackSampleMSB[currentGlobals->currentTrack] << 8) | (currentPattern->trackSampleLSB[currentGlobals->currentTrack]);
     dc8:	443b      	add	r3, r7
			numPrinter(menuScreen->screen2[1], 10, 4, (trackSample));
     dca:	4630      	mov	r0, r6
			outputS(menuScreen->screen2[2], 2, currentGlobals);
			outputS(menuScreen->screen2[3], 3, currentGlobals);
			break;

		case TrackMenuArrow1Select:;
			uint16_t trackSample = (currentPattern->trackSampleMSB[currentGlobals->currentTrack] << 8) | (currentPattern->trackSampleLSB[currentGlobals->currentTrack]);
     dcc:	f893 c098 	ldrb.w	ip, [r3, #152]	; 0x98
     dd0:	f894 e00a 	ldrb.w	lr, [r4, #10]
     dd4:	44be      	add	lr, r7
     dd6:	f89e 30a8 	ldrb.w	r3, [lr, #168]	; 0xa8
			numPrinter(menuScreen->screen2[1], 10, 4, (trackSample));
     dda:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
     dde:	f000 fc05 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
			outputS(menuScreen->screen2[1], 1, currentGlobals);
     de2:	4622      	mov	r2, r4
     de4:	4630      	mov	r0, r6
     de6:	2101      	movs	r1, #1
     de8:	f000 fbd4 	bl	1594 <outputS(char volatile*, int, Globals volatile*)>
			break;
     dec:	e5b7      	b.n	95e <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0xae>
}

//this method fills all the relevant screens once we load a new pattern. 
void reInitMenuOnLoad(volatile Screen* initTheScreen, volatile Pattern* currentPattern, volatile Globals* currentGlobals)
{
	numPrinter(initTheScreen->screen0[2], 5, 3, currentPattern->patternBPM);
     dee:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
     df2:	2203      	movs	r2, #3
     df4:	2105      	movs	r1, #5
     df6:	302a      	adds	r0, #42	; 0x2a
     df8:	b29b      	uxth	r3, r3
	numPrinter(initTheScreen->screen1[2], 7, 2, currentPattern->numSteps);
	numPrinter(initTheScreen->screen1[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
     dfa:	f105 06d2 	add.w	r6, r5, #210	; 0xd2
}

//this method fills all the relevant screens once we load a new pattern. 
void reInitMenuOnLoad(volatile Screen* initTheScreen, volatile Pattern* currentPattern, volatile Globals* currentGlobals)
{
	numPrinter(initTheScreen->screen0[2], 5, 3, currentPattern->patternBPM);
     dfe:	f000 fbf5 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
	numPrinter(initTheScreen->screen1[2], 7, 2, currentPattern->numSteps);
     e02:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
     e06:	2202      	movs	r2, #2
     e08:	2107      	movs	r1, #7
     e0a:	f105 00e7 	add.w	r0, r5, #231	; 0xe7
     e0e:	f000 fbed 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
	numPrinter(initTheScreen->screen1[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
     e12:	7a23      	ldrb	r3, [r4, #8]
     e14:	4630      	mov	r0, r6
     e16:	2203      	movs	r2, #3
     e18:	3301      	adds	r3, #1
     e1a:	2109      	movs	r1, #9
     e1c:	f000 fbe6 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
	numPrinter(initTheScreen->screen0[1], 9, 3, (currentGlobals->currentPatternNumber) + 1);
     e20:	7a23      	ldrb	r3, [r4, #8]
     e22:	2203      	movs	r2, #3
     e24:	2109      	movs	r1, #9
     e26:	3301      	adds	r3, #1
     e28:	f105 0015 	add.w	r0, r5, #21
     e2c:	e7d7      	b.n	dde <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x52e>
				menuScreen->screen2[4][16] = ' ';
				menuScreen->screen2[4][17] = ' ';
				break;

			case 3: //No envelope
				menuScreen->screen2[4][14] = 'N';
     e2e:	204e      	movs	r0, #78	; 0x4e
				menuScreen->screen2[4][15] = 'o';
     e30:	216f      	movs	r1, #111	; 0x6f
				menuScreen->screen2[4][16] = 'n';
     e32:	226e      	movs	r2, #110	; 0x6e
				menuScreen->screen2[4][17] = 'e';
     e34:	2365      	movs	r3, #101	; 0x65
				menuScreen->screen2[4][16] = ' ';
				menuScreen->screen2[4][17] = ' ';
				break;

			case 3: //No envelope
				menuScreen->screen2[4][14] = 'N';
     e36:	f885 01dc 	strb.w	r0, [r5, #476]	; 0x1dc
				menuScreen->screen2[4][15] = 'o';
     e3a:	f885 11dd 	strb.w	r1, [r5, #477]	; 0x1dd
				menuScreen->screen2[4][16] = 'n';
     e3e:	f885 21de 	strb.w	r2, [r5, #478]	; 0x1de
				menuScreen->screen2[4][17] = 'e';
     e42:	f885 31df 	strb.w	r3, [r5, #479]	; 0x1df
				break;
     e46:	e68f      	b.n	b68 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x2b8>
				menuScreen->screen2[4][16] = 'R';
				menuScreen->screen2[4][17] = ' ';
				break;

			case 1: //only release
				menuScreen->screen2[4][14] = 'R';
     e48:	2252      	movs	r2, #82	; 0x52
     e4a:	e684      	b.n	b56 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x2a6>

			numPrinter(menuScreen->screen2[3], 10, 2, (currentPattern->trackOutputRoute[currentGlobals->currentTrack] + 1));
			switch (currentPattern->envelopeType[currentGlobals->currentTrack])
			{
			case 0: //A/R
				menuScreen->screen2[4][14] = 'A';
     e4c:	2041      	movs	r0, #65	; 0x41
				menuScreen->screen2[4][15] = '-';
     e4e:	212d      	movs	r1, #45	; 0x2d
				menuScreen->screen2[4][16] = 'R';
     e50:	2252      	movs	r2, #82	; 0x52
				menuScreen->screen2[4][17] = ' ';
     e52:	2320      	movs	r3, #32

			numPrinter(menuScreen->screen2[3], 10, 2, (currentPattern->trackOutputRoute[currentGlobals->currentTrack] + 1));
			switch (currentPattern->envelopeType[currentGlobals->currentTrack])
			{
			case 0: //A/R
				menuScreen->screen2[4][14] = 'A';
     e54:	f885 01dc 	strb.w	r0, [r5, #476]	; 0x1dc
				menuScreen->screen2[4][15] = '-';
     e58:	f885 11dd 	strb.w	r1, [r5, #477]	; 0x1dd
				menuScreen->screen2[4][16] = 'R';
     e5c:	f885 21de 	strb.w	r2, [r5, #478]	; 0x1de
				menuScreen->screen2[4][17] = ' ';
     e60:	f885 31df 	strb.w	r3, [r5, #479]	; 0x1df
				break;
     e64:	e680      	b.n	b68 <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x2b8>
			//this feels dumb having it in two places, but It should take care of both cases. Maybe this should be a function?
			switch (currentPattern->trackPlayMode[currentGlobals->currentTrack])
			{
			case 0:
				menuScreen->screen2[2][10] = 'S';
				menuScreen->screen2[2][11] = 'o';
     e66:	236f      	movs	r3, #111	; 0x6f
			numPrinter(menuScreen->screen2[1], 10, 4, trackSample);
			//this feels dumb having it in two places, but It should take care of both cases. Maybe this should be a function?
			switch (currentPattern->trackPlayMode[currentGlobals->currentTrack])
			{
			case 0:
				menuScreen->screen2[2][10] = 'S';
     e68:	2153      	movs	r1, #83	; 0x53
				menuScreen->screen2[2][11] = 'o';
				menuScreen->screen2[2][12] = 'l';
     e6a:	226c      	movs	r2, #108	; 0x6c
			numPrinter(menuScreen->screen2[1], 10, 4, trackSample);
			//this feels dumb having it in two places, but It should take care of both cases. Maybe this should be a function?
			switch (currentPattern->trackPlayMode[currentGlobals->currentTrack])
			{
			case 0:
				menuScreen->screen2[2][10] = 'S';
     e6c:	f885 11ae 	strb.w	r1, [r5, #430]	; 0x1ae
				menuScreen->screen2[2][11] = 'o';
     e70:	f885 31af 	strb.w	r3, [r5, #431]	; 0x1af
				menuScreen->screen2[2][12] = 'l';
     e74:	f885 21b0 	strb.w	r2, [r5, #432]	; 0x1b0
				menuScreen->screen2[2][13] = 'o';
     e78:	f885 31b1 	strb.w	r3, [r5, #433]	; 0x1b1
				break;
     e7c:	e5cf      	b.n	a1e <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x16e>
		switch ((currentGlobals->knobStatus) >> 4)
		{
		case 0: //output volume
			if ((currentPattern->outputLevelMSB[positionSelect]) == 0)
			{ //value is positive
				menuScreen->knobScreen[0][14] = ' ';
     e7e:	2320      	movs	r3, #32
				numPrinter(menuScreen->knobScreen[0], 15, 2, currentPattern->outputLevelLSB[positionSelect]); //should be a value between 0 and 8
     e80:	f505 793d 	add.w	r9, r5, #756	; 0x2f4
     e84:	2202      	movs	r2, #2
     e86:	210f      	movs	r1, #15
		switch ((currentGlobals->knobStatus) >> 4)
		{
		case 0: //output volume
			if ((currentPattern->outputLevelMSB[positionSelect]) == 0)
			{ //value is positive
				menuScreen->knobScreen[0][14] = ' ';
     e88:	f885 3302 	strb.w	r3, [r5, #770]	; 0x302
				numPrinter(menuScreen->knobScreen[0], 15, 2, currentPattern->outputLevelLSB[positionSelect]); //should be a value between 0 and 8
     e8c:	4648      	mov	r0, r9
     e8e:	7a3b      	ldrb	r3, [r7, #8]
     e90:	f000 fbac 	bl	15ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>
     e94:	e62a      	b.n	aec <updateScreen(Screen volatile*, Pattern volatile*, Globals volatile*)+0x23c>
     e96:	bf00      	nop

00000e98 <enableCycle(Globals volatile*)>:
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
     e98:	f890 22fa 	ldrb.w	r2, [r0, #762]	; 0x2fa
     e9c:	4bac      	ldr	r3, [pc, #688]	; (1150 <enableCycle(Globals volatile*)+0x2b8>)
     e9e:	327c      	adds	r2, #124	; 0x7c
     ea0:	eb00 0242 	add.w	r2, r0, r2, lsl #1

uint8_t new_line[4] = { 0x80, 0xA0, 0xC0, 0xE0 };
uint8_t OLEDPinArray[9] = {OLEDData0,OLEDData1,OLEDData2,OLEDData3,OLEDData4,OLEDData5, OLEDData6, OLEDData7, OLEDDataCommand};

void enableCycle(volatile Globals *OLEDGlobals) //called on by interval timer.
{
     ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
     ea6:	8852      	ldrh	r2, [r2, #2]
     ea8:	7819      	ldrb	r1, [r3, #0]
				CORE_PIN54_PORTCLEAR = CORE_PIN54_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     eaa:	f012 0f01 	tst.w	r2, #1
     eae:	4aa9      	ldr	r2, [pc, #676]	; (1154 <enableCycle(Globals volatile*)+0x2bc>)
     eb0:	ea4f 1101 	mov.w	r1, r1, lsl #4
     eb4:	eb02 0401 	add.w	r4, r2, r1
     eb8:	5851      	ldr	r1, [r2, r1]
     eba:	68e4      	ldr	r4, [r4, #12]
     ebc:	f040 8130 	bne.w	1120 <enableCycle(Globals volatile*)+0x288>
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
     ec0:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
     ec4:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
     ec8:	f890 42fa 	ldrb.w	r4, [r0, #762]	; 0x2fa
     ecc:	317c      	adds	r1, #124	; 0x7c
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
     ece:	785d      	ldrb	r5, [r3, #1]
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
     ed0:	347c      	adds	r4, #124	; 0x7c
     ed2:	eb00 0141 	add.w	r1, r0, r1, lsl #1
     ed6:	eb00 0444 	add.w	r4, r0, r4, lsl #1
				CORE_PIN54_PORTCLEAR = CORE_PIN54_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     eda:	012d      	lsls	r5, r5, #4
     edc:	8864      	ldrh	r4, [r4, #2]
     ede:	f3c4 044e 	ubfx	r4, r4, #1, #15
     ee2:	804c      	strh	r4, [r1, #2]
     ee4:	1954      	adds	r4, r2, r5
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
     ee6:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
     eea:	68e4      	ldr	r4, [r4, #12]
     eec:	317c      	adds	r1, #124	; 0x7c
     eee:	eb00 0141 	add.w	r1, r0, r1, lsl #1
     ef2:	8849      	ldrh	r1, [r1, #2]
     ef4:	f011 0f01 	tst.w	r1, #1
     ef8:	5951      	ldr	r1, [r2, r5]
     efa:	f040 8114 	bne.w	1126 <enableCycle(Globals volatile*)+0x28e>
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
     efe:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
     f02:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
     f06:	f890 42fa 	ldrb.w	r4, [r0, #762]	; 0x2fa
     f0a:	317c      	adds	r1, #124	; 0x7c
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
     f0c:	789d      	ldrb	r5, [r3, #2]
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
     f0e:	347c      	adds	r4, #124	; 0x7c
     f10:	eb00 0141 	add.w	r1, r0, r1, lsl #1
     f14:	eb00 0444 	add.w	r4, r0, r4, lsl #1
				CORE_PIN54_PORTCLEAR = CORE_PIN54_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     f18:	012d      	lsls	r5, r5, #4
     f1a:	8864      	ldrh	r4, [r4, #2]
     f1c:	f3c4 044e 	ubfx	r4, r4, #1, #15
     f20:	804c      	strh	r4, [r1, #2]
     f22:	1954      	adds	r4, r2, r5
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
     f24:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
     f28:	68e4      	ldr	r4, [r4, #12]
     f2a:	317c      	adds	r1, #124	; 0x7c
     f2c:	eb00 0141 	add.w	r1, r0, r1, lsl #1
     f30:	8849      	ldrh	r1, [r1, #2]
     f32:	f011 0f01 	tst.w	r1, #1
     f36:	5951      	ldr	r1, [r2, r5]
     f38:	f040 80f8 	bne.w	112c <enableCycle(Globals volatile*)+0x294>
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
     f3c:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
     f40:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
     f44:	f890 42fa 	ldrb.w	r4, [r0, #762]	; 0x2fa
     f48:	317c      	adds	r1, #124	; 0x7c
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
     f4a:	78dd      	ldrb	r5, [r3, #3]
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
     f4c:	347c      	adds	r4, #124	; 0x7c
     f4e:	eb00 0141 	add.w	r1, r0, r1, lsl #1
     f52:	eb00 0444 	add.w	r4, r0, r4, lsl #1
				CORE_PIN54_PORTCLEAR = CORE_PIN54_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     f56:	012d      	lsls	r5, r5, #4
     f58:	8864      	ldrh	r4, [r4, #2]
     f5a:	f3c4 044e 	ubfx	r4, r4, #1, #15
     f5e:	804c      	strh	r4, [r1, #2]
     f60:	1954      	adds	r4, r2, r5
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
     f62:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
     f66:	68e4      	ldr	r4, [r4, #12]
     f68:	317c      	adds	r1, #124	; 0x7c
     f6a:	eb00 0141 	add.w	r1, r0, r1, lsl #1
     f6e:	8849      	ldrh	r1, [r1, #2]
     f70:	f011 0f01 	tst.w	r1, #1
     f74:	5951      	ldr	r1, [r2, r5]
     f76:	f040 80dc 	bne.w	1132 <enableCycle(Globals volatile*)+0x29a>
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
     f7a:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
     f7e:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
     f82:	f890 42fa 	ldrb.w	r4, [r0, #762]	; 0x2fa
     f86:	317c      	adds	r1, #124	; 0x7c
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
     f88:	791d      	ldrb	r5, [r3, #4]
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
     f8a:	347c      	adds	r4, #124	; 0x7c
     f8c:	eb00 0141 	add.w	r1, r0, r1, lsl #1
     f90:	eb00 0444 	add.w	r4, r0, r4, lsl #1
				CORE_PIN54_PORTCLEAR = CORE_PIN54_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     f94:	012d      	lsls	r5, r5, #4
     f96:	8864      	ldrh	r4, [r4, #2]
     f98:	f3c4 044e 	ubfx	r4, r4, #1, #15
     f9c:	804c      	strh	r4, [r1, #2]
     f9e:	1954      	adds	r4, r2, r5
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
     fa0:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
     fa4:	68e4      	ldr	r4, [r4, #12]
     fa6:	317c      	adds	r1, #124	; 0x7c
     fa8:	eb00 0141 	add.w	r1, r0, r1, lsl #1
     fac:	8849      	ldrh	r1, [r1, #2]
     fae:	f011 0f01 	tst.w	r1, #1
     fb2:	5951      	ldr	r1, [r2, r5]
     fb4:	f040 80c0 	bne.w	1138 <enableCycle(Globals volatile*)+0x2a0>
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
     fb8:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
     fbc:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
     fc0:	f890 42fa 	ldrb.w	r4, [r0, #762]	; 0x2fa
     fc4:	317c      	adds	r1, #124	; 0x7c
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
     fc6:	795d      	ldrb	r5, [r3, #5]
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
     fc8:	347c      	adds	r4, #124	; 0x7c
     fca:	eb00 0141 	add.w	r1, r0, r1, lsl #1
     fce:	eb00 0444 	add.w	r4, r0, r4, lsl #1
				CORE_PIN54_PORTCLEAR = CORE_PIN54_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
     fd2:	012d      	lsls	r5, r5, #4
     fd4:	8864      	ldrh	r4, [r4, #2]
     fd6:	f3c4 044e 	ubfx	r4, r4, #1, #15
     fda:	804c      	strh	r4, [r1, #2]
     fdc:	1954      	adds	r4, r2, r5
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
     fde:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
     fe2:	68e4      	ldr	r4, [r4, #12]
     fe4:	317c      	adds	r1, #124	; 0x7c
     fe6:	eb00 0141 	add.w	r1, r0, r1, lsl #1
     fea:	8849      	ldrh	r1, [r1, #2]
     fec:	f011 0f01 	tst.w	r1, #1
     ff0:	5951      	ldr	r1, [r2, r5]
     ff2:	f040 80a4 	bne.w	113e <enableCycle(Globals volatile*)+0x2a6>
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
     ff6:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
     ffa:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
     ffe:	f890 42fa 	ldrb.w	r4, [r0, #762]	; 0x2fa
    1002:	317c      	adds	r1, #124	; 0x7c
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
    1004:	799d      	ldrb	r5, [r3, #6]
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
    1006:	347c      	adds	r4, #124	; 0x7c
    1008:	eb00 0141 	add.w	r1, r0, r1, lsl #1
    100c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
				CORE_PIN54_PORTCLEAR = CORE_PIN54_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
    1010:	012d      	lsls	r5, r5, #4
    1012:	8864      	ldrh	r4, [r4, #2]
    1014:	f3c4 044e 	ubfx	r4, r4, #1, #15
    1018:	804c      	strh	r4, [r1, #2]
    101a:	1954      	adds	r4, r2, r5
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
    101c:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
    1020:	68e4      	ldr	r4, [r4, #12]
    1022:	317c      	adds	r1, #124	; 0x7c
    1024:	eb00 0141 	add.w	r1, r0, r1, lsl #1
    1028:	8849      	ldrh	r1, [r1, #2]
    102a:	f011 0f01 	tst.w	r1, #1
    102e:	5951      	ldr	r1, [r2, r5]
    1030:	f040 8088 	bne.w	1144 <enableCycle(Globals volatile*)+0x2ac>
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
    1034:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
    1038:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
    103c:	f890 42fa 	ldrb.w	r4, [r0, #762]	; 0x2fa
    1040:	317c      	adds	r1, #124	; 0x7c
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
    1042:	79dd      	ldrb	r5, [r3, #7]
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
    1044:	347c      	adds	r4, #124	; 0x7c
    1046:	eb00 0141 	add.w	r1, r0, r1, lsl #1
    104a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
				CORE_PIN54_PORTCLEAR = CORE_PIN54_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
    104e:	012d      	lsls	r5, r5, #4
    1050:	8864      	ldrh	r4, [r4, #2]
    1052:	f3c4 044e 	ubfx	r4, r4, #1, #15
    1056:	804c      	strh	r4, [r1, #2]
    1058:	1954      	adds	r4, r2, r5
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
    105a:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
    105e:	68e4      	ldr	r4, [r4, #12]
    1060:	317c      	adds	r1, #124	; 0x7c
    1062:	eb00 0141 	add.w	r1, r0, r1, lsl #1
    1066:	8849      	ldrh	r1, [r1, #2]
    1068:	f011 0f01 	tst.w	r1, #1
    106c:	5951      	ldr	r1, [r2, r5]
    106e:	d16c      	bne.n	114a <enableCycle(Globals volatile*)+0x2b2>
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
    1070:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
    1074:	f890 12fa 	ldrb.w	r1, [r0, #762]	; 0x2fa
    1078:	f890 42fa 	ldrb.w	r4, [r0, #762]	; 0x2fa
    107c:	317c      	adds	r1, #124	; 0x7c
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
    107e:	7a1d      	ldrb	r5, [r3, #8]
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
    1080:	347c      	adds	r4, #124	; 0x7c
    1082:	eb00 0341 	add.w	r3, r0, r1, lsl #1
    1086:	eb00 0144 	add.w	r1, r0, r4, lsl #1
				CORE_PIN54_PORTCLEAR = CORE_PIN54_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
    108a:	012d      	lsls	r5, r5, #4
    108c:	8849      	ldrh	r1, [r1, #2]
    108e:	f3c1 014e 	ubfx	r1, r1, #1, #15
    1092:	8059      	strh	r1, [r3, #2]
    1094:	1951      	adds	r1, r2, r5
{
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
    1096:	f890 32fa 	ldrb.w	r3, [r0, #762]	; 0x2fa
    109a:	337c      	adds	r3, #124	; 0x7c
    109c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    10a0:	885b      	ldrh	r3, [r3, #2]
    10a2:	f013 0f01 	tst.w	r3, #1
    10a6:	5953      	ldr	r3, [r2, r5]
    10a8:	68ca      	ldr	r2, [r1, #12]
    10aa:	d036      	beq.n	111a <enableCycle(Globals volatile*)+0x282>
    10ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
    10b0:	f890 32fa 	ldrb.w	r3, [r0, #762]	; 0x2fa
		}
		OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = 0; //reset buffer to 0, now that we have shifted out the data. This might be un-necessary? 
    10b4:	f04f 0e00 	mov.w	lr, #0
		//this interupt will be happenign every 5 to 10 microseconds. We'll keep the delay in for now, and if it negativley impacts performance, we can get rid of it. 
	//if(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex]!=0){ //Not sure why this line doesn't work, but it seems to make this interupt fail. 
	for (int i= 0; i<9;i++ ) 
		{
			digitalWriteFast(OLEDPinArray[i],(OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] &1)); //mask toParse with 1, so we just get the first bit. 
			OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] >> 1; //shift toParse down one, so we can get the next bit to write.
    10b8:	f890 42fa 	ldrb.w	r4, [r0, #762]	; 0x2fa
			} else if (pin == 4) {
				CORE_PIN4_PORTSET = CORE_PIN4_BITMASK;
			} else if (pin == 5) {
				CORE_PIN5_PORTSET = CORE_PIN5_BITMASK;
			} else if (pin == 6) {
				CORE_PIN6_PORTSET = CORE_PIN6_BITMASK;
    10bc:	f44f 6780 	mov.w	r7, #1024	; 0x400
    10c0:	337c      	adds	r3, #124	; 0x7c
uint32_t micros(void);

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
    10c2:	4925      	ldr	r1, [pc, #148]	; (1158 <enableCycle(Globals volatile*)+0x2c0>)
    10c4:	347c      	adds	r4, #124	; 0x7c
			} else if (pin == 4) {
				CORE_PIN4_PORTSET = CORE_PIN4_BITMASK;
			} else if (pin == 5) {
				CORE_PIN5_PORTSET = CORE_PIN5_BITMASK;
			} else if (pin == 6) {
				CORE_PIN6_PORTSET = CORE_PIN6_BITMASK;
    10c6:	4e25      	ldr	r6, [pc, #148]	; (115c <enableCycle(Globals volatile*)+0x2c4>)
    10c8:	eb00 0343 	add.w	r3, r0, r3, lsl #1

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
    10cc:	4d24      	ldr	r5, [pc, #144]	; (1160 <enableCycle(Globals volatile*)+0x2c8>)
    10ce:	eb00 0444 	add.w	r4, r0, r4, lsl #1
    10d2:	4a24      	ldr	r2, [pc, #144]	; (1164 <enableCycle(Globals volatile*)+0x2cc>)
    10d4:	8864      	ldrh	r4, [r4, #2]
    10d6:	f3c4 044e 	ubfx	r4, r4, #1, #15
    10da:	805c      	strh	r4, [r3, #2]
	// TODO: check if cycles is large, do a wait with yield calls until it's smaller
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
    10dc:	460c      	mov	r4, r1
		}
		OLEDGlobals->OLEDBuffer[OLEDGlobals->oledReadIndex] = 0; //reset buffer to 0, now that we have shifted out the data. This might be un-necessary? 
    10de:	f890 32fa 	ldrb.w	r3, [r0, #762]	; 0x2fa
    10e2:	337c      	adds	r3, #124	; 0x7c
    10e4:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    10e8:	f8a3 e002 	strh.w	lr, [r3, #2]
		OLEDGlobals->oledReadIndex++; //increment read Index
    10ec:	f890 32fa 	ldrb.w	r3, [r0, #762]	; 0x2fa
    10f0:	3301      	adds	r3, #1
    10f2:	b2db      	uxtb	r3, r3
    10f4:	f880 32fa 	strb.w	r3, [r0, #762]	; 0x2fa
			} else if (pin == 4) {
				CORE_PIN4_PORTSET = CORE_PIN4_BITMASK;
			} else if (pin == 5) {
				CORE_PIN5_PORTSET = CORE_PIN5_BITMASK;
			} else if (pin == 6) {
				CORE_PIN6_PORTSET = CORE_PIN6_BITMASK;
    10f8:	f8c6 7084 	str.w	r7, [r6, #132]	; 0x84
uint32_t micros(void);

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
    10fc:	6809      	ldr	r1, [r1, #0]
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
    10fe:	682b      	ldr	r3, [r5, #0]
    1100:	fba2 3203 	umull	r3, r2, r2, r3
    1104:	0c92      	lsrs	r2, r2, #18
	// TODO: check if cycles is large, do a wait with yield calls until it's smaller
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
    1106:	6823      	ldr	r3, [r4, #0]
    1108:	1a5b      	subs	r3, r3, r1
    110a:	429a      	cmp	r2, r3
    110c:	d8fb      	bhi.n	1106 <enableCycle(Globals volatile*)+0x26e>
			} else if (pin == 4) {
				CORE_PIN4_PORTCLEAR = CORE_PIN4_BITMASK;
			} else if (pin == 5) {
				CORE_PIN5_PORTCLEAR = CORE_PIN5_BITMASK;
			} else if (pin == 6) {
				CORE_PIN6_PORTCLEAR = CORE_PIN6_BITMASK;
    110e:	4b13      	ldr	r3, [pc, #76]	; (115c <enableCycle(Globals volatile*)+0x2c4>)
    1110:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1114:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    1118:	bdf0      	pop	{r4, r5, r6, r7, pc}
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
    111a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    111e:	e7c7      	b.n	10b0 <enableCycle(Globals volatile*)+0x218>
				CORE_PIN54_PORTCLEAR = CORE_PIN54_BITMASK;
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
    1120:	f8c1 4084 	str.w	r4, [r1, #132]	; 0x84
    1124:	e6ce      	b.n	ec4 <enableCycle(Globals volatile*)+0x2c>
    1126:	f8c1 4084 	str.w	r4, [r1, #132]	; 0x84
    112a:	e6ea      	b.n	f02 <enableCycle(Globals volatile*)+0x6a>
    112c:	f8c1 4084 	str.w	r4, [r1, #132]	; 0x84
    1130:	e706      	b.n	f40 <enableCycle(Globals volatile*)+0xa8>
    1132:	f8c1 4084 	str.w	r4, [r1, #132]	; 0x84
    1136:	e722      	b.n	f7e <enableCycle(Globals volatile*)+0xe6>
    1138:	f8c1 4084 	str.w	r4, [r1, #132]	; 0x84
    113c:	e73e      	b.n	fbc <enableCycle(Globals volatile*)+0x124>
    113e:	f8c1 4084 	str.w	r4, [r1, #132]	; 0x84
    1142:	e75a      	b.n	ffa <enableCycle(Globals volatile*)+0x162>
    1144:	f8c1 4084 	str.w	r4, [r1, #132]	; 0x84
    1148:	e776      	b.n	1038 <enableCycle(Globals volatile*)+0x1a0>
    114a:	f8c1 4084 	str.w	r4, [r1, #132]	; 0x84
    114e:	e791      	b.n	1074 <enableCycle(Globals volatile*)+0x1dc>
    1150:	200006dc 	.word	0x200006dc
    1154:	200002c8 	.word	0x200002c8
    1158:	e0001004 	.word	0xe0001004
    115c:	42004000 	.word	0x42004000
    1160:	20000710 	.word	0x20000710
    1164:	431bde83 	.word	0x431bde83

00001168 <initPins()>:
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = toBuffer;
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
}

void initPins() 
{
    1168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    116a:	4c38      	ldr	r4, [pc, #224]	; (124c <initPins()+0xe4>)
    116c:	f104 0509 	add.w	r5, r4, #9
	for (int i = 0; i < 9; i++)
	{
		pinMode(OLEDPinArray[i], OUTPUT);
    1170:	f814 0f01 	ldrb.w	r0, [r4, #1]!
    1174:	2101      	movs	r1, #1
    1176:	f002 f9a5 	bl	34c4 <pinMode>
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
}

void initPins() 
{
	for (int i = 0; i < 9; i++)
    117a:	42ac      	cmp	r4, r5
    117c:	d1f8      	bne.n	1170 <initPins()+0x8>
	{
		pinMode(OLEDPinArray[i], OUTPUT);
	}
	pinMode(OLEDEnable, OUTPUT);
    117e:	2101      	movs	r1, #1
    1180:	2006      	movs	r0, #6
    1182:	f002 f99f 	bl	34c4 <pinMode>

	for (int j = 0; j < 9; j++) 
	{
		digitalWriteFast(OLEDPinArray[j], LOW);
    1186:	4a32      	ldr	r2, [pc, #200]	; (1250 <initPins()+0xe8>)
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
    1188:	4b32      	ldr	r3, [pc, #200]	; (1254 <initPins()+0xec>)
			} else if (pin == 4) {
				CORE_PIN4_PORTCLEAR = CORE_PIN4_BITMASK;
			} else if (pin == 5) {
				CORE_PIN5_PORTCLEAR = CORE_PIN5_BITMASK;
			} else if (pin == 6) {
				CORE_PIN6_PORTCLEAR = CORE_PIN6_BITMASK;
    118a:	f44f 6580 	mov.w	r5, #1024	; 0x400
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
    118e:	7816      	ldrb	r6, [r2, #0]

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
    1190:	21c8      	movs	r1, #200	; 0xc8
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
    1192:	7850      	ldrb	r0, [r2, #1]
    1194:	0136      	lsls	r6, r6, #4
    1196:	7894      	ldrb	r4, [r2, #2]
    1198:	0100      	lsls	r0, r0, #4
    119a:	199f      	adds	r7, r3, r6
    119c:	0124      	lsls	r4, r4, #4
    119e:	599e      	ldr	r6, [r3, r6]
    11a0:	eb03 0e00 	add.w	lr, r3, r0
    11a4:	f8d7 c00c 	ldr.w	ip, [r7, #12]
    11a8:	581f      	ldr	r7, [r3, r0]
    11aa:	78d0      	ldrb	r0, [r2, #3]
    11ac:	f8c6 c088 	str.w	ip, [r6, #136]	; 0x88
    11b0:	191e      	adds	r6, r3, r4
    11b2:	f8de c00c 	ldr.w	ip, [lr, #12]
    11b6:	0100      	lsls	r0, r0, #4
    11b8:	f853 e004 	ldr.w	lr, [r3, r4]
    11bc:	7914      	ldrb	r4, [r2, #4]
    11be:	f8c7 c088 	str.w	ip, [r7, #136]	; 0x88
    11c2:	181f      	adds	r7, r3, r0
    11c4:	f8d6 c00c 	ldr.w	ip, [r6, #12]
    11c8:	0124      	lsls	r4, r4, #4
    11ca:	581e      	ldr	r6, [r3, r0]
    11cc:	7950      	ldrb	r0, [r2, #5]
    11ce:	f8ce c088 	str.w	ip, [lr, #136]	; 0x88
    11d2:	eb03 0e04 	add.w	lr, r3, r4
    11d6:	f8d7 c00c 	ldr.w	ip, [r7, #12]
    11da:	0100      	lsls	r0, r0, #4
    11dc:	591f      	ldr	r7, [r3, r4]
    11de:	7994      	ldrb	r4, [r2, #6]
    11e0:	f8c6 c088 	str.w	ip, [r6, #136]	; 0x88
    11e4:	181e      	adds	r6, r3, r0
    11e6:	f8de c00c 	ldr.w	ip, [lr, #12]
    11ea:	0124      	lsls	r4, r4, #4
    11ec:	f853 e000 	ldr.w	lr, [r3, r0]
    11f0:	79d0      	ldrb	r0, [r2, #7]
    11f2:	f8c7 c088 	str.w	ip, [r7, #136]	; 0x88
    11f6:	191f      	adds	r7, r3, r4
    11f8:	f8d6 c00c 	ldr.w	ip, [r6, #12]
    11fc:	0100      	lsls	r0, r0, #4
    11fe:	591e      	ldr	r6, [r3, r4]
    1200:	f8ce c088 	str.w	ip, [lr, #136]	; 0x88
    1204:	181c      	adds	r4, r3, r0
    1206:	68ff      	ldr	r7, [r7, #12]
    1208:	5818      	ldr	r0, [r3, r0]
    120a:	f8c6 7088 	str.w	r7, [r6, #136]	; 0x88
    120e:	68e4      	ldr	r4, [r4, #12]
			} else if (pin == 4) {
				CORE_PIN4_PORTCLEAR = CORE_PIN4_BITMASK;
			} else if (pin == 5) {
				CORE_PIN5_PORTCLEAR = CORE_PIN5_BITMASK;
			} else if (pin == 6) {
				CORE_PIN6_PORTCLEAR = CORE_PIN6_BITMASK;
    1210:	4f11      	ldr	r7, [pc, #68]	; (1258 <initPins()+0xf0>)
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
    1212:	f8c0 4088 	str.w	r4, [r0, #136]	; 0x88
    1216:	7a12      	ldrb	r2, [r2, #8]
uint32_t micros(void);

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
    1218:	4810      	ldr	r0, [pc, #64]	; (125c <initPins()+0xf4>)
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
    121a:	0112      	lsls	r2, r2, #4

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
    121c:	4e10      	ldr	r6, [pc, #64]	; (1260 <initPins()+0xf8>)
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
    121e:	189c      	adds	r4, r3, r2
    1220:	589b      	ldr	r3, [r3, r2]

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
    1222:	4a10      	ldr	r2, [pc, #64]	; (1264 <initPins()+0xfc>)
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
    1224:	f8d4 e00c 	ldr.w	lr, [r4, #12]
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
	// TODO: check if cycles is large, do a wait with yield calls until it's smaller
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
    1228:	4604      	mov	r4, r0
#endif
			}
		}
	} else {
		if(val) *portSetRegister(pin) = digitalPinToBitMask(pin);
		else *portClearRegister(pin) = digitalPinToBitMask(pin);
    122a:	f8c3 e088 	str.w	lr, [r3, #136]	; 0x88
			} else if (pin == 4) {
				CORE_PIN4_PORTCLEAR = CORE_PIN4_BITMASK;
			} else if (pin == 5) {
				CORE_PIN5_PORTCLEAR = CORE_PIN5_BITMASK;
			} else if (pin == 6) {
				CORE_PIN6_PORTCLEAR = CORE_PIN6_BITMASK;
    122e:	f8c7 5088 	str.w	r5, [r7, #136]	; 0x88
uint32_t micros(void);

static inline void delayMicroseconds(uint32_t) __attribute__((always_inline, unused));
static inline void delayMicroseconds(uint32_t usec)
{
	uint32_t begin = ARM_DWT_CYCCNT;
    1232:	6800      	ldr	r0, [r0, #0]
	uint32_t cycles = F_CPU_ACTUAL / 1000000 * usec;
    1234:	6833      	ldr	r3, [r6, #0]
    1236:	fba2 3203 	umull	r3, r2, r2, r3
    123a:	0c92      	lsrs	r2, r2, #18
    123c:	fb01 f202 	mul.w	r2, r1, r2
	// TODO: check if cycles is large, do a wait with yield calls until it's smaller
	while (ARM_DWT_CYCCNT - begin < cycles) ; // wait
    1240:	6823      	ldr	r3, [r4, #0]
    1242:	1a1b      	subs	r3, r3, r0
    1244:	429a      	cmp	r2, r3
    1246:	d8fb      	bhi.n	1240 <initPins()+0xd8>
	}
	digitalWriteFast(OLEDEnable, LOW);
	delayMicroseconds(200);

}
    1248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    124a:	bf00      	nop
    124c:	200006db 	.word	0x200006db
    1250:	200006dc 	.word	0x200006dc
    1254:	200002c8 	.word	0x200002c8
    1258:	42004000 	.word	0x42004000
    125c:	e0001004 	.word	0xe0001004
    1260:	20000710 	.word	0x20000710
    1264:	431bde83 	.word	0x431bde83

00001268 <initScreen(Globals volatile*)>:

void initScreen(volatile Globals* OLEDGlobals)
{
    1268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    126a:	4604      	mov	r4, r0
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    126c:	202a      	movs	r0, #42	; 0x2a
    126e:	2771      	movs	r7, #113	; 0x71

void data(uint8_t d, volatile Globals *OLEDGlobals)
{
	uint16_t toBuffer; //this number will be inserted into the buffer, at current buffer index. 
	toBuffer = d | (1 << 8); //this will be our "HIGH" message to the D/C pin
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = toBuffer;
    1270:	f44f 7580 	mov.w	r5, #256	; 0x100
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    1274:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1278:	2128      	movs	r1, #40	; 0x28
    127a:	2208      	movs	r2, #8
    127c:	2679      	movs	r6, #121	; 0x79
    127e:	337c      	adds	r3, #124	; 0x7c
    1280:	f04f 0ed5 	mov.w	lr, #213	; 0xd5
    1284:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    1288:	8058      	strh	r0, [r3, #2]
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    128a:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    128e:	3301      	adds	r3, #1
    1290:	b2db      	uxtb	r3, r3
    1292:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    1296:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    129a:	337c      	adds	r3, #124	; 0x7c
    129c:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    12a0:	805f      	strh	r7, [r3, #2]
    12a2:	2770      	movs	r7, #112	; 0x70
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    12a4:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    12a8:	3301      	adds	r3, #1
    12aa:	b2db      	uxtb	r3, r3
    12ac:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb

void data(uint8_t d, volatile Globals *OLEDGlobals)
{
	uint16_t toBuffer; //this number will be inserted into the buffer, at current buffer index. 
	toBuffer = d | (1 << 8); //this will be our "HIGH" message to the D/C pin
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = toBuffer;
    12b0:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    12b4:	337c      	adds	r3, #124	; 0x7c
    12b6:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    12ba:	805d      	strh	r5, [r3, #2]
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    12bc:	2578      	movs	r5, #120	; 0x78
void data(uint8_t d, volatile Globals *OLEDGlobals)
{
	uint16_t toBuffer; //this number will be inserted into the buffer, at current buffer index. 
	toBuffer = d | (1 << 8); //this will be our "HIGH" message to the D/C pin
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = toBuffer;
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    12be:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    12c2:	3301      	adds	r3, #1
    12c4:	b2db      	uxtb	r3, r3
    12c6:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    12ca:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    12ce:	337c      	adds	r3, #124	; 0x7c
    12d0:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    12d4:	8059      	strh	r1, [r3, #2]
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    12d6:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    12da:	3301      	adds	r3, #1
    12dc:	b2db      	uxtb	r3, r3
    12de:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    12e2:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    12e6:	337c      	adds	r3, #124	; 0x7c
    12e8:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    12ec:	805a      	strh	r2, [r3, #2]
    12ee:	2209      	movs	r2, #9
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    12f0:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    12f4:	3301      	adds	r3, #1
    12f6:	b2db      	uxtb	r3, r3
    12f8:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    12fc:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1300:	337c      	adds	r3, #124	; 0x7c
    1302:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    1306:	8058      	strh	r0, [r3, #2]
    1308:	2006      	movs	r0, #6
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    130a:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    130e:	3301      	adds	r3, #1
    1310:	b2db      	uxtb	r3, r3
    1312:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    1316:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    131a:	337c      	adds	r3, #124	; 0x7c
    131c:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    1320:	805e      	strh	r6, [r3, #2]
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    1322:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1326:	3301      	adds	r3, #1
    1328:	b2db      	uxtb	r3, r3
    132a:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    132e:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1332:	337c      	adds	r3, #124	; 0x7c
    1334:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    1338:	f8a3 e002 	strh.w	lr, [r3, #2]
    133c:	f04f 0e72 	mov.w	lr, #114	; 0x72
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    1340:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1344:	3301      	adds	r3, #1
    1346:	b2db      	uxtb	r3, r3
    1348:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    134c:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1350:	337c      	adds	r3, #124	; 0x7c
    1352:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    1356:	805f      	strh	r7, [r3, #2]

void data(uint8_t d, volatile Globals *OLEDGlobals)
{
	uint16_t toBuffer; //this number will be inserted into the buffer, at current buffer index. 
	toBuffer = d | (1 << 8); //this will be our "HIGH" message to the D/C pin
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = toBuffer;
    1358:	f44f 7785 	mov.w	r7, #266	; 0x10a

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    135c:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1360:	3301      	adds	r3, #1
    1362:	b2db      	uxtb	r3, r3
    1364:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    1368:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    136c:	337c      	adds	r3, #124	; 0x7c
    136e:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    1372:	805d      	strh	r5, [r3, #2]
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    1374:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1378:	3301      	adds	r3, #1
    137a:	b2db      	uxtb	r3, r3
    137c:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    1380:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1384:	337c      	adds	r3, #124	; 0x7c
    1386:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    138a:	805a      	strh	r2, [r3, #2]
    138c:	22da      	movs	r2, #218	; 0xda
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    138e:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1392:	3301      	adds	r3, #1
    1394:	b2db      	uxtb	r3, r3
    1396:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    139a:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    139e:	337c      	adds	r3, #124	; 0x7c
    13a0:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    13a4:	8058      	strh	r0, [r3, #2]
    13a6:	2010      	movs	r0, #16
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    13a8:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    13ac:	3301      	adds	r3, #1
    13ae:	b2db      	uxtb	r3, r3
    13b0:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    13b4:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    13b8:	337c      	adds	r3, #124	; 0x7c
    13ba:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    13be:	f8a3 e002 	strh.w	lr, [r3, #2]
    13c2:	f04f 0edc 	mov.w	lr, #220	; 0xdc
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    13c6:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    13ca:	3301      	adds	r3, #1
    13cc:	b2db      	uxtb	r3, r3
    13ce:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb

void data(uint8_t d, volatile Globals *OLEDGlobals)
{
	uint16_t toBuffer; //this number will be inserted into the buffer, at current buffer index. 
	toBuffer = d | (1 << 8); //this will be our "HIGH" message to the D/C pin
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = toBuffer;
    13d2:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    13d6:	337c      	adds	r3, #124	; 0x7c
    13d8:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    13dc:	805f      	strh	r7, [r3, #2]
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    13de:	2700      	movs	r7, #0
void data(uint8_t d, volatile Globals *OLEDGlobals)
{
	uint16_t toBuffer; //this number will be inserted into the buffer, at current buffer index. 
	toBuffer = d | (1 << 8); //this will be our "HIGH" message to the D/C pin
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = toBuffer;
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    13e0:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    13e4:	3301      	adds	r3, #1
    13e6:	b2db      	uxtb	r3, r3
    13e8:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    13ec:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    13f0:	337c      	adds	r3, #124	; 0x7c
    13f2:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    13f6:	805e      	strh	r6, [r3, #2]
    13f8:	2681      	movs	r6, #129	; 0x81
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    13fa:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    13fe:	3301      	adds	r3, #1
    1400:	b2db      	uxtb	r3, r3
    1402:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    1406:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    140a:	337c      	adds	r3, #124	; 0x7c
    140c:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    1410:	805a      	strh	r2, [r3, #2]
    1412:	227f      	movs	r2, #127	; 0x7f
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    1414:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1418:	3301      	adds	r3, #1
    141a:	b2db      	uxtb	r3, r3
    141c:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    1420:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1424:	337c      	adds	r3, #124	; 0x7c
    1426:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    142a:	8058      	strh	r0, [r3, #2]
    142c:	20d9      	movs	r0, #217	; 0xd9
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    142e:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1432:	3301      	adds	r3, #1
    1434:	b2db      	uxtb	r3, r3
    1436:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    143a:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    143e:	337c      	adds	r3, #124	; 0x7c
    1440:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    1444:	f8a3 e002 	strh.w	lr, [r3, #2]
    1448:	f04f 0ef1 	mov.w	lr, #241	; 0xf1
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    144c:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1450:	3301      	adds	r3, #1
    1452:	b2db      	uxtb	r3, r3
    1454:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    1458:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    145c:	337c      	adds	r3, #124	; 0x7c
    145e:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    1462:	805f      	strh	r7, [r3, #2]
    1464:	27db      	movs	r7, #219	; 0xdb
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    1466:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    146a:	3301      	adds	r3, #1
    146c:	b2db      	uxtb	r3, r3
    146e:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    1472:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1476:	337c      	adds	r3, #124	; 0x7c
    1478:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    147c:	805e      	strh	r6, [r3, #2]
    147e:	2640      	movs	r6, #64	; 0x40
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    1480:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1484:	3301      	adds	r3, #1
    1486:	b2db      	uxtb	r3, r3
    1488:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    148c:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1490:	337c      	adds	r3, #124	; 0x7c
    1492:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    1496:	805a      	strh	r2, [r3, #2]
    1498:	2201      	movs	r2, #1
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    149a:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    149e:	4413      	add	r3, r2
    14a0:	b2db      	uxtb	r3, r3
    14a2:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    14a6:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    14aa:	337c      	adds	r3, #124	; 0x7c
    14ac:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    14b0:	8058      	strh	r0, [r3, #2]
	command(0x40, OLEDGlobals);        //  VCOMH deselect level=1 x Vcc (default: 0x20=0,77 x Vcc)
	command(0x78, OLEDGlobals);        // OLED characterization: OLED command set disabled (SD=0) (exit from OLED command set)
	command((0x20 | rows), OLEDGlobals); // Function set: fundamental command set (RE=0) (exit from extended command set), lines #
	command(0x01, OLEDGlobals);        // Clear display
	//_delay_ms(2);             // After a clear display, a minimum pause of 1-2 ms is required
	delay(2);
    14b2:	2002      	movs	r0, #2

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    14b4:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    14b8:	4413      	add	r3, r2
    14ba:	b2db      	uxtb	r3, r3
    14bc:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    14c0:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    14c4:	337c      	adds	r3, #124	; 0x7c
    14c6:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    14ca:	f8a3 e002 	strh.w	lr, [r3, #2]
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    14ce:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    14d2:	4413      	add	r3, r2
    14d4:	b2db      	uxtb	r3, r3
    14d6:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    14da:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    14de:	337c      	adds	r3, #124	; 0x7c
    14e0:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    14e4:	805f      	strh	r7, [r3, #2]
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    14e6:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    14ea:	4413      	add	r3, r2
    14ec:	b2db      	uxtb	r3, r3
    14ee:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    14f2:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    14f6:	337c      	adds	r3, #124	; 0x7c
    14f8:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    14fc:	805e      	strh	r6, [r3, #2]
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    14fe:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1502:	4413      	add	r3, r2
    1504:	b2db      	uxtb	r3, r3
    1506:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    150a:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    150e:	337c      	adds	r3, #124	; 0x7c
    1510:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    1514:	805d      	strh	r5, [r3, #2]
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    1516:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    151a:	4413      	add	r3, r2
    151c:	b2db      	uxtb	r3, r3
    151e:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    1522:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1526:	337c      	adds	r3, #124	; 0x7c
    1528:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    152c:	8059      	strh	r1, [r3, #2]
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    152e:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1532:	4413      	add	r3, r2
    1534:	b2db      	uxtb	r3, r3
    1536:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    153a:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    153e:	337c      	adds	r3, #124	; 0x7c
    1540:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    1544:	805a      	strh	r2, [r3, #2]
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    1546:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    154a:	4413      	add	r3, r2
    154c:	b2db      	uxtb	r3, r3
    154e:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
	command(0x40, OLEDGlobals);        //  VCOMH deselect level=1 x Vcc (default: 0x20=0,77 x Vcc)
	command(0x78, OLEDGlobals);        // OLED characterization: OLED command set disabled (SD=0) (exit from OLED command set)
	command((0x20 | rows), OLEDGlobals); // Function set: fundamental command set (RE=0) (exit from extended command set), lines #
	command(0x01, OLEDGlobals);        // Clear display
	//_delay_ms(2);             // After a clear display, a minimum pause of 1-2 ms is required
	delay(2);
    1552:	f001 ff51 	bl	33f8 <delay>
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    1556:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    155a:	2180      	movs	r1, #128	; 0x80
    155c:	220c      	movs	r2, #12
    155e:	337c      	adds	r3, #124	; 0x7c
	//_delay_ms(2);             // After a clear display, a minimum pause of 1-2 ms is required
	delay(2);
	command(0x80, OLEDGlobals);        // Set DDRAM address 0x00 in address counter (cursor home) (default value)
	command(0x0C, OLEDGlobals);        // Display ON/OFF control: display ON, cursor off, blink off
	//_delay_ms(250);           // Waits 250 ms for stabilization purpose after display on
	delay(250);
    1560:	20fa      	movs	r0, #250	; 0xfa
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    1562:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    1566:	8059      	strh	r1, [r3, #2]
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    1568:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    156c:	3301      	adds	r3, #1
    156e:	b2db      	uxtb	r3, r3
    1570:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    1574:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1578:	337c      	adds	r3, #124	; 0x7c
    157a:	eb04 0343 	add.w	r3, r4, r3, lsl #1
    157e:	805a      	strh	r2, [r3, #2]
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    1580:	f894 32fb 	ldrb.w	r3, [r4, #763]	; 0x2fb
    1584:	3301      	adds	r3, #1
    1586:	b2db      	uxtb	r3, r3
    1588:	f884 32fb 	strb.w	r3, [r4, #763]	; 0x2fb
	command(0x80, OLEDGlobals);        // Set DDRAM address 0x00 in address counter (cursor home) (default value)
	command(0x0C, OLEDGlobals);        // Display ON/OFF control: display ON, cursor off, blink off
	//_delay_ms(250);           // Waits 250 ms for stabilization purpose after display on
	delay(250);

}
    158c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	//_delay_ms(2);             // After a clear display, a minimum pause of 1-2 ms is required
	delay(2);
	command(0x80, OLEDGlobals);        // Set DDRAM address 0x00 in address counter (cursor home) (default value)
	command(0x0C, OLEDGlobals);        // Display ON/OFF control: display ON, cursor off, blink off
	//_delay_ms(250);           // Waits 250 ms for stabilization purpose after display on
	delay(250);
    1590:	f001 bf32 	b.w	33f8 <delay>

00001594 <outputS(char volatile*, int, Globals volatile*)>:
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    1594:	f892 32fb 	ldrb.w	r3, [r2, #763]	; 0x2fb
void outputS(volatile char* lineIn, int row, volatile Globals* OLEDGlobals)
{
	uint8_t r = row;
	uint8_t c = 0;

	command(new_line[r], OLEDGlobals);
    1598:	b2c9      	uxtb	r1, r1
		data(lineIn[c],OLEDGlobals);
	}
}
//overloaded method with volatile keyword. 
void outputS(volatile char* lineIn, int row, volatile Globals* OLEDGlobals)
{
    159a:	b410      	push	{r4}
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    159c:	337c      	adds	r3, #124	; 0x7c
void outputS(volatile char* lineIn, int row, volatile Globals* OLEDGlobals)
{
	uint8_t r = row;
	uint8_t c = 0;

	command(new_line[r], OLEDGlobals);
    159e:	4c12      	ldr	r4, [pc, #72]	; (15e8 <outputS(char volatile*, int, Globals volatile*)+0x54>)
}

void command(uint8_t c, volatile Globals *OLEDGlobals)
{
// since D/C pin is 0, we don't need to shift anything in. bit #8 is just a 0.
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = c;
    15a0:	eb02 0343 	add.w	r3, r2, r3, lsl #1
    15a4:	5c61      	ldrb	r1, [r4, r1]
    15a6:	f100 0414 	add.w	r4, r0, #20
    15aa:	8059      	strh	r1, [r3, #2]
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    15ac:	f892 32fb 	ldrb.w	r3, [r2, #763]	; 0x2fb
    15b0:	3301      	adds	r3, #1
    15b2:	b2db      	uxtb	r3, r3
    15b4:	f882 32fb 	strb.w	r3, [r2, #763]	; 0x2fb

	command(new_line[r], OLEDGlobals);
	//20, because our display is 20x4.
	for (c = 0; c < 20; c++)
	{
		data(lineIn[c], OLEDGlobals);
    15b8:	f810 1b01 	ldrb.w	r1, [r0], #1

void data(uint8_t d, volatile Globals *OLEDGlobals)
{
	uint16_t toBuffer; //this number will be inserted into the buffer, at current buffer index. 
	toBuffer = d | (1 << 8); //this will be our "HIGH" message to the D/C pin
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = toBuffer;
    15bc:	f892 32fb 	ldrb.w	r3, [r2, #763]	; 0x2fb
}

void data(uint8_t d, volatile Globals *OLEDGlobals)
{
	uint16_t toBuffer; //this number will be inserted into the buffer, at current buffer index. 
	toBuffer = d | (1 << 8); //this will be our "HIGH" message to the D/C pin
    15c0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
	uint8_t r = row;
	uint8_t c = 0;

	command(new_line[r], OLEDGlobals);
	//20, because our display is 20x4.
	for (c = 0; c < 20; c++)
    15c4:	42a0      	cmp	r0, r4

void data(uint8_t d, volatile Globals *OLEDGlobals)
{
	uint16_t toBuffer; //this number will be inserted into the buffer, at current buffer index. 
	toBuffer = d | (1 << 8); //this will be our "HIGH" message to the D/C pin
	OLEDGlobals->OLEDBuffer[OLEDGlobals->oledWriteIndex] = toBuffer;
    15c6:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    15ca:	eb02 0343 	add.w	r3, r2, r3, lsl #1
    15ce:	8059      	strh	r1, [r3, #2]
	OLEDGlobals->oledWriteIndex = OLEDGlobals->oledWriteIndex + 1; //incriment write index. 
    15d0:	f892 32fb 	ldrb.w	r3, [r2, #763]	; 0x2fb
    15d4:	f103 0301 	add.w	r3, r3, #1
    15d8:	b2db      	uxtb	r3, r3
    15da:	f882 32fb 	strb.w	r3, [r2, #763]	; 0x2fb
	uint8_t r = row;
	uint8_t c = 0;

	command(new_line[r], OLEDGlobals);
	//20, because our display is 20x4.
	for (c = 0; c < 20; c++)
    15de:	d1eb      	bne.n	15b8 <outputS(char volatile*, int, Globals volatile*)+0x24>
	{
		data(lineIn[c], OLEDGlobals);
	}
}
    15e0:	f85d 4b04 	ldr.w	r4, [sp], #4
    15e4:	4770      	bx	lr
    15e6:	bf00      	nop
    15e8:	200006d8 	.word	0x200006d8

000015ec <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)>:
	uint8_t tensPlace = 0;
	uint8_t hunderedsPlace = 0;
	uint8_t thousandsPlace = 0;
	uint8_t tenThousandsPlace = 0;

	switch (numCharacters)
    15ec:	3a01      	subs	r2, #1


}
//overloaded function with volatile keyword. 
void numPrinter(volatile char* charArray, uint8_t startingPos, uint8_t numCharacters, uint16_t inputNumber)
{
    15ee:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint8_t tensPlace = 0;
	uint8_t hunderedsPlace = 0;
	uint8_t thousandsPlace = 0;
	uint8_t tenThousandsPlace = 0;

	switch (numCharacters)
    15f2:	2a04      	cmp	r2, #4
    15f4:	d848      	bhi.n	1688 <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)+0x9c>
    15f6:	e8df f002 	tbb	[pc, r2]
    15fa:	887b      	.short	0x887b
    15fc:	4999      	.short	0x4999
    15fe:	03          	.byte	0x03
    15ff:	00          	.byte	0x00
		charArray[startingPos] = thousandsPlace;
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
    1600:	f8df e174 	ldr.w	lr, [pc, #372]	; 1778 <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)+0x18c>
    1604:	f04f 0864 	mov.w	r8, #100	; 0x64
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    1608:	4e59      	ldr	r6, [pc, #356]	; (1770 <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)+0x184>)
    160a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
		charArray[startingPos] = thousandsPlace;
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
    160e:	fbae 4703 	umull	r4, r7, lr, r3
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
		thousandsPlace = ((inputNumber % 10000) / 1000) + 48;
    1612:	4d58      	ldr	r5, [pc, #352]	; (1774 <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)+0x188>)
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    1614:	fba6 c403 	umull	ip, r4, r6, r3
		thousandsPlace = ((inputNumber % 10000) / 1000) + 48;
    1618:	fba5 c503 	umull	ip, r5, r5, r3
		charArray[startingPos] = thousandsPlace;
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
    161c:	097f      	lsrs	r7, r7, #5
		charArray[(startingPos + 1)] = hunderedsPlace;
		charArray[startingPos] = thousandsPlace;
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    161e:	f8df c15c 	ldr.w	ip, [pc, #348]	; 177c <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)+0x190>
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    1622:	09a4      	lsrs	r4, r4, #6
		charArray[startingPos] = thousandsPlace;
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
    1624:	fb08 3717 	mls	r7, r8, r7, r3
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
		thousandsPlace = ((inputNumber % 10000) / 1000) + 48;
    1628:	0b6d      	lsrs	r5, r5, #13
		charArray[(startingPos + 1)] = hunderedsPlace;
		charArray[startingPos] = thousandsPlace;
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    162a:	fbac 9803 	umull	r9, r8, ip, r3
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    162e:	fb02 3214 	mls	r2, r2, r4, r3
		thousandsPlace = ((inputNumber % 10000) / 1000) + 48;
    1632:	f242 7410 	movw	r4, #10000	; 0x2710
		charArray[(startingPos + 1)] = hunderedsPlace;
		charArray[startingPos] = thousandsPlace;
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    1636:	ea4f 08d8 	mov.w	r8, r8, lsr #3
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
		thousandsPlace = ((inputNumber % 10000) / 1000) + 48;
    163a:	fb04 3415 	mls	r4, r4, r5, r3
		charArray[startingPos] = thousandsPlace;
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
    163e:	b2bf      	uxth	r7, r7
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    1640:	b292      	uxth	r2, r2
		thousandsPlace = ((inputNumber % 10000) / 1000) + 48;
		tenThousandsPlace = (inputNumber / 10000) + 48;
    1642:	3530      	adds	r5, #48	; 0x30
		charArray[(startingPos + 1)] = hunderedsPlace;
		charArray[startingPos] = thousandsPlace;
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    1644:	eb08 0888 	add.w	r8, r8, r8, lsl #2
		tensPlace = ((inputNumber % 100) / 10) + 48;
    1648:	fbac c707 	umull	ip, r7, ip, r7
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    164c:	fbae e202 	umull	lr, r2, lr, r2
		thousandsPlace = ((inputNumber % 10000) / 1000) + 48;
    1650:	b2a4      	uxth	r4, r4
		charArray[(startingPos + 1)] = hunderedsPlace;
		charArray[startingPos] = thousandsPlace;
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    1652:	eba3 0348 	sub.w	r3, r3, r8, lsl #1
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
		thousandsPlace = ((inputNumber % 10000) / 1000) + 48;
		tenThousandsPlace = (inputNumber / 10000) + 48;
		charArray[(startingPos + 4)] = onesPlace;
		charArray[(startingPos + 3)] = tensPlace;
    1656:	f101 0c03 	add.w	ip, r1, #3

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
		thousandsPlace = ((inputNumber % 10000) / 1000) + 48;
    165a:	fba6 6404 	umull	r6, r4, r6, r4
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    165e:	0952      	lsrs	r2, r2, #5
		charArray[startingPos] = thousandsPlace;
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
    1660:	08ff      	lsrs	r7, r7, #3
		charArray[(startingPos + 1)] = hunderedsPlace;
		charArray[startingPos] = thousandsPlace;
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    1662:	3330      	adds	r3, #48	; 0x30
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
		thousandsPlace = ((inputNumber % 10000) / 1000) + 48;
		tenThousandsPlace = (inputNumber / 10000) + 48;
		charArray[(startingPos + 4)] = onesPlace;
    1664:	1d0e      	adds	r6, r1, #4
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    1666:	3230      	adds	r2, #48	; 0x30
		charArray[(startingPos + 1)] = hunderedsPlace;
		charArray[startingPos] = thousandsPlace;
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    1668:	b2db      	uxtb	r3, r3
		tensPlace = ((inputNumber % 100) / 10) + 48;
    166a:	3730      	adds	r7, #48	; 0x30
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
		thousandsPlace = ((inputNumber % 10000) / 1000) + 48;
    166c:	09a4      	lsrs	r4, r4, #6
		tenThousandsPlace = (inputNumber / 10000) + 48;
		charArray[(startingPos + 4)] = onesPlace;
		charArray[(startingPos + 3)] = tensPlace;
		charArray[(startingPos + 2)] = hunderedsPlace;
    166e:	f101 0e02 	add.w	lr, r1, #2
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
		thousandsPlace = ((inputNumber % 10000) / 1000) + 48;
		tenThousandsPlace = (inputNumber / 10000) + 48;
		charArray[(startingPos + 4)] = onesPlace;
    1672:	5583      	strb	r3, [r0, r6]
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    1674:	b2d2      	uxtb	r2, r2
		charArray[startingPos] = thousandsPlace;
		break;

	case 5:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
    1676:	b2ff      	uxtb	r7, r7
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
		thousandsPlace = ((inputNumber % 10000) / 1000) + 48;
    1678:	3430      	adds	r4, #48	; 0x30
		tenThousandsPlace = (inputNumber / 10000) + 48;
		charArray[(startingPos + 4)] = onesPlace;
		charArray[(startingPos + 3)] = tensPlace;
		charArray[(startingPos + 2)] = hunderedsPlace;
		charArray[(startingPos + 1)] = thousandsPlace;
    167a:	1c4b      	adds	r3, r1, #1
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
		thousandsPlace = ((inputNumber % 10000) / 1000) + 48;
		tenThousandsPlace = (inputNumber / 10000) + 48;
		charArray[(startingPos + 4)] = onesPlace;
		charArray[(startingPos + 3)] = tensPlace;
    167c:	f800 700c 	strb.w	r7, [r0, ip]
		charArray[(startingPos + 2)] = hunderedsPlace;
    1680:	f800 200e 	strb.w	r2, [r0, lr]
		charArray[(startingPos + 1)] = thousandsPlace;
    1684:	54c4      	strb	r4, [r0, r3]
		charArray[startingPos] = tenThousandsPlace;
    1686:	5445      	strb	r5, [r0, r1]
    1688:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		charArray[startingPos] = hunderedsPlace;
		break;

	case 4:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
    168c:	4f3a      	ldr	r7, [pc, #232]	; (1778 <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)+0x18c>)
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    168e:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
    1692:	4d37      	ldr	r5, [pc, #220]	; (1770 <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)+0x184>)
		charArray[startingPos] = hunderedsPlace;
		break;

	case 4:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
    1694:	2264      	movs	r2, #100	; 0x64
    1696:	fba7 e403 	umull	lr, r4, r7, r3
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    169a:	fba5 e503 	umull	lr, r5, r5, r3
		charArray[(startingPos + 1)] = tensPlace;
		charArray[startingPos] = hunderedsPlace;
		break;

	case 4:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    169e:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 177c <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)+0x190>
		tensPlace = ((inputNumber % 100) / 10) + 48;
    16a2:	0964      	lsrs	r4, r4, #5
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    16a4:	09ad      	lsrs	r5, r5, #6
		charArray[startingPos] = hunderedsPlace;
		break;

	case 4:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
    16a6:	fb02 3214 	mls	r2, r2, r4, r3
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    16aa:	fb06 3415 	mls	r4, r6, r5, r3
		thousandsPlace = (inputNumber / 1000) + 48;
    16ae:	3530      	adds	r5, #48	; 0x30
		charArray[(startingPos + 1)] = tensPlace;
		charArray[startingPos] = hunderedsPlace;
		break;

	case 4:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    16b0:	fbae c603 	umull	ip, r6, lr, r3
		tensPlace = ((inputNumber % 100) / 10) + 48;
    16b4:	b292      	uxth	r2, r2
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    16b6:	b2a4      	uxth	r4, r4
		charArray[(startingPos + 1)] = tensPlace;
		charArray[startingPos] = hunderedsPlace;
		break;

	case 4:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    16b8:	08f6      	lsrs	r6, r6, #3
		tensPlace = ((inputNumber % 100) / 10) + 48;
    16ba:	fbae e202 	umull	lr, r2, lr, r2
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    16be:	fba7 7404 	umull	r7, r4, r7, r4
		thousandsPlace = (inputNumber / 1000) + 48;
		charArray[(startingPos + 3)] = onesPlace;
		charArray[(startingPos + 2)] = tensPlace;
    16c2:	f101 0e02 	add.w	lr, r1, #2
		charArray[(startingPos + 1)] = tensPlace;
		charArray[startingPos] = hunderedsPlace;
		break;

	case 4:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    16c6:	eb06 0686 	add.w	r6, r6, r6, lsl #2
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
		thousandsPlace = (inputNumber / 1000) + 48;
		charArray[(startingPos + 3)] = onesPlace;
    16ca:	1ccf      	adds	r7, r1, #3
		break;

	case 4:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    16cc:	0964      	lsrs	r4, r4, #5
		charArray[(startingPos + 1)] = tensPlace;
		charArray[startingPos] = hunderedsPlace;
		break;

	case 4:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    16ce:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
		thousandsPlace = (inputNumber / 1000) + 48;
		charArray[(startingPos + 3)] = onesPlace;
		charArray[(startingPos + 2)] = tensPlace;
		charArray[(startingPos + 1)] = hunderedsPlace;
    16d2:	1c4e      	adds	r6, r1, #1
		charArray[startingPos] = hunderedsPlace;
		break;

	case 4:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
    16d4:	08d2      	lsrs	r2, r2, #3
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    16d6:	3430      	adds	r4, #48	; 0x30
		charArray[(startingPos + 1)] = tensPlace;
		charArray[startingPos] = hunderedsPlace;
		break;

	case 4:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    16d8:	3330      	adds	r3, #48	; 0x30
		tensPlace = ((inputNumber % 100) / 10) + 48;
    16da:	3230      	adds	r2, #48	; 0x30
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
    16dc:	b2e4      	uxtb	r4, r4
		charArray[(startingPos + 1)] = tensPlace;
		charArray[startingPos] = hunderedsPlace;
		break;

	case 4:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    16de:	b2db      	uxtb	r3, r3
		tensPlace = ((inputNumber % 100) / 10) + 48;
    16e0:	b2d2      	uxtb	r2, r2
		hunderedsPlace = ((inputNumber % 1000) / 100) + 48;
		thousandsPlace = (inputNumber / 1000) + 48;
		charArray[(startingPos + 3)] = onesPlace;
    16e2:	55c3      	strb	r3, [r0, r7]
		charArray[(startingPos + 2)] = tensPlace;
    16e4:	f800 200e 	strb.w	r2, [r0, lr]
		charArray[(startingPos + 1)] = hunderedsPlace;
    16e8:	5584      	strb	r4, [r0, r6]
		charArray[startingPos] = thousandsPlace;
    16ea:	5445      	strb	r5, [r0, r1]
		break;
    16ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	{
	case 0:
		break;

	case 1:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    16f0:	4a22      	ldr	r2, [pc, #136]	; (177c <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)+0x190>)
    16f2:	fba2 4203 	umull	r4, r2, r2, r3
    16f6:	08d2      	lsrs	r2, r2, #3
    16f8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    16fc:	eba3 0342 	sub.w	r3, r3, r2, lsl #1
    1700:	3330      	adds	r3, #48	; 0x30
    1702:	b2db      	uxtb	r3, r3
		charArray[startingPos] = onesPlace;
    1704:	5443      	strb	r3, [r0, r1]
		break;
    1706:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

	case 2:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    170a:	4a1c      	ldr	r2, [pc, #112]	; (177c <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)+0x190>)
		tensPlace = (inputNumber / 10) + 48;
		charArray[(startingPos + 1)] = onesPlace;
    170c:	1c4d      	adds	r5, r1, #1
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		charArray[startingPos] = onesPlace;
		break;

	case 2:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    170e:	fba2 4203 	umull	r4, r2, r2, r3
    1712:	08d2      	lsrs	r2, r2, #3
    1714:	eb02 0482 	add.w	r4, r2, r2, lsl #2
		tensPlace = (inputNumber / 10) + 48;
    1718:	3230      	adds	r2, #48	; 0x30
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		charArray[startingPos] = onesPlace;
		break;

	case 2:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    171a:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
		tensPlace = (inputNumber / 10) + 48;
    171e:	b2d2      	uxtb	r2, r2
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		charArray[startingPos] = onesPlace;
		break;

	case 2:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    1720:	3330      	adds	r3, #48	; 0x30
    1722:	b2db      	uxtb	r3, r3
		tensPlace = (inputNumber / 10) + 48;
		charArray[(startingPos + 1)] = onesPlace;
    1724:	5543      	strb	r3, [r0, r5]
		charArray[startingPos] = tensPlace;
    1726:	5442      	strb	r2, [r0, r1]
		break;
    1728:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

	case 3:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
    172c:	4f12      	ldr	r7, [pc, #72]	; (1778 <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)+0x18c>)
    172e:	2264      	movs	r2, #100	; 0x64
		charArray[(startingPos + 1)] = onesPlace;
		charArray[startingPos] = tensPlace;
		break;

	case 3:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    1730:	f8df e048 	ldr.w	lr, [pc, #72]	; 177c <numPrinter(char volatile*, unsigned char, unsigned char, unsigned short)+0x190>
		tensPlace = ((inputNumber % 100) / 10) + 48;
		hunderedsPlace = (inputNumber / 100) + 48;
		charArray[(startingPos + 2)] = onesPlace;
    1734:	1c8e      	adds	r6, r1, #2
		charArray[startingPos] = tensPlace;
		break;

	case 3:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
    1736:	fba7 4703 	umull	r4, r7, r7, r3
		hunderedsPlace = (inputNumber / 100) + 48;
		charArray[(startingPos + 2)] = onesPlace;
		charArray[(startingPos + 1)] = tensPlace;
    173a:	1c4d      	adds	r5, r1, #1
		charArray[(startingPos + 1)] = onesPlace;
		charArray[startingPos] = tensPlace;
		break;

	case 3:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    173c:	fbae c403 	umull	ip, r4, lr, r3
		tensPlace = ((inputNumber % 100) / 10) + 48;
    1740:	097f      	lsrs	r7, r7, #5
		charArray[(startingPos + 1)] = onesPlace;
		charArray[startingPos] = tensPlace;
		break;

	case 3:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    1742:	08e4      	lsrs	r4, r4, #3
		tensPlace = ((inputNumber % 100) / 10) + 48;
    1744:	fb02 3217 	mls	r2, r2, r7, r3
		hunderedsPlace = (inputNumber / 100) + 48;
    1748:	3730      	adds	r7, #48	; 0x30
		charArray[(startingPos + 1)] = onesPlace;
		charArray[startingPos] = tensPlace;
		break;

	case 3:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    174a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
		tensPlace = ((inputNumber % 100) / 10) + 48;
    174e:	b292      	uxth	r2, r2
		charArray[(startingPos + 1)] = onesPlace;
		charArray[startingPos] = tensPlace;
		break;

	case 3:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    1750:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
		tensPlace = ((inputNumber % 100) / 10) + 48;
    1754:	fbae e202 	umull	lr, r2, lr, r2
		hunderedsPlace = (inputNumber / 100) + 48;
    1758:	b2ff      	uxtb	r7, r7
		charArray[(startingPos + 1)] = onesPlace;
		charArray[startingPos] = tensPlace;
		break;

	case 3:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    175a:	3330      	adds	r3, #48	; 0x30
		tensPlace = ((inputNumber % 100) / 10) + 48;
    175c:	08d2      	lsrs	r2, r2, #3
		charArray[(startingPos + 1)] = onesPlace;
		charArray[startingPos] = tensPlace;
		break;

	case 3:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
    175e:	b2db      	uxtb	r3, r3
		tensPlace = ((inputNumber % 100) / 10) + 48;
    1760:	3230      	adds	r2, #48	; 0x30
		hunderedsPlace = (inputNumber / 100) + 48;
		charArray[(startingPos + 2)] = onesPlace;
    1762:	5583      	strb	r3, [r0, r6]
		charArray[startingPos] = tensPlace;
		break;

	case 3:
		onesPlace = (inputNumber % 10) + 48; //this should be a value between 1 and 10.
		tensPlace = ((inputNumber % 100) / 10) + 48;
    1764:	b2d2      	uxtb	r2, r2
		hunderedsPlace = (inputNumber / 100) + 48;
		charArray[(startingPos + 2)] = onesPlace;
		charArray[(startingPos + 1)] = tensPlace;
    1766:	5542      	strb	r2, [r0, r5]
		charArray[startingPos] = hunderedsPlace;
    1768:	5447      	strb	r7, [r0, r1]
		break;
    176a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    176e:	bf00      	nop
    1770:	10624dd3 	.word	0x10624dd3
    1774:	d1b71759 	.word	0xd1b71759
    1778:	51eb851f 	.word	0x51eb851f
    177c:	cccccccd 	.word	0xcccccccd

00001780 <TeensyTimerTool::BaseTimer::BaseTimer(TeensyTimerTool::ITimerChannel* (*)(), bool)>:
#include "types.h"

namespace TeensyTimerTool
{

    BaseTimer::BaseTimer(TimerGenerator* generator, bool periodic)
    1780:	b410      	push	{r4}
        : timerGenerator(generator)
    1782:	2400      	movs	r4, #0
    1784:	6001      	str	r1, [r0, #0]
    {
        this->timerGenerator = generator;
        this->timerChannel = nullptr;
        this->isPeriodic = periodic;
    1786:	7202      	strb	r2, [r0, #8]

namespace TeensyTimerTool
{

    BaseTimer::BaseTimer(TimerGenerator* generator, bool periodic)
        : timerGenerator(generator)
    1788:	60c4      	str	r4, [r0, #12]
    {
        this->timerGenerator = generator;
        this->timerChannel = nullptr;
    178a:	6044      	str	r4, [r0, #4]
        this->isPeriodic = periodic;
    }
    178c:	f85d 4b04 	ldr.w	r4, [sp], #4
    1790:	4770      	bx	lr
    1792:	bf00      	nop

00001794 <TeensyTimerTool::ITimerChannel::getPeriod()>:

        virtual float getMaxPeriod() const = 0;
        virtual errorCode setPeriod(uint32_t microSeconds) { return postError(errorCode::notImplemented); };
        virtual errorCode setCurrentPeriod(uint32_t microSeconds) { return postError(errorCode::notImplemented); };
        virtual errorCode setNextPeriod(uint32_t microSeconds) { return postError(errorCode::notImplemented); };
        virtual uint32_t getPeriod() { return 0; }
    1794:	2000      	movs	r0, #0
    1796:	4770      	bx	lr

00001798 <TeensyTimerTool::TMRChannel::~TMRChannel()>:
        setPrescaler(TMR_DEFAULT_PSC);
    }

    TMRChannel::~TMRChannel()
    {
    }
    1798:	4770      	bx	lr
    179a:	bf00      	nop

0000179c <TeensyTimerTool::TMRChannel::start()>:

    errorCode TMRChannel::start()
    {
        regs->CNTR = 0x0000;
    179c:	6882      	ldr	r2, [r0, #8]
    179e:	2000      	movs	r0, #0
    17a0:	8150      	strh	r0, [r2, #10]
        regs->CSCTRL &= ~TMR_CSCTRL_TCF1;
    17a2:	8a93      	ldrh	r3, [r2, #20]
    17a4:	f023 0310 	bic.w	r3, r3, #16
    17a8:	041b      	lsls	r3, r3, #16
    17aa:	0c1b      	lsrs	r3, r3, #16
    17ac:	8293      	strh	r3, [r2, #20]
        regs->CSCTRL |= TMR_CSCTRL_TCF1EN;
    17ae:	8a93      	ldrh	r3, [r2, #20]
    17b0:	b29b      	uxth	r3, r3
    17b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    17b6:	8293      	strh	r3, [r2, #20]
        return errorCode::OK;
    }
    17b8:	4770      	bx	lr
    17ba:	bf00      	nop

000017bc <TeensyTimerTool::TMRChannel::stop()>:

    errorCode TMRChannel::stop()
    {
        regs->CSCTRL &= ~TMR_CSCTRL_TCF1EN;
    17bc:	6882      	ldr	r2, [r0, #8]
        return errorCode::OK;
    }
    17be:	2000      	movs	r0, #0
        return errorCode::OK;
    }

    errorCode TMRChannel::stop()
    {
        regs->CSCTRL &= ~TMR_CSCTRL_TCF1EN;
    17c0:	8a93      	ldrh	r3, [r2, #20]
    17c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    17c6:	041b      	lsls	r3, r3, #16
    17c8:	0c1b      	lsrs	r3, r3, #16
    17ca:	8293      	strh	r3, [r2, #20]
        return errorCode::OK;
    }
    17cc:	4770      	bx	lr
    17ce:	bf00      	nop

000017d0 <std::function<void ()>::~function()>:

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    17d0:	6883      	ldr	r3, [r0, #8]
   *  @ingroup functors
   *
   *  Polymorphic function wrapper.
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
    17d2:	b510      	push	{r4, lr}
    17d4:	4604      	mov	r4, r0

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    17d6:	b113      	cbz	r3, 17de <std::function<void ()>::~function()+0xe>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    17d8:	2203      	movs	r2, #3
    17da:	4601      	mov	r1, r0
    17dc:	4798      	blx	r3
   *  @ingroup functors
   *
   *  Polymorphic function wrapper.
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
    17de:	4620      	mov	r0, r4
    17e0:	bd10      	pop	{r4, pc}
    17e2:	bf00      	nop

000017e4 <TeensyTimerTool::TMRChannel::trigger(float)>:
        }
    }

    float_t TMRChannel::microsecondToCounter(const float_t us) const
    {
        return us * 150.0f / pscValue;
    17e4:	eddf 7a1b 	vldr	s15, [pc, #108]	; 1854 <TeensyTimerTool::TMRChannel::trigger(float)+0x70>
    17e8:	edd0 6a04 	vldr	s13, [r0, #16]
    17ec:	ee20 0a27 	vmul.f32	s0, s0, s15
    // }

    errorCode TMRChannel::trigger(float tcnt) // quick and dirty, should be optimized
    {
        const float_t t = microsecondToCounter(tcnt);
        uint16_t reload = t > 0xFFFF ? 0xFFFF : (uint16_t)t;
    17f0:	ed9f 7a19 	vldr	s14, [pc, #100]	; 1858 <TeensyTimerTool::TMRChannel::trigger(float)+0x74>
    // {
    //     return trigger((float)tcnt);
    // }

    errorCode TMRChannel::trigger(float tcnt) // quick and dirty, should be optimized
    {
    17f4:	b430      	push	{r4, r5}
        }
    }

    float_t TMRChannel::microsecondToCounter(const float_t us) const
    {
        return us * 150.0f / pscValue;
    17f6:	eec0 7a26 	vdiv.f32	s15, s0, s13
    // {
    //     return trigger((float)tcnt);
    // }

    errorCode TMRChannel::trigger(float tcnt) // quick and dirty, should be optimized
    {
    17fa:	b082      	sub	sp, #8
        const float_t t = microsecondToCounter(tcnt);
        uint16_t reload = t > 0xFFFF ? 0xFFFF : (uint16_t)t;
    17fc:	eef4 7ac7 	vcmpe.f32	s15, s14
    1800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1804:	dc23      	bgt.n	184e <TeensyTimerTool::TMRChannel::trigger(float)+0x6a>
    1806:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    180a:	edcd 7a01 	vstr	s15, [sp, #4]
    180e:	f8bd 4004 	ldrh.w	r4, [sp, #4]

        regs->CTRL = 0x0000;
    1812:	6883      	ldr	r3, [r0, #8]
    1814:	2200      	movs	r2, #0
        regs->CNTR = 0x0000;

        regs->CSCTRL &= ~TMR_CSCTRL_TCF1;
        regs->CSCTRL |= TMR_CSCTRL_TCF1EN;

        regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_ONCE | TMR_CTRL_LENGTH;
    1816:	6941      	ldr	r1, [r0, #20]
    1818:	f242 0560 	movw	r5, #8288	; 0x2060
    errorCode TMRChannel::trigger(float tcnt) // quick and dirty, should be optimized
    {
        const float_t t = microsecondToCounter(tcnt);
        uint16_t reload = t > 0xFFFF ? 0xFFFF : (uint16_t)t;

        regs->CTRL = 0x0000;
    181c:	819a      	strh	r2, [r3, #12]
        regs->CSCTRL |= TMR_CSCTRL_TCF1EN;

        regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_ONCE | TMR_CTRL_LENGTH;

        return errorCode::OK;
    }
    181e:	4610      	mov	r0, r2
    {
        const float_t t = microsecondToCounter(tcnt);
        uint16_t reload = t > 0xFFFF ? 0xFFFF : (uint16_t)t;

        regs->CTRL = 0x0000;
        regs->LOAD = 0x0000;
    1820:	80da      	strh	r2, [r3, #6]
        regs->CNTR = 0x0000;

        regs->CSCTRL &= ~TMR_CSCTRL_TCF1;
        regs->CSCTRL |= TMR_CSCTRL_TCF1EN;

        regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_ONCE | TMR_CTRL_LENGTH;
    1822:	0249      	lsls	r1, r1, #9
        const float_t t = microsecondToCounter(tcnt);
        uint16_t reload = t > 0xFFFF ? 0xFFFF : (uint16_t)t;

        regs->CTRL = 0x0000;
        regs->LOAD = 0x0000;
        regs->COMP1 = reload;
    1824:	801c      	strh	r4, [r3, #0]
        regs->CMPLD1 = reload;
    1826:	821c      	strh	r4, [r3, #16]
        regs->CNTR = 0x0000;

        regs->CSCTRL &= ~TMR_CSCTRL_TCF1;
        regs->CSCTRL |= TMR_CSCTRL_TCF1EN;

        regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_ONCE | TMR_CTRL_LENGTH;
    1828:	f401 51f0 	and.w	r1, r1, #7680	; 0x1e00

        regs->CTRL = 0x0000;
        regs->LOAD = 0x0000;
        regs->COMP1 = reload;
        regs->CMPLD1 = reload;
        regs->CNTR = 0x0000;
    182c:	815a      	strh	r2, [r3, #10]

        regs->CSCTRL &= ~TMR_CSCTRL_TCF1;
    182e:	8a9a      	ldrh	r2, [r3, #20]
        regs->CSCTRL |= TMR_CSCTRL_TCF1EN;

        regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_ONCE | TMR_CTRL_LENGTH;
    1830:	430d      	orrs	r5, r1
        regs->LOAD = 0x0000;
        regs->COMP1 = reload;
        regs->CMPLD1 = reload;
        regs->CNTR = 0x0000;

        regs->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1832:	f022 0210 	bic.w	r2, r2, #16
    1836:	0412      	lsls	r2, r2, #16
    1838:	0c12      	lsrs	r2, r2, #16
    183a:	829a      	strh	r2, [r3, #20]
        regs->CSCTRL |= TMR_CSCTRL_TCF1EN;
    183c:	8a9a      	ldrh	r2, [r3, #20]
    183e:	b292      	uxth	r2, r2
    1840:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    1844:	829a      	strh	r2, [r3, #20]

        regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_ONCE | TMR_CTRL_LENGTH;
    1846:	819d      	strh	r5, [r3, #12]

        return errorCode::OK;
    }
    1848:	b002      	add	sp, #8
    184a:	bc30      	pop	{r4, r5}
    184c:	4770      	bx	lr
    // }

    errorCode TMRChannel::trigger(float tcnt) // quick and dirty, should be optimized
    {
        const float_t t = microsecondToCounter(tcnt);
        uint16_t reload = t > 0xFFFF ? 0xFFFF : (uint16_t)t;
    184e:	f64f 74ff 	movw	r4, #65535	; 0xffff
    1852:	e7de      	b.n	1812 <TeensyTimerTool::TMRChannel::trigger(float)+0x2e>
    1854:	43160000 	.word	0x43160000
    1858:	477fff00 	.word	0x477fff00

0000185c <TeensyTimerTool::TMRChannel::getMaxPeriod() const>:
        pscBits = 0b1000 | (psc & 0b0111);
    }

    float TMRChannel::getMaxPeriod() const
    {
        return pscValue / 150'000'000.0f * 0xFFFE;
    185c:	edd0 6a04 	vldr	s13, [r0, #16]
    1860:	ed9f 7a04 	vldr	s14, [pc, #16]	; 1874 <TeensyTimerTool::TMRChannel::getMaxPeriod() const+0x18>
    1864:	eddf 7a04 	vldr	s15, [pc, #16]	; 1878 <TeensyTimerTool::TMRChannel::getMaxPeriod() const+0x1c>
    1868:	ee86 0a87 	vdiv.f32	s0, s13, s14
    }
    186c:	ee20 0a27 	vmul.f32	s0, s0, s15
    1870:	4770      	bx	lr
    1872:	bf00      	nop
    1874:	4d0f0d18 	.word	0x4d0f0d18
    1878:	477ffe00 	.word	0x477ffe00

0000187c <TeensyTimerTool::TMRChannel::setCurrentPeriod(unsigned long)>:
        }
    }

    float_t TMRChannel::microsecondToCounter(const float_t us) const
    {
        return us * 150.0f / pscValue;
    187c:	ee07 1a90 	vmov	s15, r1
    1880:	ed9f 7a14 	vldr	s14, [pc, #80]	; 18d4 <TeensyTimerTool::TMRChannel::setCurrentPeriod(unsigned long)+0x58>
    1884:	ed90 6a04 	vldr	s12, [r0, #16]
    1888:	eef8 7a67 	vcvt.f32.u32	s15, s15

    errorCode TMRChannel::setCurrentPeriod(uint32_t us)
    {
        const float_t t = microsecondToCounter(us);

        if (t <= 0xFFFF)
    188c:	eddf 6a12 	vldr	s13, [pc, #72]	; 18d8 <TeensyTimerTool::TMRChannel::setCurrentPeriod(unsigned long)+0x5c>
        }
    }

    float_t TMRChannel::microsecondToCounter(const float_t us) const
    {
        return us * 150.0f / pscValue;
    1890:	ee67 7a87 	vmul.f32	s15, s15, s14
    1894:	ee87 7a86 	vdiv.f32	s14, s15, s12

    errorCode TMRChannel::setCurrentPeriod(uint32_t us)
    {
        const float_t t = microsecondToCounter(us);

        if (t <= 0xFFFF)
    1898:	eeb4 7ae6 	vcmpe.f32	s14, s13
    189c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    18a0:	d814      	bhi.n	18cc <TeensyTimerTool::TMRChannel::setCurrentPeriod(unsigned long)+0x50>
        {
            return _setCurrentPeriod(t);
    18a2:	eefc 7ac7 	vcvt.u32.f32	s15, s14
            return errorCode::OK;
        }
    }

    errorCode TMRChannel::setCurrentPeriod(uint32_t us)
    {
    18a6:	b082      	sub	sp, #8
    18a8:	6881      	ldr	r1, [r0, #8]
        const float_t t = microsecondToCounter(us);

        if (t <= 0xFFFF)
        {
            return _setCurrentPeriod(t);
    18aa:	edcd 7a01 	vstr	s15, [sp, #4]
    18ae:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    }

    errorCode TMRChannel::_setCurrentPeriod(const uint16_t cnt)
    {

        regs->COMP1 = cnt;
    18b2:	800b      	strh	r3, [r1, #0]

        //Do we need to wait some cycle for IP bus to update here / cache flush?
        //asm volatile("dsb");

        if (regs->CNTR > cnt)
    18b4:	894a      	ldrh	r2, [r1, #10]
    18b6:	b292      	uxth	r2, r2
    18b8:	4293      	cmp	r3, r2
    18ba:	d302      	bcc.n	18c2 <TeensyTimerTool::TMRChannel::setCurrentPeriod(unsigned long)+0x46>
            return errorCode::triggeredLate;
        }

        else
        {
            return errorCode::OK;
    18bc:	2000      	movs	r0, #0
            return _setCurrentPeriod(t);
        } else
        {
            return errorCode::periodOverflow;
        }
    }
    18be:	b002      	add	sp, #8
    18c0:	4770      	bx	lr

        if (regs->CNTR > cnt)
        {
            //if counter alrready went over setted value force a triggering
            regs->CNTR = cnt;
            return errorCode::triggeredLate;
    18c2:	f06f 0065 	mvn.w	r0, #101	; 0x65
        //asm volatile("dsb");

        if (regs->CNTR > cnt)
        {
            //if counter alrready went over setted value force a triggering
            regs->CNTR = cnt;
    18c6:	814b      	strh	r3, [r1, #10]
            return _setCurrentPeriod(t);
        } else
        {
            return errorCode::periodOverflow;
        }
    }
    18c8:	b002      	add	sp, #8
    18ca:	4770      	bx	lr
        if (t <= 0xFFFF)
        {
            return _setCurrentPeriod(t);
        } else
        {
            return errorCode::periodOverflow;
    18cc:	f06f 0063 	mvn.w	r0, #99	; 0x63
        }
    }
    18d0:	4770      	bx	lr
    18d2:	bf00      	nop
    18d4:	43160000 	.word	0x43160000
    18d8:	477fff00 	.word	0x477fff00

000018dc <TeensyTimerTool::TMRChannel::setNextPeriod(unsigned long)>:
        }
    }

    float_t TMRChannel::microsecondToCounter(const float_t us) const
    {
        return us * 150.0f / pscValue;
    18dc:	ee07 1a90 	vmov	s15, r1
    18e0:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 1920 <TeensyTimerTool::TMRChannel::setNextPeriod(unsigned long)+0x44>
    18e4:	ed90 6a04 	vldr	s12, [r0, #16]
    18e8:	eef8 7a67 	vcvt.f32.u32	s15, s15

    errorCode TMRChannel::setNextPeriod(uint32_t us)
    {
        const float_t t = microsecondToCounter(us);

        if (t <= 0xFFFF)
    18ec:	eddf 6a0d 	vldr	s13, [pc, #52]	; 1924 <TeensyTimerTool::TMRChannel::setNextPeriod(unsigned long)+0x48>
        }
    }

    float_t TMRChannel::microsecondToCounter(const float_t us) const
    {
        return us * 150.0f / pscValue;
    18f0:	ee67 7a87 	vmul.f32	s15, s15, s14
    18f4:	ee87 7a86 	vdiv.f32	s14, s15, s12

    errorCode TMRChannel::setNextPeriod(uint32_t us)
    {
        const float_t t = microsecondToCounter(us);

        if (t <= 0xFFFF)
    18f8:	eeb4 7ae6 	vcmpe.f32	s14, s13
    18fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1900:	d80b      	bhi.n	191a <TeensyTimerTool::TMRChannel::setNextPeriod(unsigned long)+0x3e>
        {
            _setNextPeriod(t);
    1902:	eefc 7ac7 	vcvt.u32.f32	s15, s14
            return errorCode::periodOverflow;
        }
    }

    errorCode TMRChannel::setNextPeriod(uint32_t us)
    {
    1906:	b082      	sub	sp, #8
    1908:	6882      	ldr	r2, [r0, #8]
        const float_t t = microsecondToCounter(us);

        if (t <= 0xFFFF)
        {
            _setNextPeriod(t);
            return errorCode::OK;
    190a:	2000      	movs	r0, #0
    {
        const float_t t = microsecondToCounter(us);

        if (t <= 0xFFFF)
        {
            _setNextPeriod(t);
    190c:	edcd 7a01 	vstr	s15, [sp, #4]
    1910:	f8bd 3004 	ldrh.w	r3, [sp, #4]
        return pscValue / 150'000'000.0f * 0xFFFE;
    }

    void TMRChannel::_setNextPeriod(const uint16_t cnt)
    {
        regs->CMPLD1 = cnt;
    1914:	8213      	strh	r3, [r2, #16]
            return errorCode::OK;
        } else
        {
            return errorCode::periodOverflow;
        }
    }
    1916:	b002      	add	sp, #8
    1918:	4770      	bx	lr
        {
            _setNextPeriod(t);
            return errorCode::OK;
        } else
        {
            return errorCode::periodOverflow;
    191a:	f06f 0063 	mvn.w	r0, #99	; 0x63
    191e:	4770      	bx	lr
    1920:	43160000 	.word	0x43160000
    1924:	477fff00 	.word	0x477fff00

00001928 <TeensyTimerTool::TMRChannel::setPeriod(unsigned long)>:
        }
    }

    float_t TMRChannel::microsecondToCounter(const float_t us) const
    {
        return us * 150.0f / pscValue;
    1928:	ee07 1a90 	vmov	s15, r1
    192c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 1980 <TeensyTimerTool::TMRChannel::setPeriod(unsigned long)+0x58>
    1930:	ed90 6a04 	vldr	s12, [r0, #16]
    1934:	eef8 7a67 	vcvt.f32.u32	s15, s15

    errorCode TMRChannel::setPeriod(uint32_t us)
    {
        const float_t t = microsecondToCounter(us);

        if (t <= 0xFFFF)
    1938:	eddf 6a12 	vldr	s13, [pc, #72]	; 1984 <TeensyTimerTool::TMRChannel::setPeriod(unsigned long)+0x5c>
        }
    }

    float_t TMRChannel::microsecondToCounter(const float_t us) const
    {
        return us * 150.0f / pscValue;
    193c:	ee67 7a87 	vmul.f32	s15, s15, s14
    1940:	ee87 7a86 	vdiv.f32	s14, s15, s12

    errorCode TMRChannel::setPeriod(uint32_t us)
    {
        const float_t t = microsecondToCounter(us);

        if (t <= 0xFFFF)
    1944:	eeb4 7ae6 	vcmpe.f32	s14, s13
    1948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    194c:	d815      	bhi.n	197a <TeensyTimerTool::TMRChannel::setPeriod(unsigned long)+0x52>
        {
            _setNextPeriod(t);
    194e:	eefc 7ac7 	vcvt.u32.f32	s15, s14
            return errorCode::periodOverflow;
        }
    }

    errorCode TMRChannel::setPeriod(uint32_t us)
    {
    1952:	b082      	sub	sp, #8
    1954:	6882      	ldr	r2, [r0, #8]
        const float_t t = microsecondToCounter(us);

        if (t <= 0xFFFF)
        {
            _setNextPeriod(t);
    1956:	edcd 7a01 	vstr	s15, [sp, #4]
    195a:	f8bd 3004 	ldrh.w	r3, [sp, #4]
        return pscValue / 150'000'000.0f * 0xFFFE;
    }

    void TMRChannel::_setNextPeriod(const uint16_t cnt)
    {
        regs->CMPLD1 = cnt;
    195e:	8213      	strh	r3, [r2, #16]
    }

    errorCode TMRChannel::_setCurrentPeriod(const uint16_t cnt)
    {

        regs->COMP1 = cnt;
    1960:	8013      	strh	r3, [r2, #0]

        //Do we need to wait some cycle for IP bus to update here / cache flush?
        //asm volatile("dsb");

        if (regs->CNTR > cnt)
    1962:	8951      	ldrh	r1, [r2, #10]
    1964:	b289      	uxth	r1, r1
    1966:	428b      	cmp	r3, r1
    1968:	d302      	bcc.n	1970 <TeensyTimerTool::TMRChannel::setPeriod(unsigned long)+0x48>
            return errorCode::triggeredLate;
        }

        else
        {
            return errorCode::OK;
    196a:	2000      	movs	r0, #0

        } else
        {
            return errorCode::periodOverflow;
        }
    }
    196c:	b002      	add	sp, #8
    196e:	4770      	bx	lr

        if (regs->CNTR > cnt)
        {
            //if counter alrready went over setted value force a triggering
            regs->CNTR = cnt;
            return errorCode::triggeredLate;
    1970:	f06f 0065 	mvn.w	r0, #101	; 0x65
        //asm volatile("dsb");

        if (regs->CNTR > cnt)
        {
            //if counter alrready went over setted value force a triggering
            regs->CNTR = cnt;
    1974:	8153      	strh	r3, [r2, #10]

        } else
        {
            return errorCode::periodOverflow;
        }
    }
    1976:	b002      	add	sp, #8
    1978:	4770      	bx	lr
            _setNextPeriod(t);
            return _setCurrentPeriod(t);

        } else
        {
            return errorCode::periodOverflow;
    197a:	f06f 0063 	mvn.w	r0, #99	; 0x63
        }
    }
    197e:	4770      	bx	lr
    1980:	43160000 	.word	0x43160000
    1984:	477fff00 	.word	0x477fff00

00001988 <TeensyTimerTool::GptChannel::getMaxPeriod() const>:

        inline errorCode trigger(float delay) override;
        inline errorCode triggerDirect(uint32_t delay) override;
        inline errorCode getTriggerReload(float delay, uint32_t* reload) override;

        inline float getMaxPeriod() const override { return getMaxMicros() / 1E6; }
    1988:	eddf 6a05 	vldr	s13, [pc, #20]	; 19a0 <TeensyTimerTool::GptChannel::getMaxPeriod() const+0x18>
    198c:	ed90 7a05 	vldr	s14, [r0, #20]
    1990:	eddf 7a04 	vldr	s15, [pc, #16]	; 19a4 <TeensyTimerTool::GptChannel::getMaxPeriod() const+0x1c>
    1994:	ee86 0a87 	vdiv.f32	s0, s13, s14
    1998:	ee80 0a27 	vdiv.f32	s0, s0, s15
    199c:	4770      	bx	lr
    199e:	bf00      	nop
    19a0:	4f800000 	.word	0x4f800000
    19a4:	49742400 	.word	0x49742400

000019a8 <TeensyTimerTool::GptChannel::start()>:
        return errorCode::OK;
    }

    errorCode GptChannel::start()
    {
        regs->SR = 0x3F;         // clear all interupt flags
    19a8:	68c3      	ldr	r3, [r0, #12]
    19aa:	213f      	movs	r1, #63	; 0x3f
        regs->IR = GPT_IR_OF1IE; // enable OF1 interrupt
    19ac:	2201      	movs	r2, #1
        regs->CR |= GPT_CR_EN;   // enable timer
        return errorCode::OK;
    }
    19ae:	2000      	movs	r0, #0
        return errorCode::OK;
    }

    errorCode GptChannel::start()
    {
        regs->SR = 0x3F;         // clear all interupt flags
    19b0:	6099      	str	r1, [r3, #8]
        regs->IR = GPT_IR_OF1IE; // enable OF1 interrupt
    19b2:	60da      	str	r2, [r3, #12]
        regs->CR |= GPT_CR_EN;   // enable timer
    19b4:	681a      	ldr	r2, [r3, #0]
    19b6:	f042 0201 	orr.w	r2, r2, #1
    19ba:	601a      	str	r2, [r3, #0]
        return errorCode::OK;
    }
    19bc:	4770      	bx	lr
    19be:	bf00      	nop

000019c0 <TeensyTimerTool::GptChannel::stop()>:

    errorCode GptChannel::stop()
    {
        regs->CR &= ~GPT_CR_EN; // disable timer
    19c0:	68c3      	ldr	r3, [r0, #12]
        regs->IR = 0;
    19c2:	2100      	movs	r1, #0
        return errorCode::OK;
    }

    errorCode GptChannel::stop()
    {
        regs->CR &= ~GPT_CR_EN; // disable timer
    19c4:	681a      	ldr	r2, [r3, #0]
        regs->IR = 0;
        return errorCode::OK;
    }
    19c6:	4608      	mov	r0, r1
        return errorCode::OK;
    }

    errorCode GptChannel::stop()
    {
        regs->CR &= ~GPT_CR_EN; // disable timer
    19c8:	f022 0201 	bic.w	r2, r2, #1
    19cc:	601a      	str	r2, [r3, #0]
        regs->IR = 0;
    19ce:	60d9      	str	r1, [r3, #12]
        return errorCode::OK;
    }
    19d0:	4770      	bx	lr
    19d2:	bf00      	nop

000019d4 <TeensyTimerTool::GptChannel::triggerDirect(unsigned long)>:
    {
        return triggerDirect(microsecondToCycles(delay));
    }

    errorCode GptChannel::triggerDirect(uint32_t reload)
    {
    19d4:	b410      	push	{r4}
        regs->SR = 0x3F;         // clear all interupt flags
    19d6:	68c3      	ldr	r3, [r0, #12]
    19d8:	243f      	movs	r4, #63	; 0x3f
        regs->IR = GPT_IR_OF1IE; // enable OF1 interrupt
    19da:	2201      	movs	r2, #1
        regs->OCR1 = reload;     // set overflow value
        regs->CR |= GPT_CR_EN;   // enable timer

        return errorCode::OK;
    }
    19dc:	2000      	movs	r0, #0
        return triggerDirect(microsecondToCycles(delay));
    }

    errorCode GptChannel::triggerDirect(uint32_t reload)
    {
        regs->SR = 0x3F;         // clear all interupt flags
    19de:	609c      	str	r4, [r3, #8]
        regs->IR = GPT_IR_OF1IE; // enable OF1 interrupt
    19e0:	60da      	str	r2, [r3, #12]
        regs->OCR1 = reload;     // set overflow value
    19e2:	6119      	str	r1, [r3, #16]
        regs->CR |= GPT_CR_EN;   // enable timer
    19e4:	681a      	ldr	r2, [r3, #0]

        return errorCode::OK;
    }
    19e6:	f85d 4b04 	ldr.w	r4, [sp], #4
    errorCode GptChannel::triggerDirect(uint32_t reload)
    {
        regs->SR = 0x3F;         // clear all interupt flags
        regs->IR = GPT_IR_OF1IE; // enable OF1 interrupt
        regs->OCR1 = reload;     // set overflow value
        regs->CR |= GPT_CR_EN;   // enable timer
    19ea:	f042 0201 	orr.w	r2, r2, #1
    19ee:	601a      	str	r2, [r3, #0]

        return errorCode::OK;
    }
    19f0:	4770      	bx	lr
    19f2:	bf00      	nop

000019f4 <TeensyTimerTool::TMR_t<0u>::isr()>:
        }
        return nullptr;
    }

    template <unsigned m>
    void TMR_t<m>::isr()
    19f4:	b510      	push	{r4, lr}
    19f6:	4c25      	ldr	r4, [pc, #148]	; (1a8c <TeensyTimerTool::TMR_t<0u>::isr()+0x98>)
    {
        // no loop to gain some time by avoiding indirections and pointer calculations
        if (callbacks[0] != nullptr && pCH0->CSCTRL & TMR_CSCTRL_TCF1)
    19f8:	68a3      	ldr	r3, [r4, #8]
    19fa:	b16b      	cbz	r3, 1a18 <TeensyTimerTool::TMR_t<0u>::isr()+0x24>
    19fc:	4b24      	ldr	r3, [pc, #144]	; (1a90 <TeensyTimerTool::TMR_t<0u>::isr()+0x9c>)
    19fe:	681a      	ldr	r2, [r3, #0]
    1a00:	8a93      	ldrh	r3, [r2, #20]
    1a02:	06d9      	lsls	r1, r3, #27
    1a04:	d508      	bpl.n	1a18 <TeensyTimerTool::TMR_t<0u>::isr()+0x24>
        {
            pCH0->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1a06:	8a93      	ldrh	r3, [r2, #20]
    function<_Res(_ArgTypes...)>::
    operator()(_ArgTypes... __args) const
    {
      if (_M_empty())
	__throw_bad_function_call();
      return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
    1a08:	4620      	mov	r0, r4
    1a0a:	68e1      	ldr	r1, [r4, #12]
    1a0c:	f023 0310 	bic.w	r3, r3, #16
    1a10:	041b      	lsls	r3, r3, #16
    1a12:	0c1b      	lsrs	r3, r3, #16
    1a14:	8293      	strh	r3, [r2, #20]
    1a16:	4788      	blx	r1
            callbacks[0]();
        }

        if (callbacks[1] != nullptr && pCH1->CSCTRL & TMR_CSCTRL_TCF1)
    1a18:	69a3      	ldr	r3, [r4, #24]
    1a1a:	491c      	ldr	r1, [pc, #112]	; (1a8c <TeensyTimerTool::TMR_t<0u>::isr()+0x98>)
    1a1c:	b173      	cbz	r3, 1a3c <TeensyTimerTool::TMR_t<0u>::isr()+0x48>
    1a1e:	4b1d      	ldr	r3, [pc, #116]	; (1a94 <TeensyTimerTool::TMR_t<0u>::isr()+0xa0>)
    1a20:	681a      	ldr	r2, [r3, #0]
    1a22:	8a93      	ldrh	r3, [r2, #20]
    1a24:	06db      	lsls	r3, r3, #27
    1a26:	d509      	bpl.n	1a3c <TeensyTimerTool::TMR_t<0u>::isr()+0x48>
        {
            pCH1->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1a28:	8a93      	ldrh	r3, [r2, #20]
    1a2a:	f101 0010 	add.w	r0, r1, #16
    1a2e:	69c9      	ldr	r1, [r1, #28]
    1a30:	f023 0310 	bic.w	r3, r3, #16
    1a34:	041b      	lsls	r3, r3, #16
    1a36:	0c1b      	lsrs	r3, r3, #16
    1a38:	8293      	strh	r3, [r2, #20]
    1a3a:	4788      	blx	r1
            callbacks[1]();
        }

        if (callbacks[2] != nullptr && pCH2->CSCTRL & TMR_CSCTRL_TCF1)
    1a3c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a3e:	4913      	ldr	r1, [pc, #76]	; (1a8c <TeensyTimerTool::TMR_t<0u>::isr()+0x98>)
    1a40:	b123      	cbz	r3, 1a4c <TeensyTimerTool::TMR_t<0u>::isr()+0x58>
    1a42:	4b15      	ldr	r3, [pc, #84]	; (1a98 <TeensyTimerTool::TMR_t<0u>::isr()+0xa4>)
    1a44:	681a      	ldr	r2, [r3, #0]
    1a46:	8a93      	ldrh	r3, [r2, #20]
    1a48:	06d8      	lsls	r0, r3, #27
    1a4a:	d414      	bmi.n	1a76 <TeensyTimerTool::TMR_t<0u>::isr()+0x82>
        {
            pCH2->CSCTRL &= ~TMR_CSCTRL_TCF1;
            callbacks[2]();
        }

        if (callbacks[3] != nullptr && pCH3->CSCTRL & TMR_CSCTRL_TCF1)
    1a4c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    1a4e:	490f      	ldr	r1, [pc, #60]	; (1a8c <TeensyTimerTool::TMR_t<0u>::isr()+0x98>)
    1a50:	b173      	cbz	r3, 1a70 <TeensyTimerTool::TMR_t<0u>::isr()+0x7c>
    1a52:	4b12      	ldr	r3, [pc, #72]	; (1a9c <TeensyTimerTool::TMR_t<0u>::isr()+0xa8>)
    1a54:	681a      	ldr	r2, [r3, #0]
    1a56:	8a93      	ldrh	r3, [r2, #20]
    1a58:	06db      	lsls	r3, r3, #27
    1a5a:	d509      	bpl.n	1a70 <TeensyTimerTool::TMR_t<0u>::isr()+0x7c>
        {
            pCH3->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1a5c:	8a93      	ldrh	r3, [r2, #20]
    1a5e:	f101 0030 	add.w	r0, r1, #48	; 0x30
    1a62:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
    1a64:	f023 0310 	bic.w	r3, r3, #16
    1a68:	041b      	lsls	r3, r3, #16
    1a6a:	0c1b      	lsrs	r3, r3, #16
    1a6c:	8293      	strh	r3, [r2, #20]
    1a6e:	4788      	blx	r1
            callbacks[3]();
        }
        asm volatile("dsb"); //wait until register changes propagated through the cache
    1a70:	f3bf 8f4f 	dsb	sy
    }
    1a74:	bd10      	pop	{r4, pc}
            callbacks[1]();
        }

        if (callbacks[2] != nullptr && pCH2->CSCTRL & TMR_CSCTRL_TCF1)
        {
            pCH2->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1a76:	8a93      	ldrh	r3, [r2, #20]
    1a78:	f101 0020 	add.w	r0, r1, #32
    1a7c:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    1a7e:	f023 0310 	bic.w	r3, r3, #16
    1a82:	041b      	lsls	r3, r3, #16
    1a84:	0c1b      	lsrs	r3, r3, #16
    1a86:	8293      	strh	r3, [r2, #20]
    1a88:	4788      	blx	r1
    1a8a:	e7df      	b.n	1a4c <TeensyTimerTool::TMR_t<0u>::isr()+0x58>
    1a8c:	200019b4 	.word	0x200019b4
    1a90:	200019b0 	.word	0x200019b0
    1a94:	200018c0 	.word	0x200018c0
    1a98:	200018bc 	.word	0x200018bc
    1a9c:	200018b8 	.word	0x200018b8

00001aa0 <TeensyTimerTool::TMR_t<1u>::isr()>:
        }
        return nullptr;
    }

    template <unsigned m>
    void TMR_t<m>::isr()
    1aa0:	b510      	push	{r4, lr}
    1aa2:	4c25      	ldr	r4, [pc, #148]	; (1b38 <TeensyTimerTool::TMR_t<1u>::isr()+0x98>)
    {
        // no loop to gain some time by avoiding indirections and pointer calculations
        if (callbacks[0] != nullptr && pCH0->CSCTRL & TMR_CSCTRL_TCF1)
    1aa4:	68a3      	ldr	r3, [r4, #8]
    1aa6:	b16b      	cbz	r3, 1ac4 <TeensyTimerTool::TMR_t<1u>::isr()+0x24>
    1aa8:	4b24      	ldr	r3, [pc, #144]	; (1b3c <TeensyTimerTool::TMR_t<1u>::isr()+0x9c>)
    1aaa:	681a      	ldr	r2, [r3, #0]
    1aac:	8a93      	ldrh	r3, [r2, #20]
    1aae:	06d9      	lsls	r1, r3, #27
    1ab0:	d508      	bpl.n	1ac4 <TeensyTimerTool::TMR_t<1u>::isr()+0x24>
        {
            pCH0->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1ab2:	8a93      	ldrh	r3, [r2, #20]
    1ab4:	4620      	mov	r0, r4
    1ab6:	68e1      	ldr	r1, [r4, #12]
    1ab8:	f023 0310 	bic.w	r3, r3, #16
    1abc:	041b      	lsls	r3, r3, #16
    1abe:	0c1b      	lsrs	r3, r3, #16
    1ac0:	8293      	strh	r3, [r2, #20]
    1ac2:	4788      	blx	r1
            callbacks[0]();
        }

        if (callbacks[1] != nullptr && pCH1->CSCTRL & TMR_CSCTRL_TCF1)
    1ac4:	69a3      	ldr	r3, [r4, #24]
    1ac6:	491c      	ldr	r1, [pc, #112]	; (1b38 <TeensyTimerTool::TMR_t<1u>::isr()+0x98>)
    1ac8:	b173      	cbz	r3, 1ae8 <TeensyTimerTool::TMR_t<1u>::isr()+0x48>
    1aca:	4b1d      	ldr	r3, [pc, #116]	; (1b40 <TeensyTimerTool::TMR_t<1u>::isr()+0xa0>)
    1acc:	681a      	ldr	r2, [r3, #0]
    1ace:	8a93      	ldrh	r3, [r2, #20]
    1ad0:	06db      	lsls	r3, r3, #27
    1ad2:	d509      	bpl.n	1ae8 <TeensyTimerTool::TMR_t<1u>::isr()+0x48>
        {
            pCH1->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1ad4:	8a93      	ldrh	r3, [r2, #20]
    1ad6:	f101 0010 	add.w	r0, r1, #16
    1ada:	69c9      	ldr	r1, [r1, #28]
    1adc:	f023 0310 	bic.w	r3, r3, #16
    1ae0:	041b      	lsls	r3, r3, #16
    1ae2:	0c1b      	lsrs	r3, r3, #16
    1ae4:	8293      	strh	r3, [r2, #20]
    1ae6:	4788      	blx	r1
            callbacks[1]();
        }

        if (callbacks[2] != nullptr && pCH2->CSCTRL & TMR_CSCTRL_TCF1)
    1ae8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1aea:	4913      	ldr	r1, [pc, #76]	; (1b38 <TeensyTimerTool::TMR_t<1u>::isr()+0x98>)
    1aec:	b123      	cbz	r3, 1af8 <TeensyTimerTool::TMR_t<1u>::isr()+0x58>
    1aee:	4b15      	ldr	r3, [pc, #84]	; (1b44 <TeensyTimerTool::TMR_t<1u>::isr()+0xa4>)
    1af0:	681a      	ldr	r2, [r3, #0]
    1af2:	8a93      	ldrh	r3, [r2, #20]
    1af4:	06d8      	lsls	r0, r3, #27
    1af6:	d414      	bmi.n	1b22 <TeensyTimerTool::TMR_t<1u>::isr()+0x82>
        {
            pCH2->CSCTRL &= ~TMR_CSCTRL_TCF1;
            callbacks[2]();
        }

        if (callbacks[3] != nullptr && pCH3->CSCTRL & TMR_CSCTRL_TCF1)
    1af8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    1afa:	490f      	ldr	r1, [pc, #60]	; (1b38 <TeensyTimerTool::TMR_t<1u>::isr()+0x98>)
    1afc:	b173      	cbz	r3, 1b1c <TeensyTimerTool::TMR_t<1u>::isr()+0x7c>
    1afe:	4b12      	ldr	r3, [pc, #72]	; (1b48 <TeensyTimerTool::TMR_t<1u>::isr()+0xa8>)
    1b00:	681a      	ldr	r2, [r3, #0]
    1b02:	8a93      	ldrh	r3, [r2, #20]
    1b04:	06db      	lsls	r3, r3, #27
    1b06:	d509      	bpl.n	1b1c <TeensyTimerTool::TMR_t<1u>::isr()+0x7c>
        {
            pCH3->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1b08:	8a93      	ldrh	r3, [r2, #20]
    1b0a:	f101 0030 	add.w	r0, r1, #48	; 0x30
    1b0e:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
    1b10:	f023 0310 	bic.w	r3, r3, #16
    1b14:	041b      	lsls	r3, r3, #16
    1b16:	0c1b      	lsrs	r3, r3, #16
    1b18:	8293      	strh	r3, [r2, #20]
    1b1a:	4788      	blx	r1
            callbacks[3]();
        }
        asm volatile("dsb"); //wait until register changes propagated through the cache
    1b1c:	f3bf 8f4f 	dsb	sy
    }
    1b20:	bd10      	pop	{r4, pc}
            callbacks[1]();
        }

        if (callbacks[2] != nullptr && pCH2->CSCTRL & TMR_CSCTRL_TCF1)
        {
            pCH2->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1b22:	8a93      	ldrh	r3, [r2, #20]
    1b24:	f101 0020 	add.w	r0, r1, #32
    1b28:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    1b2a:	f023 0310 	bic.w	r3, r3, #16
    1b2e:	041b      	lsls	r3, r3, #16
    1b30:	0c1b      	lsrs	r3, r3, #16
    1b32:	8293      	strh	r3, [r2, #20]
    1b34:	4788      	blx	r1
    1b36:	e7df      	b.n	1af8 <TeensyTimerTool::TMR_t<1u>::isr()+0x58>
    1b38:	20001970 	.word	0x20001970
    1b3c:	2000196c 	.word	0x2000196c
    1b40:	200018b4 	.word	0x200018b4
    1b44:	200018b0 	.word	0x200018b0
    1b48:	200018ac 	.word	0x200018ac

00001b4c <TeensyTimerTool::TMR_t<2u>::isr()>:
        }
        return nullptr;
    }

    template <unsigned m>
    void TMR_t<m>::isr()
    1b4c:	b510      	push	{r4, lr}
    1b4e:	4c25      	ldr	r4, [pc, #148]	; (1be4 <TeensyTimerTool::TMR_t<2u>::isr()+0x98>)
    {
        // no loop to gain some time by avoiding indirections and pointer calculations
        if (callbacks[0] != nullptr && pCH0->CSCTRL & TMR_CSCTRL_TCF1)
    1b50:	68a3      	ldr	r3, [r4, #8]
    1b52:	b16b      	cbz	r3, 1b70 <TeensyTimerTool::TMR_t<2u>::isr()+0x24>
    1b54:	4b24      	ldr	r3, [pc, #144]	; (1be8 <TeensyTimerTool::TMR_t<2u>::isr()+0x9c>)
    1b56:	681a      	ldr	r2, [r3, #0]
    1b58:	8a93      	ldrh	r3, [r2, #20]
    1b5a:	06d9      	lsls	r1, r3, #27
    1b5c:	d508      	bpl.n	1b70 <TeensyTimerTool::TMR_t<2u>::isr()+0x24>
        {
            pCH0->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1b5e:	8a93      	ldrh	r3, [r2, #20]
    1b60:	4620      	mov	r0, r4
    1b62:	68e1      	ldr	r1, [r4, #12]
    1b64:	f023 0310 	bic.w	r3, r3, #16
    1b68:	041b      	lsls	r3, r3, #16
    1b6a:	0c1b      	lsrs	r3, r3, #16
    1b6c:	8293      	strh	r3, [r2, #20]
    1b6e:	4788      	blx	r1
            callbacks[0]();
        }

        if (callbacks[1] != nullptr && pCH1->CSCTRL & TMR_CSCTRL_TCF1)
    1b70:	69a3      	ldr	r3, [r4, #24]
    1b72:	491c      	ldr	r1, [pc, #112]	; (1be4 <TeensyTimerTool::TMR_t<2u>::isr()+0x98>)
    1b74:	b173      	cbz	r3, 1b94 <TeensyTimerTool::TMR_t<2u>::isr()+0x48>
    1b76:	4b1d      	ldr	r3, [pc, #116]	; (1bec <TeensyTimerTool::TMR_t<2u>::isr()+0xa0>)
    1b78:	681a      	ldr	r2, [r3, #0]
    1b7a:	8a93      	ldrh	r3, [r2, #20]
    1b7c:	06db      	lsls	r3, r3, #27
    1b7e:	d509      	bpl.n	1b94 <TeensyTimerTool::TMR_t<2u>::isr()+0x48>
        {
            pCH1->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1b80:	8a93      	ldrh	r3, [r2, #20]
    1b82:	f101 0010 	add.w	r0, r1, #16
    1b86:	69c9      	ldr	r1, [r1, #28]
    1b88:	f023 0310 	bic.w	r3, r3, #16
    1b8c:	041b      	lsls	r3, r3, #16
    1b8e:	0c1b      	lsrs	r3, r3, #16
    1b90:	8293      	strh	r3, [r2, #20]
    1b92:	4788      	blx	r1
            callbacks[1]();
        }

        if (callbacks[2] != nullptr && pCH2->CSCTRL & TMR_CSCTRL_TCF1)
    1b94:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1b96:	4913      	ldr	r1, [pc, #76]	; (1be4 <TeensyTimerTool::TMR_t<2u>::isr()+0x98>)
    1b98:	b123      	cbz	r3, 1ba4 <TeensyTimerTool::TMR_t<2u>::isr()+0x58>
    1b9a:	4b15      	ldr	r3, [pc, #84]	; (1bf0 <TeensyTimerTool::TMR_t<2u>::isr()+0xa4>)
    1b9c:	681a      	ldr	r2, [r3, #0]
    1b9e:	8a93      	ldrh	r3, [r2, #20]
    1ba0:	06d8      	lsls	r0, r3, #27
    1ba2:	d414      	bmi.n	1bce <TeensyTimerTool::TMR_t<2u>::isr()+0x82>
        {
            pCH2->CSCTRL &= ~TMR_CSCTRL_TCF1;
            callbacks[2]();
        }

        if (callbacks[3] != nullptr && pCH3->CSCTRL & TMR_CSCTRL_TCF1)
    1ba4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    1ba6:	490f      	ldr	r1, [pc, #60]	; (1be4 <TeensyTimerTool::TMR_t<2u>::isr()+0x98>)
    1ba8:	b173      	cbz	r3, 1bc8 <TeensyTimerTool::TMR_t<2u>::isr()+0x7c>
    1baa:	4b12      	ldr	r3, [pc, #72]	; (1bf4 <TeensyTimerTool::TMR_t<2u>::isr()+0xa8>)
    1bac:	681a      	ldr	r2, [r3, #0]
    1bae:	8a93      	ldrh	r3, [r2, #20]
    1bb0:	06db      	lsls	r3, r3, #27
    1bb2:	d509      	bpl.n	1bc8 <TeensyTimerTool::TMR_t<2u>::isr()+0x7c>
        {
            pCH3->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1bb4:	8a93      	ldrh	r3, [r2, #20]
    1bb6:	f101 0030 	add.w	r0, r1, #48	; 0x30
    1bba:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
    1bbc:	f023 0310 	bic.w	r3, r3, #16
    1bc0:	041b      	lsls	r3, r3, #16
    1bc2:	0c1b      	lsrs	r3, r3, #16
    1bc4:	8293      	strh	r3, [r2, #20]
    1bc6:	4788      	blx	r1
            callbacks[3]();
        }
        asm volatile("dsb"); //wait until register changes propagated through the cache
    1bc8:	f3bf 8f4f 	dsb	sy
    }
    1bcc:	bd10      	pop	{r4, pc}
            callbacks[1]();
        }

        if (callbacks[2] != nullptr && pCH2->CSCTRL & TMR_CSCTRL_TCF1)
        {
            pCH2->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1bce:	8a93      	ldrh	r3, [r2, #20]
    1bd0:	f101 0020 	add.w	r0, r1, #32
    1bd4:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    1bd6:	f023 0310 	bic.w	r3, r3, #16
    1bda:	041b      	lsls	r3, r3, #16
    1bdc:	0c1b      	lsrs	r3, r3, #16
    1bde:	8293      	strh	r3, [r2, #20]
    1be0:	4788      	blx	r1
    1be2:	e7df      	b.n	1ba4 <TeensyTimerTool::TMR_t<2u>::isr()+0x58>
    1be4:	2000192c 	.word	0x2000192c
    1be8:	20001928 	.word	0x20001928
    1bec:	200018a8 	.word	0x200018a8
    1bf0:	200018a4 	.word	0x200018a4
    1bf4:	200018a0 	.word	0x200018a0

00001bf8 <TeensyTimerTool::TMR_t<3u>::isr()>:
        }
        return nullptr;
    }

    template <unsigned m>
    void TMR_t<m>::isr()
    1bf8:	b510      	push	{r4, lr}
    1bfa:	4c25      	ldr	r4, [pc, #148]	; (1c90 <TeensyTimerTool::TMR_t<3u>::isr()+0x98>)
    {
        // no loop to gain some time by avoiding indirections and pointer calculations
        if (callbacks[0] != nullptr && pCH0->CSCTRL & TMR_CSCTRL_TCF1)
    1bfc:	68a3      	ldr	r3, [r4, #8]
    1bfe:	b16b      	cbz	r3, 1c1c <TeensyTimerTool::TMR_t<3u>::isr()+0x24>
    1c00:	4b24      	ldr	r3, [pc, #144]	; (1c94 <TeensyTimerTool::TMR_t<3u>::isr()+0x9c>)
    1c02:	681a      	ldr	r2, [r3, #0]
    1c04:	8a93      	ldrh	r3, [r2, #20]
    1c06:	06d9      	lsls	r1, r3, #27
    1c08:	d508      	bpl.n	1c1c <TeensyTimerTool::TMR_t<3u>::isr()+0x24>
        {
            pCH0->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1c0a:	8a93      	ldrh	r3, [r2, #20]
    1c0c:	4620      	mov	r0, r4
    1c0e:	68e1      	ldr	r1, [r4, #12]
    1c10:	f023 0310 	bic.w	r3, r3, #16
    1c14:	041b      	lsls	r3, r3, #16
    1c16:	0c1b      	lsrs	r3, r3, #16
    1c18:	8293      	strh	r3, [r2, #20]
    1c1a:	4788      	blx	r1
            callbacks[0]();
        }

        if (callbacks[1] != nullptr && pCH1->CSCTRL & TMR_CSCTRL_TCF1)
    1c1c:	69a3      	ldr	r3, [r4, #24]
    1c1e:	491c      	ldr	r1, [pc, #112]	; (1c90 <TeensyTimerTool::TMR_t<3u>::isr()+0x98>)
    1c20:	b173      	cbz	r3, 1c40 <TeensyTimerTool::TMR_t<3u>::isr()+0x48>
    1c22:	4b1d      	ldr	r3, [pc, #116]	; (1c98 <TeensyTimerTool::TMR_t<3u>::isr()+0xa0>)
    1c24:	681a      	ldr	r2, [r3, #0]
    1c26:	8a93      	ldrh	r3, [r2, #20]
    1c28:	06db      	lsls	r3, r3, #27
    1c2a:	d509      	bpl.n	1c40 <TeensyTimerTool::TMR_t<3u>::isr()+0x48>
        {
            pCH1->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1c2c:	8a93      	ldrh	r3, [r2, #20]
    1c2e:	f101 0010 	add.w	r0, r1, #16
    1c32:	69c9      	ldr	r1, [r1, #28]
    1c34:	f023 0310 	bic.w	r3, r3, #16
    1c38:	041b      	lsls	r3, r3, #16
    1c3a:	0c1b      	lsrs	r3, r3, #16
    1c3c:	8293      	strh	r3, [r2, #20]
    1c3e:	4788      	blx	r1
            callbacks[1]();
        }

        if (callbacks[2] != nullptr && pCH2->CSCTRL & TMR_CSCTRL_TCF1)
    1c40:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1c42:	4913      	ldr	r1, [pc, #76]	; (1c90 <TeensyTimerTool::TMR_t<3u>::isr()+0x98>)
    1c44:	b123      	cbz	r3, 1c50 <TeensyTimerTool::TMR_t<3u>::isr()+0x58>
    1c46:	4b15      	ldr	r3, [pc, #84]	; (1c9c <TeensyTimerTool::TMR_t<3u>::isr()+0xa4>)
    1c48:	681a      	ldr	r2, [r3, #0]
    1c4a:	8a93      	ldrh	r3, [r2, #20]
    1c4c:	06d8      	lsls	r0, r3, #27
    1c4e:	d414      	bmi.n	1c7a <TeensyTimerTool::TMR_t<3u>::isr()+0x82>
        {
            pCH2->CSCTRL &= ~TMR_CSCTRL_TCF1;
            callbacks[2]();
        }

        if (callbacks[3] != nullptr && pCH3->CSCTRL & TMR_CSCTRL_TCF1)
    1c50:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    1c52:	490f      	ldr	r1, [pc, #60]	; (1c90 <TeensyTimerTool::TMR_t<3u>::isr()+0x98>)
    1c54:	b173      	cbz	r3, 1c74 <TeensyTimerTool::TMR_t<3u>::isr()+0x7c>
    1c56:	4b12      	ldr	r3, [pc, #72]	; (1ca0 <TeensyTimerTool::TMR_t<3u>::isr()+0xa8>)
    1c58:	681a      	ldr	r2, [r3, #0]
    1c5a:	8a93      	ldrh	r3, [r2, #20]
    1c5c:	06db      	lsls	r3, r3, #27
    1c5e:	d509      	bpl.n	1c74 <TeensyTimerTool::TMR_t<3u>::isr()+0x7c>
        {
            pCH3->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1c60:	8a93      	ldrh	r3, [r2, #20]
    1c62:	f101 0030 	add.w	r0, r1, #48	; 0x30
    1c66:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
    1c68:	f023 0310 	bic.w	r3, r3, #16
    1c6c:	041b      	lsls	r3, r3, #16
    1c6e:	0c1b      	lsrs	r3, r3, #16
    1c70:	8293      	strh	r3, [r2, #20]
    1c72:	4788      	blx	r1
            callbacks[3]();
        }
        asm volatile("dsb"); //wait until register changes propagated through the cache
    1c74:	f3bf 8f4f 	dsb	sy
    }
    1c78:	bd10      	pop	{r4, pc}
            callbacks[1]();
        }

        if (callbacks[2] != nullptr && pCH2->CSCTRL & TMR_CSCTRL_TCF1)
        {
            pCH2->CSCTRL &= ~TMR_CSCTRL_TCF1;
    1c7a:	8a93      	ldrh	r3, [r2, #20]
    1c7c:	f101 0020 	add.w	r0, r1, #32
    1c80:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    1c82:	f023 0310 	bic.w	r3, r3, #16
    1c86:	041b      	lsls	r3, r3, #16
    1c88:	0c1b      	lsrs	r3, r3, #16
    1c8a:	8293      	strh	r3, [r2, #20]
    1c8c:	4788      	blx	r1
    1c8e:	e7df      	b.n	1c50 <TeensyTimerTool::TMR_t<3u>::isr()+0x58>
    1c90:	200018e8 	.word	0x200018e8
    1c94:	200018e4 	.word	0x200018e4
    1c98:	2000189c 	.word	0x2000189c
    1c9c:	20001898 	.word	0x20001898
    1ca0:	20001894 	.word	0x20001894

00001ca4 <TeensyTimerTool::GPT_t<0u>::isr()>:
    }

    template <unsigned tmoduleNr>
    void GPT_t<tmoduleNr>::isr()
    {
        if (!channel->periodic)
    1ca4:	4b0a      	ldr	r3, [pc, #40]	; (1cd0 <TeensyTimerTool::GPT_t<0u>::isr()+0x2c>)
    1ca6:	681b      	ldr	r3, [r3, #0]
    1ca8:	7a1b      	ldrb	r3, [r3, #8]
        }
        return nullptr;
    }

    template <unsigned tmoduleNr>
    void GPT_t<tmoduleNr>::isr()
    1caa:	b510      	push	{r4, lr}
    {
        if (!channel->periodic)
    1cac:	b923      	cbnz	r3, 1cb8 <TeensyTimerTool::GPT_t<0u>::isr()+0x14>
            pGPT->CR &= ~GPT_CR_EN; // stop timer in one shot mode
    1cae:	4a09      	ldr	r2, [pc, #36]	; (1cd4 <TeensyTimerTool::GPT_t<0u>::isr()+0x30>)
    1cb0:	6813      	ldr	r3, [r2, #0]
    1cb2:	f023 0301 	bic.w	r3, r3, #1
    1cb6:	6013      	str	r3, [r2, #0]
    1cb8:	4807      	ldr	r0, [pc, #28]	; (1cd8 <TeensyTimerTool::GPT_t<0u>::isr()+0x34>)

        pGPT->SR = 0x3F; // reset all interrupt flags
    1cba:	223f      	movs	r2, #63	; 0x3f
    1cbc:	4c05      	ldr	r4, [pc, #20]	; (1cd4 <TeensyTimerTool::GPT_t<0u>::isr()+0x30>)
  template<typename _Res, typename... _ArgTypes>
    _Res
    function<_Res(_ArgTypes...)>::
    operator()(_ArgTypes... __args) const
    {
      if (_M_empty())
    1cbe:	6883      	ldr	r3, [r0, #8]
    1cc0:	60a2      	str	r2, [r4, #8]
    1cc2:	b11b      	cbz	r3, 1ccc <TeensyTimerTool::GPT_t<0u>::isr()+0x28>
	__throw_bad_function_call();
      return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
    1cc4:	68c3      	ldr	r3, [r0, #12]
    1cc6:	4798      	blx	r3
        callback();      // we only enabled the OF1 interrupt-> no need to find out which interrupt was actually called
        pGPT->SR;                 // re-read flag to prevent re entering, takes very long, seems to work without?
    1cc8:	68a3      	ldr	r3, [r4, #8]
    1cca:	bd10      	pop	{r4, pc}
    1ccc:	e7fe      	b.n	1ccc <TeensyTimerTool::GPT_t<0u>::isr()+0x28>
    1cce:	bf00      	nop
    1cd0:	20001830 	.word	0x20001830
    1cd4:	401ec000 	.word	0x401ec000
    1cd8:	200018d4 	.word	0x200018d4

00001cdc <TeensyTimerTool::GPT_t<1u>::isr()>:
    }

    template <unsigned tmoduleNr>
    void GPT_t<tmoduleNr>::isr()
    {
        if (!channel->periodic)
    1cdc:	4b0a      	ldr	r3, [pc, #40]	; (1d08 <TeensyTimerTool::GPT_t<1u>::isr()+0x2c>)
    1cde:	681b      	ldr	r3, [r3, #0]
    1ce0:	7a1b      	ldrb	r3, [r3, #8]
        }
        return nullptr;
    }

    template <unsigned tmoduleNr>
    void GPT_t<tmoduleNr>::isr()
    1ce2:	b510      	push	{r4, lr}
    {
        if (!channel->periodic)
    1ce4:	b923      	cbnz	r3, 1cf0 <TeensyTimerTool::GPT_t<1u>::isr()+0x14>
            pGPT->CR &= ~GPT_CR_EN; // stop timer in one shot mode
    1ce6:	4a09      	ldr	r2, [pc, #36]	; (1d0c <TeensyTimerTool::GPT_t<1u>::isr()+0x30>)
    1ce8:	6813      	ldr	r3, [r2, #0]
    1cea:	f023 0301 	bic.w	r3, r3, #1
    1cee:	6013      	str	r3, [r2, #0]
    1cf0:	4807      	ldr	r0, [pc, #28]	; (1d10 <TeensyTimerTool::GPT_t<1u>::isr()+0x34>)

        pGPT->SR = 0x3F; // reset all interrupt flags
    1cf2:	223f      	movs	r2, #63	; 0x3f
    1cf4:	4c05      	ldr	r4, [pc, #20]	; (1d0c <TeensyTimerTool::GPT_t<1u>::isr()+0x30>)
  template<typename _Res, typename... _ArgTypes>
    _Res
    function<_Res(_ArgTypes...)>::
    operator()(_ArgTypes... __args) const
    {
      if (_M_empty())
    1cf6:	6883      	ldr	r3, [r0, #8]
    1cf8:	60a2      	str	r2, [r4, #8]
    1cfa:	b11b      	cbz	r3, 1d04 <TeensyTimerTool::GPT_t<1u>::isr()+0x28>
	__throw_bad_function_call();
      return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
    1cfc:	68c3      	ldr	r3, [r0, #12]
    1cfe:	4798      	blx	r3
        callback();      // we only enabled the OF1 interrupt-> no need to find out which interrupt was actually called
        pGPT->SR;                 // re-read flag to prevent re entering, takes very long, seems to work without?
    1d00:	68a3      	ldr	r3, [r4, #8]
    1d02:	bd10      	pop	{r4, pc}
    1d04:	e7fe      	b.n	1d04 <TeensyTimerTool::GPT_t<1u>::isr()+0x28>
    1d06:	bf00      	nop
    1d08:	20001828 	.word	0x20001828
    1d0c:	401f0000 	.word	0x401f0000
    1d10:	200018c4 	.word	0x200018c4

00001d14 <__tcf_0>:

    template <unsigned m>
    bool TMR_t<m>::isInitialized = false;

    template <unsigned m>
    callback_t TMR_t<m>::callbacks[4];
    1d14:	b538      	push	{r3, r4, r5, lr}
    1d16:	4c06      	ldr	r4, [pc, #24]	; (1d30 <__tcf_0+0x1c>)
    1d18:	f1a4 0540 	sub.w	r5, r4, #64	; 0x40
    1d1c:	3c10      	subs	r4, #16

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    1d1e:	68a3      	ldr	r3, [r4, #8]
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    1d20:	2203      	movs	r2, #3
    1d22:	4621      	mov	r1, r4
    1d24:	4620      	mov	r0, r4

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    1d26:	b103      	cbz	r3, 1d2a <__tcf_0+0x16>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    1d28:	4798      	blx	r3
    1d2a:	42ac      	cmp	r4, r5
    1d2c:	d1f6      	bne.n	1d1c <__tcf_0+0x8>
    1d2e:	bd38      	pop	{r3, r4, r5, pc}
    1d30:	200019f4 	.word	0x200019f4

00001d34 <__tcf_1>:
    1d34:	b538      	push	{r3, r4, r5, lr}
    1d36:	4c06      	ldr	r4, [pc, #24]	; (1d50 <__tcf_1+0x1c>)
    1d38:	f1a4 0540 	sub.w	r5, r4, #64	; 0x40
    1d3c:	3c10      	subs	r4, #16

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    1d3e:	68a3      	ldr	r3, [r4, #8]
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    1d40:	2203      	movs	r2, #3
    1d42:	4621      	mov	r1, r4
    1d44:	4620      	mov	r0, r4

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    1d46:	b103      	cbz	r3, 1d4a <__tcf_1+0x16>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    1d48:	4798      	blx	r3
    1d4a:	42ac      	cmp	r4, r5
    1d4c:	d1f6      	bne.n	1d3c <__tcf_1+0x8>
    1d4e:	bd38      	pop	{r3, r4, r5, pc}
    1d50:	200019b0 	.word	0x200019b0

00001d54 <__tcf_2>:
    1d54:	b538      	push	{r3, r4, r5, lr}
    1d56:	4c06      	ldr	r4, [pc, #24]	; (1d70 <__tcf_2+0x1c>)
    1d58:	f1a4 0540 	sub.w	r5, r4, #64	; 0x40
    1d5c:	3c10      	subs	r4, #16

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    1d5e:	68a3      	ldr	r3, [r4, #8]
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    1d60:	2203      	movs	r2, #3
    1d62:	4621      	mov	r1, r4
    1d64:	4620      	mov	r0, r4

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    1d66:	b103      	cbz	r3, 1d6a <__tcf_2+0x16>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    1d68:	4798      	blx	r3
    1d6a:	42ac      	cmp	r4, r5
    1d6c:	d1f6      	bne.n	1d5c <__tcf_2+0x8>
    1d6e:	bd38      	pop	{r3, r4, r5, pc}
    1d70:	2000196c 	.word	0x2000196c

00001d74 <__tcf_3>:
    1d74:	b538      	push	{r3, r4, r5, lr}
    1d76:	4c06      	ldr	r4, [pc, #24]	; (1d90 <__tcf_3+0x1c>)
    1d78:	f1a4 0540 	sub.w	r5, r4, #64	; 0x40
    1d7c:	3c10      	subs	r4, #16

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    1d7e:	68a3      	ldr	r3, [r4, #8]
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    1d80:	2203      	movs	r2, #3
    1d82:	4621      	mov	r1, r4
    1d84:	4620      	mov	r0, r4

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    1d86:	b103      	cbz	r3, 1d8a <__tcf_3+0x16>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    1d88:	4798      	blx	r3
    1d8a:	42ac      	cmp	r4, r5
    1d8c:	d1f6      	bne.n	1d7c <__tcf_3+0x8>
    1d8e:	bd38      	pop	{r3, r4, r5, pc}
    1d90:	20001928 	.word	0x20001928

00001d94 <TeensyTimerTool::TckChannel<unsigned long>::triggerDirect(unsigned long)>:
        this->triggered = false;
        return errorCode::OK;
    }

    template <typename CounterType>
    errorCode TckChannel<CounterType>::triggerDirect(CounterType reload)
    1d94:	b410      	push	{r4}
    // 32bit Counter -------------------------------------------------------------------------

    template <>
    inline uint32_t TckChannel<uint32_t>::getCycleCounter()
    {
        return ARM_DWT_CYCCNT; //directly use the cycle counter for uint32_t
    1d96:	4c06      	ldr	r4, [pc, #24]	; (1db0 <TeensyTimerTool::TckChannel<unsigned long>::triggerDirect(unsigned long)+0x1c>)
        this->triggered = false;
        return errorCode::OK;
    }

    template <typename CounterType>
    errorCode TckChannel<CounterType>::triggerDirect(CounterType reload)
    1d98:	4603      	mov	r3, r0
    {
        this->startCnt = getCycleCounter();
        this->nextPeriod = reload;
        this->currentPeriod = this->nextPeriod;
        this->triggered = true;
    1d9a:	2201      	movs	r2, #1
        return errorCode::OK;
    }
    1d9c:	2000      	movs	r0, #0
    // 32bit Counter -------------------------------------------------------------------------

    template <>
    inline uint32_t TckChannel<uint32_t>::getCycleCounter()
    {
        return ARM_DWT_CYCCNT; //directly use the cycle counter for uint32_t
    1d9e:	6824      	ldr	r4, [r4, #0]

    template <typename CounterType>
    errorCode TckChannel<CounterType>::triggerDirect(CounterType reload)
    {
        this->startCnt = getCycleCounter();
        this->nextPeriod = reload;
    1da0:	6259      	str	r1, [r3, #36]	; 0x24
    }

    template <typename CounterType>
    errorCode TckChannel<CounterType>::triggerDirect(CounterType reload)
    {
        this->startCnt = getCycleCounter();
    1da2:	61dc      	str	r4, [r3, #28]
        this->nextPeriod = reload;
        this->currentPeriod = this->nextPeriod;
    1da4:	6219      	str	r1, [r3, #32]
        this->triggered = true;
    1da6:	765a      	strb	r2, [r3, #25]
        return errorCode::OK;
    }
    1da8:	f85d 4b04 	ldr.w	r4, [sp], #4
    1dac:	4770      	bx	lr
    1dae:	bf00      	nop
    1db0:	e0001004 	.word	0xe0001004

00001db4 <TeensyTimerTool::TckChannel<unsigned long>::start()>:
    // 32bit Counter -------------------------------------------------------------------------

    template <>
    inline uint32_t TckChannel<uint32_t>::getCycleCounter()
    {
        return ARM_DWT_CYCCNT; //directly use the cycle counter for uint32_t
    1db4:	4a03      	ldr	r2, [pc, #12]	; (1dc4 <TeensyTimerTool::TckChannel<unsigned long>::start()+0x10>)

        return errorCode::OK;
    }

    template <typename T>
    errorCode TckChannel<T>::start()
    1db6:	4603      	mov	r3, r0
    {
        this->startCnt = getCycleCounter();
        this->triggered = true;
    1db8:	2101      	movs	r1, #1
        return errorCode::OK;
    }
    1dba:	2000      	movs	r0, #0
    // 32bit Counter -------------------------------------------------------------------------

    template <>
    inline uint32_t TckChannel<uint32_t>::getCycleCounter()
    {
        return ARM_DWT_CYCCNT; //directly use the cycle counter for uint32_t
    1dbc:	6812      	ldr	r2, [r2, #0]

    template <typename T>
    errorCode TckChannel<T>::start()
    {
        this->startCnt = getCycleCounter();
        this->triggered = true;
    1dbe:	7659      	strb	r1, [r3, #25]
    }

    template <typename T>
    errorCode TckChannel<T>::start()
    {
        this->startCnt = getCycleCounter();
    1dc0:	61da      	str	r2, [r3, #28]
        this->triggered = true;
        return errorCode::OK;
    }
    1dc2:	4770      	bx	lr
    1dc4:	e0001004 	.word	0xe0001004

00001dc8 <TeensyTimerTool::TckChannel<unsigned long>::stop()>:

    template <typename T>
    errorCode TckChannel<T>::stop()
    {
        this->triggered = false;
    1dc8:	2300      	movs	r3, #0
    1dca:	7643      	strb	r3, [r0, #25]
        return errorCode::OK;
    }
    1dcc:	4618      	mov	r0, r3
    1dce:	4770      	bx	lr

00001dd0 <TeensyTimerTool::TckChannel<unsigned long>::getMaxPeriod() const>:
        {
            *reload = microsecondToCycles(delay);
            return errorCode::OK;
        }

        float getMaxPeriod() const override { return getMaxMicros() / 1E6; } // seconds
    1dd0:	eddf 6a05 	vldr	s13, [pc, #20]	; 1de8 <TeensyTimerTool::TckChannel<unsigned long>::getMaxPeriod() const+0x18>
    1dd4:	ed90 7a0c 	vldr	s14, [r0, #48]	; 0x30
    1dd8:	eddf 7a04 	vldr	s15, [pc, #16]	; 1dec <TeensyTimerTool::TckChannel<unsigned long>::getMaxPeriod() const+0x1c>
    1ddc:	ee86 0a87 	vdiv.f32	s0, s13, s14
    1de0:	ee80 0a27 	vdiv.f32	s0, s0, s15
    1de4:	4770      	bx	lr
    1de6:	bf00      	nop
    1de8:	4f700000 	.word	0x4f700000
    1dec:	49742400 	.word	0x49742400

00001df0 <TeensyTimerTool::TckChannel<unsigned long>::tick()>:
    {
        return triggerDirect(microsecondToCycles(delay));
    }

    template <typename counter_t>
    bool TckChannel<counter_t>::tick()
    1df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    {
        static bool lock = false;
        counter_t now = getCycleCounter();
        if (!lock && this->currentPeriod != 0 && this->triggered && (now - this->startCnt) >= this->currentPeriod)
    1df2:	4d10      	ldr	r5, [pc, #64]	; (1e34 <TeensyTimerTool::TckChannel<unsigned long>::tick()+0x44>)
    // 32bit Counter -------------------------------------------------------------------------

    template <>
    inline uint32_t TckChannel<uint32_t>::getCycleCounter()
    {
        return ARM_DWT_CYCCNT; //directly use the cycle counter for uint32_t
    1df4:	4b10      	ldr	r3, [pc, #64]	; (1e38 <TeensyTimerTool::TckChannel<unsigned long>::tick()+0x48>)
    template <typename counter_t>
    bool TckChannel<counter_t>::tick()
    {
        static bool lock = false;
        counter_t now = getCycleCounter();
        if (!lock && this->currentPeriod != 0 && this->triggered && (now - this->startCnt) >= this->currentPeriod)
    1df6:	782c      	ldrb	r4, [r5, #0]
    // 32bit Counter -------------------------------------------------------------------------

    template <>
    inline uint32_t TckChannel<uint32_t>::getCycleCounter()
    {
        return ARM_DWT_CYCCNT; //directly use the cycle counter for uint32_t
    1df8:	681a      	ldr	r2, [r3, #0]
    template <typename counter_t>
    bool TckChannel<counter_t>::tick()
    {
        static bool lock = false;
        counter_t now = getCycleCounter();
        if (!lock && this->currentPeriod != 0 && this->triggered && (now - this->startCnt) >= this->currentPeriod)
    1dfa:	b9b4      	cbnz	r4, 1e2a <TeensyTimerTool::TckChannel<unsigned long>::tick()+0x3a>
    1dfc:	6a01      	ldr	r1, [r0, #32]
    1dfe:	b191      	cbz	r1, 1e26 <TeensyTimerTool::TckChannel<unsigned long>::tick()+0x36>
    1e00:	7e46      	ldrb	r6, [r0, #25]
    1e02:	b186      	cbz	r6, 1e26 <TeensyTimerTool::TckChannel<unsigned long>::tick()+0x36>
    1e04:	69c3      	ldr	r3, [r0, #28]
    1e06:	1ad2      	subs	r2, r2, r3
    1e08:	4291      	cmp	r1, r2
    1e0a:	d80c      	bhi.n	1e26 <TeensyTimerTool::TckChannel<unsigned long>::tick()+0x36>
        {
            lock = true;
            //this->startCnt = now;
            this->startCnt += currentPeriod;
    1e0c:	440b      	add	r3, r1
    {
        static bool lock = false;
        counter_t now = getCycleCounter();
        if (!lock && this->currentPeriod != 0 && this->triggered && (now - this->startCnt) >= this->currentPeriod)
        {
            lock = true;
    1e0e:	2701      	movs	r7, #1
            //this->startCnt = now;
            this->startCnt += currentPeriod;
            this->triggered = this->periodic; // i.e., stays triggerd if periodic, stops if oneShot
    1e10:	7e01      	ldrb	r1, [r0, #24]
  template<typename _Res, typename... _ArgTypes>
    _Res
    function<_Res(_ArgTypes...)>::
    operator()(_ArgTypes... __args) const
    {
      if (_M_empty())
    1e12:	6902      	ldr	r2, [r0, #16]
        counter_t now = getCycleCounter();
        if (!lock && this->currentPeriod != 0 && this->triggered && (now - this->startCnt) >= this->currentPeriod)
        {
            lock = true;
            //this->startCnt = now;
            this->startCnt += currentPeriod;
    1e14:	61c3      	str	r3, [r0, #28]
    {
        static bool lock = false;
        counter_t now = getCycleCounter();
        if (!lock && this->currentPeriod != 0 && this->triggered && (now - this->startCnt) >= this->currentPeriod)
        {
            lock = true;
    1e16:	702f      	strb	r7, [r5, #0]
            //this->startCnt = now;
            this->startCnt += currentPeriod;
            this->triggered = this->periodic; // i.e., stays triggerd if periodic, stops if oneShot
    1e18:	7641      	strb	r1, [r0, #25]
    1e1a:	b14a      	cbz	r2, 1e30 <TeensyTimerTool::TckChannel<unsigned long>::tick()+0x40>
	__throw_bad_function_call();
      return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
    1e1c:	6943      	ldr	r3, [r0, #20]
    1e1e:	3008      	adds	r0, #8
    1e20:	4798      	blx	r3
            callback();
            lock = false;
    1e22:	702c      	strb	r4, [r5, #0]
            return true;
    1e24:	4634      	mov	r4, r6
        } else
        {
            return false;
        }
    }
    1e26:	4620      	mov	r0, r4
    1e28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            callback();
            lock = false;
            return true;
        } else
        {
            return false;
    1e2a:	2400      	movs	r4, #0
        }
    }
    1e2c:	4620      	mov	r0, r4
    1e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1e30:	e7fe      	b.n	1e30 <TeensyTimerTool::TckChannel<unsigned long>::tick()+0x40>
    1e32:	bf00      	nop
    1e34:	20001824 	.word	0x20001824
    1e38:	e0001004 	.word	0xe0001004

00001e3c <TeensyTimerTool::TckChannel<unsigned long>::~TckChannel()>:
    template <typename CounterType>
    class TckChannel : public TckChannelBase
    {
     public:
        TckChannel();
        virtual ~TckChannel(){}; //TBD
    1e3c:	4a06      	ldr	r2, [pc, #24]	; (1e58 <TeensyTimerTool::TckChannel<unsigned long>::~TckChannel()+0x1c>)

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    1e3e:	6903      	ldr	r3, [r0, #16]
    1e40:	b510      	push	{r4, lr}
    1e42:	4604      	mov	r4, r0
    1e44:	6002      	str	r2, [r0, #0]
    1e46:	b123      	cbz	r3, 1e52 <TeensyTimerTool::TckChannel<unsigned long>::~TckChannel()+0x16>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    1e48:	f100 0108 	add.w	r1, r0, #8
    1e4c:	2203      	movs	r2, #3
    1e4e:	4608      	mov	r0, r1
    1e50:	4798      	blx	r3
    1e52:	4620      	mov	r0, r4
    1e54:	bd10      	pop	{r4, pc}
    1e56:	bf00      	nop
    1e58:	20000214 	.word	0x20000214

00001e5c <TeensyTimerTool::GPT_t<0u>::getTimer()>:

    template <unsigned moduleNr>
    IMXRT_GPT_t* const GPT_t<moduleNr>::pGPT = reinterpret_cast<IMXRT_GPT_t*>(moduleNr == 0 ? &IMXRT_GPT1 : &IMXRT_GPT2);

    template <unsigned moduleNr>
    ITimerChannel* GPT_t<moduleNr>::getTimer()
    1e5c:	b538      	push	{r3, r4, r5, lr}
    {
        if (!isInitialized)
    1e5e:	4b1d      	ldr	r3, [pc, #116]	; (1ed4 <TeensyTimerTool::GPT_t<0u>::getTimer()+0x78>)
    1e60:	781a      	ldrb	r2, [r3, #0]
    1e62:	2a00      	cmp	r2, #0
    1e64:	d133      	bne.n	1ece <TeensyTimerTool::GPT_t<0u>::getTimer()+0x72>
        {
            isInitialized = true;

            if (moduleNr == 0) // GPT1 clock settings
                CCM_CCGR1 |= CCM_CCGR1_GPT1_BUS(CCM_CCGR_ON) | CCM_CCGR1_GPT1_SERIAL(CCM_CCGR_ON);
    1e66:	4c1c      	ldr	r4, [pc, #112]	; (1ed8 <TeensyTimerTool::GPT_t<0u>::getTimer()+0x7c>)
    template <unsigned moduleNr>
    ITimerChannel* GPT_t<moduleNr>::getTimer()
    {
        if (!isInitialized)
        {
            isInitialized = true;
    1e68:	2101      	movs	r1, #1
            if(USE_GPT_PIT_150MHz) // timer clock setting from config.h
                CCM_CSCMR1 &= ~CCM_CSCMR1_PERCLK_CLK_SEL; // 150MHz
            else
                CCM_CSCMR1 |= CCM_CSCMR1_PERCLK_CLK_SEL;  // 24MHz

            pGPT->CR = GPT_CR_CLKSRC(0x001) | GPT_CR_ENMOD; // stopped, restart mode and peripheral clock
    1e6a:	4d1c      	ldr	r5, [pc, #112]	; (1edc <TeensyTimerTool::GPT_t<0u>::getTimer()+0x80>)
    1e6c:	2242      	movs	r2, #66	; 0x42
    template <unsigned moduleNr>
    ITimerChannel* GPT_t<moduleNr>::getTimer()
    {
        if (!isInitialized)
        {
            isInitialized = true;
    1e6e:	7019      	strb	r1, [r3, #0]

            if (moduleNr == 0) // GPT1 clock settings
                CCM_CCGR1 |= CCM_CCGR1_GPT1_BUS(CCM_CCGR_ON) | CCM_CCGR1_GPT1_SERIAL(CCM_CCGR_ON);
    1e70:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
#define DMA_NUM_CHANNELS        32

#ifdef __cplusplus
extern "C" void (* _VectorsRam[NVIC_NUM_INTERRUPTS+16])(void);
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
    1e72:	491b      	ldr	r1, [pc, #108]	; (1ee0 <TeensyTimerTool::GPT_t<0u>::getTimer()+0x84>)
    1e74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
    1e78:	481a      	ldr	r0, [pc, #104]	; (1ee4 <TeensyTimerTool::GPT_t<0u>::getTimer()+0x88>)
    1e7a:	66e3      	str	r3, [r4, #108]	; 0x6c
                CCM_CCGR0 |= CCM_CCGR0_GPT2_BUS(CCM_CCGR_ON) | CCM_CCGR0_GPT2_SERIAL(CCM_CCGR_ON);

            if(USE_GPT_PIT_150MHz) // timer clock setting from config.h
                CCM_CSCMR1 &= ~CCM_CSCMR1_PERCLK_CLK_SEL; // 150MHz
            else
                CCM_CSCMR1 |= CCM_CSCMR1_PERCLK_CLK_SEL;  // 24MHz
    1e7c:	69e3      	ldr	r3, [r4, #28]
    1e7e:	f8c1 01d0 	str.w	r0, [r1, #464]	; 0x1d0
    1e82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1e86:	61e3      	str	r3, [r4, #28]

            pGPT->CR = GPT_CR_CLKSRC(0x001) | GPT_CR_ENMOD; // stopped, restart mode and peripheral clock
    1e88:	602a      	str	r2, [r5, #0]

            attachInterruptVector(irq, isr);
            NVIC_ENABLE_IRQ(irq);
    1e8a:	4b17      	ldr	r3, [pc, #92]	; (1ee8 <TeensyTimerTool::GPT_t<0u>::getTimer()+0x8c>)
    1e8c:	2210      	movs	r2, #16

            channel = new GptChannel(pGPT, &callback);
    1e8e:	2018      	movs	r0, #24
                CCM_CSCMR1 |= CCM_CSCMR1_PERCLK_CLK_SEL;  // 24MHz

            pGPT->CR = GPT_CR_CLKSRC(0x001) | GPT_CR_ENMOD; // stopped, restart mode and peripheral clock

            attachInterruptVector(irq, isr);
            NVIC_ENABLE_IRQ(irq);
    1e90:	601a      	str	r2, [r3, #0]

            channel = new GptChannel(pGPT, &callback);
    1e92:	f002 fe8d 	bl	4bb0 <operator new(unsigned int)>
    // IMPLEMENTATION ==============================================

    GptChannel::GptChannel(IMXRT_GPT_t* registers, callback_t* cbStorage)
        : ITimerChannel(cbStorage), regs(registers)
    {
        clock = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    1e96:	69e2      	ldr	r2, [r4, #28]
    1e98:	4603      	mov	r3, r0
    };

    // IMPLEMENTATION ==============================================

    GptChannel::GptChannel(IMXRT_GPT_t* registers, callback_t* cbStorage)
        : ITimerChannel(cbStorage), regs(registers)
    1e9a:	4914      	ldr	r1, [pc, #80]	; (1eec <TeensyTimerTool::GPT_t<0u>::getTimer()+0x90>)

    // IMPLEMENTATION ====================================================

    ITimerChannel::ITimerChannel(callback_t* cbStorage)
    {
        this->pCallback = cbStorage;
    1e9c:	4814      	ldr	r0, [pc, #80]	; (1ef0 <TeensyTimerTool::GPT_t<0u>::getTimer()+0x94>)
    {
        clock = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    1e9e:	0652      	lsls	r2, r2, #25
    };

    // IMPLEMENTATION ==============================================

    GptChannel::GptChannel(IMXRT_GPT_t* registers, callback_t* cbStorage)
        : ITimerChannel(cbStorage), regs(registers)
    1ea0:	60dd      	str	r5, [r3, #12]
    1ea2:	6058      	str	r0, [r3, #4]
    1ea4:	6019      	str	r1, [r3, #0]
    {
        clock = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    1ea6:	d507      	bpl.n	1eb8 <TeensyTimerTool::GPT_t<0u>::getTimer()+0x5c>
    1ea8:	eef3 7a08 	vmov.f32	s15, #56	; 0x41c00000  24.0
    1eac:	4a11      	ldr	r2, [pc, #68]	; (1ef4 <TeensyTimerTool::GPT_t<0u>::getTimer()+0x98>)
            return channel;
    1eae:	4618      	mov	r0, r3
    1eb0:	edc3 7a05 	vstr	s15, [r3, #20]
            pGPT->CR = GPT_CR_CLKSRC(0x001) | GPT_CR_ENMOD; // stopped, restart mode and peripheral clock

            attachInterruptVector(irq, isr);
            NVIC_ENABLE_IRQ(irq);

            channel = new GptChannel(pGPT, &callback);
    1eb4:	6013      	str	r3, [r2, #0]
            return channel;
    1eb6:	bd38      	pop	{r3, r4, r5, pc}
    1eb8:	4a0f      	ldr	r2, [pc, #60]	; (1ef8 <TeensyTimerTool::GPT_t<0u>::getTimer()+0x9c>)
    1eba:	4910      	ldr	r1, [pc, #64]	; (1efc <TeensyTimerTool::GPT_t<0u>::getTimer()+0xa0>)
    1ebc:	6812      	ldr	r2, [r2, #0]
    1ebe:	fba1 1202 	umull	r1, r2, r1, r2
    1ec2:	0c92      	lsrs	r2, r2, #18
    1ec4:	ee07 2a90 	vmov	s15, r2
    1ec8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1ecc:	e7ee      	b.n	1eac <TeensyTimerTool::GPT_t<0u>::getTimer()+0x50>
        }
        return nullptr;
    1ece:	2000      	movs	r0, #0
    }
    1ed0:	bd38      	pop	{r3, r4, r5, pc}
    1ed2:	bf00      	nop
    1ed4:	20001834 	.word	0x20001834
    1ed8:	400fc000 	.word	0x400fc000
    1edc:	401ec000 	.word	0x401ec000
    1ee0:	20002000 	.word	0x20002000
    1ee4:	00001ca5 	.word	0x00001ca5
    1ee8:	e000e10c 	.word	0xe000e10c
    1eec:	200001cc 	.word	0x200001cc
    1ef0:	200018d4 	.word	0x200018d4
    1ef4:	20001830 	.word	0x20001830
    1ef8:	2000070c 	.word	0x2000070c
    1efc:	431bde83 	.word	0x431bde83

00001f00 <TeensyTimerTool::GPT_t<1u>::getTimer()>:

    template <unsigned moduleNr>
    IMXRT_GPT_t* const GPT_t<moduleNr>::pGPT = reinterpret_cast<IMXRT_GPT_t*>(moduleNr == 0 ? &IMXRT_GPT1 : &IMXRT_GPT2);

    template <unsigned moduleNr>
    ITimerChannel* GPT_t<moduleNr>::getTimer()
    1f00:	b538      	push	{r3, r4, r5, lr}
    {
        if (!isInitialized)
    1f02:	4b1d      	ldr	r3, [pc, #116]	; (1f78 <TeensyTimerTool::GPT_t<1u>::getTimer()+0x78>)
    1f04:	781a      	ldrb	r2, [r3, #0]
    1f06:	2a00      	cmp	r2, #0
    1f08:	d133      	bne.n	1f72 <TeensyTimerTool::GPT_t<1u>::getTimer()+0x72>
            isInitialized = true;

            if (moduleNr == 0) // GPT1 clock settings
                CCM_CCGR1 |= CCM_CCGR1_GPT1_BUS(CCM_CCGR_ON) | CCM_CCGR1_GPT1_SERIAL(CCM_CCGR_ON);
            else // GPT2
                CCM_CCGR0 |= CCM_CCGR0_GPT2_BUS(CCM_CCGR_ON) | CCM_CCGR0_GPT2_SERIAL(CCM_CCGR_ON);
    1f0a:	4c1c      	ldr	r4, [pc, #112]	; (1f7c <TeensyTimerTool::GPT_t<1u>::getTimer()+0x7c>)
    template <unsigned moduleNr>
    ITimerChannel* GPT_t<moduleNr>::getTimer()
    {
        if (!isInitialized)
        {
            isInitialized = true;
    1f0c:	2101      	movs	r1, #1
            if(USE_GPT_PIT_150MHz) // timer clock setting from config.h
                CCM_CSCMR1 &= ~CCM_CSCMR1_PERCLK_CLK_SEL; // 150MHz
            else
                CCM_CSCMR1 |= CCM_CSCMR1_PERCLK_CLK_SEL;  // 24MHz

            pGPT->CR = GPT_CR_CLKSRC(0x001) | GPT_CR_ENMOD; // stopped, restart mode and peripheral clock
    1f0e:	4d1c      	ldr	r5, [pc, #112]	; (1f80 <TeensyTimerTool::GPT_t<1u>::getTimer()+0x80>)
    1f10:	2242      	movs	r2, #66	; 0x42
    template <unsigned moduleNr>
    ITimerChannel* GPT_t<moduleNr>::getTimer()
    {
        if (!isInitialized)
        {
            isInitialized = true;
    1f12:	7019      	strb	r1, [r3, #0]

            if (moduleNr == 0) // GPT1 clock settings
                CCM_CCGR1 |= CCM_CCGR1_GPT1_BUS(CCM_CCGR_ON) | CCM_CCGR1_GPT1_SERIAL(CCM_CCGR_ON);
            else // GPT2
                CCM_CCGR0 |= CCM_CCGR0_GPT2_BUS(CCM_CCGR_ON) | CCM_CCGR0_GPT2_SERIAL(CCM_CCGR_ON);
    1f14:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    1f16:	491b      	ldr	r1, [pc, #108]	; (1f84 <TeensyTimerTool::GPT_t<1u>::getTimer()+0x84>)
    1f18:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
    1f1c:	481a      	ldr	r0, [pc, #104]	; (1f88 <TeensyTimerTool::GPT_t<1u>::getTimer()+0x88>)
    1f1e:	66a3      	str	r3, [r4, #104]	; 0x68

            if(USE_GPT_PIT_150MHz) // timer clock setting from config.h
                CCM_CSCMR1 &= ~CCM_CSCMR1_PERCLK_CLK_SEL; // 150MHz
            else
                CCM_CSCMR1 |= CCM_CSCMR1_PERCLK_CLK_SEL;  // 24MHz
    1f20:	69e3      	ldr	r3, [r4, #28]
    1f22:	f8c1 01d4 	str.w	r0, [r1, #468]	; 0x1d4
    1f26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1f2a:	61e3      	str	r3, [r4, #28]

            pGPT->CR = GPT_CR_CLKSRC(0x001) | GPT_CR_ENMOD; // stopped, restart mode and peripheral clock
    1f2c:	602a      	str	r2, [r5, #0]

            attachInterruptVector(irq, isr);
            NVIC_ENABLE_IRQ(irq);
    1f2e:	4b17      	ldr	r3, [pc, #92]	; (1f8c <TeensyTimerTool::GPT_t<1u>::getTimer()+0x8c>)
    1f30:	2220      	movs	r2, #32

            channel = new GptChannel(pGPT, &callback);
    1f32:	2018      	movs	r0, #24
                CCM_CSCMR1 |= CCM_CSCMR1_PERCLK_CLK_SEL;  // 24MHz

            pGPT->CR = GPT_CR_CLKSRC(0x001) | GPT_CR_ENMOD; // stopped, restart mode and peripheral clock

            attachInterruptVector(irq, isr);
            NVIC_ENABLE_IRQ(irq);
    1f34:	601a      	str	r2, [r3, #0]

            channel = new GptChannel(pGPT, &callback);
    1f36:	f002 fe3b 	bl	4bb0 <operator new(unsigned int)>
    1f3a:	69e2      	ldr	r2, [r4, #28]
    1f3c:	4603      	mov	r3, r0
    };

    // IMPLEMENTATION ==============================================

    GptChannel::GptChannel(IMXRT_GPT_t* registers, callback_t* cbStorage)
        : ITimerChannel(cbStorage), regs(registers)
    1f3e:	4914      	ldr	r1, [pc, #80]	; (1f90 <TeensyTimerTool::GPT_t<1u>::getTimer()+0x90>)
    1f40:	4814      	ldr	r0, [pc, #80]	; (1f94 <TeensyTimerTool::GPT_t<1u>::getTimer()+0x94>)
    {
        clock = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    1f42:	0652      	lsls	r2, r2, #25
    };

    // IMPLEMENTATION ==============================================

    GptChannel::GptChannel(IMXRT_GPT_t* registers, callback_t* cbStorage)
        : ITimerChannel(cbStorage), regs(registers)
    1f44:	60dd      	str	r5, [r3, #12]
    1f46:	6058      	str	r0, [r3, #4]
    1f48:	6019      	str	r1, [r3, #0]
    {
        clock = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    1f4a:	d507      	bpl.n	1f5c <TeensyTimerTool::GPT_t<1u>::getTimer()+0x5c>
    1f4c:	eef3 7a08 	vmov.f32	s15, #56	; 0x41c00000  24.0
    1f50:	4a11      	ldr	r2, [pc, #68]	; (1f98 <TeensyTimerTool::GPT_t<1u>::getTimer()+0x98>)
            return channel;
    1f52:	4618      	mov	r0, r3
    1f54:	edc3 7a05 	vstr	s15, [r3, #20]
            pGPT->CR = GPT_CR_CLKSRC(0x001) | GPT_CR_ENMOD; // stopped, restart mode and peripheral clock

            attachInterruptVector(irq, isr);
            NVIC_ENABLE_IRQ(irq);

            channel = new GptChannel(pGPT, &callback);
    1f58:	6013      	str	r3, [r2, #0]
            return channel;
    1f5a:	bd38      	pop	{r3, r4, r5, pc}
    1f5c:	4a0f      	ldr	r2, [pc, #60]	; (1f9c <TeensyTimerTool::GPT_t<1u>::getTimer()+0x9c>)
    1f5e:	4910      	ldr	r1, [pc, #64]	; (1fa0 <TeensyTimerTool::GPT_t<1u>::getTimer()+0xa0>)
    1f60:	6812      	ldr	r2, [r2, #0]
    1f62:	fba1 1202 	umull	r1, r2, r1, r2
    1f66:	0c92      	lsrs	r2, r2, #18
    1f68:	ee07 2a90 	vmov	s15, r2
    1f6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1f70:	e7ee      	b.n	1f50 <TeensyTimerTool::GPT_t<1u>::getTimer()+0x50>
        }
        return nullptr;
    1f72:	2000      	movs	r0, #0
    }
    1f74:	bd38      	pop	{r3, r4, r5, pc}
    1f76:	bf00      	nop
    1f78:	2000182c 	.word	0x2000182c
    1f7c:	400fc000 	.word	0x400fc000
    1f80:	401f0000 	.word	0x401f0000
    1f84:	20002000 	.word	0x20002000
    1f88:	00001cdd 	.word	0x00001cdd
    1f8c:	e000e10c 	.word	0xe000e10c
    1f90:	200001cc 	.word	0x200001cc
    1f94:	200018c4 	.word	0x200018c4
    1f98:	20001828 	.word	0x20001828
    1f9c:	2000070c 	.word	0x2000070c
    1fa0:	431bde83 	.word	0x431bde83

00001fa4 <TeensyTimerTool::TMRChannel::~TMRChannel()>:
    {
        this->regs = regs;
        setPrescaler(TMR_DEFAULT_PSC);
    }

    TMRChannel::~TMRChannel()
    1fa4:	b510      	push	{r4, lr}
    1fa6:	4604      	mov	r4, r0
    {
    }
    1fa8:	2118      	movs	r1, #24
    1faa:	f002 fe03 	bl	4bb4 <operator delete(void*, unsigned int)>
    1fae:	4620      	mov	r0, r4
    1fb0:	bd10      	pop	{r4, pc}
    1fb2:	bf00      	nop

00001fb4 <TeensyTimerTool::TckChannel<unsigned long>::~TckChannel()>:
    1fb4:	4a08      	ldr	r2, [pc, #32]	; (1fd8 <TeensyTimerTool::TckChannel<unsigned long>::~TckChannel()+0x24>)

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    1fb6:	6903      	ldr	r3, [r0, #16]
    1fb8:	b510      	push	{r4, lr}
    1fba:	4604      	mov	r4, r0
    1fbc:	6002      	str	r2, [r0, #0]
    1fbe:	b123      	cbz	r3, 1fca <TeensyTimerTool::TckChannel<unsigned long>::~TckChannel()+0x16>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    1fc0:	f100 0108 	add.w	r1, r0, #8
    1fc4:	2203      	movs	r2, #3
    1fc6:	4608      	mov	r0, r1
    1fc8:	4798      	blx	r3
    1fca:	4620      	mov	r0, r4
    1fcc:	2134      	movs	r1, #52	; 0x34
    1fce:	f002 fdf1 	bl	4bb4 <operator delete(void*, unsigned int)>
    1fd2:	4620      	mov	r0, r4
    1fd4:	bd10      	pop	{r4, pc}
    1fd6:	bf00      	nop
    1fd8:	20000214 	.word	0x20000214

00001fdc <TeensyTimerTool::ITimerChannel::setPrescaler(int)>:
        virtual errorCode getTriggerReload(float delay, uint64_t* reload) {return postError(errorCode::notImplemented);};

        virtual errorCode start() = 0;
        virtual errorCode stop() = 0;

        virtual errorCode setPrescaler(int  psc) { return postError(errorCode::notImplemented); }
    1fdc:	2069      	movs	r0, #105	; 0x69
    1fde:	f000 be8d 	b.w	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
    1fe2:	bf00      	nop

00001fe4 <TeensyTimerTool::ITimerChannel::getTriggerReload(float, unsigned long long*)>:
        virtual errorCode begin(callback_t callback, float period, bool oneShot) = 0;
        virtual errorCode trigger(float delay) = 0;
        virtual errorCode triggerDirect(uint32_t reload){ return postError(errorCode::notImplemented); };
        virtual errorCode triggerDirect(uint64_t reload){ return postError(errorCode::notImplemented); };
        virtual errorCode getTriggerReload(float delay, uint32_t* reload) {return postError(errorCode::notImplemented);};
        virtual errorCode getTriggerReload(float delay, uint64_t* reload) {return postError(errorCode::notImplemented);};
    1fe4:	2069      	movs	r0, #105	; 0x69
    1fe6:	f000 be89 	b.w	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
    1fea:	bf00      	nop

00001fec <TeensyTimerTool::ITimerChannel::getTriggerReload(float, unsigned long*)>:
     public:
        virtual errorCode begin(callback_t callback, float period, bool oneShot) = 0;
        virtual errorCode trigger(float delay) = 0;
        virtual errorCode triggerDirect(uint32_t reload){ return postError(errorCode::notImplemented); };
        virtual errorCode triggerDirect(uint64_t reload){ return postError(errorCode::notImplemented); };
        virtual errorCode getTriggerReload(float delay, uint32_t* reload) {return postError(errorCode::notImplemented);};
    1fec:	2069      	movs	r0, #105	; 0x69
    1fee:	f000 be85 	b.w	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
    1ff2:	bf00      	nop

00001ff4 <TeensyTimerTool::ITimerChannel::triggerDirect(unsigned long long)>:
    {
     public:
        virtual errorCode begin(callback_t callback, float period, bool oneShot) = 0;
        virtual errorCode trigger(float delay) = 0;
        virtual errorCode triggerDirect(uint32_t reload){ return postError(errorCode::notImplemented); };
        virtual errorCode triggerDirect(uint64_t reload){ return postError(errorCode::notImplemented); };
    1ff4:	2069      	movs	r0, #105	; 0x69
    1ff6:	f000 be81 	b.w	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
    1ffa:	bf00      	nop

00001ffc <TeensyTimerTool::ITimerChannel::triggerDirect(unsigned long)>:
    class ITimerChannel
    {
     public:
        virtual errorCode begin(callback_t callback, float period, bool oneShot) = 0;
        virtual errorCode trigger(float delay) = 0;
        virtual errorCode triggerDirect(uint32_t reload){ return postError(errorCode::notImplemented); };
    1ffc:	2069      	movs	r0, #105	; 0x69
    1ffe:	f000 be7d 	b.w	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
    2002:	bf00      	nop

00002004 <TeensyTimerTool::ITimerChannel::setNextPeriod(unsigned long)>:
        virtual errorCode setPrescaler(int  psc) { return postError(errorCode::notImplemented); }

        virtual float getMaxPeriod() const = 0;
        virtual errorCode setPeriod(uint32_t microSeconds) { return postError(errorCode::notImplemented); };
        virtual errorCode setCurrentPeriod(uint32_t microSeconds) { return postError(errorCode::notImplemented); };
        virtual errorCode setNextPeriod(uint32_t microSeconds) { return postError(errorCode::notImplemented); };
    2004:	2069      	movs	r0, #105	; 0x69
    2006:	f000 be79 	b.w	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
    200a:	bf00      	nop

0000200c <TeensyTimerTool::ITimerChannel::setCurrentPeriod(unsigned long)>:

        virtual errorCode setPrescaler(int  psc) { return postError(errorCode::notImplemented); }

        virtual float getMaxPeriod() const = 0;
        virtual errorCode setPeriod(uint32_t microSeconds) { return postError(errorCode::notImplemented); };
        virtual errorCode setCurrentPeriod(uint32_t microSeconds) { return postError(errorCode::notImplemented); };
    200c:	2069      	movs	r0, #105	; 0x69
    200e:	f000 be75 	b.w	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
    2012:	bf00      	nop

00002014 <TeensyTimerTool::ITimerChannel::setPeriod(unsigned long)>:
        virtual errorCode stop() = 0;

        virtual errorCode setPrescaler(int  psc) { return postError(errorCode::notImplemented); }

        virtual float getMaxPeriod() const = 0;
        virtual errorCode setPeriod(uint32_t microSeconds) { return postError(errorCode::notImplemented); };
    2014:	2069      	movs	r0, #105	; 0x69
    2016:	f000 be71 	b.w	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
    201a:	bf00      	nop

0000201c <TeensyTimerTool::TckChannel<unsigned long>::getTriggerReload(float, unsigned long*)>:
    }

    template <>
    inline float TckChannel<uint32_t>::getMaxMicros() const
    {
        return 0xF000'0000 / clock; // don't use full range otherwise tick might miss the turnover for large periods
    201c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 2060 <TeensyTimerTool::TckChannel<unsigned long>::getTriggerReload(float, unsigned long*)+0x44>
    2020:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
        inline errorCode start() override;
        inline errorCode stop() override;

        inline errorCode trigger(float delay_us) override;
        inline errorCode triggerDirect(CounterType reload) override;
        inline errorCode getTriggerReload(float delay, CounterType* reload) override
    2024:	b538      	push	{r3, r4, r5, lr}
    2026:	ed2d 8b02 	vpush	{d8}
    }

    template <>
    inline float TckChannel<uint32_t>::getMaxMicros() const
    {
        return 0xF000'0000 / clock; // don't use full range otherwise tick might miss the turnover for large periods
    202a:	ee87 8a27 	vdiv.f32	s16, s14, s15
        inline errorCode start() override;
        inline errorCode stop() override;

        inline errorCode trigger(float delay_us) override;
        inline errorCode triggerDirect(CounterType reload) override;
        inline errorCode getTriggerReload(float delay, CounterType* reload) override
    202e:	460d      	mov	r5, r1
    }

    template <typename CounterType>
    CounterType TckChannel<CounterType>::microsecondToCycles(float microSecond) const
    {
        if (microSecond > getMaxMicros())
    2030:	eeb4 0ac8 	vcmpe.f32	s0, s16
    2034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    2038:	dd08      	ble.n	204c <TeensyTimerTool::TckChannel<unsigned long>::getTriggerReload(float, unsigned long*)+0x30>
    203a:	4604      	mov	r4, r0
        {
            microSecond = getMaxMicros();
            postError(errorCode::periodOverflow);
    203c:	f06f 0063 	mvn.w	r0, #99	; 0x63
    2040:	f000 fe5c 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
    template <typename CounterType>
    CounterType TckChannel<CounterType>::microsecondToCycles(float microSecond) const
    {
        if (microSecond > getMaxMicros())
        {
            microSecond = getMaxMicros();
    2044:	eeb0 0a48 	vmov.f32	s0, s16
    2048:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30

        inline errorCode trigger(float delay_us) override;
        inline errorCode triggerDirect(CounterType reload) override;
        inline errorCode getTriggerReload(float delay, CounterType* reload) override
        {
            *reload = microsecondToCycles(delay);
    204c:	ee20 0a27 	vmul.f32	s0, s0, s15
            return errorCode::OK;
        }
    2050:	2000      	movs	r0, #0
    2052:	ecbd 8b02 	vpop	{d8}

        inline errorCode trigger(float delay_us) override;
        inline errorCode triggerDirect(CounterType reload) override;
        inline errorCode getTriggerReload(float delay, CounterType* reload) override
        {
            *reload = microsecondToCycles(delay);
    2056:	eebc 0ac0 	vcvt.u32.f32	s0, s0
    205a:	ed85 0a00 	vstr	s0, [r5]
            return errorCode::OK;
        }
    205e:	bd38      	pop	{r3, r4, r5, pc}
    2060:	4f700000 	.word	0x4f700000

00002064 <TeensyTimerTool::ITimerChannel* TeensyTimerTool::TCK_t::getTimer<unsigned long>()>:
    };

    // IMPLEMENTATION ==================================================================

    template<typename counterType>
    ITimerChannel* TCK_t::getTimer()
    2064:	b570      	push	{r4, r5, r6, lr}
    {
        if (!isInitialized)
    2066:	4c16      	ldr	r4, [pc, #88]	; (20c0 <TeensyTimerTool::ITimerChannel* TeensyTimerTool::TCK_t::getTimer<unsigned long>()+0x5c>)
    2068:	7821      	ldrb	r1, [r4, #0]
    206a:	b989      	cbnz	r1, 2090 <TeensyTimerTool::ITimerChannel* TeensyTimerTool::TCK_t::getTimer<unsigned long>()+0x2c>
    206c:	2250      	movs	r2, #80	; 0x50
    206e:	4815      	ldr	r0, [pc, #84]	; (20c4 <TeensyTimerTool::ITimerChannel* TeensyTimerTool::TCK_t::getTimer<unsigned long>()+0x60>)
    2070:	f003 fcc8 	bl	5a04 <memset>
        {
            for (unsigned chNr = 0; chNr < NR_OF_TCK_TIMERS; chNr++)
            {
                channels[chNr] = nullptr;
            }
            isInitialized = true;
    2074:	2301      	movs	r3, #1

            // enable the cycle counter
            ARM_DEMCR |= ARM_DEMCR_TRCENA;
    2076:	4914      	ldr	r1, [pc, #80]	; (20c8 <TeensyTimerTool::ITimerChannel* TeensyTimerTool::TCK_t::getTimer<unsigned long>()+0x64>)
        {
            for (unsigned chNr = 0; chNr < NR_OF_TCK_TIMERS; chNr++)
            {
                channels[chNr] = nullptr;
            }
            isInitialized = true;
    2078:	7023      	strb	r3, [r4, #0]

            // enable the cycle counter
            ARM_DEMCR |= ARM_DEMCR_TRCENA;
    207a:	680b      	ldr	r3, [r1, #0]
            ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA;
    207c:	4a13      	ldr	r2, [pc, #76]	; (20cc <TeensyTimerTool::ITimerChannel* TeensyTimerTool::TCK_t::getTimer<unsigned long>()+0x68>)
                channels[chNr] = nullptr;
            }
            isInitialized = true;

            // enable the cycle counter
            ARM_DEMCR |= ARM_DEMCR_TRCENA;
    207e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    2082:	600b      	str	r3, [r1, #0]
            ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA;
    2084:	6813      	ldr	r3, [r2, #0]
    2086:	f043 0301 	orr.w	r3, r3, #1
    208a:	6013      	str	r3, [r2, #0]

            // initialize the yield hook
           #if defined(TEENSYDUINO) && YIELD_TYPE == YIELD_STANDARD
              extern void initYieldHook();
              initYieldHook();
    208c:	f001 f818 	bl	30c0 <TeensyTimerTool::initYieldHook()>
    2090:	4b0f      	ldr	r3, [pc, #60]	; (20d0 <TeensyTimerTool::ITimerChannel* TeensyTimerTool::TCK_t::getTimer<unsigned long>()+0x6c>)
           #endif
        }

        for (unsigned chNr = 0; chNr < NR_OF_TCK_TIMERS; chNr++)
    2092:	2400      	movs	r4, #0
        {
            if (channels[chNr] == nullptr)
    2094:	f853 5f04 	ldr.w	r5, [r3, #4]!
    2098:	b125      	cbz	r5, 20a4 <TeensyTimerTool::ITimerChannel* TeensyTimerTool::TCK_t::getTimer<unsigned long>()+0x40>
              extern void initYieldHook();
              initYieldHook();
           #endif
        }

        for (unsigned chNr = 0; chNr < NR_OF_TCK_TIMERS; chNr++)
    209a:	3401      	adds	r4, #1
    209c:	2c14      	cmp	r4, #20
    209e:	d1f9      	bne.n	2094 <TeensyTimerTool::ITimerChannel* TeensyTimerTool::TCK_t::getTimer<unsigned long>()+0x30>
                channels[chNr] = new TckChannel<counterType>();
                return channels[chNr];
            }
        }

        return nullptr;
    20a0:	2000      	movs	r0, #0
    }
    20a2:	bd70      	pop	{r4, r5, r6, pc}

        for (unsigned chNr = 0; chNr < NR_OF_TCK_TIMERS; chNr++)
        {
            if (channels[chNr] == nullptr)
            {
                channels[chNr] = new TckChannel<counterType>();
    20a4:	2034      	movs	r0, #52	; 0x34
    };

    // IMPLEMENTATION ==============================================

    template <typename T>
    TckChannel<T>::TckChannel()
    20a6:	4e0b      	ldr	r6, [pc, #44]	; (20d4 <TeensyTimerTool::ITimerChannel* TeensyTimerTool::TCK_t::getTimer<unsigned long>()+0x70>)
    20a8:	f002 fd82 	bl	4bb0 <operator new(unsigned int)>
    {
        triggered = false;
        clock = F_CPU / 1'000'000.0f;
    20ac:	490a      	ldr	r1, [pc, #40]	; (20d8 <TeensyTimerTool::ITimerChannel* TeensyTimerTool::TCK_t::getTimer<unsigned long>()+0x74>)
    20ae:	4a05      	ldr	r2, [pc, #20]	; (20c4 <TeensyTimerTool::ITimerChannel* TeensyTimerTool::TCK_t::getTimer<unsigned long>()+0x60>)

    // IMPLEMENTATION ====================================================

    ITimerChannel::ITimerChannel(callback_t* cbStorage)
    {
        this->pCallback = cbStorage;
    20b0:	6045      	str	r5, [r0, #4]
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
    20b2:	6105      	str	r5, [r0, #16]
    // IMPLEMENTATION ==============================================

    template <typename T>
    TckChannel<T>::TckChannel()
    {
        triggered = false;
    20b4:	7645      	strb	r5, [r0, #25]
    };

    // IMPLEMENTATION ==============================================

    template <typename T>
    TckChannel<T>::TckChannel()
    20b6:	6006      	str	r6, [r0, #0]
    {
        triggered = false;
        clock = F_CPU / 1'000'000.0f;
    20b8:	6301      	str	r1, [r0, #48]	; 0x30
    20ba:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
                return channels[chNr];
    20be:	bd70      	pop	{r4, r5, r6, pc}
    20c0:	20001ad4 	.word	0x20001ad4
    20c4:	20001a84 	.word	0x20001a84
    20c8:	e000edfc 	.word	0xe000edfc
    20cc:	e0001000 	.word	0xe0001000
    20d0:	20001a80 	.word	0x20001a80
    20d4:	20000214 	.word	0x20000214
    20d8:	44160000 	.word	0x44160000

000020dc <TeensyTimerTool::TMR_t<0u>::getTimer()>:
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH1 = &pTMR->CH[1];
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH2 = &pTMR->CH[2];
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH3 = &pTMR->CH[3];

    template <unsigned moduleNr>
    ITimerChannel* TMR_t<moduleNr>::getTimer()
    20dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    {
        if (!isInitialized)
    20e0:	4e33      	ldr	r6, [pc, #204]	; (21b0 <TeensyTimerTool::TMR_t<0u>::getTimer()+0xd4>)
    20e2:	7835      	ldrb	r5, [r6, #0]
    20e4:	2d00      	cmp	r5, #0
    20e6:	d131      	bne.n	214c <TeensyTimerTool::TMR_t<0u>::getTimer()+0x70>
    20e8:	4f32      	ldr	r7, [pc, #200]	; (21b4 <TeensyTimerTool::TMR_t<0u>::getTimer()+0xd8>)
        {
            for (unsigned chNr = 0; chNr < 4; chNr++)
            {
                pTMR->CH[chNr].CTRL = 0x0000;
    20ea:	46a8      	mov	r8, r5
    20ec:	463c      	mov	r4, r7
    20ee:	016a      	lsls	r2, r5, #5
    20f0:	4b31      	ldr	r3, [pc, #196]	; (21b8 <TeensyTimerTool::TMR_t<0u>::getTimer()+0xdc>)
      function&
      operator=(nullptr_t) noexcept
      {
	if (_M_manager)
	  {
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
    20f2:	4621      	mov	r1, r4
    20f4:	3501      	adds	r5, #1
    20f6:	4413      	add	r3, r2
    20f8:	4620      	mov	r0, r4
    20fa:	2203      	movs	r2, #3
    20fc:	f8a3 800c 	strh.w	r8, [r3, #12]
       *  The target of @c *this is deallocated, leaving it empty.
       */
      function&
      operator=(nullptr_t) noexcept
      {
	if (_M_manager)
    2100:	68a3      	ldr	r3, [r4, #8]
    2102:	b123      	cbz	r3, 210e <TeensyTimerTool::TMR_t<0u>::getTimer()+0x32>
	  {
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
    2104:	4798      	blx	r3
	    _M_manager = nullptr;
    2106:	f8c4 8008 	str.w	r8, [r4, #8]
	    _M_invoker = nullptr;
    210a:	f8c4 800c 	str.w	r8, [r4, #12]
    template <unsigned moduleNr>
    ITimerChannel* TMR_t<moduleNr>::getTimer()
    {
        if (!isInitialized)
        {
            for (unsigned chNr = 0; chNr < 4; chNr++)
    210e:	2d04      	cmp	r5, #4
    2110:	f104 0410 	add.w	r4, r4, #16
    2114:	d1eb      	bne.n	20ee <TeensyTimerTool::TMR_t<0u>::getTimer()+0x12>
    2116:	4b29      	ldr	r3, [pc, #164]	; (21bc <TeensyTimerTool::TMR_t<0u>::getTimer()+0xe0>)
    2118:	4a29      	ldr	r2, [pc, #164]	; (21c0 <TeensyTimerTool::TMR_t<0u>::getTimer()+0xe4>)
    211a:	f8c3 2254 	str.w	r2, [r3, #596]	; 0x254
            {
                pTMR->CH[chNr].CTRL = 0x0000;
                callbacks[chNr] = nullptr;
            }
            attachInterruptVector(irq, isr); // start
            NVIC_ENABLE_IRQ(irq);
    211e:	4a29      	ldr	r2, [pc, #164]	; (21c4 <TeensyTimerTool::TMR_t<0u>::getTimer()+0xe8>)
    2120:	2120      	movs	r1, #32
            isInitialized = true;
    2122:	2301      	movs	r3, #1
            return new TMRChannel(pCH0, &callbacks[0]);
    2124:	2018      	movs	r0, #24
            {
                pTMR->CH[chNr].CTRL = 0x0000;
                callbacks[chNr] = nullptr;
            }
            attachInterruptVector(irq, isr); // start
            NVIC_ENABLE_IRQ(irq);
    2126:	6011      	str	r1, [r2, #0]
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    2128:	2500      	movs	r5, #0
            isInitialized = true;
    212a:	7033      	strb	r3, [r6, #0]
            return new TMRChannel(pCH0, &callbacks[0]);
    212c:	f002 fd40 	bl	4bb0 <operator new(unsigned int)>
    2130:	4925      	ldr	r1, [pc, #148]	; (21c8 <TeensyTimerTool::TMR_t<0u>::getTimer()+0xec>)
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
        pscBits = 0b1000 | (psc & 0b0111);
    2132:	220f      	movs	r2, #15
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    2134:	4e25      	ldr	r6, [pc, #148]	; (21cc <TeensyTimerTool::TMR_t<0u>::getTimer()+0xf0>)
    2136:	680c      	ldr	r4, [r1, #0]
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    2138:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    213c:	60c5      	str	r5, [r0, #12]
    {
        this->regs = regs;
    213e:	6084      	str	r4, [r0, #8]
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    2140:	6101      	str	r1, [r0, #16]
        pscBits = 0b1000 | (psc & 0b0111);
    2142:	6142      	str	r2, [r0, #20]
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    2144:	e880 00c0 	stmia.w	r0, {r6, r7}
    2148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
            if (pCh->CTRL == 0x0000)
    214c:	4b1a      	ldr	r3, [pc, #104]	; (21b8 <TeensyTimerTool::TMR_t<0u>::getTimer()+0xdc>)
    214e:	899a      	ldrh	r2, [r3, #12]
    2150:	b292      	uxth	r2, r2
    2152:	b16a      	cbz	r2, 2170 <TeensyTimerTool::TMR_t<0u>::getTimer()+0x94>
    2154:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
    2156:	b292      	uxth	r2, r2
    2158:	b31a      	cbz	r2, 21a2 <TeensyTimerTool::TMR_t<0u>::getTimer()+0xc6>
    215a:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
    215e:	b292      	uxth	r2, r2
    2160:	b30a      	cbz	r2, 21a6 <TeensyTimerTool::TMR_t<0u>::getTimer()+0xca>
    2162:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
    2166:	b29b      	uxth	r3, r3
    2168:	b1fb      	cbz	r3, 21aa <TeensyTimerTool::TMR_t<0u>::getTimer()+0xce>
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
            }
        }
        return nullptr;
    216a:	2000      	movs	r0, #0
    }
    216c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
            if (pCh->CTRL == 0x0000)
    2170:	4614      	mov	r4, r2
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
    2172:	2018      	movs	r0, #24
    2174:	2600      	movs	r6, #0
    2176:	f002 fd1b 	bl	4bb0 <operator new(unsigned int)>
    217a:	4a0e      	ldr	r2, [pc, #56]	; (21b4 <TeensyTimerTool::TMR_t<0u>::getTimer()+0xd8>)
    217c:	4603      	mov	r3, r0
            return new TMRChannel(pCH0, &callbacks[0]);
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
    217e:	490e      	ldr	r1, [pc, #56]	; (21b8 <TeensyTimerTool::TMR_t<0u>::getTimer()+0xdc>)
    2180:	0160      	lsls	r0, r4, #5
    2182:	4f12      	ldr	r7, [pc, #72]	; (21cc <TeensyTimerTool::TMR_t<0u>::getTimer()+0xf0>)
            if (pCh->CTRL == 0x0000)
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
    2184:	eb02 1204 	add.w	r2, r2, r4, lsl #4
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    2188:	f04f 4586 	mov.w	r5, #1124073472	; 0x43000000
            return new TMRChannel(pCH0, &callbacks[0]);
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
    218c:	4401      	add	r1, r0
        pscBits = 0b1000 | (psc & 0b0111);
    218e:	240f      	movs	r4, #15
    2190:	605a      	str	r2, [r3, #4]
            if (pCh->CTRL == 0x0000)
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
    2192:	4618      	mov	r0, r3
    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    {
        this->regs = regs;
    2194:	6099      	str	r1, [r3, #8]
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    2196:	601f      	str	r7, [r3, #0]
    2198:	60de      	str	r6, [r3, #12]
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    219a:	611d      	str	r5, [r3, #16]
        pscBits = 0b1000 | (psc & 0b0111);
    219c:	615c      	str	r4, [r3, #20]
    219e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            NVIC_ENABLE_IRQ(irq);
            isInitialized = true;
            return new TMRChannel(pCH0, &callbacks[0]);
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
    21a2:	2401      	movs	r4, #1
    21a4:	e7e5      	b.n	2172 <TeensyTimerTool::TMR_t<0u>::getTimer()+0x96>
    21a6:	2402      	movs	r4, #2
    21a8:	e7e3      	b.n	2172 <TeensyTimerTool::TMR_t<0u>::getTimer()+0x96>
    21aa:	2403      	movs	r4, #3
    21ac:	e7e1      	b.n	2172 <TeensyTimerTool::TMR_t<0u>::getTimer()+0x96>
    21ae:	bf00      	nop
    21b0:	20001838 	.word	0x20001838
    21b4:	200019b4 	.word	0x200019b4
    21b8:	401dc000 	.word	0x401dc000
    21bc:	20002000 	.word	0x20002000
    21c0:	000019f5 	.word	0x000019f5
    21c4:	e000e110 	.word	0xe000e110
    21c8:	200019b0 	.word	0x200019b0
    21cc:	20000184 	.word	0x20000184

000021d0 <TeensyTimerTool::TMR_t<1u>::getTimer()>:
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH1 = &pTMR->CH[1];
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH2 = &pTMR->CH[2];
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH3 = &pTMR->CH[3];

    template <unsigned moduleNr>
    ITimerChannel* TMR_t<moduleNr>::getTimer()
    21d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    {
        if (!isInitialized)
    21d4:	4e33      	ldr	r6, [pc, #204]	; (22a4 <TeensyTimerTool::TMR_t<1u>::getTimer()+0xd4>)
    21d6:	7835      	ldrb	r5, [r6, #0]
    21d8:	2d00      	cmp	r5, #0
    21da:	d131      	bne.n	2240 <TeensyTimerTool::TMR_t<1u>::getTimer()+0x70>
    21dc:	4f32      	ldr	r7, [pc, #200]	; (22a8 <TeensyTimerTool::TMR_t<1u>::getTimer()+0xd8>)
        {
            for (unsigned chNr = 0; chNr < 4; chNr++)
            {
                pTMR->CH[chNr].CTRL = 0x0000;
    21de:	46a8      	mov	r8, r5
    21e0:	463c      	mov	r4, r7
    21e2:	016a      	lsls	r2, r5, #5
    21e4:	4b31      	ldr	r3, [pc, #196]	; (22ac <TeensyTimerTool::TMR_t<1u>::getTimer()+0xdc>)
      function&
      operator=(nullptr_t) noexcept
      {
	if (_M_manager)
	  {
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
    21e6:	4621      	mov	r1, r4
    21e8:	3501      	adds	r5, #1
    21ea:	4413      	add	r3, r2
    21ec:	4620      	mov	r0, r4
    21ee:	2203      	movs	r2, #3
    21f0:	f8a3 800c 	strh.w	r8, [r3, #12]
       *  The target of @c *this is deallocated, leaving it empty.
       */
      function&
      operator=(nullptr_t) noexcept
      {
	if (_M_manager)
    21f4:	68a3      	ldr	r3, [r4, #8]
    21f6:	b123      	cbz	r3, 2202 <TeensyTimerTool::TMR_t<1u>::getTimer()+0x32>
	  {
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
    21f8:	4798      	blx	r3
	    _M_manager = nullptr;
    21fa:	f8c4 8008 	str.w	r8, [r4, #8]
	    _M_invoker = nullptr;
    21fe:	f8c4 800c 	str.w	r8, [r4, #12]
    template <unsigned moduleNr>
    ITimerChannel* TMR_t<moduleNr>::getTimer()
    {
        if (!isInitialized)
        {
            for (unsigned chNr = 0; chNr < 4; chNr++)
    2202:	2d04      	cmp	r5, #4
    2204:	f104 0410 	add.w	r4, r4, #16
    2208:	d1eb      	bne.n	21e2 <TeensyTimerTool::TMR_t<1u>::getTimer()+0x12>
    220a:	4b29      	ldr	r3, [pc, #164]	; (22b0 <TeensyTimerTool::TMR_t<1u>::getTimer()+0xe0>)
    220c:	4a29      	ldr	r2, [pc, #164]	; (22b4 <TeensyTimerTool::TMR_t<1u>::getTimer()+0xe4>)
    220e:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
            {
                pTMR->CH[chNr].CTRL = 0x0000;
                callbacks[chNr] = nullptr;
            }
            attachInterruptVector(irq, isr); // start
            NVIC_ENABLE_IRQ(irq);
    2212:	4a29      	ldr	r2, [pc, #164]	; (22b8 <TeensyTimerTool::TMR_t<1u>::getTimer()+0xe8>)
    2214:	2140      	movs	r1, #64	; 0x40
            isInitialized = true;
    2216:	2301      	movs	r3, #1
            return new TMRChannel(pCH0, &callbacks[0]);
    2218:	2018      	movs	r0, #24
            {
                pTMR->CH[chNr].CTRL = 0x0000;
                callbacks[chNr] = nullptr;
            }
            attachInterruptVector(irq, isr); // start
            NVIC_ENABLE_IRQ(irq);
    221a:	6011      	str	r1, [r2, #0]
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    221c:	2500      	movs	r5, #0
            isInitialized = true;
    221e:	7033      	strb	r3, [r6, #0]
            return new TMRChannel(pCH0, &callbacks[0]);
    2220:	f002 fcc6 	bl	4bb0 <operator new(unsigned int)>
    2224:	4925      	ldr	r1, [pc, #148]	; (22bc <TeensyTimerTool::TMR_t<1u>::getTimer()+0xec>)
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
        pscBits = 0b1000 | (psc & 0b0111);
    2226:	220f      	movs	r2, #15
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    2228:	4e25      	ldr	r6, [pc, #148]	; (22c0 <TeensyTimerTool::TMR_t<1u>::getTimer()+0xf0>)
    222a:	680c      	ldr	r4, [r1, #0]
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    222c:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    2230:	60c5      	str	r5, [r0, #12]
    {
        this->regs = regs;
    2232:	6084      	str	r4, [r0, #8]
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    2234:	6101      	str	r1, [r0, #16]
        pscBits = 0b1000 | (psc & 0b0111);
    2236:	6142      	str	r2, [r0, #20]
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    2238:	e880 00c0 	stmia.w	r0, {r6, r7}
    223c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
            if (pCh->CTRL == 0x0000)
    2240:	4b1a      	ldr	r3, [pc, #104]	; (22ac <TeensyTimerTool::TMR_t<1u>::getTimer()+0xdc>)
    2242:	899a      	ldrh	r2, [r3, #12]
    2244:	b292      	uxth	r2, r2
    2246:	b16a      	cbz	r2, 2264 <TeensyTimerTool::TMR_t<1u>::getTimer()+0x94>
    2248:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
    224a:	b292      	uxth	r2, r2
    224c:	b31a      	cbz	r2, 2296 <TeensyTimerTool::TMR_t<1u>::getTimer()+0xc6>
    224e:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
    2252:	b292      	uxth	r2, r2
    2254:	b30a      	cbz	r2, 229a <TeensyTimerTool::TMR_t<1u>::getTimer()+0xca>
    2256:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
    225a:	b29b      	uxth	r3, r3
    225c:	b1fb      	cbz	r3, 229e <TeensyTimerTool::TMR_t<1u>::getTimer()+0xce>
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
            }
        }
        return nullptr;
    225e:	2000      	movs	r0, #0
    }
    2260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
            if (pCh->CTRL == 0x0000)
    2264:	4614      	mov	r4, r2
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
    2266:	2018      	movs	r0, #24
    2268:	2600      	movs	r6, #0
    226a:	f002 fca1 	bl	4bb0 <operator new(unsigned int)>
    226e:	4a0e      	ldr	r2, [pc, #56]	; (22a8 <TeensyTimerTool::TMR_t<1u>::getTimer()+0xd8>)
    2270:	4603      	mov	r3, r0
            return new TMRChannel(pCH0, &callbacks[0]);
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
    2272:	490e      	ldr	r1, [pc, #56]	; (22ac <TeensyTimerTool::TMR_t<1u>::getTimer()+0xdc>)
    2274:	0160      	lsls	r0, r4, #5
    2276:	4f12      	ldr	r7, [pc, #72]	; (22c0 <TeensyTimerTool::TMR_t<1u>::getTimer()+0xf0>)
            if (pCh->CTRL == 0x0000)
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
    2278:	eb02 1204 	add.w	r2, r2, r4, lsl #4
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    227c:	f04f 4586 	mov.w	r5, #1124073472	; 0x43000000
            return new TMRChannel(pCH0, &callbacks[0]);
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
    2280:	4401      	add	r1, r0
        pscBits = 0b1000 | (psc & 0b0111);
    2282:	240f      	movs	r4, #15
    2284:	605a      	str	r2, [r3, #4]
            if (pCh->CTRL == 0x0000)
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
    2286:	4618      	mov	r0, r3
    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    {
        this->regs = regs;
    2288:	6099      	str	r1, [r3, #8]
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    228a:	601f      	str	r7, [r3, #0]
    228c:	60de      	str	r6, [r3, #12]
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    228e:	611d      	str	r5, [r3, #16]
        pscBits = 0b1000 | (psc & 0b0111);
    2290:	615c      	str	r4, [r3, #20]
    2292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            NVIC_ENABLE_IRQ(irq);
            isInitialized = true;
            return new TMRChannel(pCH0, &callbacks[0]);
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
    2296:	2401      	movs	r4, #1
    2298:	e7e5      	b.n	2266 <TeensyTimerTool::TMR_t<1u>::getTimer()+0x96>
    229a:	2402      	movs	r4, #2
    229c:	e7e3      	b.n	2266 <TeensyTimerTool::TMR_t<1u>::getTimer()+0x96>
    229e:	2403      	movs	r4, #3
    22a0:	e7e1      	b.n	2266 <TeensyTimerTool::TMR_t<1u>::getTimer()+0x96>
    22a2:	bf00      	nop
    22a4:	20001837 	.word	0x20001837
    22a8:	20001970 	.word	0x20001970
    22ac:	401e0000 	.word	0x401e0000
    22b0:	20002000 	.word	0x20002000
    22b4:	00001aa1 	.word	0x00001aa1
    22b8:	e000e110 	.word	0xe000e110
    22bc:	2000196c 	.word	0x2000196c
    22c0:	20000184 	.word	0x20000184

000022c4 <TeensyTimerTool::TMR_t<2u>::getTimer()>:
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH1 = &pTMR->CH[1];
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH2 = &pTMR->CH[2];
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH3 = &pTMR->CH[3];

    template <unsigned moduleNr>
    ITimerChannel* TMR_t<moduleNr>::getTimer()
    22c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    {
        if (!isInitialized)
    22c8:	4e33      	ldr	r6, [pc, #204]	; (2398 <TeensyTimerTool::TMR_t<2u>::getTimer()+0xd4>)
    22ca:	7835      	ldrb	r5, [r6, #0]
    22cc:	2d00      	cmp	r5, #0
    22ce:	d131      	bne.n	2334 <TeensyTimerTool::TMR_t<2u>::getTimer()+0x70>
    22d0:	4f32      	ldr	r7, [pc, #200]	; (239c <TeensyTimerTool::TMR_t<2u>::getTimer()+0xd8>)
        {
            for (unsigned chNr = 0; chNr < 4; chNr++)
            {
                pTMR->CH[chNr].CTRL = 0x0000;
    22d2:	46a8      	mov	r8, r5
    22d4:	463c      	mov	r4, r7
    22d6:	016a      	lsls	r2, r5, #5
    22d8:	4b31      	ldr	r3, [pc, #196]	; (23a0 <TeensyTimerTool::TMR_t<2u>::getTimer()+0xdc>)
      function&
      operator=(nullptr_t) noexcept
      {
	if (_M_manager)
	  {
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
    22da:	4621      	mov	r1, r4
    22dc:	3501      	adds	r5, #1
    22de:	4413      	add	r3, r2
    22e0:	4620      	mov	r0, r4
    22e2:	2203      	movs	r2, #3
    22e4:	f8a3 800c 	strh.w	r8, [r3, #12]
       *  The target of @c *this is deallocated, leaving it empty.
       */
      function&
      operator=(nullptr_t) noexcept
      {
	if (_M_manager)
    22e8:	68a3      	ldr	r3, [r4, #8]
    22ea:	b123      	cbz	r3, 22f6 <TeensyTimerTool::TMR_t<2u>::getTimer()+0x32>
	  {
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
    22ec:	4798      	blx	r3
	    _M_manager = nullptr;
    22ee:	f8c4 8008 	str.w	r8, [r4, #8]
	    _M_invoker = nullptr;
    22f2:	f8c4 800c 	str.w	r8, [r4, #12]
    template <unsigned moduleNr>
    ITimerChannel* TMR_t<moduleNr>::getTimer()
    {
        if (!isInitialized)
        {
            for (unsigned chNr = 0; chNr < 4; chNr++)
    22f6:	2d04      	cmp	r5, #4
    22f8:	f104 0410 	add.w	r4, r4, #16
    22fc:	d1eb      	bne.n	22d6 <TeensyTimerTool::TMR_t<2u>::getTimer()+0x12>
    22fe:	4b29      	ldr	r3, [pc, #164]	; (23a4 <TeensyTimerTool::TMR_t<2u>::getTimer()+0xe0>)
    2300:	4a29      	ldr	r2, [pc, #164]	; (23a8 <TeensyTimerTool::TMR_t<2u>::getTimer()+0xe4>)
    2302:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
            {
                pTMR->CH[chNr].CTRL = 0x0000;
                callbacks[chNr] = nullptr;
            }
            attachInterruptVector(irq, isr); // start
            NVIC_ENABLE_IRQ(irq);
    2306:	4a29      	ldr	r2, [pc, #164]	; (23ac <TeensyTimerTool::TMR_t<2u>::getTimer()+0xe8>)
    2308:	2180      	movs	r1, #128	; 0x80
            isInitialized = true;
    230a:	2301      	movs	r3, #1
            return new TMRChannel(pCH0, &callbacks[0]);
    230c:	2018      	movs	r0, #24
            {
                pTMR->CH[chNr].CTRL = 0x0000;
                callbacks[chNr] = nullptr;
            }
            attachInterruptVector(irq, isr); // start
            NVIC_ENABLE_IRQ(irq);
    230e:	6011      	str	r1, [r2, #0]
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    2310:	2500      	movs	r5, #0
            isInitialized = true;
    2312:	7033      	strb	r3, [r6, #0]
            return new TMRChannel(pCH0, &callbacks[0]);
    2314:	f002 fc4c 	bl	4bb0 <operator new(unsigned int)>
    2318:	4925      	ldr	r1, [pc, #148]	; (23b0 <TeensyTimerTool::TMR_t<2u>::getTimer()+0xec>)
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
        pscBits = 0b1000 | (psc & 0b0111);
    231a:	220f      	movs	r2, #15
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    231c:	4e25      	ldr	r6, [pc, #148]	; (23b4 <TeensyTimerTool::TMR_t<2u>::getTimer()+0xf0>)
    231e:	680c      	ldr	r4, [r1, #0]
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    2320:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    2324:	60c5      	str	r5, [r0, #12]
    {
        this->regs = regs;
    2326:	6084      	str	r4, [r0, #8]
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    2328:	6101      	str	r1, [r0, #16]
        pscBits = 0b1000 | (psc & 0b0111);
    232a:	6142      	str	r2, [r0, #20]
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    232c:	e880 00c0 	stmia.w	r0, {r6, r7}
    2330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
            if (pCh->CTRL == 0x0000)
    2334:	4b1a      	ldr	r3, [pc, #104]	; (23a0 <TeensyTimerTool::TMR_t<2u>::getTimer()+0xdc>)
    2336:	899a      	ldrh	r2, [r3, #12]
    2338:	b292      	uxth	r2, r2
    233a:	b16a      	cbz	r2, 2358 <TeensyTimerTool::TMR_t<2u>::getTimer()+0x94>
    233c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
    233e:	b292      	uxth	r2, r2
    2340:	b31a      	cbz	r2, 238a <TeensyTimerTool::TMR_t<2u>::getTimer()+0xc6>
    2342:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
    2346:	b292      	uxth	r2, r2
    2348:	b30a      	cbz	r2, 238e <TeensyTimerTool::TMR_t<2u>::getTimer()+0xca>
    234a:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
    234e:	b29b      	uxth	r3, r3
    2350:	b1fb      	cbz	r3, 2392 <TeensyTimerTool::TMR_t<2u>::getTimer()+0xce>
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
            }
        }
        return nullptr;
    2352:	2000      	movs	r0, #0
    }
    2354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
            if (pCh->CTRL == 0x0000)
    2358:	4614      	mov	r4, r2
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
    235a:	2018      	movs	r0, #24
    235c:	2600      	movs	r6, #0
    235e:	f002 fc27 	bl	4bb0 <operator new(unsigned int)>
    2362:	4a0e      	ldr	r2, [pc, #56]	; (239c <TeensyTimerTool::TMR_t<2u>::getTimer()+0xd8>)
    2364:	4603      	mov	r3, r0
            return new TMRChannel(pCH0, &callbacks[0]);
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
    2366:	490e      	ldr	r1, [pc, #56]	; (23a0 <TeensyTimerTool::TMR_t<2u>::getTimer()+0xdc>)
    2368:	0160      	lsls	r0, r4, #5
    236a:	4f12      	ldr	r7, [pc, #72]	; (23b4 <TeensyTimerTool::TMR_t<2u>::getTimer()+0xf0>)
            if (pCh->CTRL == 0x0000)
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
    236c:	eb02 1204 	add.w	r2, r2, r4, lsl #4
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    2370:	f04f 4586 	mov.w	r5, #1124073472	; 0x43000000
            return new TMRChannel(pCH0, &callbacks[0]);
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
    2374:	4401      	add	r1, r0
        pscBits = 0b1000 | (psc & 0b0111);
    2376:	240f      	movs	r4, #15
    2378:	605a      	str	r2, [r3, #4]
            if (pCh->CTRL == 0x0000)
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
    237a:	4618      	mov	r0, r3
    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    {
        this->regs = regs;
    237c:	6099      	str	r1, [r3, #8]
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    237e:	601f      	str	r7, [r3, #0]
    2380:	60de      	str	r6, [r3, #12]
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    2382:	611d      	str	r5, [r3, #16]
        pscBits = 0b1000 | (psc & 0b0111);
    2384:	615c      	str	r4, [r3, #20]
    2386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            NVIC_ENABLE_IRQ(irq);
            isInitialized = true;
            return new TMRChannel(pCH0, &callbacks[0]);
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
    238a:	2401      	movs	r4, #1
    238c:	e7e5      	b.n	235a <TeensyTimerTool::TMR_t<2u>::getTimer()+0x96>
    238e:	2402      	movs	r4, #2
    2390:	e7e3      	b.n	235a <TeensyTimerTool::TMR_t<2u>::getTimer()+0x96>
    2392:	2403      	movs	r4, #3
    2394:	e7e1      	b.n	235a <TeensyTimerTool::TMR_t<2u>::getTimer()+0x96>
    2396:	bf00      	nop
    2398:	20001836 	.word	0x20001836
    239c:	2000192c 	.word	0x2000192c
    23a0:	401e4000 	.word	0x401e4000
    23a4:	20002000 	.word	0x20002000
    23a8:	00001b4d 	.word	0x00001b4d
    23ac:	e000e110 	.word	0xe000e110
    23b0:	20001928 	.word	0x20001928
    23b4:	20000184 	.word	0x20000184

000023b8 <TeensyTimerTool::TMR_t<3u>::getTimer()>:
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH1 = &pTMR->CH[1];
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH2 = &pTMR->CH[2];
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH3 = &pTMR->CH[3];

    template <unsigned moduleNr>
    ITimerChannel* TMR_t<moduleNr>::getTimer()
    23b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    {
        if (!isInitialized)
    23bc:	4e33      	ldr	r6, [pc, #204]	; (248c <TeensyTimerTool::TMR_t<3u>::getTimer()+0xd4>)
    23be:	7835      	ldrb	r5, [r6, #0]
    23c0:	2d00      	cmp	r5, #0
    23c2:	d132      	bne.n	242a <TeensyTimerTool::TMR_t<3u>::getTimer()+0x72>
    23c4:	4f32      	ldr	r7, [pc, #200]	; (2490 <TeensyTimerTool::TMR_t<3u>::getTimer()+0xd8>)
        {
            for (unsigned chNr = 0; chNr < 4; chNr++)
            {
                pTMR->CH[chNr].CTRL = 0x0000;
    23c6:	46a8      	mov	r8, r5
    23c8:	463c      	mov	r4, r7
    23ca:	016a      	lsls	r2, r5, #5
    23cc:	4b31      	ldr	r3, [pc, #196]	; (2494 <TeensyTimerTool::TMR_t<3u>::getTimer()+0xdc>)
      function&
      operator=(nullptr_t) noexcept
      {
	if (_M_manager)
	  {
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
    23ce:	4621      	mov	r1, r4
    23d0:	3501      	adds	r5, #1
    23d2:	4413      	add	r3, r2
    23d4:	4620      	mov	r0, r4
    23d6:	2203      	movs	r2, #3
    23d8:	f8a3 800c 	strh.w	r8, [r3, #12]
       *  The target of @c *this is deallocated, leaving it empty.
       */
      function&
      operator=(nullptr_t) noexcept
      {
	if (_M_manager)
    23dc:	68a3      	ldr	r3, [r4, #8]
    23de:	b123      	cbz	r3, 23ea <TeensyTimerTool::TMR_t<3u>::getTimer()+0x32>
	  {
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
    23e0:	4798      	blx	r3
	    _M_manager = nullptr;
    23e2:	f8c4 8008 	str.w	r8, [r4, #8]
	    _M_invoker = nullptr;
    23e6:	f8c4 800c 	str.w	r8, [r4, #12]
    template <unsigned moduleNr>
    ITimerChannel* TMR_t<moduleNr>::getTimer()
    {
        if (!isInitialized)
        {
            for (unsigned chNr = 0; chNr < 4; chNr++)
    23ea:	2d04      	cmp	r5, #4
    23ec:	f104 0410 	add.w	r4, r4, #16
    23f0:	d1eb      	bne.n	23ca <TeensyTimerTool::TMR_t<3u>::getTimer()+0x12>
    23f2:	4b29      	ldr	r3, [pc, #164]	; (2498 <TeensyTimerTool::TMR_t<3u>::getTimer()+0xe0>)
    23f4:	4a29      	ldr	r2, [pc, #164]	; (249c <TeensyTimerTool::TMR_t<3u>::getTimer()+0xe4>)
    23f6:	f8c3 2260 	str.w	r2, [r3, #608]	; 0x260
            {
                pTMR->CH[chNr].CTRL = 0x0000;
                callbacks[chNr] = nullptr;
            }
            attachInterruptVector(irq, isr); // start
            NVIC_ENABLE_IRQ(irq);
    23fa:	4a29      	ldr	r2, [pc, #164]	; (24a0 <TeensyTimerTool::TMR_t<3u>::getTimer()+0xe8>)
    23fc:	f44f 7180 	mov.w	r1, #256	; 0x100
            isInitialized = true;
    2400:	2301      	movs	r3, #1
            return new TMRChannel(pCH0, &callbacks[0]);
    2402:	2018      	movs	r0, #24
            {
                pTMR->CH[chNr].CTRL = 0x0000;
                callbacks[chNr] = nullptr;
            }
            attachInterruptVector(irq, isr); // start
            NVIC_ENABLE_IRQ(irq);
    2404:	6011      	str	r1, [r2, #0]
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    2406:	2500      	movs	r5, #0
            isInitialized = true;
    2408:	7033      	strb	r3, [r6, #0]
            return new TMRChannel(pCH0, &callbacks[0]);
    240a:	f002 fbd1 	bl	4bb0 <operator new(unsigned int)>
    240e:	4925      	ldr	r1, [pc, #148]	; (24a4 <TeensyTimerTool::TMR_t<3u>::getTimer()+0xec>)
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
        pscBits = 0b1000 | (psc & 0b0111);
    2410:	220f      	movs	r2, #15
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    2412:	4e25      	ldr	r6, [pc, #148]	; (24a8 <TeensyTimerTool::TMR_t<3u>::getTimer()+0xf0>)
    2414:	680c      	ldr	r4, [r1, #0]
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    2416:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    241a:	60c5      	str	r5, [r0, #12]
    {
        this->regs = regs;
    241c:	6084      	str	r4, [r0, #8]
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    241e:	6101      	str	r1, [r0, #16]
        pscBits = 0b1000 | (psc & 0b0111);
    2420:	6142      	str	r2, [r0, #20]
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    2422:	e880 00c0 	stmia.w	r0, {r6, r7}
    2426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
            if (pCh->CTRL == 0x0000)
    242a:	4b1a      	ldr	r3, [pc, #104]	; (2494 <TeensyTimerTool::TMR_t<3u>::getTimer()+0xdc>)
    242c:	899a      	ldrh	r2, [r3, #12]
    242e:	b292      	uxth	r2, r2
    2430:	b16a      	cbz	r2, 244e <TeensyTimerTool::TMR_t<3u>::getTimer()+0x96>
    2432:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
    2434:	b292      	uxth	r2, r2
    2436:	b31a      	cbz	r2, 2480 <TeensyTimerTool::TMR_t<3u>::getTimer()+0xc8>
    2438:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
    243c:	b292      	uxth	r2, r2
    243e:	b30a      	cbz	r2, 2484 <TeensyTimerTool::TMR_t<3u>::getTimer()+0xcc>
    2440:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
    2444:	b29b      	uxth	r3, r3
    2446:	b1fb      	cbz	r3, 2488 <TeensyTimerTool::TMR_t<3u>::getTimer()+0xd0>
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
            }
        }
        return nullptr;
    2448:	2000      	movs	r0, #0
    }
    244a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
            if (pCh->CTRL == 0x0000)
    244e:	4614      	mov	r4, r2
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
    2450:	2018      	movs	r0, #24
    2452:	2600      	movs	r6, #0
    2454:	f002 fbac 	bl	4bb0 <operator new(unsigned int)>
    2458:	4a0d      	ldr	r2, [pc, #52]	; (2490 <TeensyTimerTool::TMR_t<3u>::getTimer()+0xd8>)
    245a:	4603      	mov	r3, r0
            return new TMRChannel(pCH0, &callbacks[0]);
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
    245c:	490d      	ldr	r1, [pc, #52]	; (2494 <TeensyTimerTool::TMR_t<3u>::getTimer()+0xdc>)
    245e:	0160      	lsls	r0, r4, #5
    2460:	4f11      	ldr	r7, [pc, #68]	; (24a8 <TeensyTimerTool::TMR_t<3u>::getTimer()+0xf0>)
            if (pCh->CTRL == 0x0000)
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
    2462:	eb02 1204 	add.w	r2, r2, r4, lsl #4
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    2466:	f04f 4586 	mov.w	r5, #1124073472	; 0x43000000
            return new TMRChannel(pCH0, &callbacks[0]);
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
        {
            IMXRT_TMR_CH_t* pCh = &pTMR->CH[chNr];
    246a:	4401      	add	r1, r0
        pscBits = 0b1000 | (psc & 0b0111);
    246c:	240f      	movs	r4, #15
    246e:	605a      	str	r2, [r3, #4]
            if (pCh->CTRL == 0x0000)
            {
                return new TMRChannel(pCh, &callbacks[chNr]);
    2470:	4618      	mov	r0, r3
    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    {
        this->regs = regs;
    2472:	6099      	str	r1, [r3, #8]
    };

    // IMPLEMENTATION ==============================================

    TMRChannel::TMRChannel(IMXRT_TMR_CH_t* regs, callback_t* cbStorage)
        : ITimerChannel(cbStorage)
    2474:	601f      	str	r7, [r3, #0]
    2476:	60de      	str	r6, [r3, #12]
        return errorCode::OK;
    }

    void TMRChannel::setPrescaler(uint32_t psc) // psc 0..7 -> prescaler: 1..128
    {
        pscValue = 1 << (psc & 0b0111);
    2478:	611d      	str	r5, [r3, #16]
        pscBits = 0b1000 | (psc & 0b0111);
    247a:	615c      	str	r4, [r3, #20]
    247c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            NVIC_ENABLE_IRQ(irq);
            isInitialized = true;
            return new TMRChannel(pCH0, &callbacks[0]);
        }

        for (unsigned chNr = 0; chNr < 4; chNr++)
    2480:	2401      	movs	r4, #1
    2482:	e7e5      	b.n	2450 <TeensyTimerTool::TMR_t<3u>::getTimer()+0x98>
    2484:	2402      	movs	r4, #2
    2486:	e7e3      	b.n	2450 <TeensyTimerTool::TMR_t<3u>::getTimer()+0x98>
    2488:	2403      	movs	r4, #3
    248a:	e7e1      	b.n	2450 <TeensyTimerTool::TMR_t<3u>::getTimer()+0x98>
    248c:	20001835 	.word	0x20001835
    2490:	200018e8 	.word	0x200018e8
    2494:	401e8000 	.word	0x401e8000
    2498:	20002000 	.word	0x20002000
    249c:	00001bf9 	.word	0x00001bf9
    24a0:	e000e110 	.word	0xe000e110
    24a4:	200018e4 	.word	0x200018e4
    24a8:	20000184 	.word	0x20000184

000024ac <TeensyTimerTool::TckChannel<unsigned long>::trigger(float)>:
    }

    template <>
    inline float TckChannel<uint32_t>::getMaxMicros() const
    {
        return 0xF000'0000 / clock; // don't use full range otherwise tick might miss the turnover for large periods
    24ac:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 2518 <TeensyTimerTool::TckChannel<unsigned long>::trigger(float)+0x6c>
    24b0:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
    }

    template <typename T>
    errorCode TckChannel<T>::trigger(float delay) // µs
    {
        return triggerDirect(microsecondToCycles(delay));
    24b4:	6803      	ldr	r3, [r0, #0]
        this->triggered = true;
        return errorCode::OK;
    }

    template <typename T>
    errorCode TckChannel<T>::trigger(float delay) // µs
    24b6:	b570      	push	{r4, r5, r6, lr}
    24b8:	ed2d 8b02 	vpush	{d8}
    }

    template <>
    inline float TckChannel<uint32_t>::getMaxMicros() const
    {
        return 0xF000'0000 / clock; // don't use full range otherwise tick might miss the turnover for large periods
    24bc:	ee87 8a27 	vdiv.f32	s16, s14, s15
        this->triggered = true;
        return errorCode::OK;
    }

    template <typename T>
    errorCode TckChannel<T>::trigger(float delay) // µs
    24c0:	4604      	mov	r4, r0
    {
        return triggerDirect(microsecondToCycles(delay));
    24c2:	689d      	ldr	r5, [r3, #8]
    }

    template <typename CounterType>
    CounterType TckChannel<CounterType>::microsecondToCycles(float microSecond) const
    {
        if (microSecond > getMaxMicros())
    24c4:	eeb4 0ac8 	vcmpe.f32	s0, s16
    24c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    24cc:	dd07      	ble.n	24de <TeensyTimerTool::TckChannel<unsigned long>::trigger(float)+0x32>
        {
            microSecond = getMaxMicros();
            postError(errorCode::periodOverflow);
    24ce:	f06f 0063 	mvn.w	r0, #99	; 0x63
    24d2:	f000 fc13 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
    template <typename CounterType>
    CounterType TckChannel<CounterType>::microsecondToCycles(float microSecond) const
    {
        if (microSecond > getMaxMicros())
        {
            microSecond = getMaxMicros();
    24d6:	eeb0 0a48 	vmov.f32	s0, s16
    24da:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
            postError(errorCode::periodOverflow);
        }
        return (CounterType)(microSecond * clock);
    24de:	ee20 0a27 	vmul.f32	s0, s0, s15
    24e2:	4b0e      	ldr	r3, [pc, #56]	; (251c <TeensyTimerTool::TckChannel<unsigned long>::trigger(float)+0x70>)
    24e4:	429d      	cmp	r5, r3
    24e6:	eefc 7ac0 	vcvt.u32.f32	s15, s0
    24ea:	ee17 1a90 	vmov	r1, s15
    24ee:	d10c      	bne.n	250a <TeensyTimerTool::TckChannel<unsigned long>::trigger(float)+0x5e>
    // 32bit Counter -------------------------------------------------------------------------

    template <>
    inline uint32_t TckChannel<uint32_t>::getCycleCounter()
    {
        return ARM_DWT_CYCCNT; //directly use the cycle counter for uint32_t
    24f0:	4a0b      	ldr	r2, [pc, #44]	; (2520 <TeensyTimerTool::TckChannel<unsigned long>::trigger(float)+0x74>)
    errorCode TckChannel<CounterType>::triggerDirect(CounterType reload)
    {
        this->startCnt = getCycleCounter();
        this->nextPeriod = reload;
        this->currentPeriod = this->nextPeriod;
        this->triggered = true;
    24f2:	2301      	movs	r3, #1

    template <typename T>
    errorCode TckChannel<T>::trigger(float delay) // µs
    {
        return triggerDirect(microsecondToCycles(delay));
    }
    24f4:	2000      	movs	r0, #0
    // 32bit Counter -------------------------------------------------------------------------

    template <>
    inline uint32_t TckChannel<uint32_t>::getCycleCounter()
    {
        return ARM_DWT_CYCCNT; //directly use the cycle counter for uint32_t
    24f6:	6812      	ldr	r2, [r2, #0]

    template <typename CounterType>
    errorCode TckChannel<CounterType>::triggerDirect(CounterType reload)
    {
        this->startCnt = getCycleCounter();
        this->nextPeriod = reload;
    24f8:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
    }

    template <typename CounterType>
    errorCode TckChannel<CounterType>::triggerDirect(CounterType reload)
    {
        this->startCnt = getCycleCounter();
    24fc:	61e2      	str	r2, [r4, #28]
        this->nextPeriod = reload;
        this->currentPeriod = this->nextPeriod;
    24fe:	edc4 7a08 	vstr	s15, [r4, #32]
        this->triggered = true;
    2502:	7663      	strb	r3, [r4, #25]

    template <typename T>
    errorCode TckChannel<T>::trigger(float delay) // µs
    {
        return triggerDirect(microsecondToCycles(delay));
    }
    2504:	ecbd 8b02 	vpop	{d8}
    2508:	bd70      	pop	{r4, r5, r6, pc}
    250a:	ecbd 8b02 	vpop	{d8}
    }

    template <typename T>
    errorCode TckChannel<T>::trigger(float delay) // µs
    {
        return triggerDirect(microsecondToCycles(delay));
    250e:	4620      	mov	r0, r4
    2510:	462b      	mov	r3, r5
    }
    2512:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    }

    template <typename T>
    errorCode TckChannel<T>::trigger(float delay) // µs
    {
        return triggerDirect(microsecondToCycles(delay));
    2516:	4718      	bx	r3
    2518:	4f700000 	.word	0x4f700000
    251c:	00001d95 	.word	0x00001d95
    2520:	e0001004 	.word	0xe0001004

00002524 <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)>:
        }
    }

    float_t TMRChannel::microsecondToCounter(const float_t us) const
    {
        return us * 150.0f / pscValue;
    2524:	eddf 7a4c 	vldr	s15, [pc, #304]	; 2658 <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0x134>

    errorCode TMRChannel::begin(callback_t cb, float tcnt, bool periodic)
    {
        const float_t t = microsecondToCounter(tcnt);
        uint16_t reload;
        if (t > 0xFFFF)
    2528:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 265c <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0x138>
        }
    }

    float_t TMRChannel::microsecondToCounter(const float_t us) const
    {
        return us * 150.0f / pscValue;
    252c:	ee20 0a27 	vmul.f32	s0, s0, s15
    2530:	edd0 7a04 	vldr	s15, [r0, #16]
    // {
    //     return begin(cb, (float)tcnt, periodic);
    // }

    errorCode TMRChannel::begin(callback_t cb, float tcnt, bool periodic)
    {
    2534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2538:	ed2d 8b02 	vpush	{d8}
        }
    }

    float_t TMRChannel::microsecondToCounter(const float_t us) const
    {
        return us * 150.0f / pscValue;
    253c:	ee80 8a27 	vdiv.f32	s16, s0, s15
    // {
    //     return begin(cb, (float)tcnt, periodic);
    // }

    errorCode TMRChannel::begin(callback_t cb, float tcnt, bool periodic)
    {
    2540:	b08a      	sub	sp, #40	; 0x28
    2542:	4605      	mov	r5, r0
    2544:	460e      	mov	r6, r1
    2546:	4617      	mov	r7, r2
        const float_t t = microsecondToCounter(tcnt);
        uint16_t reload;
        if (t > 0xFFFF)
    2548:	eeb4 8ac7 	vcmpe.f32	s16, s14
    254c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    2550:	dc78      	bgt.n	2644 <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0x120>
        {
            postError(errorCode::periodOverflow);
            reload = 0xFFFE;
        } else
        {
            reload = (uint16_t)t - 1;
    2552:	eefc 7ac8 	vcvt.u32.f32	s15, s16
    2556:	ee17 2a90 	vmov	r2, s15
    255a:	3a01      	subs	r2, #1
    255c:	b292      	uxth	r2, r2
        }

        regs->CTRL = 0x0000;
    255e:	68ab      	ldr	r3, [r5, #8]
    2560:	2400      	movs	r4, #0
    2562:	f8d6 8008 	ldr.w	r8, [r6, #8]
    2566:	819c      	strh	r4, [r3, #12]
        regs->LOAD = 0x0000;
    2568:	80dc      	strh	r4, [r3, #6]
        regs->COMP1 = reload;
    256a:	801a      	strh	r2, [r3, #0]
        regs->CMPLD1 = reload;
    256c:	821a      	strh	r2, [r3, #16]
        regs->CNTR = 0x0000;
    256e:	815c      	strh	r4, [r3, #10]
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
    2570:	9404      	str	r4, [sp, #16]
  template<typename _Res, typename... _ArgTypes>
    function<_Res(_ArgTypes...)>::
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
    2572:	f1b8 0f00 	cmp.w	r8, #0
    2576:	d060      	beq.n	263a <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0x116>
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
    2578:	2202      	movs	r2, #2
    257a:	4631      	mov	r1, r6
    257c:	a802      	add	r0, sp, #8
    257e:	47c0      	blx	r8
	  _M_invoker = __x._M_invoker;
    2580:	68f2      	ldr	r2, [r6, #12]
	  _M_manager = __x._M_manager;
    2582:	68b3      	ldr	r3, [r6, #8]
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
    2584:	ae06      	add	r6, sp, #24
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
    2586:	9408      	str	r4, [sp, #32]
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
	  _M_invoker = __x._M_invoker;
    2588:	9205      	str	r2, [sp, #20]
	  _M_manager = __x._M_manager;
    258a:	9304      	str	r3, [sp, #16]
    258c:	686c      	ldr	r4, [r5, #4]
  template<typename _Res, typename... _ArgTypes>
    function<_Res(_ArgTypes...)>::
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
    258e:	b13b      	cbz	r3, 25a0 <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0x7c>
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
    2590:	2202      	movs	r2, #2
    2592:	a902      	add	r1, sp, #8
    2594:	4630      	mov	r0, r6
    2596:	4798      	blx	r3
	  _M_invoker = __x._M_invoker;
    2598:	9a05      	ldr	r2, [sp, #20]
	  _M_manager = __x._M_manager;
    259a:	9b04      	ldr	r3, [sp, #16]
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
	  _M_invoker = __x._M_invoker;
    259c:	9209      	str	r2, [sp, #36]	; 0x24
	  _M_manager = __x._M_manager;
    259e:	9308      	str	r3, [sp, #32]
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
      __a = _GLIBCXX_MOVE(__b);
    25a0:	68e2      	ldr	r2, [r4, #12]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    25a2:	e896 0003 	ldmia.w	r6, {r0, r1}
    25a6:	e88d 0003 	stmia.w	sp, {r0, r1}
      __a = _GLIBCXX_MOVE(__b);
    25aa:	e894 0003 	ldmia.w	r4, {r0, r1}
    25ae:	e886 0003 	stmia.w	r6, {r0, r1}
      __b = _GLIBCXX_MOVE(__tmp);
    25b2:	e89d 0003 	ldmia.w	sp, {r0, r1}
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
      __a = _GLIBCXX_MOVE(__b);
    25b6:	68a3      	ldr	r3, [r4, #8]
      __b = _GLIBCXX_MOVE(__tmp);
    25b8:	e884 0003 	stmia.w	r4, {r0, r1}
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    25bc:	9908      	ldr	r1, [sp, #32]
      __a = _GLIBCXX_MOVE(__b);
    25be:	9308      	str	r3, [sp, #32]
      __b = _GLIBCXX_MOVE(__tmp);
    25c0:	60a1      	str	r1, [r4, #8]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    25c2:	9909      	ldr	r1, [sp, #36]	; 0x24
      __a = _GLIBCXX_MOVE(__b);
    25c4:	9209      	str	r2, [sp, #36]	; 0x24
      __b = _GLIBCXX_MOVE(__tmp);
    25c6:	60e1      	str	r1, [r4, #12]

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    25c8:	b11b      	cbz	r3, 25d2 <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0xae>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    25ca:	2203      	movs	r2, #3
    25cc:	4631      	mov	r1, r6
    25ce:	4630      	mov	r0, r6
    25d0:	4798      	blx	r3

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    25d2:	9b04      	ldr	r3, [sp, #16]
    25d4:	b11b      	cbz	r3, 25de <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0xba>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    25d6:	a902      	add	r1, sp, #8
    25d8:	2203      	movs	r2, #3
    25da:	4608      	mov	r0, r1
    25dc:	4798      	blx	r3
        setCallback(cb);

        if (!periodic)
            regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_ONCE | TMR_CTRL_LENGTH;
    25de:	696b      	ldr	r3, [r5, #20]
        regs->COMP1 = reload;
        regs->CMPLD1 = reload;
        regs->CNTR = 0x0000;
        setCallback(cb);

        if (!periodic)
    25e0:	bb47      	cbnz	r7, 2634 <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0x110>
            regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_ONCE | TMR_CTRL_LENGTH;
    25e2:	f242 0160 	movw	r1, #8288	; 0x2060

        else
            regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_LENGTH;
    25e6:	025b      	lsls	r3, r3, #9
    25e8:	68aa      	ldr	r2, [r5, #8]
    25ea:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
    25ee:	4319      	orrs	r1, r3

        start();
    25f0:	682b      	ldr	r3, [r5, #0]

        if (!periodic)
            regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_ONCE | TMR_CTRL_LENGTH;

        else
            regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_LENGTH;
    25f2:	8191      	strh	r1, [r2, #12]

        start();
    25f4:	699b      	ldr	r3, [r3, #24]
    25f6:	491a      	ldr	r1, [pc, #104]	; (2660 <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0x13c>)
    25f8:	428b      	cmp	r3, r1
    25fa:	d12a      	bne.n	2652 <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0x12e>
    {
    }

    errorCode TMRChannel::start()
    {
        regs->CNTR = 0x0000;
    25fc:	2300      	movs	r3, #0
    25fe:	8153      	strh	r3, [r2, #10]
        regs->CSCTRL &= ~TMR_CSCTRL_TCF1;
    2600:	8a93      	ldrh	r3, [r2, #20]
    2602:	f023 0310 	bic.w	r3, r3, #16
    2606:	041b      	lsls	r3, r3, #16
    2608:	0c1b      	lsrs	r3, r3, #16
    260a:	8293      	strh	r3, [r2, #20]
        regs->CSCTRL |= TMR_CSCTRL_TCF1EN;
    260c:	8a93      	ldrh	r3, [r2, #20]
    260e:	b29b      	uxth	r3, r3
    2610:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2614:	8293      	strh	r3, [r2, #20]

        else
            regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_LENGTH;

        start();
        return t > 0xFFFF ? errorCode::periodOverflow : errorCode::OK;
    2616:	eddf 7a11 	vldr	s15, [pc, #68]	; 265c <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0x138>
    261a:	eeb4 8ae7 	vcmpe.f32	s16, s15
    261e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    2622:	bfcc      	ite	gt
    2624:	f06f 0063 	mvngt.w	r0, #99	; 0x63
    2628:	2000      	movle	r0, #0
    }
    262a:	b00a      	add	sp, #40	; 0x28
    262c:	ecbd 8b02 	vpop	{d8}
    2630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

        if (!periodic)
            regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_ONCE | TMR_CTRL_LENGTH;

        else
            regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_LENGTH;
    2634:	f242 0120 	movw	r1, #8224	; 0x2020
    2638:	e7d5      	b.n	25e6 <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0xc2>
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
    263a:	f8cd 8020 	str.w	r8, [sp, #32]
    263e:	ae06      	add	r6, sp, #24
    2640:	686c      	ldr	r4, [r5, #4]
    2642:	e7ad      	b.n	25a0 <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0x7c>
    {
        const float_t t = microsecondToCounter(tcnt);
        uint16_t reload;
        if (t > 0xFFFF)
        {
            postError(errorCode::periodOverflow);
    2644:	f06f 0063 	mvn.w	r0, #99	; 0x63
    2648:	f000 fb58 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
            reload = 0xFFFE;
    264c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
    2650:	e785      	b.n	255e <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0x3a>
            regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_ONCE | TMR_CTRL_LENGTH;

        else
            regs->CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(pscBits) | TMR_CTRL_LENGTH;

        start();
    2652:	4628      	mov	r0, r5
    2654:	4798      	blx	r3
    2656:	e7de      	b.n	2616 <TeensyTimerTool::TMRChannel::begin(std::function<void ()>, float, bool)+0xf2>
    2658:	43160000 	.word	0x43160000
    265c:	477fff00 	.word	0x477fff00
    2660:	0000179d 	.word	0x0000179d

00002664 <TeensyTimerTool::GptChannel::getTriggerReload(float, unsigned long*)>:

        return errorCode::OK;
    }

    errorCode GptChannel::getTriggerReload(float delay, uint32_t* reload)
    {
    2664:	b538      	push	{r3, r4, r5, lr}
        return (uint32_t)(clock * micros) - 1;
    }

    float GptChannel::getMaxMicros() const
    {
        return (float)0xFFFF'FFFE / clock;
    2666:	ed9f 7a18 	vldr	s14, [pc, #96]	; 26c8 <TeensyTimerTool::GptChannel::getTriggerReload(float, unsigned long*)+0x64>

        return errorCode::OK;
    }

    errorCode GptChannel::getTriggerReload(float delay, uint32_t* reload)
    {
    266a:	460d      	mov	r5, r1
    266c:	ed2d 8b02 	vpush	{d8}
    2670:	eeb0 8a40 	vmov.f32	s16, s0
    2674:	ed90 0a05 	vldr	s0, [r0, #20]
        return (uint32_t)(clock * micros) - 1;
    }

    float GptChannel::getMaxMicros() const
    {
        return (float)0xFFFF'FFFE / clock;
    2678:	eec7 7a00 	vdiv.f32	s15, s14, s0
        return errorCode::OK;
    }

    uint32_t GptChannel::microsecondToCycles(float micros) const
    {
        if (micros > getMaxMicros())
    267c:	eeb4 8ae7 	vcmpe.f32	s16, s15
    2680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    2684:	dc0b      	bgt.n	269e <TeensyTimerTool::GptChannel::getTriggerReload(float, unsigned long*)+0x3a>
        return errorCode::OK;
    }

    errorCode GptChannel::getTriggerReload(float delay, uint32_t* reload)
    {
        *reload = microsecondToCycles(delay);
    2686:	ee28 8a00 	vmul.f32	s16, s16, s0
        return errorCode::OK;
    }
    268a:	2000      	movs	r0, #0
        return errorCode::OK;
    }

    errorCode GptChannel::getTriggerReload(float delay, uint32_t* reload)
    {
        *reload = microsecondToCycles(delay);
    268c:	eebc 8ac8 	vcvt.u32.f32	s16, s16
    2690:	ee18 3a10 	vmov	r3, s16
        return errorCode::OK;
    }
    2694:	ecbd 8b02 	vpop	{d8}
        return errorCode::OK;
    }

    errorCode GptChannel::getTriggerReload(float delay, uint32_t* reload)
    {
        *reload = microsecondToCycles(delay);
    2698:	3b01      	subs	r3, #1
    269a:	602b      	str	r3, [r5, #0]
        return errorCode::OK;
    }
    269c:	bd38      	pop	{r3, r4, r5, pc}

    uint32_t GptChannel::microsecondToCycles(float micros) const
    {
        if (micros > getMaxMicros())
        {
            micros = getMaxPeriod();
    269e:	6803      	ldr	r3, [r0, #0]
    26a0:	4604      	mov	r4, r0
    26a2:	4a0a      	ldr	r2, [pc, #40]	; (26cc <TeensyTimerTool::GptChannel::getTriggerReload(float, unsigned long*)+0x68>)
    26a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    26a6:	4293      	cmp	r3, r2
    26a8:	d10a      	bne.n	26c0 <TeensyTimerTool::GptChannel::getTriggerReload(float, unsigned long*)+0x5c>

        inline errorCode trigger(float delay) override;
        inline errorCode triggerDirect(uint32_t delay) override;
        inline errorCode getTriggerReload(float delay, uint32_t* reload) override;

        inline float getMaxPeriod() const override { return getMaxMicros() / 1E6; }
    26aa:	ed9f 7a09 	vldr	s14, [pc, #36]	; 26d0 <TeensyTimerTool::GptChannel::getTriggerReload(float, unsigned long*)+0x6c>
    26ae:	ee87 8a87 	vdiv.f32	s16, s15, s14
    uint32_t GptChannel::microsecondToCycles(float micros) const
    {
        if (micros > getMaxMicros())
        {
            micros = getMaxPeriod();
            postError(errorCode::periodOverflow);
    26b2:	f06f 0063 	mvn.w	r0, #99	; 0x63
    26b6:	f000 fb21 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
    26ba:	ed94 0a05 	vldr	s0, [r4, #20]
    26be:	e7e2      	b.n	2686 <TeensyTimerTool::GptChannel::getTriggerReload(float, unsigned long*)+0x22>

    uint32_t GptChannel::microsecondToCycles(float micros) const
    {
        if (micros > getMaxMicros())
        {
            micros = getMaxPeriod();
    26c0:	4798      	blx	r3
    26c2:	eeb0 8a40 	vmov.f32	s16, s0
    26c6:	e7f4      	b.n	26b2 <TeensyTimerTool::GptChannel::getTriggerReload(float, unsigned long*)+0x4e>
    26c8:	4f800000 	.word	0x4f800000
    26cc:	00001989 	.word	0x00001989
    26d0:	49742400 	.word	0x49742400

000026d4 <TeensyTimerTool::GptChannel::trigger(float)>:
        return (uint32_t)(clock * micros) - 1;
    }

    float GptChannel::getMaxMicros() const
    {
        return (float)0xFFFF'FFFE / clock;
    26d4:	eddf 6a22 	vldr	s13, [pc, #136]	; 2760 <TeensyTimerTool::GptChannel::trigger(float)+0x8c>
    26d8:	edd0 7a05 	vldr	s15, [r0, #20]
        setCallback(nullptr);
    }

    errorCode GptChannel::trigger(float delay) //should be optimized somehow
    {
        return triggerDirect(microsecondToCycles(delay));
    26dc:	6803      	ldr	r3, [r0, #0]
        return (uint32_t)(clock * micros) - 1;
    }

    float GptChannel::getMaxMicros() const
    {
        return (float)0xFFFF'FFFE / clock;
    26de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
        stop();
        setCallback(nullptr);
    }

    errorCode GptChannel::trigger(float delay) //should be optimized somehow
    {
    26e2:	b570      	push	{r4, r5, r6, lr}
    26e4:	4604      	mov	r4, r0
        return triggerDirect(microsecondToCycles(delay));
    26e6:	689d      	ldr	r5, [r3, #8]
        stop();
        setCallback(nullptr);
    }

    errorCode GptChannel::trigger(float delay) //should be optimized somehow
    {
    26e8:	ed2d 8b02 	vpush	{d8}
        return errorCode::OK;
    }

    uint32_t GptChannel::microsecondToCycles(float micros) const
    {
        if (micros > getMaxMicros())
    26ec:	eeb4 0ac7 	vcmpe.f32	s0, s14
    26f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    26f4:	dc1a      	bgt.n	272c <TeensyTimerTool::GptChannel::trigger(float)+0x58>
    26f6:	eeb0 8a40 	vmov.f32	s16, s0
        {
            micros = getMaxPeriod();
            postError(errorCode::periodOverflow);
        }
        return (uint32_t)(clock * micros) - 1;
    26fa:	ee67 7a88 	vmul.f32	s15, s15, s16
    26fe:	4b19      	ldr	r3, [pc, #100]	; (2764 <TeensyTimerTool::GptChannel::trigger(float)+0x90>)
    2700:	429d      	cmp	r5, r3
    2702:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    2706:	ee17 2a90 	vmov	r2, s15
    270a:	f102 31ff 	add.w	r1, r2, #4294967295
    270e:	d11c      	bne.n	274a <TeensyTimerTool::GptChannel::trigger(float)+0x76>
        return triggerDirect(microsecondToCycles(delay));
    }

    errorCode GptChannel::triggerDirect(uint32_t reload)
    {
        regs->SR = 0x3F;         // clear all interupt flags
    2710:	68e3      	ldr	r3, [r4, #12]
    2712:	203f      	movs	r0, #63	; 0x3f
        regs->IR = GPT_IR_OF1IE; // enable OF1 interrupt
    2714:	2201      	movs	r2, #1
        return triggerDirect(microsecondToCycles(delay));
    }

    errorCode GptChannel::triggerDirect(uint32_t reload)
    {
        regs->SR = 0x3F;         // clear all interupt flags
    2716:	6098      	str	r0, [r3, #8]
    }

    errorCode GptChannel::trigger(float delay) //should be optimized somehow
    {
        return triggerDirect(microsecondToCycles(delay));
    }
    2718:	2000      	movs	r0, #0

    errorCode GptChannel::triggerDirect(uint32_t reload)
    {
        regs->SR = 0x3F;         // clear all interupt flags
        regs->IR = GPT_IR_OF1IE; // enable OF1 interrupt
    271a:	60da      	str	r2, [r3, #12]
        regs->OCR1 = reload;     // set overflow value
    271c:	6119      	str	r1, [r3, #16]
        regs->CR |= GPT_CR_EN;   // enable timer
    271e:	681a      	ldr	r2, [r3, #0]
    }

    errorCode GptChannel::trigger(float delay) //should be optimized somehow
    {
        return triggerDirect(microsecondToCycles(delay));
    }
    2720:	ecbd 8b02 	vpop	{d8}
    errorCode GptChannel::triggerDirect(uint32_t reload)
    {
        regs->SR = 0x3F;         // clear all interupt flags
        regs->IR = GPT_IR_OF1IE; // enable OF1 interrupt
        regs->OCR1 = reload;     // set overflow value
        regs->CR |= GPT_CR_EN;   // enable timer
    2724:	f042 0201 	orr.w	r2, r2, #1
    2728:	601a      	str	r2, [r3, #0]
    }

    errorCode GptChannel::trigger(float delay) //should be optimized somehow
    {
        return triggerDirect(microsecondToCycles(delay));
    }
    272a:	bd70      	pop	{r4, r5, r6, pc}

    uint32_t GptChannel::microsecondToCycles(float micros) const
    {
        if (micros > getMaxMicros())
        {
            micros = getMaxPeriod();
    272c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    272e:	4a0e      	ldr	r2, [pc, #56]	; (2768 <TeensyTimerTool::GptChannel::trigger(float)+0x94>)
    2730:	4293      	cmp	r3, r2
    2732:	d111      	bne.n	2758 <TeensyTimerTool::GptChannel::trigger(float)+0x84>

        inline errorCode trigger(float delay) override;
        inline errorCode triggerDirect(uint32_t delay) override;
        inline errorCode getTriggerReload(float delay, uint32_t* reload) override;

        inline float getMaxPeriod() const override { return getMaxMicros() / 1E6; }
    2734:	eddf 7a0d 	vldr	s15, [pc, #52]	; 276c <TeensyTimerTool::GptChannel::trigger(float)+0x98>
    2738:	ee87 8a27 	vdiv.f32	s16, s14, s15
    uint32_t GptChannel::microsecondToCycles(float micros) const
    {
        if (micros > getMaxMicros())
        {
            micros = getMaxPeriod();
            postError(errorCode::periodOverflow);
    273c:	f06f 0063 	mvn.w	r0, #99	; 0x63
    2740:	f000 fadc 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
    2744:	edd4 7a05 	vldr	s15, [r4, #20]
    2748:	e7d7      	b.n	26fa <TeensyTimerTool::GptChannel::trigger(float)+0x26>
    }

    errorCode GptChannel::trigger(float delay) //should be optimized somehow
    {
        return triggerDirect(microsecondToCycles(delay));
    }
    274a:	ecbd 8b02 	vpop	{d8}
        setCallback(nullptr);
    }

    errorCode GptChannel::trigger(float delay) //should be optimized somehow
    {
        return triggerDirect(microsecondToCycles(delay));
    274e:	4620      	mov	r0, r4
    2750:	462b      	mov	r3, r5
    }
    2752:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        setCallback(nullptr);
    }

    errorCode GptChannel::trigger(float delay) //should be optimized somehow
    {
        return triggerDirect(microsecondToCycles(delay));
    2756:	4718      	bx	r3

    uint32_t GptChannel::microsecondToCycles(float micros) const
    {
        if (micros > getMaxMicros())
        {
            micros = getMaxPeriod();
    2758:	4798      	blx	r3
    275a:	eeb0 8a40 	vmov.f32	s16, s0
    275e:	e7ed      	b.n	273c <TeensyTimerTool::GptChannel::trigger(float)+0x68>
    2760:	4f800000 	.word	0x4f800000
    2764:	000019d5 	.word	0x000019d5
    2768:	00001989 	.word	0x00001989
    276c:	49742400 	.word	0x49742400

00002770 <TeensyTimerTool::GptChannel::~GptChannel()>:
        regs->CR &= ~GPT_CR_EN; // disable timer
        regs->IR = 0;
        return errorCode::OK;
    }

    GptChannel::~GptChannel()
    2770:	b5f0      	push	{r4, r5, r6, r7, lr}
    2772:	4604      	mov	r4, r0
        return errorCode::OK;
    }

    errorCode GptChannel::stop()
    {
        regs->CR &= ~GPT_CR_EN; // disable timer
    2774:	68c0      	ldr	r0, [r0, #12]
        regs->IR = 0;
        return errorCode::OK;
    }

    GptChannel::~GptChannel()
    2776:	b08b      	sub	sp, #44	; 0x2c
    }

    errorCode GptChannel::stop()
    {
        regs->CR &= ~GPT_CR_EN; // disable timer
        regs->IR = 0;
    2778:	2100      	movs	r1, #0
        return errorCode::OK;
    }

    errorCode GptChannel::stop()
    {
        regs->CR &= ~GPT_CR_EN; // disable timer
    277a:	6806      	ldr	r6, [r0, #0]
    277c:	6863      	ldr	r3, [r4, #4]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    277e:	ad06      	add	r5, sp, #24
        regs->IR = 0;
        return errorCode::OK;
    }

    GptChannel::~GptChannel()
    2780:	4f16      	ldr	r7, [pc, #88]	; (27dc <TeensyTimerTool::GptChannel::~GptChannel()+0x6c>)
        return errorCode::OK;
    }

    errorCode GptChannel::stop()
    {
        regs->CR &= ~GPT_CR_EN; // disable timer
    2782:	f026 0601 	bic.w	r6, r6, #1
        regs->IR = 0;
        return errorCode::OK;
    }

    GptChannel::~GptChannel()
    2786:	6027      	str	r7, [r4, #0]
      __a = _GLIBCXX_MOVE(__b);
    2788:	68df      	ldr	r7, [r3, #12]
        return errorCode::OK;
    }

    errorCode GptChannel::stop()
    {
        regs->CR &= ~GPT_CR_EN; // disable timer
    278a:	6006      	str	r6, [r0, #0]
    278c:	9108      	str	r1, [sp, #32]
        regs->IR = 0;
    278e:	60c1      	str	r1, [r0, #12]
    2790:	9104      	str	r1, [sp, #16]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    2792:	e895 0003 	ldmia.w	r5, {r0, r1}
    2796:	e88d 0003 	stmia.w	sp, {r0, r1}
      __a = _GLIBCXX_MOVE(__b);
    279a:	e893 0003 	ldmia.w	r3, {r0, r1}
    279e:	e885 0003 	stmia.w	r5, {r0, r1}
      __b = _GLIBCXX_MOVE(__tmp);
    27a2:	e89d 0003 	ldmia.w	sp, {r0, r1}
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
      __a = _GLIBCXX_MOVE(__b);
    27a6:	689e      	ldr	r6, [r3, #8]
      __b = _GLIBCXX_MOVE(__tmp);
    27a8:	e883 0003 	stmia.w	r3, {r0, r1}
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    27ac:	9a08      	ldr	r2, [sp, #32]
      __a = _GLIBCXX_MOVE(__b);
    27ae:	9608      	str	r6, [sp, #32]
      __b = _GLIBCXX_MOVE(__tmp);
    27b0:	609a      	str	r2, [r3, #8]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    27b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
      __a = _GLIBCXX_MOVE(__b);
    27b4:	9709      	str	r7, [sp, #36]	; 0x24
      __b = _GLIBCXX_MOVE(__tmp);
    27b6:	60da      	str	r2, [r3, #12]

    ~_Function_base()
    {
      if (_M_manager)
    27b8:	b11e      	cbz	r6, 27c2 <TeensyTimerTool::GptChannel::~GptChannel()+0x52>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    27ba:	2203      	movs	r2, #3
    27bc:	4629      	mov	r1, r5
    27be:	4628      	mov	r0, r5
    27c0:	47b0      	blx	r6

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    27c2:	9b04      	ldr	r3, [sp, #16]
    27c4:	b11b      	cbz	r3, 27ce <TeensyTimerTool::GptChannel::~GptChannel()+0x5e>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    27c6:	a902      	add	r1, sp, #8
    27c8:	2203      	movs	r2, #3
    27ca:	4608      	mov	r0, r1
    27cc:	4798      	blx	r3

    GptChannel::~GptChannel()
    {
        stop();
        setCallback(nullptr);
    }
    27ce:	4620      	mov	r0, r4
    27d0:	2118      	movs	r1, #24
    27d2:	f002 f9ef 	bl	4bb4 <operator delete(void*, unsigned int)>
    27d6:	4620      	mov	r0, r4
    27d8:	b00b      	add	sp, #44	; 0x2c
    27da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    27dc:	200001cc 	.word	0x200001cc

000027e0 <TeensyTimerTool::TckChannel<unsigned long>::begin(std::function<void ()>, float, bool)>:
    }

    template <typename T>
    errorCode TckChannel<T>::begin(callback_t cb, float period, bool periodic)
    {
        this->triggered = false;
    27e0:	2300      	movs	r3, #0
        triggered = false;
        clock = F_CPU / 1'000'000.0f;
    }

    template <typename T>
    errorCode TckChannel<T>::begin(callback_t cb, float period, bool periodic)
    27e2:	b5f0      	push	{r4, r5, r6, r7, lr}
    27e4:	4604      	mov	r4, r0
    27e6:	460e      	mov	r6, r1
    27e8:	ed2d 8b02 	vpush	{d8}
    {
        this->triggered = false;

        this->periodic = periodic;
    27ec:	7602      	strb	r2, [r0, #24]
        triggered = false;
        clock = F_CPU / 1'000'000.0f;
    }

    template <typename T>
    errorCode TckChannel<T>::begin(callback_t cb, float period, bool periodic)
    27ee:	b087      	sub	sp, #28
    {
        this->triggered = false;
    27f0:	7643      	strb	r3, [r0, #25]

        this->periodic = periodic;
        if (periodic)
    27f2:	b192      	cbz	r2, 281a <TeensyTimerTool::TckChannel<unsigned long>::begin(std::function<void ()>, float, bool)+0x3a>
    27f4:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
    }

    template <>
    inline float TckChannel<uint32_t>::getMaxMicros() const
    {
        return 0xF000'0000 / clock; // don't use full range otherwise tick might miss the turnover for large periods
    27f8:	ed9f 7a23 	vldr	s14, [pc, #140]	; 2888 <TeensyTimerTool::TckChannel<unsigned long>::begin(std::function<void ()>, float, bool)+0xa8>
    27fc:	ee87 8a27 	vdiv.f32	s16, s14, s15
    }

    template <typename CounterType>
    CounterType TckChannel<CounterType>::microsecondToCycles(float microSecond) const
    {
        if (microSecond > getMaxMicros())
    2800:	eeb4 0ac8 	vcmpe.f32	s0, s16
    2804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    2808:	dc34      	bgt.n	2874 <TeensyTimerTool::TckChannel<unsigned long>::begin(std::function<void ()>, float, bool)+0x94>
        {
            microSecond = getMaxMicros();
            postError(errorCode::periodOverflow);
        }
        return (CounterType)(microSecond * clock);
    280a:	ee20 0a27 	vmul.f32	s0, s0, s15
    280e:	eefc 7ac0 	vcvt.u32.f32	s15, s0
        this->triggered = false;

        this->periodic = periodic;
        if (periodic)
        {
            this->currentPeriod = microsecondToCycles(period);
    2812:	edc4 7a08 	vstr	s15, [r4, #32]
            this->nextPeriod = this->currentPeriod;
    2816:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
    281a:	2200      	movs	r2, #0
    281c:	68b3      	ldr	r3, [r6, #8]
    281e:	9204      	str	r2, [sp, #16]
  template<typename _Res, typename... _ArgTypes>
    function<_Res(_ArgTypes...)>::
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
    2820:	b323      	cbz	r3, 286c <TeensyTimerTool::TckChannel<unsigned long>::begin(std::function<void ()>, float, bool)+0x8c>
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
    2822:	ad02      	add	r5, sp, #8
    2824:	4631      	mov	r1, r6
    2826:	2202      	movs	r2, #2
    2828:	4628      	mov	r0, r5
    282a:	4798      	blx	r3
	  _M_invoker = __x._M_invoker;
    282c:	68f7      	ldr	r7, [r6, #12]
	  _M_manager = __x._M_manager;
    282e:	68b6      	ldr	r6, [r6, #8]
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
      __a = _GLIBCXX_MOVE(__b);
    2830:	f104 0308 	add.w	r3, r4, #8
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    2834:	e895 0003 	ldmia.w	r5, {r0, r1}
    2838:	e88d 0003 	stmia.w	sp, {r0, r1}
      __a = _GLIBCXX_MOVE(__b);
    283c:	e893 0003 	ldmia.w	r3, {r0, r1}
    2840:	e885 0003 	stmia.w	r5, {r0, r1}
      __b = _GLIBCXX_MOVE(__tmp);
    2844:	e89d 0003 	ldmia.w	sp, {r0, r1}
    2848:	e883 0003 	stmia.w	r3, {r0, r1}
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
      __a = _GLIBCXX_MOVE(__b);
    284c:	6923      	ldr	r3, [r4, #16]
    284e:	6962      	ldr	r2, [r4, #20]
    2850:	9304      	str	r3, [sp, #16]
      __b = _GLIBCXX_MOVE(__tmp);
    2852:	6126      	str	r6, [r4, #16]
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
      __a = _GLIBCXX_MOVE(__b);
    2854:	9205      	str	r2, [sp, #20]
      __b = _GLIBCXX_MOVE(__tmp);
    2856:	6167      	str	r7, [r4, #20]

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    2858:	b11b      	cbz	r3, 2862 <TeensyTimerTool::TckChannel<unsigned long>::begin(std::function<void ()>, float, bool)+0x82>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    285a:	2203      	movs	r2, #3
    285c:	4629      	mov	r1, r5
    285e:	4628      	mov	r0, r5
    2860:	4798      	blx	r3
        }
        this->callback = cb;

        return errorCode::OK;
    }
    2862:	2000      	movs	r0, #0
    2864:	b007      	add	sp, #28
    2866:	ecbd 8b02 	vpop	{d8}
    286a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  template<typename _Res, typename... _ArgTypes>
    function<_Res(_ArgTypes...)>::
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
    286c:	461e      	mov	r6, r3
    286e:	9f05      	ldr	r7, [sp, #20]
    2870:	ad02      	add	r5, sp, #8
    2872:	e7dd      	b.n	2830 <TeensyTimerTool::TckChannel<unsigned long>::begin(std::function<void ()>, float, bool)+0x50>
    CounterType TckChannel<CounterType>::microsecondToCycles(float microSecond) const
    {
        if (microSecond > getMaxMicros())
        {
            microSecond = getMaxMicros();
            postError(errorCode::periodOverflow);
    2874:	f06f 0063 	mvn.w	r0, #99	; 0x63
    2878:	f000 fa40 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
    template <typename CounterType>
    CounterType TckChannel<CounterType>::microsecondToCycles(float microSecond) const
    {
        if (microSecond > getMaxMicros())
        {
            microSecond = getMaxMicros();
    287c:	eeb0 0a48 	vmov.f32	s0, s16
    2880:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
    2884:	e7c1      	b.n	280a <TeensyTimerTool::TckChannel<unsigned long>::begin(std::function<void ()>, float, bool)+0x2a>
    2886:	bf00      	nop
    2888:	4f700000 	.word	0x4f700000

0000288c <TeensyTimerTool::GptChannel::~GptChannel()>:
        regs->CR &= ~GPT_CR_EN; // disable timer
        regs->IR = 0;
        return errorCode::OK;
    }

    GptChannel::~GptChannel()
    288c:	b5f0      	push	{r4, r5, r6, r7, lr}
    288e:	4605      	mov	r5, r0
        return errorCode::OK;
    }

    errorCode GptChannel::stop()
    {
        regs->CR &= ~GPT_CR_EN; // disable timer
    2890:	68c0      	ldr	r0, [r0, #12]
        regs->IR = 0;
        return errorCode::OK;
    }

    GptChannel::~GptChannel()
    2892:	b08b      	sub	sp, #44	; 0x2c
    }

    errorCode GptChannel::stop()
    {
        regs->CR &= ~GPT_CR_EN; // disable timer
        regs->IR = 0;
    2894:	2100      	movs	r1, #0
        return errorCode::OK;
    }

    errorCode GptChannel::stop()
    {
        regs->CR &= ~GPT_CR_EN; // disable timer
    2896:	6806      	ldr	r6, [r0, #0]
    2898:	686b      	ldr	r3, [r5, #4]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    289a:	ac06      	add	r4, sp, #24
        regs->IR = 0;
        return errorCode::OK;
    }

    GptChannel::~GptChannel()
    289c:	4f14      	ldr	r7, [pc, #80]	; (28f0 <TeensyTimerTool::GptChannel::~GptChannel()+0x64>)
        return errorCode::OK;
    }

    errorCode GptChannel::stop()
    {
        regs->CR &= ~GPT_CR_EN; // disable timer
    289e:	f026 0601 	bic.w	r6, r6, #1
        regs->IR = 0;
        return errorCode::OK;
    }

    GptChannel::~GptChannel()
    28a2:	602f      	str	r7, [r5, #0]
      __a = _GLIBCXX_MOVE(__b);
    28a4:	68df      	ldr	r7, [r3, #12]
        return errorCode::OK;
    }

    errorCode GptChannel::stop()
    {
        regs->CR &= ~GPT_CR_EN; // disable timer
    28a6:	6006      	str	r6, [r0, #0]
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
    28a8:	9108      	str	r1, [sp, #32]
        regs->IR = 0;
    28aa:	60c1      	str	r1, [r0, #12]
    28ac:	9104      	str	r1, [sp, #16]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    28ae:	e894 0003 	ldmia.w	r4, {r0, r1}
    28b2:	e88d 0003 	stmia.w	sp, {r0, r1}
      __a = _GLIBCXX_MOVE(__b);
    28b6:	e893 0003 	ldmia.w	r3, {r0, r1}
    28ba:	e884 0003 	stmia.w	r4, {r0, r1}
      __b = _GLIBCXX_MOVE(__tmp);
    28be:	e89d 0003 	ldmia.w	sp, {r0, r1}
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
      __a = _GLIBCXX_MOVE(__b);
    28c2:	689e      	ldr	r6, [r3, #8]
      __b = _GLIBCXX_MOVE(__tmp);
    28c4:	e883 0003 	stmia.w	r3, {r0, r1}
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    28c8:	9a08      	ldr	r2, [sp, #32]
      __a = _GLIBCXX_MOVE(__b);
    28ca:	9608      	str	r6, [sp, #32]
      __b = _GLIBCXX_MOVE(__tmp);
    28cc:	609a      	str	r2, [r3, #8]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    28ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
      __a = _GLIBCXX_MOVE(__b);
    28d0:	9709      	str	r7, [sp, #36]	; 0x24
      __b = _GLIBCXX_MOVE(__tmp);
    28d2:	60da      	str	r2, [r3, #12]

    ~_Function_base()
    {
      if (_M_manager)
    28d4:	b11e      	cbz	r6, 28de <TeensyTimerTool::GptChannel::~GptChannel()+0x52>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    28d6:	2203      	movs	r2, #3
    28d8:	4621      	mov	r1, r4
    28da:	4620      	mov	r0, r4
    28dc:	47b0      	blx	r6

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    28de:	9b04      	ldr	r3, [sp, #16]
    28e0:	b11b      	cbz	r3, 28ea <TeensyTimerTool::GptChannel::~GptChannel()+0x5e>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    28e2:	a902      	add	r1, sp, #8
    28e4:	2203      	movs	r2, #3
    28e6:	4608      	mov	r0, r1
    28e8:	4798      	blx	r3

    GptChannel::~GptChannel()
    {
        stop();
        setCallback(nullptr);
    }
    28ea:	4628      	mov	r0, r5
    28ec:	b00b      	add	sp, #44	; 0x2c
    28ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28f0:	200001cc 	.word	0x200001cc

000028f4 <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)>:
    {
        clock = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    }

    errorCode GptChannel::begin(callback_t cb, float period, bool periodic)
    {
    28f4:	b570      	push	{r4, r5, r6, lr}
    28f6:	4604      	mov	r4, r0
    28f8:	b08c      	sub	sp, #48	; 0x30
    28fa:	460d      	mov	r5, r1
        this->periodic = periodic;
    28fc:	7202      	strb	r2, [r0, #8]
        if (periodic)
    28fe:	2a00      	cmp	r2, #0
    2900:	d13f      	bne.n	2982 <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)+0x8e>
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
    2902:	2600      	movs	r6, #0
    2904:	68ab      	ldr	r3, [r5, #8]
    2906:	9606      	str	r6, [sp, #24]
  template<typename _Res, typename... _ArgTypes>
    function<_Res(_ArgTypes...)>::
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
    2908:	2b00      	cmp	r3, #0
    290a:	d036      	beq.n	297a <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)+0x86>
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
    290c:	2202      	movs	r2, #2
    290e:	4629      	mov	r1, r5
    2910:	a804      	add	r0, sp, #16
    2912:	4798      	blx	r3
	  _M_invoker = __x._M_invoker;
    2914:	68ea      	ldr	r2, [r5, #12]
	  _M_manager = __x._M_manager;
    2916:	68ab      	ldr	r3, [r5, #8]
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
    2918:	ad08      	add	r5, sp, #32
    291a:	6864      	ldr	r4, [r4, #4]
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
    291c:	960a      	str	r6, [sp, #40]	; 0x28
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
	  _M_invoker = __x._M_invoker;
    291e:	9207      	str	r2, [sp, #28]
	  _M_manager = __x._M_manager;
    2920:	9306      	str	r3, [sp, #24]
  template<typename _Res, typename... _ArgTypes>
    function<_Res(_ArgTypes...)>::
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
    2922:	b13b      	cbz	r3, 2934 <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)+0x40>
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
    2924:	2202      	movs	r2, #2
    2926:	a904      	add	r1, sp, #16
    2928:	4628      	mov	r0, r5
    292a:	4798      	blx	r3
	  _M_invoker = __x._M_invoker;
    292c:	9a07      	ldr	r2, [sp, #28]
	  _M_manager = __x._M_manager;
    292e:	9b06      	ldr	r3, [sp, #24]
    : _Function_base()
    {
      if (static_cast<bool>(__x))
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
	  _M_invoker = __x._M_invoker;
    2930:	920b      	str	r2, [sp, #44]	; 0x2c
	  _M_manager = __x._M_manager;
    2932:	930a      	str	r3, [sp, #40]	; 0x28
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    2934:	ab02      	add	r3, sp, #8
      __a = _GLIBCXX_MOVE(__b);
    2936:	68e6      	ldr	r6, [r4, #12]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    2938:	e895 0003 	ldmia.w	r5, {r0, r1}
    293c:	e883 0003 	stmia.w	r3, {r0, r1}
      __a = _GLIBCXX_MOVE(__b);
    2940:	e894 0003 	ldmia.w	r4, {r0, r1}
    2944:	e885 0003 	stmia.w	r5, {r0, r1}
      __b = _GLIBCXX_MOVE(__tmp);
    2948:	e893 0003 	ldmia.w	r3, {r0, r1}
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
      __a = _GLIBCXX_MOVE(__b);
    294c:	68a3      	ldr	r3, [r4, #8]
      __b = _GLIBCXX_MOVE(__tmp);
    294e:	e884 0003 	stmia.w	r4, {r0, r1}
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    2952:	9a0a      	ldr	r2, [sp, #40]	; 0x28
      __a = _GLIBCXX_MOVE(__b);
    2954:	930a      	str	r3, [sp, #40]	; 0x28
      __b = _GLIBCXX_MOVE(__tmp);
    2956:	60a2      	str	r2, [r4, #8]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    2958:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
      __a = _GLIBCXX_MOVE(__b);
    295a:	960b      	str	r6, [sp, #44]	; 0x2c
      __b = _GLIBCXX_MOVE(__tmp);
    295c:	60e2      	str	r2, [r4, #12]

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    295e:	b11b      	cbz	r3, 2968 <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)+0x74>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    2960:	2203      	movs	r2, #3
    2962:	4629      	mov	r1, r5
    2964:	4628      	mov	r0, r5
    2966:	4798      	blx	r3

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    2968:	9b06      	ldr	r3, [sp, #24]
    296a:	b11b      	cbz	r3, 2974 <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)+0x80>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    296c:	a904      	add	r1, sp, #16
    296e:	2203      	movs	r2, #3
    2970:	4608      	mov	r0, r1
    2972:	4798      	blx	r3
            regs->OCR1 = reload;
        }
        setCallback(cb);

        return errorCode::OK;
    }
    2974:	2000      	movs	r0, #0
    2976:	b00c      	add	sp, #48	; 0x30
    2978:	bd70      	pop	{r4, r5, r6, pc}
    297a:	6864      	ldr	r4, [r4, #4]
    297c:	ad08      	add	r5, sp, #32
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
    297e:	930a      	str	r3, [sp, #40]	; 0x28
    2980:	e7d8      	b.n	2934 <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)+0x40>
    2982:	edd0 7a05 	vldr	s15, [r0, #20]
        return (uint32_t)(clock * micros) - 1;
    }

    float GptChannel::getMaxMicros() const
    {
        return (float)0xFFFF'FFFE / clock;
    2986:	eddf 6a15 	vldr	s13, [pc, #84]	; 29dc <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)+0xe8>
    298a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
        return errorCode::OK;
    }

    uint32_t GptChannel::microsecondToCycles(float micros) const
    {
        if (micros > getMaxMicros())
    298e:	eeb4 0ac7 	vcmpe.f32	s0, s14
    2992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    2996:	dc0a      	bgt.n	29ae <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)+0xba>
        {
            micros = getMaxPeriod();
            postError(errorCode::periodOverflow);
        }
        return (uint32_t)(clock * micros) - 1;
    2998:	ee20 0a27 	vmul.f32	s0, s0, s15
    {
        this->periodic = periodic;
        if (periodic)
        {
            reload = microsecondToCycles(period);
            regs->OCR1 = reload;
    299c:	68e2      	ldr	r2, [r4, #12]
        if (micros > getMaxMicros())
        {
            micros = getMaxPeriod();
            postError(errorCode::periodOverflow);
        }
        return (uint32_t)(clock * micros) - 1;
    299e:	eebc 0ac0 	vcvt.u32.f32	s0, s0
    29a2:	ee10 3a10 	vmov	r3, s0
    29a6:	3b01      	subs	r3, #1
    errorCode GptChannel::begin(callback_t cb, float period, bool periodic)
    {
        this->periodic = periodic;
        if (periodic)
        {
            reload = microsecondToCycles(period);
    29a8:	6123      	str	r3, [r4, #16]
            regs->OCR1 = reload;
    29aa:	6113      	str	r3, [r2, #16]
    29ac:	e7a9      	b.n	2902 <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)+0xe>

    uint32_t GptChannel::microsecondToCycles(float micros) const
    {
        if (micros > getMaxMicros())
        {
            micros = getMaxPeriod();
    29ae:	6803      	ldr	r3, [r0, #0]
    29b0:	4a0b      	ldr	r2, [pc, #44]	; (29e0 <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)+0xec>)
    29b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    29b4:	4293      	cmp	r3, r2
    29b6:	d10e      	bne.n	29d6 <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)+0xe2>

        inline errorCode trigger(float delay) override;
        inline errorCode triggerDirect(uint32_t delay) override;
        inline errorCode getTriggerReload(float delay, uint32_t* reload) override;

        inline float getMaxPeriod() const override { return getMaxMicros() / 1E6; }
    29b8:	eddf 7a0a 	vldr	s15, [pc, #40]	; 29e4 <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)+0xf0>
    29bc:	ee87 0a27 	vdiv.f32	s0, s14, s15
    uint32_t GptChannel::microsecondToCycles(float micros) const
    {
        if (micros > getMaxMicros())
        {
            micros = getMaxPeriod();
            postError(errorCode::periodOverflow);
    29c0:	f06f 0063 	mvn.w	r0, #99	; 0x63
    29c4:	ed8d 0a01 	vstr	s0, [sp, #4]
    29c8:	f000 f998 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
    29cc:	edd4 7a05 	vldr	s15, [r4, #20]
    29d0:	ed9d 0a01 	vldr	s0, [sp, #4]
    29d4:	e7e0      	b.n	2998 <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)+0xa4>

    uint32_t GptChannel::microsecondToCycles(float micros) const
    {
        if (micros > getMaxMicros())
        {
            micros = getMaxPeriod();
    29d6:	4798      	blx	r3
    29d8:	e7f2      	b.n	29c0 <TeensyTimerTool::GptChannel::begin(std::function<void ()>, float, bool)+0xcc>
    29da:	bf00      	nop
    29dc:	4f800000 	.word	0x4f800000
    29e0:	00001989 	.word	0x00001989
    29e4:	49742400 	.word	0x49742400

000029e8 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E>:
        TimerGenerator* const TCK = TCK_t::getTimer<uint32_t>;
        TimerGenerator* const TCK32 = TCK_t::getTimer<uint32_t>; // same as TCK
        TimerGenerator* const TCK64 = TCK_t::getTimer<uint64_t>;

        constexpr tick_t tick = &TCK_t::tick;
    }
    29e8:	b570      	push	{r4, r5, r6, lr}

    template <unsigned m>
    bool TMR_t<m>::isInitialized = false;

    template <unsigned m>
    callback_t TMR_t<m>::callbacks[4];
    29ea:	4d79      	ldr	r5, [pc, #484]	; (2bd0 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1e8>)
    29ec:	682b      	ldr	r3, [r5, #0]
    29ee:	f013 0301 	ands.w	r3, r3, #1
    29f2:	d10b      	bne.n	2a0c <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x24>
    29f4:	4c77      	ldr	r4, [pc, #476]	; (2bd4 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1ec>)
    29f6:	2601      	movs	r6, #1
    29f8:	4618      	mov	r0, r3
    29fa:	4a77      	ldr	r2, [pc, #476]	; (2bd8 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1f0>)
    29fc:	4977      	ldr	r1, [pc, #476]	; (2bdc <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1f4>)
    29fe:	60a3      	str	r3, [r4, #8]
    2a00:	61a3      	str	r3, [r4, #24]
    2a02:	62a3      	str	r3, [r4, #40]	; 0x28
    2a04:	63a3      	str	r3, [r4, #56]	; 0x38
    2a06:	602e      	str	r6, [r5, #0]
    2a08:	f002 fcfa 	bl	5400 <__aeabi_atexit>
    };

    // IMPLEMENTATION ==================================================================

    template <unsigned moduleNr> IMXRT_TMR_t*    const TMR_t<moduleNr>::pTMR = moduleNr == 0 ? &IMXRT_TMR1 : moduleNr == 1 ? &IMXRT_TMR2 : moduleNr == 2 ? &IMXRT_TMR3 : &IMXRT_TMR4;
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH0 = &pTMR->CH[0]; 
    2a0c:	4b74      	ldr	r3, [pc, #464]	; (2be0 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1f8>)
    2a0e:	681a      	ldr	r2, [r3, #0]
    2a10:	07d4      	lsls	r4, r2, #31
    2a12:	d404      	bmi.n	2a1e <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x36>
    2a14:	2001      	movs	r0, #1
    2a16:	4a73      	ldr	r2, [pc, #460]	; (2be4 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1fc>)
    2a18:	4973      	ldr	r1, [pc, #460]	; (2be8 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x200>)
    2a1a:	6018      	str	r0, [r3, #0]
    2a1c:	6011      	str	r1, [r2, #0]

    template <unsigned m>
    bool TMR_t<m>::isInitialized = false;

    template <unsigned m>
    callback_t TMR_t<m>::callbacks[4];
    2a1e:	4d73      	ldr	r5, [pc, #460]	; (2bec <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x204>)
    2a20:	682b      	ldr	r3, [r5, #0]
    2a22:	f013 0301 	ands.w	r3, r3, #1
    2a26:	d10b      	bne.n	2a40 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x58>
    2a28:	4c71      	ldr	r4, [pc, #452]	; (2bf0 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x208>)
    2a2a:	2601      	movs	r6, #1
    2a2c:	4618      	mov	r0, r3
    2a2e:	4a6a      	ldr	r2, [pc, #424]	; (2bd8 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1f0>)
    2a30:	4970      	ldr	r1, [pc, #448]	; (2bf4 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x20c>)
    2a32:	60a3      	str	r3, [r4, #8]
    2a34:	61a3      	str	r3, [r4, #24]
    2a36:	62a3      	str	r3, [r4, #40]	; 0x28
    2a38:	63a3      	str	r3, [r4, #56]	; 0x38
    2a3a:	602e      	str	r6, [r5, #0]
    2a3c:	f002 fce0 	bl	5400 <__aeabi_atexit>
    };

    // IMPLEMENTATION ==================================================================

    template <unsigned moduleNr> IMXRT_TMR_t*    const TMR_t<moduleNr>::pTMR = moduleNr == 0 ? &IMXRT_TMR1 : moduleNr == 1 ? &IMXRT_TMR2 : moduleNr == 2 ? &IMXRT_TMR3 : &IMXRT_TMR4;
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH0 = &pTMR->CH[0]; 
    2a40:	4b6d      	ldr	r3, [pc, #436]	; (2bf8 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x210>)
    2a42:	681a      	ldr	r2, [r3, #0]
    2a44:	07d0      	lsls	r0, r2, #31
    2a46:	d404      	bmi.n	2a52 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x6a>
    2a48:	2001      	movs	r0, #1
    2a4a:	4a6c      	ldr	r2, [pc, #432]	; (2bfc <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x214>)
    2a4c:	496c      	ldr	r1, [pc, #432]	; (2c00 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x218>)
    2a4e:	6018      	str	r0, [r3, #0]
    2a50:	6011      	str	r1, [r2, #0]

    template <unsigned m>
    bool TMR_t<m>::isInitialized = false;

    template <unsigned m>
    callback_t TMR_t<m>::callbacks[4];
    2a52:	4d6c      	ldr	r5, [pc, #432]	; (2c04 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x21c>)
    2a54:	682b      	ldr	r3, [r5, #0]
    2a56:	f013 0301 	ands.w	r3, r3, #1
    2a5a:	d10b      	bne.n	2a74 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x8c>
    2a5c:	4c6a      	ldr	r4, [pc, #424]	; (2c08 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x220>)
    2a5e:	2601      	movs	r6, #1
    2a60:	4618      	mov	r0, r3
    2a62:	4a5d      	ldr	r2, [pc, #372]	; (2bd8 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1f0>)
    2a64:	4969      	ldr	r1, [pc, #420]	; (2c0c <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x224>)
    2a66:	60a3      	str	r3, [r4, #8]
    2a68:	61a3      	str	r3, [r4, #24]
    2a6a:	62a3      	str	r3, [r4, #40]	; 0x28
    2a6c:	63a3      	str	r3, [r4, #56]	; 0x38
    2a6e:	602e      	str	r6, [r5, #0]
    2a70:	f002 fcc6 	bl	5400 <__aeabi_atexit>
    };

    // IMPLEMENTATION ==================================================================

    template <unsigned moduleNr> IMXRT_TMR_t*    const TMR_t<moduleNr>::pTMR = moduleNr == 0 ? &IMXRT_TMR1 : moduleNr == 1 ? &IMXRT_TMR2 : moduleNr == 2 ? &IMXRT_TMR3 : &IMXRT_TMR4;
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH0 = &pTMR->CH[0]; 
    2a74:	4b66      	ldr	r3, [pc, #408]	; (2c10 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x228>)
    2a76:	681a      	ldr	r2, [r3, #0]
    2a78:	07d1      	lsls	r1, r2, #31
    2a7a:	d404      	bmi.n	2a86 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x9e>
    2a7c:	2001      	movs	r0, #1
    2a7e:	4a65      	ldr	r2, [pc, #404]	; (2c14 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x22c>)
    2a80:	4965      	ldr	r1, [pc, #404]	; (2c18 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x230>)
    2a82:	6018      	str	r0, [r3, #0]
    2a84:	6011      	str	r1, [r2, #0]

    template <unsigned m>
    bool TMR_t<m>::isInitialized = false;

    template <unsigned m>
    callback_t TMR_t<m>::callbacks[4];
    2a86:	4d65      	ldr	r5, [pc, #404]	; (2c1c <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x234>)
    2a88:	682b      	ldr	r3, [r5, #0]
    2a8a:	f013 0301 	ands.w	r3, r3, #1
    2a8e:	d10b      	bne.n	2aa8 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0xc0>
    2a90:	4c63      	ldr	r4, [pc, #396]	; (2c20 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x238>)
    2a92:	2601      	movs	r6, #1
    2a94:	4618      	mov	r0, r3
    2a96:	4a50      	ldr	r2, [pc, #320]	; (2bd8 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1f0>)
    2a98:	4962      	ldr	r1, [pc, #392]	; (2c24 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x23c>)
    2a9a:	60a3      	str	r3, [r4, #8]
    2a9c:	61a3      	str	r3, [r4, #24]
    2a9e:	62a3      	str	r3, [r4, #40]	; 0x28
    2aa0:	63a3      	str	r3, [r4, #56]	; 0x38
    2aa2:	602e      	str	r6, [r5, #0]
    2aa4:	f002 fcac 	bl	5400 <__aeabi_atexit>
    };

    // IMPLEMENTATION ==================================================================

    template <unsigned moduleNr> IMXRT_TMR_t*    const TMR_t<moduleNr>::pTMR = moduleNr == 0 ? &IMXRT_TMR1 : moduleNr == 1 ? &IMXRT_TMR2 : moduleNr == 2 ? &IMXRT_TMR3 : &IMXRT_TMR4;
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH0 = &pTMR->CH[0]; 
    2aa8:	4b5f      	ldr	r3, [pc, #380]	; (2c28 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x240>)
    2aaa:	681a      	ldr	r2, [r3, #0]
    2aac:	07d2      	lsls	r2, r2, #31
    2aae:	d404      	bmi.n	2aba <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0xd2>
    2ab0:	2001      	movs	r0, #1
    2ab2:	4a5e      	ldr	r2, [pc, #376]	; (2c2c <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x244>)
    2ab4:	495e      	ldr	r1, [pc, #376]	; (2c30 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x248>)
    2ab6:	6018      	str	r0, [r3, #0]
    2ab8:	6011      	str	r1, [r2, #0]

    template <unsigned m>
    bool GPT_t<m>::isInitialized = false;

    template <unsigned m>
    callback_t GPT_t<m>::callback = nullptr;
    2aba:	4c5e      	ldr	r4, [pc, #376]	; (2c34 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x24c>)
    2abc:	6823      	ldr	r3, [r4, #0]
    2abe:	f013 0301 	ands.w	r3, r3, #1
    2ac2:	d071      	beq.n	2ba8 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1c0>
    2ac4:	4c5c      	ldr	r4, [pc, #368]	; (2c38 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x250>)
    2ac6:	6823      	ldr	r3, [r4, #0]
    2ac8:	f013 0301 	ands.w	r3, r3, #1
    2acc:	d076      	beq.n	2bbc <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1d4>
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH1 = &pTMR->CH[1];
    2ace:	4b5b      	ldr	r3, [pc, #364]	; (2c3c <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x254>)
    2ad0:	681a      	ldr	r2, [r3, #0]
    2ad2:	07d6      	lsls	r6, r2, #31
    2ad4:	d404      	bmi.n	2ae0 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0xf8>
    2ad6:	2001      	movs	r0, #1
    2ad8:	4a59      	ldr	r2, [pc, #356]	; (2c40 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x258>)
    2ada:	495a      	ldr	r1, [pc, #360]	; (2c44 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x25c>)
    2adc:	6018      	str	r0, [r3, #0]
    2ade:	6011      	str	r1, [r2, #0]
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH2 = &pTMR->CH[2];
    2ae0:	4b59      	ldr	r3, [pc, #356]	; (2c48 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x260>)
    2ae2:	681a      	ldr	r2, [r3, #0]
    2ae4:	07d5      	lsls	r5, r2, #31
    2ae6:	d404      	bmi.n	2af2 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x10a>
    2ae8:	2001      	movs	r0, #1
    2aea:	4a58      	ldr	r2, [pc, #352]	; (2c4c <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x264>)
    2aec:	4958      	ldr	r1, [pc, #352]	; (2c50 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x268>)
    2aee:	6018      	str	r0, [r3, #0]
    2af0:	6011      	str	r1, [r2, #0]
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH3 = &pTMR->CH[3];
    2af2:	4b58      	ldr	r3, [pc, #352]	; (2c54 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x26c>)
    2af4:	681a      	ldr	r2, [r3, #0]
    2af6:	07d4      	lsls	r4, r2, #31
    2af8:	d404      	bmi.n	2b04 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x11c>
    2afa:	2001      	movs	r0, #1
    2afc:	4a56      	ldr	r2, [pc, #344]	; (2c58 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x270>)
    2afe:	4957      	ldr	r1, [pc, #348]	; (2c5c <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x274>)
    2b00:	6018      	str	r0, [r3, #0]
    2b02:	6011      	str	r1, [r2, #0]

    // IMPLEMENTATION ==================================================================

    template <unsigned moduleNr> IMXRT_TMR_t*    const TMR_t<moduleNr>::pTMR = moduleNr == 0 ? &IMXRT_TMR1 : moduleNr == 1 ? &IMXRT_TMR2 : moduleNr == 2 ? &IMXRT_TMR3 : &IMXRT_TMR4;
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH0 = &pTMR->CH[0]; 
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH1 = &pTMR->CH[1];
    2b04:	4b56      	ldr	r3, [pc, #344]	; (2c60 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x278>)
    2b06:	681a      	ldr	r2, [r3, #0]
    2b08:	07d0      	lsls	r0, r2, #31
    2b0a:	d404      	bmi.n	2b16 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x12e>
    2b0c:	2001      	movs	r0, #1
    2b0e:	4a55      	ldr	r2, [pc, #340]	; (2c64 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x27c>)
    2b10:	4955      	ldr	r1, [pc, #340]	; (2c68 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x280>)
    2b12:	6018      	str	r0, [r3, #0]
    2b14:	6011      	str	r1, [r2, #0]
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH2 = &pTMR->CH[2];
    2b16:	4b55      	ldr	r3, [pc, #340]	; (2c6c <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x284>)
    2b18:	681a      	ldr	r2, [r3, #0]
    2b1a:	07d1      	lsls	r1, r2, #31
    2b1c:	d404      	bmi.n	2b28 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x140>
    2b1e:	2001      	movs	r0, #1
    2b20:	4a53      	ldr	r2, [pc, #332]	; (2c70 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x288>)
    2b22:	4954      	ldr	r1, [pc, #336]	; (2c74 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x28c>)
    2b24:	6018      	str	r0, [r3, #0]
    2b26:	6011      	str	r1, [r2, #0]
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH3 = &pTMR->CH[3];
    2b28:	4b53      	ldr	r3, [pc, #332]	; (2c78 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x290>)
    2b2a:	681a      	ldr	r2, [r3, #0]
    2b2c:	07d2      	lsls	r2, r2, #31
    2b2e:	d404      	bmi.n	2b3a <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x152>
    2b30:	2001      	movs	r0, #1
    2b32:	4a52      	ldr	r2, [pc, #328]	; (2c7c <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x294>)
    2b34:	4952      	ldr	r1, [pc, #328]	; (2c80 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x298>)
    2b36:	6018      	str	r0, [r3, #0]
    2b38:	6011      	str	r1, [r2, #0]

    // IMPLEMENTATION ==================================================================

    template <unsigned moduleNr> IMXRT_TMR_t*    const TMR_t<moduleNr>::pTMR = moduleNr == 0 ? &IMXRT_TMR1 : moduleNr == 1 ? &IMXRT_TMR2 : moduleNr == 2 ? &IMXRT_TMR3 : &IMXRT_TMR4;
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH0 = &pTMR->CH[0]; 
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH1 = &pTMR->CH[1];
    2b3a:	4b52      	ldr	r3, [pc, #328]	; (2c84 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x29c>)
    2b3c:	681a      	ldr	r2, [r3, #0]
    2b3e:	07d6      	lsls	r6, r2, #31
    2b40:	d404      	bmi.n	2b4c <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x164>
    2b42:	2001      	movs	r0, #1
    2b44:	4a50      	ldr	r2, [pc, #320]	; (2c88 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2a0>)
    2b46:	4951      	ldr	r1, [pc, #324]	; (2c8c <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2a4>)
    2b48:	6018      	str	r0, [r3, #0]
    2b4a:	6011      	str	r1, [r2, #0]
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH2 = &pTMR->CH[2];
    2b4c:	4b50      	ldr	r3, [pc, #320]	; (2c90 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2a8>)
    2b4e:	681a      	ldr	r2, [r3, #0]
    2b50:	07d5      	lsls	r5, r2, #31
    2b52:	d404      	bmi.n	2b5e <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x176>
    2b54:	2001      	movs	r0, #1
    2b56:	4a4f      	ldr	r2, [pc, #316]	; (2c94 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2ac>)
    2b58:	494f      	ldr	r1, [pc, #316]	; (2c98 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2b0>)
    2b5a:	6018      	str	r0, [r3, #0]
    2b5c:	6011      	str	r1, [r2, #0]
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH3 = &pTMR->CH[3];
    2b5e:	4b4f      	ldr	r3, [pc, #316]	; (2c9c <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2b4>)
    2b60:	681a      	ldr	r2, [r3, #0]
    2b62:	07d4      	lsls	r4, r2, #31
    2b64:	d404      	bmi.n	2b70 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x188>
    2b66:	2001      	movs	r0, #1
    2b68:	4a4d      	ldr	r2, [pc, #308]	; (2ca0 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2b8>)
    2b6a:	494e      	ldr	r1, [pc, #312]	; (2ca4 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2bc>)
    2b6c:	6018      	str	r0, [r3, #0]
    2b6e:	6011      	str	r1, [r2, #0]

    // IMPLEMENTATION ==================================================================

    template <unsigned moduleNr> IMXRT_TMR_t*    const TMR_t<moduleNr>::pTMR = moduleNr == 0 ? &IMXRT_TMR1 : moduleNr == 1 ? &IMXRT_TMR2 : moduleNr == 2 ? &IMXRT_TMR3 : &IMXRT_TMR4;
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH0 = &pTMR->CH[0]; 
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH1 = &pTMR->CH[1];
    2b70:	4b4d      	ldr	r3, [pc, #308]	; (2ca8 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2c0>)
    2b72:	681a      	ldr	r2, [r3, #0]
    2b74:	07d0      	lsls	r0, r2, #31
    2b76:	d404      	bmi.n	2b82 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x19a>
    2b78:	2001      	movs	r0, #1
    2b7a:	4a4c      	ldr	r2, [pc, #304]	; (2cac <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2c4>)
    2b7c:	494c      	ldr	r1, [pc, #304]	; (2cb0 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2c8>)
    2b7e:	6018      	str	r0, [r3, #0]
    2b80:	6011      	str	r1, [r2, #0]
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH2 = &pTMR->CH[2];
    2b82:	4b4c      	ldr	r3, [pc, #304]	; (2cb4 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2cc>)
    2b84:	681a      	ldr	r2, [r3, #0]
    2b86:	07d1      	lsls	r1, r2, #31
    2b88:	d404      	bmi.n	2b94 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1ac>
    2b8a:	2001      	movs	r0, #1
    2b8c:	4a4a      	ldr	r2, [pc, #296]	; (2cb8 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2d0>)
    2b8e:	494b      	ldr	r1, [pc, #300]	; (2cbc <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2d4>)
    2b90:	6018      	str	r0, [r3, #0]
    2b92:	6011      	str	r1, [r2, #0]
    template <unsigned moduleNr> IMXRT_TMR_CH_t* const TMR_t<moduleNr>::pCH3 = &pTMR->CH[3];
    2b94:	4b4a      	ldr	r3, [pc, #296]	; (2cc0 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2d8>)
    2b96:	681a      	ldr	r2, [r3, #0]
    2b98:	07d2      	lsls	r2, r2, #31
    2b9a:	d404      	bmi.n	2ba6 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1be>
    2b9c:	2001      	movs	r0, #1
    2b9e:	4a49      	ldr	r2, [pc, #292]	; (2cc4 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2dc>)
    2ba0:	4949      	ldr	r1, [pc, #292]	; (2cc8 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2e0>)
    2ba2:	6018      	str	r0, [r3, #0]
    2ba4:	6011      	str	r1, [r2, #0]
    2ba6:	bd70      	pop	{r4, r5, r6, pc}
    2ba8:	4d48      	ldr	r5, [pc, #288]	; (2ccc <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2e4>)
    2baa:	2601      	movs	r6, #1
    2bac:	4a0a      	ldr	r2, [pc, #40]	; (2bd8 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1f0>)
    2bae:	4628      	mov	r0, r5
    2bb0:	4947      	ldr	r1, [pc, #284]	; (2cd0 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2e8>)
    2bb2:	60ab      	str	r3, [r5, #8]
    2bb4:	6026      	str	r6, [r4, #0]
    2bb6:	f002 fc23 	bl	5400 <__aeabi_atexit>
    2bba:	e783      	b.n	2ac4 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0xdc>
    2bbc:	4d45      	ldr	r5, [pc, #276]	; (2cd4 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2ec>)
    2bbe:	2601      	movs	r6, #1
    2bc0:	4a05      	ldr	r2, [pc, #20]	; (2bd8 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x1f0>)
    2bc2:	4628      	mov	r0, r5
    2bc4:	4942      	ldr	r1, [pc, #264]	; (2cd0 <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0x2e8>)
    2bc6:	60ab      	str	r3, [r5, #8]
    2bc8:	6026      	str	r6, [r4, #0]
    2bca:	f002 fc19 	bl	5400 <__aeabi_atexit>
    2bce:	e77e      	b.n	2ace <_GLOBAL__sub_I__ZN15TeensyTimerTool4TMR1E+0xe6>
    2bd0:	20001890 	.word	0x20001890
    2bd4:	200019b4 	.word	0x200019b4
    2bd8:	200006d4 	.word	0x200006d4
    2bdc:	00001d15 	.word	0x00001d15
    2be0:	2000188c 	.word	0x2000188c
    2be4:	200019b0 	.word	0x200019b0
    2be8:	401dc000 	.word	0x401dc000
    2bec:	20001888 	.word	0x20001888
    2bf0:	20001970 	.word	0x20001970
    2bf4:	00001d35 	.word	0x00001d35
    2bf8:	20001884 	.word	0x20001884
    2bfc:	2000196c 	.word	0x2000196c
    2c00:	401e0000 	.word	0x401e0000
    2c04:	20001880 	.word	0x20001880
    2c08:	2000192c 	.word	0x2000192c
    2c0c:	00001d55 	.word	0x00001d55
    2c10:	2000187c 	.word	0x2000187c
    2c14:	20001928 	.word	0x20001928
    2c18:	401e4000 	.word	0x401e4000
    2c1c:	20001878 	.word	0x20001878
    2c20:	200018e8 	.word	0x200018e8
    2c24:	00001d75 	.word	0x00001d75
    2c28:	20001874 	.word	0x20001874
    2c2c:	200018e4 	.word	0x200018e4
    2c30:	401e8000 	.word	0x401e8000
    2c34:	20001870 	.word	0x20001870
    2c38:	2000186c 	.word	0x2000186c
    2c3c:	20001868 	.word	0x20001868
    2c40:	200018c0 	.word	0x200018c0
    2c44:	401dc020 	.word	0x401dc020
    2c48:	20001864 	.word	0x20001864
    2c4c:	200018bc 	.word	0x200018bc
    2c50:	401dc040 	.word	0x401dc040
    2c54:	20001860 	.word	0x20001860
    2c58:	200018b8 	.word	0x200018b8
    2c5c:	401dc060 	.word	0x401dc060
    2c60:	2000185c 	.word	0x2000185c
    2c64:	200018b4 	.word	0x200018b4
    2c68:	401e0020 	.word	0x401e0020
    2c6c:	20001858 	.word	0x20001858
    2c70:	200018b0 	.word	0x200018b0
    2c74:	401e0040 	.word	0x401e0040
    2c78:	20001854 	.word	0x20001854
    2c7c:	200018ac 	.word	0x200018ac
    2c80:	401e0060 	.word	0x401e0060
    2c84:	20001850 	.word	0x20001850
    2c88:	200018a8 	.word	0x200018a8
    2c8c:	401e4020 	.word	0x401e4020
    2c90:	2000184c 	.word	0x2000184c
    2c94:	200018a4 	.word	0x200018a4
    2c98:	401e4040 	.word	0x401e4040
    2c9c:	20001848 	.word	0x20001848
    2ca0:	200018a0 	.word	0x200018a0
    2ca4:	401e4060 	.word	0x401e4060
    2ca8:	20001844 	.word	0x20001844
    2cac:	2000189c 	.word	0x2000189c
    2cb0:	401e8020 	.word	0x401e8020
    2cb4:	20001840 	.word	0x20001840
    2cb8:	20001898 	.word	0x20001898
    2cbc:	401e8040 	.word	0x401e8040
    2cc0:	2000183c 	.word	0x2000183c
    2cc4:	20001894 	.word	0x20001894
    2cc8:	401e8060 	.word	0x401e8060
    2ccc:	200018d4 	.word	0x200018d4
    2cd0:	000017d1 	.word	0x000017d1
    2cd4:	200018c4 	.word	0x200018c4

00002cd8 <TeensyTimerTool::Timer::Timer(TeensyTimerTool::ITimerChannel* (*)())>:
#include "timer.h"
#include "config.h"

namespace TeensyTimerTool
{
    Timer::Timer(TimerGenerator* generator)
    2cd8:	b510      	push	{r4, lr}
    2cda:	4604      	mov	r4, r0
    :BaseTimer(generator, true)
    2cdc:	2201      	movs	r2, #1
    2cde:	f7fe fd4f 	bl	1780 <TeensyTimerTool::BaseTimer::BaseTimer(TeensyTimerTool::ITimerChannel* (*)(), bool)>
    {
    }
    2ce2:	4620      	mov	r0, r4
    2ce4:	bd10      	pop	{r4, pc}
    2ce6:	bf00      	nop

00002ce8 <std::function<void (TeensyTimerTool::errorCode)>::~function()>:

    ~_Function_base()
    {
      if (_M_manager)
    2ce8:	6883      	ldr	r3, [r0, #8]
   *  @ingroup functors
   *
   *  Polymorphic function wrapper.
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
    2cea:	b510      	push	{r4, lr}
    2cec:	4604      	mov	r4, r0

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    2cee:	b113      	cbz	r3, 2cf6 <std::function<void (TeensyTimerTool::errorCode)>::~function()+0xe>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    2cf0:	2203      	movs	r2, #3
    2cf2:	4601      	mov	r1, r0
    2cf4:	4798      	blx	r3
   *  @ingroup functors
   *
   *  Polymorphic function wrapper.
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
    2cf6:	4620      	mov	r0, r4
    2cf8:	bd10      	pop	{r4, pc}
    2cfa:	bf00      	nop

00002cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>:
    }

    errorFunc_t errFunc;

    errorCode postError(errorCode e)
    {
    2cfc:	4b07      	ldr	r3, [pc, #28]	; (2d1c <TeensyTimerTool::postError(TeensyTimerTool::errorCode)+0x20>)
        if (errFunc != nullptr && e != errorCode::OK) errFunc(e);
    2cfe:	689a      	ldr	r2, [r3, #8]
    }

    errorFunc_t errFunc;

    errorCode postError(errorCode e)
    {
    2d00:	b510      	push	{r4, lr}
    2d02:	4604      	mov	r4, r0
    2d04:	b082      	sub	sp, #8
        if (errFunc != nullptr && e != errorCode::OK) errFunc(e);
    2d06:	b132      	cbz	r2, 2d16 <TeensyTimerTool::postError(TeensyTimerTool::errorCode)+0x1a>
    2d08:	b128      	cbz	r0, 2d16 <TeensyTimerTool::postError(TeensyTimerTool::errorCode)+0x1a>
    2d0a:	a902      	add	r1, sp, #8
    function<_Res(_ArgTypes...)>::
    operator()(_ArgTypes... __args) const
    {
      if (_M_empty())
	__throw_bad_function_call();
      return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
    2d0c:	68da      	ldr	r2, [r3, #12]
    2d0e:	4618      	mov	r0, r3
    2d10:	f841 4d04 	str.w	r4, [r1, #-4]!
    2d14:	4790      	blx	r2
        return e;
    }
    2d16:	4620      	mov	r0, r4
    2d18:	b002      	add	sp, #8
    2d1a:	bd10      	pop	{r4, pc}
    2d1c:	200019f4 	.word	0x200019f4

00002d20 <_GLOBAL__sub_I__ZN15TeensyTimerTool12ErrorHandlerC2ER6Stream>:
    void attachErrFunc(errorFunc_t _errFunc)
    {
        errFunc = _errFunc;
    }

    2d20:	b410      	push	{r4}
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
    2d22:	4b05      	ldr	r3, [pc, #20]	; (2d38 <_GLOBAL__sub_I__ZN15TeensyTimerTool12ErrorHandlerC2ER6Stream+0x18>)
    2d24:	2400      	movs	r4, #0
            digitalWriteFast(LED_BUILTIN, !digitalReadFast(LED_BUILTIN));
            delay(50);
        }
    }

    errorFunc_t errFunc;
    2d26:	4a05      	ldr	r2, [pc, #20]	; (2d3c <_GLOBAL__sub_I__ZN15TeensyTimerTool12ErrorHandlerC2ER6Stream+0x1c>)
    2d28:	609c      	str	r4, [r3, #8]
    2d2a:	4618      	mov	r0, r3
    2d2c:	4904      	ldr	r1, [pc, #16]	; (2d40 <_GLOBAL__sub_I__ZN15TeensyTimerTool12ErrorHandlerC2ER6Stream+0x20>)
    void attachErrFunc(errorFunc_t _errFunc)
    {
        errFunc = _errFunc;
    }

    2d2e:	f85d 4b04 	ldr.w	r4, [sp], #4
            digitalWriteFast(LED_BUILTIN, !digitalReadFast(LED_BUILTIN));
            delay(50);
        }
    }

    errorFunc_t errFunc;
    2d32:	f002 bb65 	b.w	5400 <__aeabi_atexit>
    2d36:	bf00      	nop
    2d38:	200019f4 	.word	0x200019f4
    2d3c:	200006d4 	.word	0x200006d4
    2d40:	00002ce9 	.word	0x00002ce9

00002d44 <TeensyTimerTool::PITChannel::start()>:
        return errorCode::OK;
    }

    errorCode PITChannel::start()
    {
       IMXRT_PIT_CHANNELS[chNr].TCTRL = PIT_TCTRL_TEN | PIT_TCTRL_TIE;
    2d44:	68c1      	ldr	r1, [r0, #12]
    2d46:	2203      	movs	r2, #3
    2d48:	4b02      	ldr	r3, [pc, #8]	; (2d54 <TeensyTimerTool::PITChannel::start()+0x10>)
       return errorCode::OK;
    }
    2d4a:	2000      	movs	r0, #0
        return errorCode::OK;
    }

    errorCode PITChannel::start()
    {
       IMXRT_PIT_CHANNELS[chNr].TCTRL = PIT_TCTRL_TEN | PIT_TCTRL_TIE;
    2d4c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
    2d50:	609a      	str	r2, [r3, #8]
       return errorCode::OK;
    }
    2d52:	4770      	bx	lr
    2d54:	40084100 	.word	0x40084100

00002d58 <TeensyTimerTool::PITChannel::stop()>:

    errorCode PITChannel::stop()
    {
        IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
    2d58:	68c1      	ldr	r1, [r0, #12]
    2d5a:	2200      	movs	r2, #0
    2d5c:	4b02      	ldr	r3, [pc, #8]	; (2d68 <TeensyTimerTool::PITChannel::stop()+0x10>)
        return errorCode::OK;
    }
    2d5e:	4610      	mov	r0, r2
       return errorCode::OK;
    }

    errorCode PITChannel::stop()
    {
        IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
    2d60:	eb03 1301 	add.w	r3, r3, r1, lsl #4
    2d64:	609a      	str	r2, [r3, #8]
        return errorCode::OK;
    }
    2d66:	4770      	bx	lr
    2d68:	40084100 	.word	0x40084100

00002d6c <TeensyTimerTool::PITChannel::~PITChannel()>:
            callback();
            if (!isPeriodic) IMXRT_PIT_CHANNELS[chNr].TCTRL = 0; // switch off timer
        }
    }

    PITChannel::~PITChannel()
    2d6c:	4a06      	ldr	r2, [pc, #24]	; (2d88 <TeensyTimerTool::PITChannel::~PITChannel()+0x1c>)
       *  The target of @c *this is deallocated, leaving it empty.
       */
      function&
      operator=(nullptr_t) noexcept
      {
	if (_M_manager)
    2d6e:	6983      	ldr	r3, [r0, #24]
    2d70:	b510      	push	{r4, lr}
    2d72:	4604      	mov	r4, r0
    2d74:	6002      	str	r2, [r0, #0]
    2d76:	b123      	cbz	r3, 2d82 <TeensyTimerTool::PITChannel::~PITChannel()+0x16>
	  {
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
    2d78:	f100 0110 	add.w	r1, r0, #16
    2d7c:	2203      	movs	r2, #3
    2d7e:	4608      	mov	r0, r1
    2d80:	4798      	blx	r3
    {
        callback = nullptr;
    }
    2d82:	4620      	mov	r0, r4
    2d84:	bd10      	pop	{r4, pc}
    2d86:	bf00      	nop
    2d88:	2000027c 	.word	0x2000027c

00002d8c <TeensyTimerTool::PITChannel::getMaxPeriod() const>:
        return errorCode::OK;
    }

    float PITChannel::getMaxPeriod() const
    {
        return (float)0xFFFF'FFFE / clockFactor / 1'000'000;
    2d8c:	4b06      	ldr	r3, [pc, #24]	; (2da8 <TeensyTimerTool::PITChannel::getMaxPeriod() const+0x1c>)
    2d8e:	eddf 6a07 	vldr	s13, [pc, #28]	; 2dac <TeensyTimerTool::PITChannel::getMaxPeriod() const+0x20>
    2d92:	edd3 7a00 	vldr	s15, [r3]
    2d96:	ed9f 7a06 	vldr	s14, [pc, #24]	; 2db0 <TeensyTimerTool::PITChannel::getMaxPeriod() const+0x24>
    2d9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
    2d9e:	ee86 0aa7 	vdiv.f32	s0, s13, s15
    }
    2da2:	ee80 0a07 	vdiv.f32	s0, s0, s14
    2da6:	4770      	bx	lr
    2da8:	200006e8 	.word	0x200006e8
    2dac:	4f800000 	.word	0x4f800000
    2db0:	49742400 	.word	0x49742400

00002db4 <TeensyTimerTool::PITChannel::begin(std::function<void ()>, float, bool)>:
    // {
    //     return begin(cb, (float)micros, periodic);
    // }

    errorCode PITChannel::begin(callback_t cb, float micros, bool periodic)
    {
    2db4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2db6:	688b      	ldr	r3, [r1, #8]
    2db8:	4604      	mov	r4, r0
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
    2dba:	2000      	movs	r0, #0
    2dbc:	ed2d 8b02 	vpush	{d8}
    2dc0:	b087      	sub	sp, #28
    2dc2:	eeb0 8a40 	vmov.f32	s16, s0
        isPeriodic = periodic;
    2dc6:	7222      	strb	r2, [r4, #8]
    2dc8:	9004      	str	r0, [sp, #16]
  template<typename _Res, typename... _ArgTypes>
    function<_Res(_ArgTypes...)>::
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
    2dca:	2b00      	cmp	r3, #0
    2dcc:	d043      	beq.n	2e56 <TeensyTimerTool::PITChannel::begin(std::function<void ()>, float, bool)+0xa2>
	{
	  __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
    2dce:	ad02      	add	r5, sp, #8
    2dd0:	460e      	mov	r6, r1
    2dd2:	2202      	movs	r2, #2
    2dd4:	4628      	mov	r0, r5
    2dd6:	4798      	blx	r3
	  _M_invoker = __x._M_invoker;
    2dd8:	68f7      	ldr	r7, [r6, #12]
	  _M_manager = __x._M_manager;
    2dda:	68b6      	ldr	r6, [r6, #8]
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
      __a = _GLIBCXX_MOVE(__b);
    2ddc:	f104 0310 	add.w	r3, r4, #16
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
    2de0:	e895 0003 	ldmia.w	r5, {r0, r1}
    2de4:	e88d 0003 	stmia.w	sp, {r0, r1}
      __a = _GLIBCXX_MOVE(__b);
    2de8:	e893 0003 	ldmia.w	r3, {r0, r1}
    2dec:	e885 0003 	stmia.w	r5, {r0, r1}
      __b = _GLIBCXX_MOVE(__tmp);
    2df0:	e89d 0003 	ldmia.w	sp, {r0, r1}
    2df4:	e883 0003 	stmia.w	r3, {r0, r1}
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
      __a = _GLIBCXX_MOVE(__b);
    2df8:	69a3      	ldr	r3, [r4, #24]
    2dfa:	69e2      	ldr	r2, [r4, #28]
    2dfc:	9304      	str	r3, [sp, #16]
      __b = _GLIBCXX_MOVE(__tmp);
    2dfe:	61a6      	str	r6, [r4, #24]
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
      __a = _GLIBCXX_MOVE(__b);
    2e00:	9205      	str	r2, [sp, #20]
      __b = _GLIBCXX_MOVE(__tmp);
    2e02:	61e7      	str	r7, [r4, #28]

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
    {
      if (_M_manager)
    2e04:	b11b      	cbz	r3, 2e0e <TeensyTimerTool::PITChannel::begin(std::function<void ()>, float, bool)+0x5a>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
    2e06:	2203      	movs	r2, #3
    2e08:	4629      	mov	r1, r5
    2e0a:	4628      	mov	r0, r5
    2e0c:	4798      	blx	r3
        callback = cb;

        if (isPeriodic)
    2e0e:	7a23      	ldrb	r3, [r4, #8]
    2e10:	b1e3      	cbz	r3, 2e4c <TeensyTimerTool::PITChannel::begin(std::function<void ()>, float, bool)+0x98>
        {
            IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
            IMXRT_PIT_CHANNELS[chNr].TFLG = 1;

            float tmp = micros * clockFactor;
    2e12:	4b1a      	ldr	r3, [pc, #104]	; (2e7c <TeensyTimerTool::PITChannel::begin(std::function<void ()>, float, bool)+0xc8>)
        isPeriodic = periodic;
        callback = cb;

        if (isPeriodic)
        {
            IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
    2e14:	2000      	movs	r0, #0
            IMXRT_PIT_CHANNELS[chNr].TFLG = 1;

            float tmp = micros * clockFactor;
            if (tmp > 0xFFFF'FFFF)
    2e16:	eddf 7a1a 	vldr	s15, [pc, #104]	; 2e80 <TeensyTimerTool::PITChannel::begin(std::function<void ()>, float, bool)+0xcc>
        callback = cb;

        if (isPeriodic)
        {
            IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
            IMXRT_PIT_CHANNELS[chNr].TFLG = 1;
    2e1a:	2101      	movs	r1, #1

            float tmp = micros * clockFactor;
    2e1c:	ed93 0a00 	vldr	s0, [r3]
        isPeriodic = periodic;
        callback = cb;

        if (isPeriodic)
        {
            IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
    2e20:	68e2      	ldr	r2, [r4, #12]
            IMXRT_PIT_CHANNELS[chNr].TFLG = 1;

            float tmp = micros * clockFactor;
    2e22:	eeb8 0a40 	vcvt.f32.u32	s0, s0
        isPeriodic = periodic;
        callback = cb;

        if (isPeriodic)
        {
            IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
    2e26:	4b17      	ldr	r3, [pc, #92]	; (2e84 <TeensyTimerTool::PITChannel::begin(std::function<void ()>, float, bool)+0xd0>)
    2e28:	0112      	lsls	r2, r2, #4
    2e2a:	4d16      	ldr	r5, [pc, #88]	; (2e84 <TeensyTimerTool::PITChannel::begin(std::function<void ()>, float, bool)+0xd0>)
            IMXRT_PIT_CHANNELS[chNr].TFLG = 1;

            float tmp = micros * clockFactor;
    2e2c:	ee20 0a08 	vmul.f32	s0, s0, s16
        isPeriodic = periodic;
        callback = cb;

        if (isPeriodic)
        {
            IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
    2e30:	4413      	add	r3, r2
    2e32:	6098      	str	r0, [r3, #8]
            IMXRT_PIT_CHANNELS[chNr].TFLG = 1;

            float tmp = micros * clockFactor;
            if (tmp > 0xFFFF'FFFF)
    2e34:	eeb4 0ae7 	vcmpe.f32	s0, s15
        callback = cb;

        if (isPeriodic)
        {
            IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
            IMXRT_PIT_CHANNELS[chNr].TFLG = 1;
    2e38:	60d9      	str	r1, [r3, #12]

            float tmp = micros * clockFactor;
            if (tmp > 0xFFFF'FFFF)
    2e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    2e3e:	dc0e      	bgt.n	2e5e <TeensyTimerTool::PITChannel::begin(std::function<void ()>, float, bool)+0xaa>
            {
                postError(errorCode::periodOverflow);
                IMXRT_PIT_CHANNELS[chNr].LDVAL = 0xFFFF'FFFE;
            } else
            {
                IMXRT_PIT_CHANNELS[chNr].LDVAL = (uint32_t)tmp - 1;
    2e40:	eefc 7ac0 	vcvt.u32.f32	s15, s0
    2e44:	ee17 3a90 	vmov	r3, s15
    2e48:	3b01      	subs	r3, #1
    2e4a:	5153      	str	r3, [r2, r5]
            }
        }
        return errorCode::OK;
    }
    2e4c:	2000      	movs	r0, #0
    2e4e:	b007      	add	sp, #28
    2e50:	ecbd 8b02 	vpop	{d8}
    2e54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  template<typename _Res, typename... _ArgTypes>
    function<_Res(_ArgTypes...)>::
    function(const function& __x)
    : _Function_base()
    {
      if (static_cast<bool>(__x))
    2e56:	461e      	mov	r6, r3
    2e58:	9f05      	ldr	r7, [sp, #20]
    2e5a:	ad02      	add	r5, sp, #8
    2e5c:	e7be      	b.n	2ddc <TeensyTimerTool::PITChannel::begin(std::function<void ()>, float, bool)+0x28>
            IMXRT_PIT_CHANNELS[chNr].TFLG = 1;

            float tmp = micros * clockFactor;
            if (tmp > 0xFFFF'FFFF)
            {
                postError(errorCode::periodOverflow);
    2e5e:	f06f 0063 	mvn.w	r0, #99	; 0x63
    2e62:	f7ff ff4b 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
                IMXRT_PIT_CHANNELS[chNr].LDVAL = 0xFFFF'FFFE;
    2e66:	68e3      	ldr	r3, [r4, #12]
    2e68:	f06f 0201 	mvn.w	r2, #1
            {
                IMXRT_PIT_CHANNELS[chNr].LDVAL = (uint32_t)tmp - 1;
            }
        }
        return errorCode::OK;
    }
    2e6c:	2000      	movs	r0, #0

            float tmp = micros * clockFactor;
            if (tmp > 0xFFFF'FFFF)
            {
                postError(errorCode::periodOverflow);
                IMXRT_PIT_CHANNELS[chNr].LDVAL = 0xFFFF'FFFE;
    2e6e:	011b      	lsls	r3, r3, #4
    2e70:	515a      	str	r2, [r3, r5]
            {
                IMXRT_PIT_CHANNELS[chNr].LDVAL = (uint32_t)tmp - 1;
            }
        }
        return errorCode::OK;
    }
    2e72:	b007      	add	sp, #28
    2e74:	ecbd 8b02 	vpop	{d8}
    2e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e7a:	bf00      	nop
    2e7c:	200006e8 	.word	0x200006e8
    2e80:	4f800000 	.word	0x4f800000
    2e84:	40084100 	.word	0x40084100

00002e88 <TeensyTimerTool::PITChannel::trigger(float)>:
    // {
    //     return trigger((float)delay);
    // }

    errorCode PITChannel::trigger(float delay) //should be optimized somehow
    {
    2e88:	b538      	push	{r3, r4, r5, lr}
        IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
        IMXRT_PIT_CHANNELS[chNr].TFLG = 1;

        float tmp = delay * clockFactor;
    2e8a:	4b1d      	ldr	r3, [pc, #116]	; (2f00 <TeensyTimerTool::PITChannel::trigger(float)+0x78>)
    // {
    //     return trigger((float)delay);
    // }

    errorCode PITChannel::trigger(float delay) //should be optimized somehow
    {
    2e8c:	4604      	mov	r4, r0
        IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
        IMXRT_PIT_CHANNELS[chNr].TFLG = 1;

        float tmp = delay * clockFactor;
        if (tmp > 0xFFFF'FFFF)
    2e8e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 2f04 <TeensyTimerTool::PITChannel::trigger(float)+0x7c>
    //     return trigger((float)delay);
    // }

    errorCode PITChannel::trigger(float delay) //should be optimized somehow
    {
        IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
    2e92:	2000      	movs	r0, #0
        IMXRT_PIT_CHANNELS[chNr].TFLG = 1;

        float tmp = delay * clockFactor;
    2e94:	edd3 7a00 	vldr	s15, [r3]
    // }

    errorCode PITChannel::trigger(float delay) //should be optimized somehow
    {
        IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
        IMXRT_PIT_CHANNELS[chNr].TFLG = 1;
    2e98:	2301      	movs	r3, #1
    //     return trigger((float)delay);
    // }

    errorCode PITChannel::trigger(float delay) //should be optimized somehow
    {
        IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
    2e9a:	68e1      	ldr	r1, [r4, #12]
        IMXRT_PIT_CHANNELS[chNr].TFLG = 1;

        float tmp = delay * clockFactor;
    2e9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
    //     return trigger((float)delay);
    // }

    errorCode PITChannel::trigger(float delay) //should be optimized somehow
    {
        IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
    2ea0:	4a19      	ldr	r2, [pc, #100]	; (2f08 <TeensyTimerTool::PITChannel::trigger(float)+0x80>)
    2ea2:	0109      	lsls	r1, r1, #4
    2ea4:	4615      	mov	r5, r2
        IMXRT_PIT_CHANNELS[chNr].TFLG = 1;

        float tmp = delay * clockFactor;
    2ea6:	ee27 0a80 	vmul.f32	s0, s15, s0
    //     return trigger((float)delay);
    // }

    errorCode PITChannel::trigger(float delay) //should be optimized somehow
    {
        IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
    2eaa:	440a      	add	r2, r1
    2eac:	6090      	str	r0, [r2, #8]
        IMXRT_PIT_CHANNELS[chNr].TFLG = 1;

        float tmp = delay * clockFactor;
        if (tmp > 0xFFFF'FFFF)
    2eae:	eeb4 0ac7 	vcmpe.f32	s0, s14
    // }

    errorCode PITChannel::trigger(float delay) //should be optimized somehow
    {
        IMXRT_PIT_CHANNELS[chNr].TCTRL = 0;
        IMXRT_PIT_CHANNELS[chNr].TFLG = 1;
    2eb2:	60d3      	str	r3, [r2, #12]

        float tmp = delay * clockFactor;
        if (tmp > 0xFFFF'FFFF)
    2eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    2eb8:	dc0e      	bgt.n	2ed8 <TeensyTimerTool::PITChannel::trigger(float)+0x50>
        {
            postError(errorCode::periodOverflow);
            IMXRT_PIT_CHANNELS[chNr].LDVAL = 0xFFFF'FFFE;
        } else
            IMXRT_PIT_CHANNELS[chNr].LDVAL = (uint32_t)tmp - 1;
    2eba:	eebc 0ac0 	vcvt.u32.f32	s0, s0
    2ebe:	ee10 3a10 	vmov	r3, s0
    2ec2:	3b01      	subs	r3, #1
    2ec4:	514b      	str	r3, [r1, r5]

        start();
    2ec6:	6823      	ldr	r3, [r4, #0]
    2ec8:	4910      	ldr	r1, [pc, #64]	; (2f0c <TeensyTimerTool::PITChannel::trigger(float)+0x84>)
    2eca:	699b      	ldr	r3, [r3, #24]
    2ecc:	428b      	cmp	r3, r1
    2ece:	d113      	bne.n	2ef8 <TeensyTimerTool::PITChannel::trigger(float)+0x70>
        return errorCode::OK;
    }

    errorCode PITChannel::start()
    {
       IMXRT_PIT_CHANNELS[chNr].TCTRL = PIT_TCTRL_TEN | PIT_TCTRL_TIE;
    2ed0:	2303      	movs	r3, #3
            IMXRT_PIT_CHANNELS[chNr].LDVAL = (uint32_t)tmp - 1;

        start();

        return errorCode::OK;
    }
    2ed2:	2000      	movs	r0, #0
        return errorCode::OK;
    }

    errorCode PITChannel::start()
    {
       IMXRT_PIT_CHANNELS[chNr].TCTRL = PIT_TCTRL_TEN | PIT_TCTRL_TIE;
    2ed4:	6093      	str	r3, [r2, #8]
            IMXRT_PIT_CHANNELS[chNr].LDVAL = (uint32_t)tmp - 1;

        start();

        return errorCode::OK;
    }
    2ed6:	bd38      	pop	{r3, r4, r5, pc}
        IMXRT_PIT_CHANNELS[chNr].TFLG = 1;

        float tmp = delay * clockFactor;
        if (tmp > 0xFFFF'FFFF)
        {
            postError(errorCode::periodOverflow);
    2ed8:	f06f 0063 	mvn.w	r0, #99	; 0x63
    2edc:	f7ff ff0e 	bl	2cfc <TeensyTimerTool::postError(TeensyTimerTool::errorCode)>
            IMXRT_PIT_CHANNELS[chNr].LDVAL = 0xFFFF'FFFE;
    2ee0:	68e3      	ldr	r3, [r4, #12]
    2ee2:	f06f 0101 	mvn.w	r1, #1
    2ee6:	462a      	mov	r2, r5
    2ee8:	011b      	lsls	r3, r3, #4
    2eea:	5159      	str	r1, [r3, r5]
    2eec:	441a      	add	r2, r3
        } else
            IMXRT_PIT_CHANNELS[chNr].LDVAL = (uint32_t)tmp - 1;

        start();
    2eee:	6823      	ldr	r3, [r4, #0]
    2ef0:	4906      	ldr	r1, [pc, #24]	; (2f0c <TeensyTimerTool::PITChannel::trigger(float)+0x84>)
    2ef2:	699b      	ldr	r3, [r3, #24]
    2ef4:	428b      	cmp	r3, r1
    2ef6:	d0eb      	beq.n	2ed0 <TeensyTimerTool::PITChannel::trigger(float)+0x48>
    2ef8:	4620      	mov	r0, r4
    2efa:	4798      	blx	r3

        return errorCode::OK;
    }
    2efc:	2000      	movs	r0, #0
    2efe:	bd38      	pop	{r3, r4, r5, pc}
    2f00:	200006e8 	.word	0x200006e8
    2f04:	4f800000 	.word	0x4f800000
    2f08:	40084100 	.word	0x40084100
    2f0c:	00002d45 	.word	0x00002d45

00002f10 <__tcf_0>:
#include "PIT.h"

namespace TeensyTimerTool
{
    bool PIT_t::isInitialized = false;
    PITChannel PIT_t::channel[4] = {{0}, {1}, {2}, {3}};
    2f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2f14:	4c0f      	ldr	r4, [pc, #60]	; (2f54 <__tcf_0+0x44>)
      operator=(nullptr_t) noexcept
      {
	if (_M_manager)
	  {
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
	    _M_manager = nullptr;
    2f16:	2500      	movs	r5, #0
    2f18:	4f0f      	ldr	r7, [pc, #60]	; (2f58 <__tcf_0+0x48>)
    2f1a:	f1a4 0680 	sub.w	r6, r4, #128	; 0x80
            callback();
            if (!isPeriodic) IMXRT_PIT_CHANNELS[chNr].TCTRL = 0; // switch off timer
        }
    }

    PITChannel::~PITChannel()
    2f1e:	f8df 803c 	ldr.w	r8, [pc, #60]	; 2f5c <__tcf_0+0x4c>
    2f22:	f854 3c10 	ldr.w	r3, [r4, #-16]
    2f26:	f1a4 0e10 	sub.w	lr, r4, #16
      function&
      operator=(nullptr_t) noexcept
      {
	if (_M_manager)
	  {
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
    2f2a:	2203      	movs	r2, #3
    2f2c:	4621      	mov	r1, r4
    2f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    2f30:	4620      	mov	r0, r4
    2f32:	42bb      	cmp	r3, r7
    2f34:	d10b      	bne.n	2f4e <__tcf_0+0x3e>
       *  The target of @c *this is deallocated, leaving it empty.
       */
      function&
      operator=(nullptr_t) noexcept
      {
	if (_M_manager)
    2f36:	68a3      	ldr	r3, [r4, #8]
    2f38:	f844 8c10 	str.w	r8, [r4, #-16]
    2f3c:	b113      	cbz	r3, 2f44 <__tcf_0+0x34>
	  {
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
    2f3e:	4798      	blx	r3
	    _M_manager = nullptr;
    2f40:	60a5      	str	r5, [r4, #8]
	    _M_invoker = nullptr;
    2f42:	60e5      	str	r5, [r4, #12]
    2f44:	3c20      	subs	r4, #32
    2f46:	42b4      	cmp	r4, r6
    2f48:	d1eb      	bne.n	2f22 <__tcf_0+0x12>
    2f4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2f4e:	4670      	mov	r0, lr
    2f50:	4798      	blx	r3
    2f52:	e7f7      	b.n	2f44 <__tcf_0+0x34>
    2f54:	20001a74 	.word	0x20001a74
    2f58:	00002d6d 	.word	0x00002d6d
    2f5c:	2000027c 	.word	0x2000027c

00002f60 <TeensyTimerTool::PITChannel::~PITChannel()>:
    2f60:	4a08      	ldr	r2, [pc, #32]	; (2f84 <TeensyTimerTool::PITChannel::~PITChannel()+0x24>)
       *  The target of @c *this is deallocated, leaving it empty.
       */
      function&
      operator=(nullptr_t) noexcept
      {
	if (_M_manager)
    2f62:	6983      	ldr	r3, [r0, #24]
    2f64:	b510      	push	{r4, lr}
    2f66:	4604      	mov	r4, r0
    2f68:	6002      	str	r2, [r0, #0]
    2f6a:	b123      	cbz	r3, 2f76 <TeensyTimerTool::PITChannel::~PITChannel()+0x16>
	  {
	    _M_manager(_M_functor, _M_functor, __destroy_functor);
    2f6c:	f100 0110 	add.w	r1, r0, #16
    2f70:	2203      	movs	r2, #3
    2f72:	4608      	mov	r0, r1
    2f74:	4798      	blx	r3
    {
        callback = nullptr;
    }
    2f76:	4620      	mov	r0, r4
    2f78:	2120      	movs	r1, #32
    2f7a:	f001 fe1b 	bl	4bb4 <operator delete(void*, unsigned int)>
    2f7e:	4620      	mov	r0, r4
    2f80:	bd10      	pop	{r4, pc}
    2f82:	bf00      	nop
    2f84:	2000027c 	.word	0x2000027c

00002f88 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE>:

    PITChannel::PITChannel(unsigned nr)
        : ITimerChannel(nullptr), chNr(nr)
    {
        callback = nullptr;
        clockFactor = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    2f88:	481f      	ldr	r0, [pc, #124]	; (3008 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x80>)
    2f8a:	2100      	movs	r1, #0
    2f8c:	4b1f      	ldr	r3, [pc, #124]	; (300c <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x84>)
    2f8e:	69c0      	ldr	r0, [r0, #28]
    };

    // IMPLEMENTATION ==============================================

    PITChannel::PITChannel(unsigned nr)
        : ITimerChannel(nullptr), chNr(nr)
    2f90:	4a1f      	ldr	r2, [pc, #124]	; (3010 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x88>)

     uint32_t PITChannel::clockFactor = 1;
}
    2f92:	b410      	push	{r4}
    {
        callback = nullptr;
        clockFactor = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    2f94:	0644      	lsls	r4, r0, #25
    };

    // IMPLEMENTATION ==============================================

    PITChannel::PITChannel(unsigned nr)
        : ITimerChannel(nullptr), chNr(nr)
    2f96:	601a      	str	r2, [r3, #0]
    2f98:	6059      	str	r1, [r3, #4]
    2f9a:	60d9      	str	r1, [r3, #12]
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
    2f9c:	6199      	str	r1, [r3, #24]
    {
        callback = nullptr;
        clockFactor = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    2f9e:	d401      	bmi.n	2fa4 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x1c>
    2fa0:	491c      	ldr	r1, [pc, #112]	; (3014 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x8c>)
    2fa2:	6809      	ldr	r1, [r1, #0]
    2fa4:	4818      	ldr	r0, [pc, #96]	; (3008 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x80>)
    2fa6:	2100      	movs	r1, #0
    };

    // IMPLEMENTATION ==============================================

    PITChannel::PITChannel(unsigned nr)
        : ITimerChannel(nullptr), chNr(nr)
    2fa8:	2401      	movs	r4, #1
    2faa:	621a      	str	r2, [r3, #32]
    {
        callback = nullptr;
        clockFactor = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    2fac:	69c0      	ldr	r0, [r0, #28]
    2fae:	6259      	str	r1, [r3, #36]	; 0x24
    2fb0:	0640      	lsls	r0, r0, #25
    2fb2:	6399      	str	r1, [r3, #56]	; 0x38
    };

    // IMPLEMENTATION ==============================================

    PITChannel::PITChannel(unsigned nr)
        : ITimerChannel(nullptr), chNr(nr)
    2fb4:	62dc      	str	r4, [r3, #44]	; 0x2c
    {
        callback = nullptr;
        clockFactor = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    2fb6:	d401      	bmi.n	2fbc <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x34>
    2fb8:	4916      	ldr	r1, [pc, #88]	; (3014 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x8c>)
    2fba:	6809      	ldr	r1, [r1, #0]
    2fbc:	4812      	ldr	r0, [pc, #72]	; (3008 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x80>)
    2fbe:	2100      	movs	r1, #0
    };

    // IMPLEMENTATION ==============================================

    PITChannel::PITChannel(unsigned nr)
        : ITimerChannel(nullptr), chNr(nr)
    2fc0:	2402      	movs	r4, #2
    2fc2:	641a      	str	r2, [r3, #64]	; 0x40
    {
        callback = nullptr;
        clockFactor = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    2fc4:	69c0      	ldr	r0, [r0, #28]
    2fc6:	6459      	str	r1, [r3, #68]	; 0x44
    2fc8:	6599      	str	r1, [r3, #88]	; 0x58
    2fca:	0641      	lsls	r1, r0, #25
    };

    // IMPLEMENTATION ==============================================

    PITChannel::PITChannel(unsigned nr)
        : ITimerChannel(nullptr), chNr(nr)
    2fcc:	64dc      	str	r4, [r3, #76]	; 0x4c
    {
        callback = nullptr;
        clockFactor = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    2fce:	d401      	bmi.n	2fd4 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x4c>
    2fd0:	4910      	ldr	r1, [pc, #64]	; (3014 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x8c>)
    2fd2:	6809      	ldr	r1, [r1, #0]
    2fd4:	4c0c      	ldr	r4, [pc, #48]	; (3008 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x80>)
    2fd6:	2100      	movs	r1, #0
    };

    // IMPLEMENTATION ==============================================

    PITChannel::PITChannel(unsigned nr)
        : ITimerChannel(nullptr), chNr(nr)
    2fd8:	661a      	str	r2, [r3, #96]	; 0x60
    2fda:	2003      	movs	r0, #3
    {
        callback = nullptr;
        clockFactor = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    2fdc:	69e2      	ldr	r2, [r4, #28]
    2fde:	6659      	str	r1, [r3, #100]	; 0x64
    2fe0:	6799      	str	r1, [r3, #120]	; 0x78
    };

    // IMPLEMENTATION ==============================================

    PITChannel::PITChannel(unsigned nr)
        : ITimerChannel(nullptr), chNr(nr)
    2fe2:	66d8      	str	r0, [r3, #108]	; 0x6c
    {
        callback = nullptr;
        clockFactor = (CCM_CSCMR1 & CCM_CSCMR1_PERCLK_CLK_SEL) ? 24 : (F_BUS_ACTUAL / 1000000);
    2fe4:	0653      	lsls	r3, r2, #25
    2fe6:	d40d      	bmi.n	3004 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x7c>
    2fe8:	4b0a      	ldr	r3, [pc, #40]	; (3014 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x8c>)
    2fea:	4a0b      	ldr	r2, [pc, #44]	; (3018 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x90>)
    2fec:	681b      	ldr	r3, [r3, #0]
    2fee:	fbb3 f3f2 	udiv	r3, r3, r2
    2ff2:	4c0a      	ldr	r4, [pc, #40]	; (301c <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x94>)
#include "PIT.h"

namespace TeensyTimerTool
{
    bool PIT_t::isInitialized = false;
    PITChannel PIT_t::channel[4] = {{0}, {1}, {2}, {3}};
    2ff4:	2000      	movs	r0, #0
    2ff6:	4a0a      	ldr	r2, [pc, #40]	; (3020 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x98>)
    2ff8:	6023      	str	r3, [r4, #0]
    2ffa:	490a      	ldr	r1, [pc, #40]	; (3024 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x9c>)

     uint32_t PITChannel::clockFactor = 1;
}
    2ffc:	f85d 4b04 	ldr.w	r4, [sp], #4
#include "PIT.h"

namespace TeensyTimerTool
{
    bool PIT_t::isInitialized = false;
    PITChannel PIT_t::channel[4] = {{0}, {1}, {2}, {3}};
    3000:	f002 b9fe 	b.w	5400 <__aeabi_atexit>
    3004:	2318      	movs	r3, #24
    3006:	e7f4      	b.n	2ff2 <_GLOBAL__sub_I__ZN15TeensyTimerTool5PIT_t13isInitializedE+0x6a>
    3008:	400fc000 	.word	0x400fc000
    300c:	20001a04 	.word	0x20001a04
    3010:	2000027c 	.word	0x2000027c
    3014:	2000070c 	.word	0x2000070c
    3018:	000f4240 	.word	0x000f4240
    301c:	200006e8 	.word	0x200006e8
    3020:	200006d4 	.word	0x200006d4
    3024:	00002f11 	.word	0x00002f11

00003028 <EventResponder::~EventResponder()>:
class EventResponder
{
public:
	constexpr EventResponder() {
	}
	~EventResponder() {
    3028:	b538      	push	{r3, r4, r5, lr}
    302a:	4b06      	ldr	r3, [pc, #24]	; (3044 <EventResponder::~EventResponder()+0x1c>)
    302c:	4605      	mov	r5, r0
    302e:	6003      	str	r3, [r0, #0]
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    3030:	f3ef 8410 	mrs	r4, PRIMASK
		__disable_irq();
    3034:	b672      	cpsid	i

	// Do not call any function.  The user's program must occasionally check
	// whether the event has occurred, or use one of the wait functions.
	void detach() {
		bool irq = disableInterrupts();
		detachNoInterrupts();
    3036:	f001 fd6f 	bl	4b18 <EventResponder::detachNoInterrupts()>
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
		__disable_irq();
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    303a:	b904      	cbnz	r4, 303e <EventResponder::~EventResponder()+0x16>
    303c:	b662      	cpsie	i
public:
	constexpr EventResponder() {
	}
	~EventResponder() {
		detach();
	}
    303e:	4628      	mov	r0, r5
    3040:	bd38      	pop	{r3, r4, r5, pc}
    3042:	bf00      	nop
    3044:	200002c4 	.word	0x200002c4

00003048 <EventResponder::triggerEvent(int, void*)>:
	}

	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
    3048:	b410      	push	{r4}
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
    304a:	7f04      	ldrb	r4, [r0, #28]

	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
    304c:	6041      	str	r1, [r0, #4]
		_data = data;
		if (_type == EventTypeImmediate) {
    304e:	2c02      	cmp	r4, #2
	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
    3050:	60c2      	str	r2, [r0, #12]
		if (_type == EventTypeImmediate) {
    3052:	d003      	beq.n	305c <EventResponder::triggerEvent(int, void*)+0x14>
			(*_function)(*this);
		} else {
			triggerEventNotImmediate();
		}
	}
    3054:	f85d 4b04 	ldr.w	r4, [sp], #4
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
		} else {
			triggerEventNotImmediate();
    3058:	f001 bcfc 	b.w	4a54 <EventResponder::triggerEventNotImmediate()>
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
    305c:	6883      	ldr	r3, [r0, #8]
		} else {
			triggerEventNotImmediate();
		}
	}
    305e:	f85d 4b04 	ldr.w	r4, [sp], #4
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
    3062:	4718      	bx	r3

00003064 <TeensyTimerTool::initYieldHook()::{lambda(EventResponder&)#1}::_FUN(EventResponder&)>:
    {
        static EventResponder er;

        void initYieldHook()
        {
            er.attach([](EventResponderRef r)
    3064:	b570      	push	{r4, r5, r6, lr}
    3066:	4c14      	ldr	r4, [pc, #80]	; (30b8 <TeensyTimerTool::initYieldHook()::{lambda(EventResponder&)#1}::_FUN(EventResponder&)+0x54>)
    3068:	4606      	mov	r6, r0
    306a:	f104 0550 	add.w	r5, r4, #80	; 0x50

    void TCK_t::tick()
    {
        for (unsigned i = 0; i < NR_OF_TCK_TIMERS; i++)
        {
            if (channels[i] != nullptr)
    306e:	f854 3f04 	ldr.w	r3, [r4, #4]!
            {
                channels[i]->tick();
    3072:	4618      	mov	r0, r3

    void TCK_t::tick()
    {
        for (unsigned i = 0; i < NR_OF_TCK_TIMERS; i++)
        {
            if (channels[i] != nullptr)
    3074:	b113      	cbz	r3, 307c <TeensyTimerTool::initYieldHook()::{lambda(EventResponder&)#1}::_FUN(EventResponder&)+0x18>
            {
                channels[i]->tick();
    3076:	681b      	ldr	r3, [r3, #0]
    3078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    307a:	4798      	blx	r3
        }
    }

    void TCK_t::tick()
    {
        for (unsigned i = 0; i < NR_OF_TCK_TIMERS; i++)
    307c:	42ac      	cmp	r4, r5
    307e:	d1f6      	bne.n	306e <TeensyTimerTool::initYieldHook()::{lambda(EventResponder&)#1}::_FUN(EventResponder&)+0xa>
            {
                TeensyTimerTool::TCK_t::tick();
                r.triggerEvent();
    3080:	6833      	ldr	r3, [r6, #0]
    3082:	4a0e      	ldr	r2, [pc, #56]	; (30bc <TeensyTimerTool::initYieldHook()::{lambda(EventResponder&)#1}::_FUN(EventResponder&)+0x58>)
    3084:	681b      	ldr	r3, [r3, #0]
    3086:	4293      	cmp	r3, r2
    3088:	d10a      	bne.n	30a0 <TeensyTimerTool::initYieldHook()::{lambda(EventResponder&)#1}::_FUN(EventResponder&)+0x3c>
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
    308a:	7f32      	ldrb	r2, [r6, #28]

	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
    308c:	2300      	movs	r3, #0
		_data = data;
		if (_type == EventTypeImmediate) {
    308e:	2a02      	cmp	r2, #2

	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
    3090:	6073      	str	r3, [r6, #4]
		_data = data;
    3092:	60f3      	str	r3, [r6, #12]
		if (_type == EventTypeImmediate) {
    3094:	d00a      	beq.n	30ac <TeensyTimerTool::initYieldHook()::{lambda(EventResponder&)#1}::_FUN(EventResponder&)+0x48>
			(*_function)(*this);
		} else {
			triggerEventNotImmediate();
    3096:	4630      	mov	r0, r6
            });
    3098:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    309c:	f001 bcda 	b.w	4a54 <EventResponder::triggerEventNotImmediate()>
        void initYieldHook()
        {
            er.attach([](EventResponderRef r)
            {
                TeensyTimerTool::TCK_t::tick();
                r.triggerEvent();
    30a0:	2200      	movs	r2, #0
    30a2:	4630      	mov	r0, r6
    30a4:	4611      	mov	r1, r2
            });
    30a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        void initYieldHook()
        {
            er.attach([](EventResponderRef r)
            {
                TeensyTimerTool::TCK_t::tick();
                r.triggerEvent();
    30aa:	4718      	bx	r3
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
    30ac:	68b3      	ldr	r3, [r6, #8]
    30ae:	4630      	mov	r0, r6
            });
    30b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    30b4:	4718      	bx	r3
    30b6:	bf00      	nop
    30b8:	20001a80 	.word	0x20001a80
    30bc:	00003049 	.word	0x00003049

000030c0 <TeensyTimerTool::initYieldHook()>:
    namespace TeensyTimerTool
    {
        static EventResponder er;

        void initYieldHook()
        {
    30c0:	b570      	push	{r4, r5, r6, lr}
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    30c2:	f3ef 8510 	mrs	r5, PRIMASK
		__disable_irq();
    30c6:	b672      	cpsid	i
	// Attach a function to be called from yield().  This should be the
	// default way to use EventResponder.  Calls from yield() allow use
	// of Arduino libraries, String, Serial, etc.
	void attach(EventResponderFunction function, uint8_t priority=128) {
		bool irq = disableInterrupts();
		detachNoInterrupts();
    30c8:	4c12      	ldr	r4, [pc, #72]	; (3114 <TeensyTimerTool::initYieldHook()+0x54>)
    30ca:	4620      	mov	r0, r4
    30cc:	f001 fd24 	bl	4b18 <EventResponder::detachNoInterrupts()>
		_function = function;
		_type = EventTypeYield;
		yield_active_check_flags |= YIELD_CHECK_EVENT_RESPONDER; // user setup a yield type...
    30d0:	4a11      	ldr	r2, [pc, #68]	; (3118 <TeensyTimerTool::initYieldHook()+0x58>)
	// default way to use EventResponder.  Calls from yield() allow use
	// of Arduino libraries, String, Serial, etc.
	void attach(EventResponderFunction function, uint8_t priority=128) {
		bool irq = disableInterrupts();
		detachNoInterrupts();
		_function = function;
    30d2:	4812      	ldr	r0, [pc, #72]	; (311c <TeensyTimerTool::initYieldHook()+0x5c>)
		_type = EventTypeYield;
    30d4:	2101      	movs	r1, #1
		yield_active_check_flags |= YIELD_CHECK_EVENT_RESPONDER; // user setup a yield type...
    30d6:	7813      	ldrb	r3, [r2, #0]
	// default way to use EventResponder.  Calls from yield() allow use
	// of Arduino libraries, String, Serial, etc.
	void attach(EventResponderFunction function, uint8_t priority=128) {
		bool irq = disableInterrupts();
		detachNoInterrupts();
		_function = function;
    30d8:	60a0      	str	r0, [r4, #8]
		_type = EventTypeYield;
		yield_active_check_flags |= YIELD_CHECK_EVENT_RESPONDER; // user setup a yield type...
    30da:	f043 0304 	orr.w	r3, r3, #4
	// of Arduino libraries, String, Serial, etc.
	void attach(EventResponderFunction function, uint8_t priority=128) {
		bool irq = disableInterrupts();
		detachNoInterrupts();
		_function = function;
		_type = EventTypeYield;
    30de:	7721      	strb	r1, [r4, #28]
		yield_active_check_flags |= YIELD_CHECK_EVENT_RESPONDER; // user setup a yield type...
    30e0:	7013      	strb	r3, [r2, #0]
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
		__disable_irq();
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    30e2:	b955      	cbnz	r5, 30fa <TeensyTimerTool::initYieldHook()+0x3a>
    30e4:	b662      	cpsie	i
    30e6:	7f23      	ldrb	r3, [r4, #28]

	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
    30e8:	6065      	str	r5, [r4, #4]
		_data = data;
		if (_type == EventTypeImmediate) {
    30ea:	2b02      	cmp	r3, #2
	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
    30ec:	60e5      	str	r5, [r4, #12]
		if (_type == EventTypeImmediate) {
    30ee:	d00c      	beq.n	310a <TeensyTimerTool::initYieldHook()+0x4a>
			(*_function)(*this);
		} else {
			triggerEventNotImmediate();
    30f0:	4808      	ldr	r0, [pc, #32]	; (3114 <TeensyTimerTool::initYieldHook()+0x54>)
            {
                TeensyTimerTool::TCK_t::tick();
                r.triggerEvent();
            });
            er.triggerEvent();
        }
    30f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    30f6:	f001 bcad 	b.w	4a54 <EventResponder::triggerEventNotImmediate()>

	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
    30fa:	2300      	movs	r3, #0
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
		} else {
			triggerEventNotImmediate();
    30fc:	4805      	ldr	r0, [pc, #20]	; (3114 <TeensyTimerTool::initYieldHook()+0x54>)

	// Trigger the event.  An optional status code and data may be provided.
	// The code triggering the event does NOT control which of the above
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
    30fe:	6063      	str	r3, [r4, #4]
		_data = data;
    3100:	60e3      	str	r3, [r4, #12]
    3102:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
		} else {
			triggerEventNotImmediate();
    3106:	f001 bca5 	b.w	4a54 <EventResponder::triggerEventNotImmediate()>
	// response methods will be used.
	virtual void triggerEvent(int status=0, void *data=nullptr) {
		_status = status;
		_data = data;
		if (_type == EventTypeImmediate) {
			(*_function)(*this);
    310a:	68a3      	ldr	r3, [r4, #8]
    310c:	4620      	mov	r0, r4
    310e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3112:	4718      	bx	r3
    3114:	200006ec 	.word	0x200006ec
    3118:	20000754 	.word	0x20000754
    311c:	00003065 	.word	0x00003065

00003120 <_GLOBAL__sub_I__ZN15TeensyTimerTool5TCK_t13isInitializedE>:

    #include "EventResponder.h"

    namespace TeensyTimerTool
    {
        static EventResponder er;
    3120:	4a02      	ldr	r2, [pc, #8]	; (312c <_GLOBAL__sub_I__ZN15TeensyTimerTool5TCK_t13isInitializedE+0xc>)
    3122:	4903      	ldr	r1, [pc, #12]	; (3130 <_GLOBAL__sub_I__ZN15TeensyTimerTool5TCK_t13isInitializedE+0x10>)
    3124:	4803      	ldr	r0, [pc, #12]	; (3134 <_GLOBAL__sub_I__ZN15TeensyTimerTool5TCK_t13isInitializedE+0x14>)
    3126:	f002 b96b 	b.w	5400 <__aeabi_atexit>
    312a:	bf00      	nop
    312c:	200006d4 	.word	0x200006d4
    3130:	00003029 	.word	0x00003029
    3134:	200006ec 	.word	0x200006ec

00003138 <set_arm_clock>:
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
	uint32_t dcdc = DCDC_REG3;

	// compute required voltage
	uint32_t voltage = 1150; // default = 1.15V
	if (frequency > 528000000) {
    3138:	4a95      	ldr	r2, [pc, #596]	; (3390 <set_arm_clock+0x258>)
//  CCM_CBCDR  AHB_PODF
//  CCM_CBCDR  SEMC_PODF

uint32_t set_arm_clock(uint32_t frequency)
{
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
    313a:	4b96      	ldr	r3, [pc, #600]	; (3394 <set_arm_clock+0x25c>)
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
	uint32_t dcdc = DCDC_REG3;

	// compute required voltage
	uint32_t voltage = 1150; // default = 1.15V
	if (frequency > 528000000) {
    313c:	4290      	cmp	r0, r2
//  CCM_CBCMR  PERIPH2_CLK_SEL
//  CCM_CBCDR  AHB_PODF
//  CCM_CBCDR  SEMC_PODF

uint32_t set_arm_clock(uint32_t frequency)
{
    313e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
	uint32_t dcdc = DCDC_REG3;
    3142:	4c95      	ldr	r4, [pc, #596]	; (3398 <set_arm_clock+0x260>)
//  CCM_CBCDR  AHB_PODF
//  CCM_CBCDR  SEMC_PODF

uint32_t set_arm_clock(uint32_t frequency)
{
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
    3144:	f8d3 e014 	ldr.w	lr, [r3, #20]
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
    3148:	6999      	ldr	r1, [r3, #24]
	uint32_t dcdc = DCDC_REG3;
    314a:	68e6      	ldr	r6, [r4, #12]

	// compute required voltage
	uint32_t voltage = 1150; // default = 1.15V
	if (frequency > 528000000) {
    314c:	d91c      	bls.n	3188 <set_arm_clock+0x50>
		voltage = 1250; // 1.25V
#if defined(OVERCLOCK_STEPSIZE) && defined(OVERCLOCK_MAX_VOLT)
		if (frequency > 600000000) {
    314e:	4b93      	ldr	r3, [pc, #588]	; (339c <set_arm_clock+0x264>)
    3150:	4298      	cmp	r0, r3
    3152:	f240 8113 	bls.w	337c <set_arm_clock+0x244>
			voltage += ((frequency - 600000000) / OVERCLOCK_STEPSIZE) * 25;
    3156:	4b92      	ldr	r3, [pc, #584]	; (33a0 <set_arm_clock+0x268>)
    3158:	f240 6527 	movw	r5, #1575	; 0x627
    315c:	4f91      	ldr	r7, [pc, #580]	; (33a4 <set_arm_clock+0x26c>)
    315e:	4403      	add	r3, r0
    3160:	4c91      	ldr	r4, [pc, #580]	; (33a8 <set_arm_clock+0x270>)
    3162:	0a1a      	lsrs	r2, r3, #8
    3164:	fba7 3202 	umull	r3, r2, r7, r2
    3168:	09d3      	lsrs	r3, r2, #7
    316a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    316e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    3172:	f202 43e2 	addw	r3, r2, #1250	; 0x4e2
    3176:	42ab      	cmp	r3, r5
    3178:	bf28      	it	cs
    317a:	462b      	movcs	r3, r5
    317c:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
    3180:	fba4 3503 	umull	r3, r5, r4, r3
    3184:	08ed      	lsrs	r5, r5, #3
    3186:	e004      	b.n	3192 <set_arm_clock+0x5a>
			if (voltage > OVERCLOCK_MAX_VOLT) voltage = OVERCLOCK_MAX_VOLT;
		}
#endif
	} else if (frequency <= 24000000) {
    3188:	4d88      	ldr	r5, [pc, #544]	; (33ac <set_arm_clock+0x274>)
    318a:	42a8      	cmp	r0, r5
    318c:	bf94      	ite	ls
    318e:	2506      	movls	r5, #6
    3190:	250e      	movhi	r5, #14
		voltage = 950; // 0.95
	}

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    3192:	4a80      	ldr	r2, [pc, #512]	; (3394 <set_arm_clock+0x25c>)
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    3194:	f006 071f 	and.w	r7, r6, #31
	} else if (frequency <= 24000000) {
		voltage = 950; // 0.95
	}

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    3198:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    319c:	42af      	cmp	r7, r5
	} else if (frequency <= 24000000) {
		voltage = 950; // 0.95
	}

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    319e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
    31a2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    31a6:	d20a      	bcs.n	31be <set_arm_clock+0x86>
		printf("Increasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
    31a8:	4b7b      	ldr	r3, [pc, #492]	; (3398 <set_arm_clock+0x260>)

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
		printf("Increasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
    31aa:	f026 061f 	bic.w	r6, r6, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
    31ae:	461a      	mov	r2, r3
	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
		printf("Increasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
    31b0:	432e      	orrs	r6, r5
		DCDC_REG3 = dcdc;
    31b2:	60de      	str	r6, [r3, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
    31b4:	6813      	ldr	r3, [r2, #0]
    31b6:	2b00      	cmp	r3, #0
    31b8:	dafc      	bge.n	31b4 <set_arm_clock+0x7c>
    31ba:	f006 071f 	and.w	r7, r6, #31
	}

	if (!(cbcdr & CCM_CBCDR_PERIPH_CLK_SEL)) {
    31be:	f01e 7300 	ands.w	r3, lr, #33554432	; 0x2000000
    31c2:	d12f      	bne.n	3224 <set_arm_clock+0xec>
		printf("need to switch to alternate clock during reconfigure of ARM PLL\n");
		const uint32_t need1s = CCM_ANALOG_PLL_USB1_ENABLE | CCM_ANALOG_PLL_USB1_POWER |
			CCM_ANALOG_PLL_USB1_LOCK | CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
		uint32_t sel, div;
		if ((CCM_ANALOG_PLL_USB1 & need1s) == need1s) {
    31c4:	4c7a      	ldr	r4, [pc, #488]	; (33b0 <set_arm_clock+0x278>)
    31c6:	4a7b      	ldr	r2, [pc, #492]	; (33b4 <set_arm_clock+0x27c>)
    31c8:	f8d4 c010 	ldr.w	ip, [r4, #16]
    31cc:	4614      	mov	r4, r2
    31ce:	ea0c 0202 	and.w	r2, ip, r2
    31d2:	42a2      	cmp	r2, r4
    31d4:	bf0a      	itet	eq
    31d6:	f04f 53c0 	moveq.w	r3, #402653184	; 0x18000000
    31da:	f44f 5280 	movne.w	r2, #4096	; 0x1000
    31de:	2200      	moveq	r2, #0
		} else {
			printf("USB PLL is off, use 24 MHz crystal\n");
			sel = 1;
			div = 0;
		}
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
    31e0:	ea8e 0403 	eor.w	r4, lr, r3
    31e4:	f014 5f60 	tst.w	r4, #939524096	; 0x38000000
    31e8:	d006      	beq.n	31f8 <set_arm_clock+0xc0>
			// PERIPH_CLK2 divider needs to be changed
			cbcdr &= ~CCM_CBCDR_PERIPH_CLK2_PODF_MASK;
    31ea:	f02e 5e60 	bic.w	lr, lr, #939524096	; 0x38000000
			cbcdr |= CCM_CBCDR_PERIPH_CLK2_PODF(div);
			CCM_CBCDR = cbcdr;
    31ee:	4c69      	ldr	r4, [pc, #420]	; (3394 <set_arm_clock+0x25c>)
			div = 0;
		}
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
			// PERIPH_CLK2 divider needs to be changed
			cbcdr &= ~CCM_CBCDR_PERIPH_CLK2_PODF_MASK;
			cbcdr |= CCM_CBCDR_PERIPH_CLK2_PODF(div);
    31f0:	ea4e 0e03 	orr.w	lr, lr, r3
			CCM_CBCDR = cbcdr;
    31f4:	f8c4 e014 	str.w	lr, [r4, #20]
		}
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
    31f8:	ea81 0302 	eor.w	r3, r1, r2
    31fc:	f413 5f40 	tst.w	r3, #12288	; 0x3000
    3200:	d008      	beq.n	3214 <set_arm_clock+0xdc>
			// PERIPH_CLK2 source select needs to be changed
			cbcmr &= ~CCM_CBCMR_PERIPH_CLK2_SEL_MASK;
			cbcmr |= CCM_CBCMR_PERIPH_CLK2_SEL(sel);
			CCM_CBCMR = cbcmr;
    3202:	4b64      	ldr	r3, [pc, #400]	; (3394 <set_arm_clock+0x25c>)
			cbcdr |= CCM_CBCDR_PERIPH_CLK2_PODF(div);
			CCM_CBCDR = cbcdr;
		}
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
			// PERIPH_CLK2 source select needs to be changed
			cbcmr &= ~CCM_CBCMR_PERIPH_CLK2_SEL_MASK;
    3204:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
			cbcmr |= CCM_CBCMR_PERIPH_CLK2_SEL(sel);
    3208:	4311      	orrs	r1, r2
			CCM_CBCMR = cbcmr;
			while (CCM_CDHIPR & CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY) ; // wait
    320a:	461a      	mov	r2, r3
		}
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
			// PERIPH_CLK2 source select needs to be changed
			cbcmr &= ~CCM_CBCMR_PERIPH_CLK2_SEL_MASK;
			cbcmr |= CCM_CBCMR_PERIPH_CLK2_SEL(sel);
			CCM_CBCMR = cbcmr;
    320c:	6199      	str	r1, [r3, #24]
			while (CCM_CDHIPR & CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY) ; // wait
    320e:	6c93      	ldr	r3, [r2, #72]	; 0x48
    3210:	071c      	lsls	r4, r3, #28
    3212:	d4fc      	bmi.n	320e <set_arm_clock+0xd6>
		}
		// switch over to PERIPH_CLK2
		cbcdr |= CCM_CBCDR_PERIPH_CLK_SEL;
    3214:	f04e 7e00 	orr.w	lr, lr, #33554432	; 0x2000000
		CCM_CBCDR = cbcdr;
    3218:	4a5e      	ldr	r2, [pc, #376]	; (3394 <set_arm_clock+0x25c>)
    321a:	f8c2 e014 	str.w	lr, [r2, #20]
		while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
    321e:	6c93      	ldr	r3, [r2, #72]	; 0x48
    3220:	0699      	lsls	r1, r3, #26
    3222:	d4fc      	bmi.n	321e <set_arm_clock+0xe6>

	// TODO: check if PLL2 running, can 352, 396 or 528 can work? (no need for ARM PLL)

	// DIV_SELECT: 54-108 = official range 648 to 1296 in 12 MHz steps
	uint32_t div_arm = 1;
	uint32_t div_ahb = 1;
    3224:	2101      	movs	r1, #1
	while (frequency * div_arm * div_ahb < 648000000) {
    3226:	4c64      	ldr	r4, [pc, #400]	; (33b8 <set_arm_clock+0x280>)
	}

	// TODO: check if PLL2 running, can 352, 396 or 528 can work? (no need for ARM PLL)

	// DIV_SELECT: 54-108 = official range 648 to 1296 in 12 MHz steps
	uint32_t div_arm = 1;
    3228:	460a      	mov	r2, r1
	uint32_t div_ahb = 1;
	while (frequency * div_arm * div_ahb < 648000000) {
    322a:	fb01 f302 	mul.w	r3, r1, r2
    322e:	fb00 f303 	mul.w	r3, r0, r3
    3232:	42a3      	cmp	r3, r4
    3234:	d809      	bhi.n	324a <set_arm_clock+0x112>
		if (div_arm < 8) {
    3236:	2a07      	cmp	r2, #7
    3238:	f200 8095 	bhi.w	3366 <set_arm_clock+0x22e>
			div_arm = div_arm + 1;
    323c:	3201      	adds	r2, #1
	// TODO: check if PLL2 running, can 352, 396 or 528 can work? (no need for ARM PLL)

	// DIV_SELECT: 54-108 = official range 648 to 1296 in 12 MHz steps
	uint32_t div_arm = 1;
	uint32_t div_ahb = 1;
	while (frequency * div_arm * div_ahb < 648000000) {
    323e:	fb01 f302 	mul.w	r3, r1, r2
    3242:	fb00 f303 	mul.w	r3, r0, r3
    3246:	42a3      	cmp	r3, r4
    3248:	d9f5      	bls.n	3236 <set_arm_clock+0xfe>
			} else {
				break;
			}
		}
	}
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    324a:	485c      	ldr	r0, [pc, #368]	; (33bc <set_arm_clock+0x284>)
    324c:	4c5c      	ldr	r4, [pc, #368]	; (33c0 <set_arm_clock+0x288>)
    324e:	4418      	add	r0, r3
    3250:	fba4 0300 	umull	r0, r3, r4, r0
    3254:	0d1b      	lsrs	r3, r3, #20
	if (mult > 108) mult = 108;
    3256:	2b6c      	cmp	r3, #108	; 0x6c
    3258:	f200 808b 	bhi.w	3372 <set_arm_clock+0x23a>
	if (mult < 54) mult = 54;
    325c:	2b35      	cmp	r3, #53	; 0x35
    325e:	f200 808f 	bhi.w	3380 <set_arm_clock+0x248>
    3262:	f8df 8188 	ldr.w	r8, [pc, #392]	; 33ec <set_arm_clock+0x2b4>
    3266:	2336      	movs	r3, #54	; 0x36
    3268:	4856      	ldr	r0, [pc, #344]	; (33c4 <set_arm_clock+0x28c>)

	printf("ARM PLL=%x\n", CCM_ANALOG_PLL_ARM);
	const uint32_t arm_pll_mask = CCM_ANALOG_PLL_ARM_LOCK | CCM_ANALOG_PLL_ARM_BYPASS |
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    326a:	f8df c144 	ldr.w	ip, [pc, #324]	; 33b0 <set_arm_clock+0x278>
    326e:	4c56      	ldr	r4, [pc, #344]	; (33c8 <set_arm_clock+0x290>)
    3270:	f8dc 9000 	ldr.w	r9, [ip]
	}
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
	if (mult > 108) mult = 108;
	if (mult < 54) mult = 54;
	printf("Freq: 12 MHz * %u / %u / %u\n", mult, div_arm, div_ahb);
	frequency = mult * 12000000 / div_arm / div_ahb;
    3274:	fbb0 f0f2 	udiv	r0, r0, r2

	printf("ARM PLL=%x\n", CCM_ANALOG_PLL_ARM);
	const uint32_t arm_pll_mask = CCM_ANALOG_PLL_ARM_LOCK | CCM_ANALOG_PLL_ARM_BYPASS |
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    3278:	ea09 0404 	and.w	r4, r9, r4
    327c:	4544      	cmp	r4, r8
	}
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
	if (mult > 108) mult = 108;
	if (mult < 54) mult = 54;
	printf("Freq: 12 MHz * %u / %u / %u\n", mult, div_arm, div_ahb);
	frequency = mult * 12000000 / div_arm / div_ahb;
    327e:	fbb0 f0f1 	udiv	r0, r0, r1

	printf("ARM PLL=%x\n", CCM_ANALOG_PLL_ARM);
	const uint32_t arm_pll_mask = CCM_ANALOG_PLL_ARM_LOCK | CCM_ANALOG_PLL_ARM_BYPASS |
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    3282:	d00b      	beq.n	329c <set_arm_clock+0x164>
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
		printf("ARM PLL needs reconfigure\n");
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_POWERDOWN;
		// TODO: delay needed?
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_ENABLE
			| CCM_ANALOG_PLL_ARM_DIV_SELECT(mult);
    3284:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
		printf("ARM PLL needs reconfigure\n");
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_POWERDOWN;
    3288:	f44f 5880 	mov.w	r8, #4096	; 0x1000
		// TODO: delay needed?
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_ENABLE
			| CCM_ANALOG_PLL_ARM_DIV_SELECT(mult);
		while (!(CCM_ANALOG_PLL_ARM & CCM_ANALOG_PLL_ARM_LOCK)) ; // wait for lock
    328c:	4664      	mov	r4, ip
		CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_POWERDOWN |
		CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK;
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
		printf("ARM PLL needs reconfigure\n");
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_POWERDOWN;
    328e:	f8cc 8000 	str.w	r8, [ip]
		// TODO: delay needed?
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_ENABLE
    3292:	f8cc 3000 	str.w	r3, [ip]
			| CCM_ANALOG_PLL_ARM_DIV_SELECT(mult);
		while (!(CCM_ANALOG_PLL_ARM & CCM_ANALOG_PLL_ARM_LOCK)) ; // wait for lock
    3296:	6823      	ldr	r3, [r4, #0]
    3298:	2b00      	cmp	r3, #0
    329a:	dafc      	bge.n	3296 <set_arm_clock+0x15e>
		printf("ARM PLL=%x\n", CCM_ANALOG_PLL_ARM);
	} else {
		printf("ARM PLL already running at required frequency\n");
	}

	if ((CCM_CACRR & CCM_CACRR_ARM_PODF_MASK) != (div_arm - 1)) {
    329c:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 3394 <set_arm_clock+0x25c>
    32a0:	3a01      	subs	r2, #1
    32a2:	f8dc 3010 	ldr.w	r3, [ip, #16]
    32a6:	f003 0307 	and.w	r3, r3, #7
    32aa:	4293      	cmp	r3, r2
    32ac:	d007      	beq.n	32be <set_arm_clock+0x186>
		CCM_CACRR = CCM_CACRR_ARM_PODF(div_arm - 1);
    32ae:	f002 0207 	and.w	r2, r2, #7
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
    32b2:	4664      	mov	r4, ip
	} else {
		printf("ARM PLL already running at required frequency\n");
	}

	if ((CCM_CACRR & CCM_CACRR_ARM_PODF_MASK) != (div_arm - 1)) {
		CCM_CACRR = CCM_CACRR_ARM_PODF(div_arm - 1);
    32b4:	f8cc 2010 	str.w	r2, [ip, #16]
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
    32b8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    32ba:	03db      	lsls	r3, r3, #15
    32bc:	d4fc      	bmi.n	32b8 <set_arm_clock+0x180>
	}

	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    32be:	3901      	subs	r1, #1
    32c0:	0289      	lsls	r1, r1, #10
    32c2:	ea8e 0301 	eor.w	r3, lr, r1
    32c6:	f413 5fe0 	tst.w	r3, #7168	; 0x1c00
    32ca:	d00c      	beq.n	32e6 <set_arm_clock+0x1ae>
		cbcdr &= ~CCM_CBCDR_AHB_PODF_MASK;
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
		CCM_CBCDR = cbcdr;
    32cc:	4b31      	ldr	r3, [pc, #196]	; (3394 <set_arm_clock+0x25c>)
		CCM_CACRR = CCM_CACRR_ARM_PODF(div_arm - 1);
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
	}

	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
		cbcdr &= ~CCM_CBCDR_AHB_PODF_MASK;
    32ce:	f42e 5ee0 	bic.w	lr, lr, #7168	; 0x1c00
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
    32d2:	f401 51e0 	and.w	r1, r1, #7168	; 0x1c00
		CCM_CBCDR = cbcdr;
		while (CCM_CDHIPR & CCM_CDHIPR_AHB_PODF_BUSY); // wait
    32d6:	461a      	mov	r2, r3
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
	}

	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
		cbcdr &= ~CCM_CBCDR_AHB_PODF_MASK;
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
    32d8:	ea41 0e0e 	orr.w	lr, r1, lr
		CCM_CBCDR = cbcdr;
    32dc:	f8c3 e014 	str.w	lr, [r3, #20]
		while (CCM_CDHIPR & CCM_CDHIPR_AHB_PODF_BUSY); // wait
    32e0:	6c93      	ldr	r3, [r2, #72]	; 0x48
    32e2:	0799      	lsls	r1, r3, #30
    32e4:	d4fc      	bmi.n	32e0 <set_arm_clock+0x1a8>
	}

	uint32_t div_ipg = (frequency + 149999999) / 150000000;
    32e6:	4b39      	ldr	r3, [pc, #228]	; (33cc <set_arm_clock+0x294>)
    32e8:	4939      	ldr	r1, [pc, #228]	; (33d0 <set_arm_clock+0x298>)
    32ea:	4403      	add	r3, r0
    32ec:	09db      	lsrs	r3, r3, #7
    32ee:	fba1 3103 	umull	r3, r1, r1, r3
    32f2:	0b09      	lsrs	r1, r1, #12
    32f4:	2904      	cmp	r1, #4
    32f6:	bf28      	it	cs
    32f8:	2104      	movcs	r1, #4
	if (div_ipg > 4) div_ipg = 4;
	if ((cbcdr & CCM_CBCDR_IPG_PODF_MASK) != (CCM_CBCDR_IPG_PODF(div_ipg - 1))) {
    32fa:	1e4b      	subs	r3, r1, #1
    32fc:	021b      	lsls	r3, r3, #8
    32fe:	ea8e 0203 	eor.w	r2, lr, r3
    3302:	f412 7f40 	tst.w	r2, #768	; 0x300
    3306:	d007      	beq.n	3318 <set_arm_clock+0x1e0>
		cbcdr &= ~CCM_CBCDR_IPG_PODF_MASK;
    3308:	f42e 7e40 	bic.w	lr, lr, #768	; 0x300
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
    330c:	f403 7340 	and.w	r3, r3, #768	; 0x300
		// TODO: how to safely change IPG_PODF ??
		CCM_CBCDR = cbcdr;
    3310:	4a20      	ldr	r2, [pc, #128]	; (3394 <set_arm_clock+0x25c>)

	uint32_t div_ipg = (frequency + 149999999) / 150000000;
	if (div_ipg > 4) div_ipg = 4;
	if ((cbcdr & CCM_CBCDR_IPG_PODF_MASK) != (CCM_CBCDR_IPG_PODF(div_ipg - 1))) {
		cbcdr &= ~CCM_CBCDR_IPG_PODF_MASK;
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
    3312:	ea43 030e 	orr.w	r3, r3, lr
		// TODO: how to safely change IPG_PODF ??
		CCM_CBCDR = cbcdr;
    3316:	6153      	str	r3, [r2, #20]
	}

	//cbcdr &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
    3318:	4b1e      	ldr	r3, [pc, #120]	; (3394 <set_arm_clock+0x25c>)
    331a:	695c      	ldr	r4, [r3, #20]
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
    331c:	461a      	mov	r2, r3
		CCM_CBCDR = cbcdr;
	}

	//cbcdr &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
    331e:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
    3322:	615c      	str	r4, [r3, #20]
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
    3324:	6c93      	ldr	r3, [r2, #72]	; 0x48
    3326:	069b      	lsls	r3, r3, #26
    3328:	d4fc      	bmi.n	3324 <set_arm_clock+0x1ec>

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    332a:	4b2a      	ldr	r3, [pc, #168]	; (33d4 <set_arm_clock+0x29c>)
    332c:	f04f 32ff 	mov.w	r2, #4294967295
	//cbcdr &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
    3330:	4c29      	ldr	r4, [pc, #164]	; (33d8 <set_arm_clock+0x2a0>)
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);

	printf("New Frequency: ARM=%u, IPG=%u\n", frequency, frequency / div_ipg);

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
    3332:	42bd      	cmp	r5, r7
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    3334:	fba3 e300 	umull	lr, r3, r3, r0
	//cbcdr &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
    3338:	6020      	str	r0, [r4, #0]
	F_BUS_ACTUAL = frequency / div_ipg;
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    333a:	ea4f 4393 	mov.w	r3, r3, lsr #18
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
    333e:	4c27      	ldr	r4, [pc, #156]	; (33dc <set_arm_clock+0x2a4>)
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    3340:	fbb2 f3f3 	udiv	r3, r2, r3
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
    3344:	fbb0 f1f1 	udiv	r1, r0, r1
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    3348:	4a25      	ldr	r2, [pc, #148]	; (33e0 <set_arm_clock+0x2a8>)
	//CCM_CBCDR = cbcdr;  // why does this not work at 24 MHz?
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait

	F_CPU_ACTUAL = frequency;
	F_BUS_ACTUAL = frequency / div_ipg;
    334a:	6021      	str	r1, [r4, #0]
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    334c:	6013      	str	r3, [r2, #0]

	printf("New Frequency: ARM=%u, IPG=%u\n", frequency, frequency / div_ipg);

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
    334e:	d208      	bcs.n	3362 <set_arm_clock+0x22a>
		printf("Decreasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
    3350:	4b11      	ldr	r3, [pc, #68]	; (3398 <set_arm_clock+0x260>)
	printf("New Frequency: ARM=%u, IPG=%u\n", frequency, frequency / div_ipg);

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
		printf("Decreasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
    3352:	f026 061f 	bic.w	r6, r6, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
    3356:	461a      	mov	r2, r3

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
		printf("Decreasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
    3358:	432e      	orrs	r6, r5
		DCDC_REG3 = dcdc;
    335a:	60de      	str	r6, [r3, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
    335c:	6813      	ldr	r3, [r2, #0]
    335e:	2b00      	cmp	r3, #0
    3360:	dafc      	bge.n	335c <set_arm_clock+0x224>
	}

	return frequency;
}
    3362:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint32_t div_ahb = 1;
	while (frequency * div_arm * div_ahb < 648000000) {
		if (div_arm < 8) {
			div_arm = div_arm + 1;
		} else {
			if (div_ahb < 5) {
    3366:	2904      	cmp	r1, #4
    3368:	f63f af6f 	bhi.w	324a <set_arm_clock+0x112>
				div_ahb = div_ahb + 1;
    336c:	3101      	adds	r1, #1
				div_arm = 1;
    336e:	2201      	movs	r2, #1
    3370:	e75b      	b.n	322a <set_arm_clock+0xf2>
    3372:	f8df 807c 	ldr.w	r8, [pc, #124]	; 33f0 <set_arm_clock+0x2b8>
				break;
			}
		}
	}
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
	if (mult > 108) mult = 108;
    3376:	236c      	movs	r3, #108	; 0x6c
    3378:	481a      	ldr	r0, [pc, #104]	; (33e4 <set_arm_clock+0x2ac>)
    337a:	e776      	b.n	326a <set_arm_clock+0x132>
    337c:	2512      	movs	r5, #18
    337e:	e708      	b.n	3192 <set_arm_clock+0x5a>
    3380:	4819      	ldr	r0, [pc, #100]	; (33e8 <set_arm_clock+0x2b0>)
    3382:	f8df 8070 	ldr.w	r8, [pc, #112]	; 33f4 <set_arm_clock+0x2bc>
    3386:	fb00 f003 	mul.w	r0, r0, r3
    338a:	ea43 0808 	orr.w	r8, r3, r8
    338e:	e76c      	b.n	326a <set_arm_clock+0x132>
    3390:	1f78a400 	.word	0x1f78a400
    3394:	400fc000 	.word	0x400fc000
    3398:	40080000 	.word	0x40080000
    339c:	23c34600 	.word	0x23c34600
    33a0:	dc3cba00 	.word	0xdc3cba00
    33a4:	004cb223 	.word	0x004cb223
    33a8:	51eb851f 	.word	0x51eb851f
    33ac:	016e3600 	.word	0x016e3600
    33b0:	400d8000 	.word	0x400d8000
    33b4:	80003040 	.word	0x80003040
    33b8:	269fb1ff 	.word	0x269fb1ff
    33bc:	005b8d80 	.word	0x005b8d80
    33c0:	165e9f81 	.word	0x165e9f81
    33c4:	269fb200 	.word	0x269fb200
    33c8:	8001307f 	.word	0x8001307f
    33cc:	08f0d17f 	.word	0x08f0d17f
    33d0:	00e5109f 	.word	0x00e5109f
    33d4:	431bde83 	.word	0x431bde83
    33d8:	20000710 	.word	0x20000710
    33dc:	2000070c 	.word	0x2000070c
    33e0:	20001adc 	.word	0x20001adc
    33e4:	4d3f6400 	.word	0x4d3f6400
    33e8:	00b71b00 	.word	0x00b71b00
    33ec:	80002036 	.word	0x80002036
    33f0:	8000206c 	.word	0x8000206c
    33f4:	80002000 	.word	0x80002000

000033f8 <delay>:

void delay(uint32_t msec)
{
	uint32_t start;

	if (msec == 0) return;
    33f8:	2800      	cmp	r0, #0
    33fa:	d057      	beq.n	34ac <delay+0xb4>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    33fc:	2201      	movs	r2, #1
{

}*/

void delay(uint32_t msec)
{
    33fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3402:	b085      	sub	sp, #20
    3404:	4683      	mov	fp, r0
    3406:	4c2a      	ldr	r4, [pc, #168]	; (34b0 <delay+0xb8>)
    3408:	4d2a      	ldr	r5, [pc, #168]	; (34b4 <delay+0xbc>)
    340a:	4e2b      	ldr	r6, [pc, #172]	; (34b8 <delay+0xc0>)
    340c:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    3410:	e854 3f00 	ldrex	r3, [r4]
uint32_t micros(void)
{
	uint32_t smc, scc;
	do {
		__LDREXW(&systick_safe_read);
		smc = systick_millis_count;
    3414:	6828      	ldr	r0, [r5, #0]
		scc = systick_cycle_count;
    3416:	6833      	ldr	r3, [r6, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    3418:	e844 2100 	strex	r1, r2, [r4]
	} while ( __STREXW(1, &systick_safe_read));
    341c:	2900      	cmp	r1, #0
    341e:	d1f7      	bne.n	3410 <delay+0x18>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
    3420:	4f26      	ldr	r7, [pc, #152]	; (34bc <delay+0xc4>)
    3422:	e9cd 8902 	strd	r8, r9, [sp, #8]
    3426:	683a      	ldr	r2, [r7, #0]
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
    3428:	1ad3      	subs	r3, r2, r3
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    342a:	4a25      	ldr	r2, [pc, #148]	; (34c0 <delay+0xc8>)
	if (frac > 1000) frac = 1000;
	uint32_t usec = 1000*smc + frac;
    342c:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
	do {
		__LDREXW(&systick_safe_read);
		smc = systick_millis_count;
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
    3430:	9701      	str	r7, [sp, #4]
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    3432:	6812      	ldr	r2, [r2, #0]
    3434:	2701      	movs	r7, #1
    3436:	fba3 2302 	umull	r2, r3, r3, r2
	if (frac > 1000) frac = 1000;
    343a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    343e:	4698      	mov	r8, r3
	if (frac > 1000) frac = 1000;
    3440:	2300      	movs	r3, #0
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    3442:	428b      	cmp	r3, r1
    3444:	bf08      	it	eq
    3446:	4542      	cmpeq	r2, r8
    3448:	bf2c      	ite	cs
    344a:	46c2      	movcs	sl, r8
    344c:	46f2      	movcc	sl, lr
	if (frac > 1000) frac = 1000;
	uint32_t usec = 1000*smc + frac;
    344e:	fb0e aa00 	mla	sl, lr, r0, sl
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    3452:	e854 3f00 	ldrex	r3, [r4]
uint32_t micros(void)
{
	uint32_t smc, scc;
	do {
		__LDREXW(&systick_safe_read);
		smc = systick_millis_count;
    3456:	682a      	ldr	r2, [r5, #0]
		scc = systick_cycle_count;
    3458:	6831      	ldr	r1, [r6, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    345a:	e844 7300 	strex	r3, r7, [r4]
	} while ( __STREXW(1, &systick_safe_read));
    345e:	2b00      	cmp	r3, #0
    3460:	d1f7      	bne.n	3452 <delay+0x5a>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
    3462:	9801      	ldr	r0, [sp, #4]
    3464:	6800      	ldr	r0, [r0, #0]
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
    3466:	1a41      	subs	r1, r0, r1
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    3468:	4815      	ldr	r0, [pc, #84]	; (34c0 <delay+0xc8>)
	uint32_t start;

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
    346a:	f44f 7e7a 	mov.w	lr, #1000	; 0x3e8
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    346e:	6800      	ldr	r0, [r0, #0]
	uint32_t start;

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
    3470:	fb0e f202 	mul.w	r2, lr, r2
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    3474:	fba1 0100 	umull	r0, r1, r1, r0
	if (frac > 1000) frac = 1000;
    3478:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	uint32_t start;

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
    347c:	ebca 0202 	rsb	r2, sl, r2
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    3480:	4688      	mov	r8, r1
	if (frac > 1000) frac = 1000;
    3482:	2100      	movs	r1, #0
		scc = systick_cycle_count;
	} while ( __STREXW(1, &systick_safe_read));
	uint32_t cyccnt = ARM_DWT_CYCCNT;
	asm volatile("" : : : "memory");
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
    3484:	4299      	cmp	r1, r3
    3486:	bf08      	it	eq
    3488:	4540      	cmpeq	r0, r8
    348a:	bf2c      	ite	cs
    348c:	4643      	movcs	r3, r8
    348e:	4673      	movcc	r3, lr
	uint32_t start;

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
    3490:	441a      	add	r2, r3
    3492:	4572      	cmp	r2, lr
    3494:	d307      	bcc.n	34a6 <delay+0xae>
			if (--msec == 0) return;
    3496:	f1bb 0b01 	subs.w	fp, fp, #1
			start += 1000;
    349a:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8

	if (msec == 0) return;
	start = micros();
	while (1) {
		while ((micros() - start) >= 1000) {
			if (--msec == 0) return;
    349e:	d1d8      	bne.n	3452 <delay+0x5a>
			start += 1000;
		}
		yield();
	}
	// TODO...
}
    34a0:	b005      	add	sp, #20
    34a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	while (1) {
		while ((micros() - start) >= 1000) {
			if (--msec == 0) return;
			start += 1000;
		}
		yield();
    34a6:	f001 fbeb 	bl	4c80 <yield>
	}
    34aa:	e7d2      	b.n	3452 <delay+0x5a>
    34ac:	4770      	bx	lr
    34ae:	bf00      	nop
    34b0:	20001d84 	.word	0x20001d84
    34b4:	20001ae0 	.word	0x20001ae0
    34b8:	20001ad8 	.word	0x20001ad8
    34bc:	e0001004 	.word	0xe0001004
    34c0:	20001adc 	.word	0x20001adc

000034c4 <pinMode>:

void pinMode(uint8_t pin, uint8_t mode)
{
	const struct digital_pin_bitband_and_config_table_struct *p;

	if (pin >= CORE_NUM_DIGITAL) return;
    34c4:	2836      	cmp	r0, #54	; 0x36
    34c6:	d81c      	bhi.n	3502 <pinMode+0x3e>
	p = digital_pin_to_info_PGM + pin;
    34c8:	0100      	lsls	r0, r0, #4
    34ca:	4a1a      	ldr	r2, [pc, #104]	; (3534 <pinMode+0x70>)
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
    34cc:	2901      	cmp	r1, #1
void pinMode(uint8_t pin, uint8_t mode)
{
	const struct digital_pin_bitband_and_config_table_struct *p;

	if (pin >= CORE_NUM_DIGITAL) return;
	p = digital_pin_to_info_PGM + pin;
    34ce:	eb02 0300 	add.w	r3, r2, r0
			*(p->pad) = IOMUXC_PAD_DSE(7);
		} else { // OUTPUT_OPENDRAIN
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
		}
	} else {
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
    34d2:	5810      	ldr	r0, [r2, r0]
	p = digital_pin_to_info_PGM + pin;
	return (*(p->reg + 2) & p->mask) ? 1 : 0;
}

void pinMode(uint8_t pin, uint8_t mode)
{
    34d4:	b410      	push	{r4}
	const struct digital_pin_bitband_and_config_table_struct *p;

	if (pin >= CORE_NUM_DIGITAL) return;
	p = digital_pin_to_info_PGM + pin;
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
    34d6:	d015      	beq.n	3504 <pinMode+0x40>
    34d8:	2904      	cmp	r1, #4
    34da:	d013      	beq.n	3504 <pinMode+0x40>
			*(p->pad) = IOMUXC_PAD_DSE(7);
		} else { // OUTPUT_OPENDRAIN
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
		}
	} else {
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
    34dc:	68dc      	ldr	r4, [r3, #12]
    34de:	6842      	ldr	r2, [r0, #4]
    34e0:	ea22 0204 	bic.w	r2, r2, r4
    34e4:	6042      	str	r2, [r0, #4]
		if (mode == INPUT) {
			*(p->pad) = IOMUXC_PAD_DSE(7);
    34e6:	689a      	ldr	r2, [r3, #8]
		} else { // OUTPUT_OPENDRAIN
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
		}
	} else {
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
		if (mode == INPUT) {
    34e8:	b1e9      	cbz	r1, 3526 <pinMode+0x62>
			*(p->pad) = IOMUXC_PAD_DSE(7);
		} else if (mode == INPUT_PULLUP) {
    34ea:	2902      	cmp	r1, #2
    34ec:	d01e      	beq.n	352c <pinMode+0x68>
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
		} else if (mode == INPUT_PULLDOWN) {
    34ee:	2903      	cmp	r1, #3
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
		} else { // INPUT_DISABLE
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_HYS;
		}
	}
	*(p->mux) = 5 | 0x10;
    34f0:	685b      	ldr	r3, [r3, #4]
}
    34f2:	f85d 4b04 	ldr.w	r4, [sp], #4
		if (mode == INPUT) {
			*(p->pad) = IOMUXC_PAD_DSE(7);
		} else if (mode == INPUT_PULLUP) {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
		} else if (mode == INPUT_PULLDOWN) {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
    34f6:	bf0c      	ite	eq
    34f8:	490f      	ldreq	r1, [pc, #60]	; (3538 <pinMode+0x74>)
		} else { // INPUT_DISABLE
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_HYS;
    34fa:	4910      	ldrne	r1, [pc, #64]	; (353c <pinMode+0x78>)
    34fc:	6011      	str	r1, [r2, #0]
		}
	}
	*(p->mux) = 5 | 0x10;
    34fe:	2215      	movs	r2, #21
    3500:	601a      	str	r2, [r3, #0]
}
    3502:	4770      	bx	lr
	const struct digital_pin_bitband_and_config_table_struct *p;

	if (pin >= CORE_NUM_DIGITAL) return;
	p = digital_pin_to_info_PGM + pin;
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
		*(p->reg + 1) |= p->mask; // TODO: atomic
    3504:	68da      	ldr	r2, [r3, #12]
		if (mode == OUTPUT) {
    3506:	2901      	cmp	r1, #1
	const struct digital_pin_bitband_and_config_table_struct *p;

	if (pin >= CORE_NUM_DIGITAL) return;
	p = digital_pin_to_info_PGM + pin;
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
		*(p->reg + 1) |= p->mask; // TODO: atomic
    3508:	6844      	ldr	r4, [r0, #4]
    350a:	ea42 0204 	orr.w	r2, r2, r4
    350e:	6042      	str	r2, [r0, #4]
		if (mode == OUTPUT) {
			*(p->pad) = IOMUXC_PAD_DSE(7);
    3510:	689a      	ldr	r2, [r3, #8]

	if (pin >= CORE_NUM_DIGITAL) return;
	p = digital_pin_to_info_PGM + pin;
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
		*(p->reg + 1) |= p->mask; // TODO: atomic
		if (mode == OUTPUT) {
    3512:	d008      	beq.n	3526 <pinMode+0x62>
			*(p->pad) = IOMUXC_PAD_DSE(7);
		} else { // OUTPUT_OPENDRAIN
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
    3514:	f640 0138 	movw	r1, #2104	; 0x838
    3518:	6011      	str	r1, [r2, #0]
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
		} else { // INPUT_DISABLE
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_HYS;
		}
	}
	*(p->mux) = 5 | 0x10;
    351a:	685b      	ldr	r3, [r3, #4]
    351c:	2215      	movs	r2, #21
}
    351e:	f85d 4b04 	ldr.w	r4, [sp], #4
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
		} else { // INPUT_DISABLE
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_HYS;
		}
	}
	*(p->mux) = 5 | 0x10;
    3522:	601a      	str	r2, [r3, #0]
}
    3524:	4770      	bx	lr
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
		}
	} else {
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
		if (mode == INPUT) {
			*(p->pad) = IOMUXC_PAD_DSE(7);
    3526:	2138      	movs	r1, #56	; 0x38
    3528:	6011      	str	r1, [r2, #0]
    352a:	e7f6      	b.n	351a <pinMode+0x56>
		} else if (mode == INPUT_PULLUP) {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
    352c:	4904      	ldr	r1, [pc, #16]	; (3540 <pinMode+0x7c>)
    352e:	6011      	str	r1, [r2, #0]
    3530:	e7f3      	b.n	351a <pinMode+0x56>
    3532:	bf00      	nop
    3534:	200002c8 	.word	0x200002c8
    3538:	00013038 	.word	0x00013038
    353c:	00010038 	.word	0x00010038
    3540:	0001f038 	.word	0x0001f038

00003544 <unused_interrupt_vector>:
//  R0
// Code from :: https://community.nxp.com/thread/389002
__attribute__((naked))
void unused_interrupt_vector(void)
{
  __asm( ".syntax unified\n"
    3544:	2004      	movs	r0, #4
    3546:	4671      	mov	r1, lr
    3548:	4208      	tst	r0, r1
    354a:	d003      	beq.n	3554 <_MSP>
    354c:	f3ef 8009 	mrs	r0, PSP
    3550:	f000 b808 	b.w	3564 <HardFault_HandlerC>

00003554 <_MSP>:
    3554:	f3ef 8008 	mrs	r0, MSP
    3558:	f000 b804 	b.w	3564 <HardFault_HandlerC>

0000355c <startup_default_early_hook>:
         "B HardFault_HandlerC \n"
         "_MSP: \n"
         "MRS R0, MSP \n"
         "B HardFault_HandlerC \n"
         ".syntax divided\n") ;
}
    355c:	4770      	bx	lr
    355e:	bf00      	nop

00003560 <startup_default_late_hook>:
uint8_t external_psram_size = 0;

extern int main (void);
void startup_default_early_hook(void) {}
void startup_early_hook(void)		__attribute__ ((weak, alias("startup_default_early_hook")));
void startup_default_late_hook(void) {}
    3560:	4770      	bx	lr
    3562:	bf00      	nop

00003564 <HardFault_HandlerC>:
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
    3564:	4b1b      	ldr	r3, [pc, #108]	; (35d4 <HardFault_HandlerC+0x70>)
  printf(" _AFSR ::  %x\n", _AFSR);
  printf(" _BFAR ::  %x\n", _BFAR);
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
    3566:	2105      	movs	r1, #5
    3568:	4a1b      	ldr	r2, [pc, #108]	; (35d8 <HardFault_HandlerC+0x74>)
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
    356a:	2038      	movs	r0, #56	; 0x38
         ".syntax divided\n") ;
}

__attribute__((weak))
void HardFault_HandlerC(unsigned int *hardfault_args)
{
    356c:	b530      	push	{r4, r5, lr}
  printf(" _AFSR ::  %x\n", _AFSR);
  printf(" _BFAR ::  %x\n", _BFAR);
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
    356e:	f8c2 1148 	str.w	r1, [r2, #328]	; 0x148
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
  GPIO2_DR_SET = (1 << 3);
    3572:	2108      	movs	r1, #8
  printf(" _BFAR ::  %x\n", _BFAR);
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
    3574:	f8c2 0338 	str.w	r0, [r2, #824]	; 0x338
         ".syntax divided\n") ;
}

__attribute__((weak))
void HardFault_HandlerC(unsigned int *hardfault_args)
{
    3578:	b083      	sub	sp, #12
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
    357a:	685a      	ldr	r2, [r3, #4]
  GPIO2_DR_SET = (1 << 3);
  GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);

  if ( F_CPU_ACTUAL >= 600000000 )
    357c:	4c17      	ldr	r4, [pc, #92]	; (35dc <HardFault_HandlerC+0x78>)
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
    357e:	430a      	orrs	r2, r1
  GPIO2_DR_SET = (1 << 3);
  GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);

  if ( F_CPU_ACTUAL >= 600000000 )
    3580:	4817      	ldr	r0, [pc, #92]	; (35e0 <HardFault_HandlerC+0x7c>)
  printf(" _MMAR ::  %x\n", _MMAR);
#endif

  IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03 = 5; // pin 13
  IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03 = IOMUXC_PAD_DSE(7);
  GPIO2_GDIR |= (1 << 3);
    3582:	605a      	str	r2, [r3, #4]
  GPIO2_DR_SET = (1 << 3);
    3584:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);
    3588:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88

  if ( F_CPU_ACTUAL >= 600000000 )
    358c:	6823      	ldr	r3, [r4, #0]
    358e:	4283      	cmp	r3, r0
    3590:	d902      	bls.n	3598 <HardFault_HandlerC+0x34>
    set_arm_clock(300000000);
    3592:	4814      	ldr	r0, [pc, #80]	; (35e4 <HardFault_HandlerC+0x80>)
    3594:	f7ff fdd0 	bl	3138 <set_arm_clock>

  while (1)
  {
    GPIO2_DR_SET = (1 << 3); //digitalWrite(13, HIGH);
    3598:	4d0e      	ldr	r5, [pc, #56]	; (35d4 <HardFault_HandlerC+0x70>)
    359a:	2408      	movs	r4, #8
    // digitalWrite(13, HIGH);
    for (nn = 0; nn < 2000000/2; nn++) ;
    359c:	2000      	movs	r0, #0
    359e:	4a12      	ldr	r2, [pc, #72]	; (35e8 <HardFault_HandlerC+0x84>)
    GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);
    // digitalWrite(13, LOW);
    for (nn = 0; nn < 18000000/2; nn++) ;
    35a0:	4912      	ldr	r1, [pc, #72]	; (35ec <HardFault_HandlerC+0x88>)
  if ( F_CPU_ACTUAL >= 600000000 )
    set_arm_clock(300000000);

  while (1)
  {
    GPIO2_DR_SET = (1 << 3); //digitalWrite(13, HIGH);
    35a2:	f8c5 4084 	str.w	r4, [r5, #132]	; 0x84
    // digitalWrite(13, HIGH);
    for (nn = 0; nn < 2000000/2; nn++) ;
    35a6:	9001      	str	r0, [sp, #4]
    35a8:	9b01      	ldr	r3, [sp, #4]
    35aa:	4293      	cmp	r3, r2
    35ac:	d805      	bhi.n	35ba <HardFault_HandlerC+0x56>
    35ae:	9b01      	ldr	r3, [sp, #4]
    35b0:	3301      	adds	r3, #1
    35b2:	9301      	str	r3, [sp, #4]
    35b4:	9b01      	ldr	r3, [sp, #4]
    35b6:	4293      	cmp	r3, r2
    35b8:	d9f9      	bls.n	35ae <HardFault_HandlerC+0x4a>
    GPIO2_DR_CLEAR = (1 << 3); //digitalWrite(13, LOW);
    35ba:	f8c5 4088 	str.w	r4, [r5, #136]	; 0x88
    // digitalWrite(13, LOW);
    for (nn = 0; nn < 18000000/2; nn++) ;
    35be:	9001      	str	r0, [sp, #4]
    35c0:	9b01      	ldr	r3, [sp, #4]
    35c2:	428b      	cmp	r3, r1
    35c4:	d8ed      	bhi.n	35a2 <HardFault_HandlerC+0x3e>
    35c6:	9b01      	ldr	r3, [sp, #4]
    35c8:	3301      	adds	r3, #1
    35ca:	9301      	str	r3, [sp, #4]
    35cc:	9b01      	ldr	r3, [sp, #4]
    35ce:	428b      	cmp	r3, r1
    35d0:	d9f9      	bls.n	35c6 <HardFault_HandlerC+0x62>
    35d2:	e7e6      	b.n	35a2 <HardFault_HandlerC+0x3e>
    35d4:	401bc000 	.word	0x401bc000
    35d8:	401f8000 	.word	0x401f8000
    35dc:	20000710 	.word	0x20000710
    35e0:	23c345ff 	.word	0x23c345ff
    35e4:	11e1a300 	.word	0x11e1a300
    35e8:	000f423f 	.word	0x000f423f
    35ec:	0089543f 	.word	0x0089543f

000035f0 <_sbrk>:

char *__brkval = (char *)&_heap_start;

void * _sbrk(int incr)
{
        char *prev = __brkval;
    35f0:	4a09      	ldr	r2, [pc, #36]	; (3618 <_sbrk+0x28>)
extern unsigned long _heap_end;

char *__brkval = (char *)&_heap_start;

void * _sbrk(int incr)
{
    35f2:	b508      	push	{r3, lr}
        char *prev = __brkval;
    35f4:	6813      	ldr	r3, [r2, #0]
        if (incr != 0) {
    35f6:	b120      	cbz	r0, 3602 <_sbrk+0x12>
                if (prev + incr > (char *)&_heap_end) {
    35f8:	4418      	add	r0, r3
    35fa:	4908      	ldr	r1, [pc, #32]	; (361c <_sbrk+0x2c>)
    35fc:	4288      	cmp	r0, r1
    35fe:	d802      	bhi.n	3606 <_sbrk+0x16>
                        errno = ENOMEM;
                        return (void *)-1;
                }
                __brkval = prev + incr;
    3600:	6010      	str	r0, [r2, #0]
        }
        return prev;
}
    3602:	4618      	mov	r0, r3
    3604:	bd08      	pop	{r3, pc}
void * _sbrk(int incr)
{
        char *prev = __brkval;
        if (incr != 0) {
                if (prev + incr > (char *)&_heap_end) {
                        errno = ENOMEM;
    3606:	f001 ff07 	bl	5418 <__errno>
    360a:	220c      	movs	r2, #12
                        return (void *)-1;
    360c:	f04f 33ff 	mov.w	r3, #4294967295
void * _sbrk(int incr)
{
        char *prev = __brkval;
        if (incr != 0) {
                if (prev + incr > (char *)&_heap_end) {
                        errno = ENOMEM;
    3610:	6002      	str	r2, [r0, #0]
                        return (void *)-1;
                }
                __brkval = prev + incr;
        }
        return prev;
}
    3612:	4618      	mov	r0, r3
    3614:	bd08      	pop	{r3, pc}
    3616:	bf00      	nop
    3618:	20000714 	.word	0x20000714
    361c:	20280000 	.word	0x20280000

00003620 <Panic_Temp_isr>:

static uint32_t s_hotTemp, s_hotCount, s_roomC_hotC;
static float s_hot_ROOM;

void Panic_Temp_isr(void) {
  __disable_irq();
    3620:	b672      	cpsid	i
  IOMUXC_GPR_GPR16 = 0x00000007;
  SNVS_LPCR |= SNVS_LPCR_TOP; //Switch off now
    3622:	4a06      	ldr	r2, [pc, #24]	; (363c <Panic_Temp_isr+0x1c>)
static uint32_t s_hotTemp, s_hotCount, s_roomC_hotC;
static float s_hot_ROOM;

void Panic_Temp_isr(void) {
  __disable_irq();
  IOMUXC_GPR_GPR16 = 0x00000007;
    3624:	2107      	movs	r1, #7
    3626:	4b06      	ldr	r3, [pc, #24]	; (3640 <Panic_Temp_isr+0x20>)
    3628:	6419      	str	r1, [r3, #64]	; 0x40
  SNVS_LPCR |= SNVS_LPCR_TOP; //Switch off now
    362a:	6b93      	ldr	r3, [r2, #56]	; 0x38
    362c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    3630:	6393      	str	r3, [r2, #56]	; 0x38
  asm volatile ("dsb":::"memory");
    3632:	f3bf 8f4f 	dsb	sy
  while (1) asm ("wfi");
    3636:	bf30      	wfi
    3638:	e7fd      	b.n	3636 <Panic_Temp_isr+0x16>
    363a:	bf00      	nop
    363c:	400d4000 	.word	0x400d4000
    3640:	400ac000 	.word	0x400ac000

00003644 <isr>:
	//USB1_PORTSC1 |= USB_PORTSC1_PFSC; // force 12 Mbit/sec
}


static void isr(void)
{
    3644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//printf("*");

	//  Port control in device mode is only used for
	//  status port reset, suspend, and current connect status.
	uint32_t status = USB1_USBSTS;
    3648:	4ca6      	ldr	r4, [pc, #664]	; (38e4 <isr+0x2a0>)
	//USB1_PORTSC1 |= USB_PORTSC1_PFSC; // force 12 Mbit/sec
}


static void isr(void)
{
    364a:	b083      	sub	sp, #12
	//printf("*");

	//  Port control in device mode is only used for
	//  status port reset, suspend, and current connect status.
	uint32_t status = USB1_USBSTS;
    364c:	f8d4 8144 	ldr.w	r8, [r4, #324]	; 0x144

	// USB_USBSTS_SLI - set to 1 when enters a suspend state from an active state
	// USB_USBSTS_SRI - set at start of frame
	// USB_USBSTS_SRI - set when USB reset detected

	if (status & USB_USBSTS_UI) {
    3650:	f018 0f01 	tst.w	r8, #1
	//printf("*");

	//  Port control in device mode is only used for
	//  status port reset, suspend, and current connect status.
	uint32_t status = USB1_USBSTS;
	USB1_USBSTS = status;
    3654:	f8c4 8144 	str.w	r8, [r4, #324]	; 0x144

	// USB_USBSTS_SLI - set to 1 when enters a suspend state from an active state
	// USB_USBSTS_SRI - set at start of frame
	// USB_USBSTS_SRI - set when USB reset detected

	if (status & USB_USBSTS_UI) {
    3658:	f000 808e 	beq.w	3778 <isr+0x134>
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
    365c:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    3660:	2b00      	cmp	r3, #0
    3662:	f000 8084 	beq.w	376e <isr+0x12a>
				s.word1 = endpoint_queue_head[0].setup0;
				s.word2 = endpoint_queue_head[0].setup1;
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
    3666:	f04f 1a01 	mov.w	sl, #65537	; 0x10001
    366a:	f8df 92b0 	ldr.w	r9, [pc, #688]	; 391c <isr+0x2d8>
    366e:	4e9e      	ldr	r6, [pc, #632]	; (38e8 <isr+0x2a4>)
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
			USB1_ENDPTSETUPSTAT = setupstatus;
			setup_t s;
			do {
				USB1_USBCMD |= USB_USBCMD_SUTW;
    3670:	4625      	mov	r5, r4
				s.word1 = endpoint_queue_head[0].setup0;
				s.word2 = endpoint_queue_head[0].setup1;
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
    3672:	46d3      	mov	fp, sl
	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
			USB1_ENDPTSETUPSTAT = setupstatus;
    3674:	f8c4 31ac 	str.w	r3, [r4, #428]	; 0x1ac
    3678:	6ab0      	ldr	r0, [r6, #40]	; 0x28
    367a:	6af2      	ldr	r2, [r6, #44]	; 0x2c
			setup_t s;
			do {
				USB1_USBCMD |= USB_USBCMD_SUTW;
    367c:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    3680:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    3684:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
				s.word1 = endpoint_queue_head[0].setup0;
				s.word2 = endpoint_queue_head[0].setup1;
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
    3688:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    368c:	0499      	lsls	r1, r3, #18
    368e:	d5f5      	bpl.n	367c <isr+0x38>
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
    3690:	f8d5 3140 	ldr.w	r3, [r5, #320]	; 0x140
    3694:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    3698:	f8c5 3140 	str.w	r3, [r5, #320]	; 0x140
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
    369c:	f8c5 b1b4 	str.w	fp, [r5, #436]	; 0x1b4
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
    36a0:	f8d4 31b4 	ldr.w	r3, [r4, #436]	; 0x1b4
    36a4:	f013 1301 	ands.w	r3, r3, #65537	; 0x10001
    36a8:	d1fa      	bne.n	36a0 <isr+0x5c>
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    36aa:	b281      	uxth	r1, r0
    36ac:	f240 6781 	movw	r7, #1665	; 0x681
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
    36b0:	f8c9 3000 	str.w	r3, [r9]
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    36b4:	42b9      	cmp	r1, r7
    36b6:	f200 8133 	bhi.w	3920 <isr+0x2dc>
    36ba:	f5b1 6fd0 	cmp.w	r1, #1664	; 0x680
    36be:	f080 82a4 	bcs.w	3c0a <isr+0x5c6>
    36c2:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
    36c6:	f000 81f7 	beq.w	3ab8 <isr+0x474>
    36ca:	f200 816e 	bhi.w	39aa <isr+0x366>
    36ce:	2980      	cmp	r1, #128	; 0x80
    36d0:	f000 81b7 	beq.w	3a42 <isr+0x3fe>
    36d4:	2982      	cmp	r1, #130	; 0x82
    36d6:	f040 8160 	bne.w	399a <isr+0x356>
		reply_buffer[0] = 0;
		reply_buffer[1] = 0;
		endpoint0_transmit(reply_buffer, 2, 0);
		return;
	  case 0x0082: // GET_STATUS (endpoint)
		endpoint = setup.wIndex & 0x7F;
    36da:	b292      	uxth	r2, r2
    36dc:	f002 017f 	and.w	r1, r2, #127	; 0x7f
		if (endpoint > 7) break;
    36e0:	2907      	cmp	r1, #7
    36e2:	f200 815a 	bhi.w	399a <isr+0x356>
		dir = setup.wIndex & 0x80;
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
    36e6:	0089      	lsls	r1, r1, #2
    36e8:	4f80      	ldr	r7, [pc, #512]	; (38ec <isr+0x2a8>)
		reply_buffer[0] = 0;
    36ea:	4881      	ldr	r0, [pc, #516]	; (38f0 <isr+0x2ac>)
		reply_buffer[1] = 0;
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
    36ec:	0612      	lsls	r2, r2, #24
		return;
	  case 0x0082: // GET_STATUS (endpoint)
		endpoint = setup.wIndex & 0x7F;
		if (endpoint > 7) break;
		dir = setup.wIndex & 0x80;
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
    36ee:	440f      	add	r7, r1
    36f0:	6839      	ldr	r1, [r7, #0]
		reply_buffer[0] = 0;
    36f2:	7003      	strb	r3, [r0, #0]
		reply_buffer[1] = 0;
    36f4:	7043      	strb	r3, [r0, #1]
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
    36f6:	f140 831b 	bpl.w	3d30 <isr+0x6ec>
    36fa:	03cb      	lsls	r3, r1, #15
    36fc:	d501      	bpl.n	3702 <isr+0xbe>
			reply_buffer[0] = 1;
    36fe:	2301      	movs	r3, #1
    3700:	7003      	strb	r3, [r0, #0]
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    3702:	4a7c      	ldr	r2, [pc, #496]	; (38f4 <isr+0x2b0>)
    3704:	2701      	movs	r7, #1
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    3706:	4b7c      	ldr	r3, [pc, #496]	; (38f8 <isr+0x2b4>)
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
    3708:	2100      	movs	r1, #0
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    370a:	6017      	str	r7, [r2, #0]
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    370c:	6053      	str	r3, [r2, #4]
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
    370e:	64b2      	str	r2, [r6, #72]	; 0x48
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    3710:	4b7a      	ldr	r3, [pc, #488]	; (38fc <isr+0x2b8>)
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
    3712:	64f1      	str	r1, [r6, #76]	; 0x4c
		USB1_ENDPTPRIME |= (1<<16);
    3714:	f8d4 11b0 	ldr.w	r1, [r4, #432]	; 0x1b0
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
    3718:	f503 5780 	add.w	r7, r3, #4096	; 0x1000
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
    371c:	6090      	str	r0, [r2, #8]
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
    371e:	f503 5000 	add.w	r0, r3, #8192	; 0x2000
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    3722:	60d3      	str	r3, [r2, #12]
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3724:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
    3728:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
    372c:	6117      	str	r7, [r2, #16]
		endpoint0_transfer_data.pointer3 = addr + 12288;
    372e:	6150      	str	r0, [r2, #20]
		endpoint0_transfer_data.pointer4 = addr + 16384;
    3730:	6193      	str	r3, [r2, #24]
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3732:	f8c4 11b0 	str.w	r1, [r4, #432]	; 0x1b0
		while (USB1_ENDPTPRIME) ;
    3736:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    373a:	2b00      	cmp	r3, #0
    373c:	d1fb      	bne.n	3736 <isr+0xf2>
	}
	endpoint0_transfer_ack.next = 1;
    373e:	4a70      	ldr	r2, [pc, #448]	; (3900 <isr+0x2bc>)
    3740:	2001      	movs	r0, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3742:	2180      	movs	r1, #128	; 0x80
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
    3744:	60f3      	str	r3, [r6, #12]
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
    3746:	60b2      	str	r2, [r6, #8]
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3748:	6010      	str	r0, [r2, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    374a:	6051      	str	r1, [r2, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    374c:	f8c5 a1bc 	str.w	sl, [r5, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<0);
    3750:	f8d5 11b0 	ldr.w	r1, [r5, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3754:	6093      	str	r3, [r2, #8]
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<0);
    3756:	ea41 0300 	orr.w	r3, r1, r0
    375a:	f8c5 31b0 	str.w	r3, [r5, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
	while (USB1_ENDPTPRIME) ;
    375e:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3762:	2b00      	cmp	r3, #0
    3764:	d1fb      	bne.n	375e <isr+0x11a>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    3766:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    376a:	2b00      	cmp	r3, #0
    376c:	d182      	bne.n	3674 <isr+0x30>
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
		}
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
    376e:	4a5d      	ldr	r2, [pc, #372]	; (38e4 <isr+0x2a0>)
    3770:	f8d2 31bc 	ldr.w	r3, [r2, #444]	; 0x1bc
		if (completestatus) {
    3774:	2b00      	cmp	r3, #0
    3776:	d150      	bne.n	381a <isr+0x1d6>
			}
#endif

		}
	}
	if (status & USB_USBSTS_URI) { // page 3164
    3778:	f018 0f40 	tst.w	r8, #64	; 0x40
    377c:	d018      	beq.n	37b0 <isr+0x16c>
		USB1_ENDPTSETUPSTAT = USB1_ENDPTSETUPSTAT; // Clear all setup token semaphores
    377e:	4b59      	ldr	r3, [pc, #356]	; (38e4 <isr+0x2a0>)
    3780:	f8d3 11ac 	ldr.w	r1, [r3, #428]	; 0x1ac
		USB1_ENDPTCOMPLETE = USB1_ENDPTCOMPLETE; // Clear all the endpoint complete status
		while (USB1_ENDPTPRIME != 0) ; // Wait for any endpoint priming
    3784:	461a      	mov	r2, r3
#endif

		}
	}
	if (status & USB_USBSTS_URI) { // page 3164
		USB1_ENDPTSETUPSTAT = USB1_ENDPTSETUPSTAT; // Clear all setup token semaphores
    3786:	f8c3 11ac 	str.w	r1, [r3, #428]	; 0x1ac
		USB1_ENDPTCOMPLETE = USB1_ENDPTCOMPLETE; // Clear all the endpoint complete status
    378a:	f8d3 11bc 	ldr.w	r1, [r3, #444]	; 0x1bc
    378e:	f8c3 11bc 	str.w	r1, [r3, #444]	; 0x1bc
		while (USB1_ENDPTPRIME != 0) ; // Wait for any endpoint priming
    3792:	f8d2 41b0 	ldr.w	r4, [r2, #432]	; 0x1b0
    3796:	4b53      	ldr	r3, [pc, #332]	; (38e4 <isr+0x2a0>)
    3798:	2c00      	cmp	r4, #0
    379a:	d1fa      	bne.n	3792 <isr+0x14e>
		USB1_ENDPTFLUSH = 0xFFFFFFFF;  // Cancel all endpoint primed status
    379c:	f04f 32ff 	mov.w	r2, #4294967295
    37a0:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
		if ((USB1_PORTSC1 & USB_PORTSC1_PR)) {
    37a4:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
			// we took too long to respond :(
			// TODO; is this ever really a problem?
			//printf("reset too slow\n");
		}
		#if defined(CDC_STATUS_INTERFACE) && defined(CDC_DATA_INTERFACE)
		usb_serial_reset();
    37a8:	f000 fea8 	bl	44fc <usb_serial_reset>
		#endif
		endpointN_notify_mask = 0;
    37ac:	4b55      	ldr	r3, [pc, #340]	; (3904 <isr+0x2c0>)
    37ae:	601c      	str	r4, [r3, #0]
			// shut off USB - easier to see results in protocol analyzer
			//USB1_USBCMD &= ~USB_USBCMD_RS;
			//printf("shut off USB\n");
		//}
	}
	if (status & USB_USBSTS_TI0) {
    37b0:	f018 7f80 	tst.w	r8, #16777216	; 0x1000000
    37b4:	d003      	beq.n	37be <isr+0x17a>
		if (usb_timer0_callback != NULL) usb_timer0_callback();
    37b6:	4b54      	ldr	r3, [pc, #336]	; (3908 <isr+0x2c4>)
    37b8:	681b      	ldr	r3, [r3, #0]
    37ba:	b103      	cbz	r3, 37be <isr+0x17a>
    37bc:	4798      	blx	r3
	}
	if (status & USB_USBSTS_TI1) {
    37be:	f018 7f00 	tst.w	r8, #33554432	; 0x2000000
    37c2:	d003      	beq.n	37cc <isr+0x188>
		if (usb_timer1_callback != NULL) usb_timer1_callback();
    37c4:	4b51      	ldr	r3, [pc, #324]	; (390c <isr+0x2c8>)
    37c6:	681b      	ldr	r3, [r3, #0]
    37c8:	b103      	cbz	r3, 37cc <isr+0x188>
    37ca:	4798      	blx	r3
	}
	if (status & USB_USBSTS_PCI) {
    37cc:	f018 0f04 	tst.w	r8, #4
    37d0:	d008      	beq.n	37e4 <isr+0x1a0>
		if (USB1_PORTSC1 & USB_PORTSC1_HSP) {
    37d2:	4b44      	ldr	r3, [pc, #272]	; (38e4 <isr+0x2a0>)
    37d4:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
    37d8:	f413 7300 	ands.w	r3, r3, #512	; 0x200
    37dc:	d07f      	beq.n	38de <isr+0x29a>
			//printf("port at 480 Mbit\n");
			usb_high_speed = 1;
    37de:	4b4c      	ldr	r3, [pc, #304]	; (3910 <isr+0x2cc>)
    37e0:	2201      	movs	r2, #1
    37e2:	701a      	strb	r2, [r3, #0]
		//printf("suspend\n");
	}
	if (status & USB_USBSTS_UEI) {
		//printf("error\n");
	}
	if ((USB1_USBINTR & USB_USBINTR_SRE) && (status & USB_USBSTS_SRI)) {
    37e4:	4b3f      	ldr	r3, [pc, #252]	; (38e4 <isr+0x2a0>)
    37e6:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
    37ea:	0612      	lsls	r2, r2, #24
    37ec:	d512      	bpl.n	3814 <isr+0x1d0>
    37ee:	f018 0f80 	tst.w	r8, #128	; 0x80
    37f2:	d00f      	beq.n	3814 <isr+0x1d0>
		//printf("sof %d\n", usb_reboot_timer);
		if (usb_reboot_timer) {
    37f4:	4947      	ldr	r1, [pc, #284]	; (3914 <isr+0x2d0>)
    37f6:	780a      	ldrb	r2, [r1, #0]
    37f8:	b162      	cbz	r2, 3814 <isr+0x1d0>
			if (--usb_reboot_timer == 0) {
    37fa:	3a01      	subs	r2, #1
    37fc:	b2d2      	uxtb	r2, r2
    37fe:	700a      	strb	r2, [r1, #0]
    3800:	b942      	cbnz	r2, 3814 <isr+0x1d0>
	__enable_irq();
}

void usb_stop_sof_interrupts(int interface)
{
	sof_usage &= ~(1 << interface);
    3802:	4945      	ldr	r1, [pc, #276]	; (3918 <isr+0x2d4>)
    3804:	780a      	ldrb	r2, [r1, #0]
    3806:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    380a:	700a      	strb	r2, [r1, #0]
	if (sof_usage == 0) {
    380c:	2a00      	cmp	r2, #0
    380e:	f000 831b 	beq.w	3e48 <isr+0x804>
	if ((USB1_USBINTR & USB_USBINTR_SRE) && (status & USB_USBSTS_SRI)) {
		//printf("sof %d\n", usb_reboot_timer);
		if (usb_reboot_timer) {
			if (--usb_reboot_timer == 0) {
				usb_stop_sof_interrupts(NUM_INTERFACE);
				asm("bkpt #251"); // run bootloader
    3812:	befb      	bkpt	0x00fb
		#endif
		#ifdef FLIGHTSIM_INTERFACE
		usb_flightsim_flush_output();
		#endif
	}
}
    3814:	b003      	add	sp, #12
    3816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
		if (completestatus) {
			USB1_ENDPTCOMPLETE = completestatus;
			//printf("USB1_ENDPTCOMPLETE=%lX\n", completestatus);
			if (completestatus & endpoint0_notify_mask) {
    381a:	4940      	ldr	r1, [pc, #256]	; (391c <isr+0x2d8>)
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
		}
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
		if (completestatus) {
			USB1_ENDPTCOMPLETE = completestatus;
    381c:	f8c2 31bc 	str.w	r3, [r2, #444]	; 0x1bc
			//printf("USB1_ENDPTCOMPLETE=%lX\n", completestatus);
			if (completestatus & endpoint0_notify_mask) {
    3820:	6808      	ldr	r0, [r1, #0]
    3822:	4203      	tst	r3, r0
    3824:	f040 82c7 	bne.w	3db6 <isr+0x772>
				endpoint0_notify_mask = 0;
				endpoint0_complete();
			}
			completestatus &= endpointN_notify_mask;
    3828:	4a36      	ldr	r2, [pc, #216]	; (3904 <isr+0x2c0>)
    382a:	6817      	ldr	r7, [r2, #0]
#if 1
			if (completestatus) {
    382c:	403b      	ands	r3, r7
    382e:	9301      	str	r3, [sp, #4]
    3830:	d0a2      	beq.n	3778 <isr+0x134>

				// transmit:
				uint32_t tx = completestatus >> 16;
				while (tx) {
    3832:	ea5f 4913 	movs.w	r9, r3, lsr #16
    3836:	d025      	beq.n	3884 <isr+0x240>
    3838:	4e2b      	ldr	r6, [pc, #172]	; (38e8 <isr+0x2a4>)
					int p=__builtin_ctz(tx);
					run_callbacks(endpoint_queue_head + p * 2 + 1);
					tx &= ~(1<<p);
    383a:	f04f 0a01 	mov.w	sl, #1
    383e:	46b3      	mov	fp, r6
			if (completestatus) {

				// transmit:
				uint32_t tx = completestatus >> 16;
				while (tx) {
					int p=__builtin_ctz(tx);
    3840:	fa99 f5a9 	rbit	r5, r9
    3844:	fab5 f585 	clz	r5, r5
					run_callbacks(endpoint_queue_head + p * 2 + 1);
    3848:	eb0b 17c5 	add.w	r7, fp, r5, lsl #7
    384c:	3740      	adds	r7, #64	; 0x40
};*/

static void run_callbacks(endpoint_t *ep)
{
	//printf("run_callbacks\n");
	transfer_t *first = ep->first_transfer;
    384e:	6b38      	ldr	r0, [r7, #48]	; 0x30
	if (first == NULL) return;
    3850:	b198      	cbz	r0, 387a <isr+0x236>
    3852:	4602      	mov	r2, r0
    3854:	2400      	movs	r4, #0
    3856:	e004      	b.n	3862 <isr+0x21e>
			//printf(" still active\n");
			ep->first_transfer = t;
			break;
		}
		count++;
		t = (transfer_t *)t->next;
    3858:	6812      	ldr	r2, [r2, #0]
			// found a still-active transfer, new list begins here
			//printf(" still active\n");
			ep->first_transfer = t;
			break;
		}
		count++;
    385a:	3401      	adds	r4, #1
		t = (transfer_t *)t->next;
		if ((uint32_t)t == 1) {
    385c:	2a01      	cmp	r2, #1
    385e:	f000 82dd 	beq.w	3e1c <isr+0x7d8>

	// count how many transfers are completed, then remove them from the endpoint's list
	uint32_t count = 0;
	transfer_t *t = first;
	while (1) {
		if (t->status & (1<<7)) {
    3862:	6853      	ldr	r3, [r2, #4]
    3864:	f013 0380 	ands.w	r3, r3, #128	; 0x80
    3868:	d0f6      	beq.n	3858 <isr+0x214>
			// found a still-active transfer, new list begins here
			//printf(" still active\n");
			ep->first_transfer = t;
    386a:	633a      	str	r2, [r7, #48]	; 0x30
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
    386c:	b12c      	cbz	r4, 387a <isr+0x236>
		transfer_t *next = (transfer_t *)first->next;
		ep->callback_function(first);
    386e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
			break;
		}
	}
	// do all the callbacks
	while (count) {
		transfer_t *next = (transfer_t *)first->next;
    3870:	6806      	ldr	r6, [r0, #0]
		ep->callback_function(first);
    3872:	4798      	blx	r3
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
    3874:	3c01      	subs	r4, #1
		transfer_t *next = (transfer_t *)first->next;
		ep->callback_function(first);
		first = next;
    3876:	4630      	mov	r0, r6
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
    3878:	d1f9      	bne.n	386e <isr+0x22a>
				// transmit:
				uint32_t tx = completestatus >> 16;
				while (tx) {
					int p=__builtin_ctz(tx);
					run_callbacks(endpoint_queue_head + p * 2 + 1);
					tx &= ~(1<<p);
    387a:	fa0a f505 	lsl.w	r5, sl, r5
#if 1
			if (completestatus) {

				// transmit:
				uint32_t tx = completestatus >> 16;
				while (tx) {
    387e:	ea39 0905 	bics.w	r9, r9, r5
    3882:	d1dd      	bne.n	3840 <isr+0x1fc>
					run_callbacks(endpoint_queue_head + p * 2 + 1);
					tx &= ~(1<<p);
				}

				// receive:
				uint32_t rx = completestatus & 0xffff;
    3884:	f8bd 7004 	ldrh.w	r7, [sp, #4]
				while(rx) {
    3888:	2f00      	cmp	r7, #0
    388a:	f43f af75 	beq.w	3778 <isr+0x134>
    388e:	4e16      	ldr	r6, [pc, #88]	; (38e8 <isr+0x2a4>)
					int p=__builtin_ctz(rx);
					run_callbacks(endpoint_queue_head + p * 2);
					rx &= ~(1<<p);
    3890:	f04f 0901 	mov.w	r9, #1
    3894:	46b3      	mov	fp, r6
				}

				// receive:
				uint32_t rx = completestatus & 0xffff;
				while(rx) {
					int p=__builtin_ctz(rx);
    3896:	fa97 f5a7 	rbit	r5, r7
    389a:	fab5 f585 	clz	r5, r5
					run_callbacks(endpoint_queue_head + p * 2);
    389e:	eb0b 1ac5 	add.w	sl, fp, r5, lsl #7
};*/

static void run_callbacks(endpoint_t *ep)
{
	//printf("run_callbacks\n");
	transfer_t *first = ep->first_transfer;
    38a2:	f8da 0030 	ldr.w	r0, [sl, #48]	; 0x30
	if (first == NULL) return;
    38a6:	b1a8      	cbz	r0, 38d4 <isr+0x290>
    38a8:	4602      	mov	r2, r0
    38aa:	2400      	movs	r4, #0
    38ac:	e004      	b.n	38b8 <isr+0x274>
			//printf(" still active\n");
			ep->first_transfer = t;
			break;
		}
		count++;
		t = (transfer_t *)t->next;
    38ae:	6812      	ldr	r2, [r2, #0]
			// found a still-active transfer, new list begins here
			//printf(" still active\n");
			ep->first_transfer = t;
			break;
		}
		count++;
    38b0:	3401      	adds	r4, #1
		t = (transfer_t *)t->next;
		if ((uint32_t)t == 1) {
    38b2:	2a01      	cmp	r2, #1
    38b4:	f000 82ad 	beq.w	3e12 <isr+0x7ce>

	// count how many transfers are completed, then remove them from the endpoint's list
	uint32_t count = 0;
	transfer_t *t = first;
	while (1) {
		if (t->status & (1<<7)) {
    38b8:	6853      	ldr	r3, [r2, #4]
    38ba:	f013 0380 	ands.w	r3, r3, #128	; 0x80
    38be:	d0f6      	beq.n	38ae <isr+0x26a>
			// found a still-active transfer, new list begins here
			//printf(" still active\n");
			ep->first_transfer = t;
    38c0:	f8ca 2030 	str.w	r2, [sl, #48]	; 0x30
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
    38c4:	b134      	cbz	r4, 38d4 <isr+0x290>
		transfer_t *next = (transfer_t *)first->next;
		ep->callback_function(first);
    38c6:	f8da 3038 	ldr.w	r3, [sl, #56]	; 0x38
			break;
		}
	}
	// do all the callbacks
	while (count) {
		transfer_t *next = (transfer_t *)first->next;
    38ca:	6806      	ldr	r6, [r0, #0]
		ep->callback_function(first);
    38cc:	4798      	blx	r3
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
    38ce:	3c01      	subs	r4, #1
		transfer_t *next = (transfer_t *)first->next;
		ep->callback_function(first);
		first = next;
    38d0:	4630      	mov	r0, r6
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
    38d2:	d1f8      	bne.n	38c6 <isr+0x282>
				// receive:
				uint32_t rx = completestatus & 0xffff;
				while(rx) {
					int p=__builtin_ctz(rx);
					run_callbacks(endpoint_queue_head + p * 2);
					rx &= ~(1<<p);
    38d4:	fa09 f505 	lsl.w	r5, r9, r5
					tx &= ~(1<<p);
				}

				// receive:
				uint32_t rx = completestatus & 0xffff;
				while(rx) {
    38d8:	43af      	bics	r7, r5
    38da:	d1dc      	bne.n	3896 <isr+0x252>
    38dc:	e74c      	b.n	3778 <isr+0x134>
		if (USB1_PORTSC1 & USB_PORTSC1_HSP) {
			//printf("port at 480 Mbit\n");
			usb_high_speed = 1;
		} else {
			//printf("port at 12 Mbit\n");
			usb_high_speed = 0;
    38de:	4a0c      	ldr	r2, [pc, #48]	; (3910 <isr+0x2cc>)
    38e0:	7013      	strb	r3, [r2, #0]
    38e2:	e77f      	b.n	37e4 <isr+0x1a0>
    38e4:	402e0000 	.word	0x402e0000
    38e8:	20004000 	.word	0x20004000
    38ec:	402e01c0 	.word	0x402e01c0
    38f0:	20001b20 	.word	0x20001b20
    38f4:	20003000 	.word	0x20003000
    38f8:	00020080 	.word	0x00020080
    38fc:	20002b20 	.word	0x20002b20
    3900:	20003020 	.word	0x20003020
    3904:	20001afc 	.word	0x20001afc
    3908:	20001af8 	.word	0x20001af8
    390c:	20001b04 	.word	0x20001b04
    3910:	20001b08 	.word	0x20001b08
    3914:	20001b10 	.word	0x20001b10
    3918:	20001b00 	.word	0x20001b00
    391c:	20001b0c 	.word	0x20001b0c
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    3920:	f242 0721 	movw	r7, #8225	; 0x2021
    3924:	42b9      	cmp	r1, r7
    3926:	d034      	beq.n	3992 <isr+0x34e>
    3928:	d867      	bhi.n	39fa <isr+0x3b6>
    392a:	f5b1 6f08 	cmp.w	r1, #2176	; 0x880
    392e:	f000 8130 	beq.w	3b92 <isr+0x54e>
    3932:	f5b1 6f10 	cmp.w	r1, #2304	; 0x900
    3936:	d130      	bne.n	399a <isr+0x356>
	  case 0x0500: // SET_ADDRESS
		endpoint0_receive(NULL, 0, 0);
		USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(setup.wValue) | USB_DEVICEADDR_USBADRA;
		return;
	  case 0x0900: // SET_CONFIGURATION
		usb_configuration = setup.wValue;
    3938:	f3c0 4007 	ubfx	r0, r0, #16, #8
    393c:	4ab7      	ldr	r2, [pc, #732]	; (3c1c <isr+0x5d8>)
		// configure all other endpoints
		#if defined(ENDPOINT2_CONFIG)
		USB1_ENDPTCTRL2 = ENDPOINT2_CONFIG;
		#endif
		#if defined(ENDPOINT3_CONFIG)
		USB1_ENDPTCTRL3 = ENDPOINT3_CONFIG;
    393e:	49b8      	ldr	r1, [pc, #736]	; (3c20 <isr+0x5dc>)
	  case 0x0500: // SET_ADDRESS
		endpoint0_receive(NULL, 0, 0);
		USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(setup.wValue) | USB_DEVICEADDR_USBADRA;
		return;
	  case 0x0900: // SET_CONFIGURATION
		usb_configuration = setup.wValue;
    3940:	7010      	strb	r0, [r2, #0]
		// configure all other endpoints
		#if defined(ENDPOINT2_CONFIG)
		USB1_ENDPTCTRL2 = ENDPOINT2_CONFIG;
    3942:	4fb8      	ldr	r7, [pc, #736]	; (3c24 <isr+0x5e0>)
		#endif
		#if defined(ENDPOINT3_CONFIG)
		USB1_ENDPTCTRL3 = ENDPOINT3_CONFIG;
		#endif
		#if defined(ENDPOINT4_CONFIG)
		USB1_ENDPTCTRL4 = ENDPOINT4_CONFIG;
    3944:	4ab8      	ldr	r2, [pc, #736]	; (3c28 <isr+0x5e4>)
    3946:	9301      	str	r3, [sp, #4]
		return;
	  case 0x0900: // SET_CONFIGURATION
		usb_configuration = setup.wValue;
		// configure all other endpoints
		#if defined(ENDPOINT2_CONFIG)
		USB1_ENDPTCTRL2 = ENDPOINT2_CONFIG;
    3948:	f8c5 71c8 	str.w	r7, [r5, #456]	; 0x1c8
		#endif
		#if defined(ENDPOINT3_CONFIG)
		USB1_ENDPTCTRL3 = ENDPOINT3_CONFIG;
    394c:	f8c5 11cc 	str.w	r1, [r5, #460]	; 0x1cc
		#endif
		#if defined(ENDPOINT4_CONFIG)
		USB1_ENDPTCTRL4 = ENDPOINT4_CONFIG;
    3950:	f8c5 21d0 	str.w	r2, [r5, #464]	; 0x1d0
		#endif
		#if defined(ENDPOINT7_CONFIG)
		USB1_ENDPTCTRL7 = ENDPOINT7_CONFIG;
		#endif
		#if defined(CDC_STATUS_INTERFACE) && defined(CDC_DATA_INTERFACE)
		usb_serial_configure();
    3954:	f000 fdd4 	bl	4500 <usb_serial_configure>
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3958:	4ab4      	ldr	r2, [pc, #720]	; (3c2c <isr+0x5e8>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    395a:	9b01      	ldr	r3, [sp, #4]
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    395c:	2180      	movs	r1, #128	; 0x80
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    395e:	2001      	movs	r0, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    3960:	64b2      	str	r2, [r6, #72]	; 0x48
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3962:	6051      	str	r1, [r2, #4]
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3964:	6010      	str	r0, [r2, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    3966:	64f3      	str	r3, [r6, #76]	; 0x4c
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    3968:	f8c5 a1bc 	str.w	sl, [r5, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    396c:	f8d5 11b0 	ldr.w	r1, [r5, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3970:	6093      	str	r3, [r2, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
    3972:	f441 3280 	orr.w	r2, r1, #65536	; 0x10000
    3976:	f8c5 21b0 	str.w	r2, [r5, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
    397a:	4aad      	ldr	r2, [pc, #692]	; (3c30 <isr+0x5ec>)
    397c:	6013      	str	r3, [r2, #0]
	while (USB1_ENDPTPRIME) ;
    397e:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3982:	2b00      	cmp	r3, #0
    3984:	d1fb      	bne.n	397e <isr+0x33a>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    3986:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    398a:	2b00      	cmp	r3, #0
    398c:	f47f ae72 	bne.w	3674 <isr+0x30>
    3990:	e6ed      	b.n	376e <isr+0x12a>
		// fall through to next case, to always send ZLP ACK
	  case 0x2321: // CDC_SEND_BREAK
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x2021: // CDC_SET_LINE_CODING
		if (setup.wLength != 7) break;
    3992:	0c11      	lsrs	r1, r2, #16
    3994:	2907      	cmp	r1, #7
    3996:	f000 81cf 	beq.w	3d38 <isr+0x6f4>
			return;
		}
		break;
#endif
	}
	USB1_ENDPTCTRL0 = 0x000010001; // stall
    399a:	f8c4 a1c0 	str.w	sl, [r4, #448]	; 0x1c0
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    399e:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    39a2:	2b00      	cmp	r3, #0
    39a4:	f47f ae66 	bne.w	3674 <isr+0x30>
    39a8:	e6e1      	b.n	376e <isr+0x12a>
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    39aa:	f240 3702 	movw	r7, #770	; 0x302
    39ae:	42b9      	cmp	r1, r7
    39b0:	f000 80bf 	beq.w	3b32 <isr+0x4ee>
    39b4:	f5b1 6fa0 	cmp.w	r1, #1280	; 0x500
    39b8:	d1ef      	bne.n	399a <isr+0x356>
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    39ba:	4a9c      	ldr	r2, [pc, #624]	; (3c2c <isr+0x5e8>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    39bc:	2180      	movs	r1, #128	; 0x80
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    39be:	2701      	movs	r7, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    39c0:	64f3      	str	r3, [r6, #76]	; 0x4c
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    39c2:	64b2      	str	r2, [r6, #72]	; 0x48
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    39c4:	6017      	str	r7, [r2, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    39c6:	6051      	str	r1, [r2, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    39c8:	f8c5 a1bc 	str.w	sl, [r5, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    39cc:	f8d5 11b0 	ldr.w	r1, [r5, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    39d0:	6093      	str	r3, [r2, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
    39d2:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
    39d6:	f8c5 31b0 	str.w	r3, [r5, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
	while (USB1_ENDPTPRIME) ;
    39da:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    39de:	2b00      	cmp	r3, #0
    39e0:	d1fb      	bne.n	39da <isr+0x396>

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
	  case 0x0500: // SET_ADDRESS
		endpoint0_receive(NULL, 0, 0);
		USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(setup.wValue) | USB_DEVICEADDR_USBADRA;
    39e2:	0c03      	lsrs	r3, r0, #16
    39e4:	065b      	lsls	r3, r3, #25
    39e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    39ea:	f8c5 3154 	str.w	r3, [r5, #340]	; 0x154
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    39ee:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    39f2:	2b00      	cmp	r3, #0
    39f4:	f47f ae3e 	bne.w	3674 <isr+0x30>
    39f8:	e6b9      	b.n	376e <isr+0x12a>
	setup_t setup;
	uint32_t endpoint, dir, ctrl;
	const usb_descriptor_list_t *list;

	setup.bothwords = setupdata;
	switch (setup.wRequestAndType) {
    39fa:	f242 2321 	movw	r3, #8737	; 0x2221
    39fe:	4299      	cmp	r1, r3
    3a00:	f000 808a 	beq.w	3b18 <isr+0x4d4>
    3a04:	f242 3321 	movw	r3, #8993	; 0x2321
    3a08:	4299      	cmp	r1, r3
    3a0a:	d1c6      	bne.n	399a <isr+0x356>
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3a0c:	4b87      	ldr	r3, [pc, #540]	; (3c2c <isr+0x5e8>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3a0e:	2280      	movs	r2, #128	; 0x80
	endpoint0_transfer_ack.pointer0 = 0;
    3a10:	2100      	movs	r1, #0
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3a12:	2001      	movs	r0, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    3a14:	64b3      	str	r3, [r6, #72]	; 0x48
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3a16:	6018      	str	r0, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3a18:	605a      	str	r2, [r3, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    3a1a:	64f1      	str	r1, [r6, #76]	; 0x4c
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    3a1c:	f8c4 a1bc 	str.w	sl, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    3a20:	f8d4 21b0 	ldr.w	r2, [r4, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3a24:	6099      	str	r1, [r3, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
    3a26:	f442 3380 	orr.w	r3, r2, #65536	; 0x10000
    3a2a:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
	while (USB1_ENDPTPRIME) ;
    3a2e:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3a32:	2b00      	cmp	r3, #0
    3a34:	d1fb      	bne.n	3a2e <isr+0x3ea>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    3a36:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    3a3a:	2b00      	cmp	r3, #0
    3a3c:	f47f ae1a 	bne.w	3674 <isr+0x30>
    3a40:	e695      	b.n	376e <isr+0x12a>
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    3a42:	487c      	ldr	r0, [pc, #496]	; (3c34 <isr+0x5f0>)
    3a44:	2701      	movs	r7, #1
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
		endpoint0_transmit(reply_buffer, 1, 0);
		return;
	  case 0x0080: // GET_STATUS (device)
		reply_buffer[0] = 0;
    3a46:	497c      	ldr	r1, [pc, #496]	; (3c38 <isr+0x5f4>)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    3a48:	4a7c      	ldr	r2, [pc, #496]	; (3c3c <isr+0x5f8>)
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
    3a4a:	64f3      	str	r3, [r6, #76]	; 0x4c
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
		endpoint0_transmit(reply_buffer, 1, 0);
		return;
	  case 0x0080: // GET_STATUS (device)
		reply_buffer[0] = 0;
    3a4c:	700b      	strb	r3, [r1, #0]
		reply_buffer[1] = 0;
    3a4e:	704b      	strb	r3, [r1, #1]
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
    3a50:	f501 5300 	add.w	r3, r1, #8192	; 0x2000
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    3a54:	6007      	str	r7, [r0, #0]
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    3a56:	f501 5780 	add.w	r7, r1, #4096	; 0x1000
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
    3a5a:	64b0      	str	r0, [r6, #72]	; 0x48
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    3a5c:	6042      	str	r2, [r0, #4]
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3a5e:	f8d5 21b0 	ldr.w	r2, [r5, #432]	; 0x1b0
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    3a62:	60c7      	str	r7, [r0, #12]
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
    3a64:	f501 5740 	add.w	r7, r1, #12288	; 0x3000
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
    3a68:	6103      	str	r3, [r0, #16]
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3a6a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
    3a6e:	f501 4380 	add.w	r3, r1, #16384	; 0x4000
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
    3a72:	6081      	str	r1, [r0, #8]
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3a74:	f8c5 21b0 	str.w	r2, [r5, #432]	; 0x1b0
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
    3a78:	6147      	str	r7, [r0, #20]
		endpoint0_transfer_data.pointer4 = addr + 16384;
    3a7a:	6183      	str	r3, [r0, #24]
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
    3a7c:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3a80:	2b00      	cmp	r3, #0
    3a82:	d1fb      	bne.n	3a7c <isr+0x438>
	}
	endpoint0_transfer_ack.next = 1;
    3a84:	4a69      	ldr	r2, [pc, #420]	; (3c2c <isr+0x5e8>)
    3a86:	2001      	movs	r0, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3a88:	2180      	movs	r1, #128	; 0x80
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
    3a8a:	60f3      	str	r3, [r6, #12]
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
    3a8c:	60b2      	str	r2, [r6, #8]
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3a8e:	6010      	str	r0, [r2, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3a90:	6051      	str	r1, [r2, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    3a92:	f8c5 a1bc 	str.w	sl, [r5, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<0);
    3a96:	f8d5 11b0 	ldr.w	r1, [r5, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3a9a:	6093      	str	r3, [r2, #8]
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<0);
    3a9c:	ea41 0300 	orr.w	r3, r1, r0
    3aa0:	f8c5 31b0 	str.w	r3, [r5, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
	while (USB1_ENDPTPRIME) ;
    3aa4:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3aa8:	2b00      	cmp	r3, #0
    3aaa:	d1fb      	bne.n	3aa4 <isr+0x460>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    3aac:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    3ab0:	2b00      	cmp	r3, #0
    3ab2:	f47f addf 	bne.w	3674 <isr+0x30>
    3ab6:	e65a      	b.n	376e <isr+0x12a>
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
		}
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0102: // CLEAR_FEATURE (endpoint)
		endpoint = setup.wIndex & 0x7F;
    3ab8:	b292      	uxth	r2, r2
    3aba:	f002 037f 	and.w	r3, r2, #127	; 0x7f
		if (endpoint > 7) break;
    3abe:	2b07      	cmp	r3, #7
    3ac0:	f63f af6b 	bhi.w	399a <isr+0x356>
		dir = setup.wIndex & 0x80;
		if (dir) {
    3ac4:	f012 0f80 	tst.w	r2, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_TXS;
    3ac8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3acc:	4a5c      	ldr	r2, [pc, #368]	; (3c40 <isr+0x5fc>)
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3ace:	f04f 0100 	mov.w	r1, #0
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3ad2:	f04f 0001 	mov.w	r0, #1
	  case 0x0102: // CLEAR_FEATURE (endpoint)
		endpoint = setup.wIndex & 0x7F;
		if (endpoint > 7) break;
		dir = setup.wIndex & 0x80;
		if (dir) {
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_TXS;
    3ad6:	441a      	add	r2, r3
    3ad8:	6813      	ldr	r3, [r2, #0]
    3ada:	bf14      	ite	ne
    3adc:	f423 3380 	bicne.w	r3, r3, #65536	; 0x10000
		} else {
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_RXS;
    3ae0:	f023 0301 	biceq.w	r3, r3, #1
    3ae4:	6013      	str	r3, [r2, #0]
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3ae6:	2280      	movs	r2, #128	; 0x80
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3ae8:	4b50      	ldr	r3, [pc, #320]	; (3c2c <isr+0x5e8>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    3aea:	64f1      	str	r1, [r6, #76]	; 0x4c
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    3aec:	64b3      	str	r3, [r6, #72]	; 0x48
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3aee:	6018      	str	r0, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3af0:	605a      	str	r2, [r3, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    3af2:	f8c4 a1bc 	str.w	sl, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    3af6:	f8d4 21b0 	ldr.w	r2, [r4, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3afa:	6099      	str	r1, [r3, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
    3afc:	f442 3380 	orr.w	r3, r2, #65536	; 0x10000
    3b00:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
	while (USB1_ENDPTPRIME) ;
    3b04:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3b08:	2b00      	cmp	r3, #0
    3b0a:	d1fb      	bne.n	3b04 <isr+0x4c0>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    3b0c:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    3b10:	2b00      	cmp	r3, #0
    3b12:	f47f adaf 	bne.w	3674 <isr+0x30>
    3b16:	e62a      	b.n	376e <isr+0x12a>
		}
		break;
#if defined(CDC_STATUS_INTERFACE)
	  case 0x2221: // CDC_SET_CONTROL_LINE_STATE
		#ifdef CDC_STATUS_INTERFACE
		if (setup.wIndex == CDC_STATUS_INTERFACE) {
    3b18:	b292      	uxth	r2, r2
    3b1a:	2a00      	cmp	r2, #0
    3b1c:	f47f af76 	bne.w	3a0c <isr+0x3c8>
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
    3b20:	4b48      	ldr	r3, [pc, #288]	; (3c44 <isr+0x600>)
			usb_cdc_line_rtsdtr = setup.wValue;
    3b22:	f3c0 4007 	ubfx	r0, r0, #16, #8
		break;
#if defined(CDC_STATUS_INTERFACE)
	  case 0x2221: // CDC_SET_CONTROL_LINE_STATE
		#ifdef CDC_STATUS_INTERFACE
		if (setup.wIndex == CDC_STATUS_INTERFACE) {
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
    3b26:	4a48      	ldr	r2, [pc, #288]	; (3c48 <isr+0x604>)
    3b28:	6819      	ldr	r1, [r3, #0]
			usb_cdc_line_rtsdtr = setup.wValue;
    3b2a:	4b48      	ldr	r3, [pc, #288]	; (3c4c <isr+0x608>)
		break;
#if defined(CDC_STATUS_INTERFACE)
	  case 0x2221: // CDC_SET_CONTROL_LINE_STATE
		#ifdef CDC_STATUS_INTERFACE
		if (setup.wIndex == CDC_STATUS_INTERFACE) {
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
    3b2c:	6011      	str	r1, [r2, #0]
			usb_cdc_line_rtsdtr = setup.wValue;
    3b2e:	7018      	strb	r0, [r3, #0]
    3b30:	e76c      	b.n	3a0c <isr+0x3c8>
			reply_buffer[0] = 1;
		}
		endpoint0_transmit(reply_buffer, 2, 0);
		return;
	  case 0x0302: // SET_FEATURE (endpoint)
		endpoint = setup.wIndex & 0x7F;
    3b32:	b292      	uxth	r2, r2
    3b34:	f002 037f 	and.w	r3, r2, #127	; 0x7f
		if (endpoint > 7) break;
    3b38:	2b07      	cmp	r3, #7
    3b3a:	f63f af2e 	bhi.w	399a <isr+0x356>
		dir = setup.wIndex & 0x80;
		if (dir) {
    3b3e:	f012 0f80 	tst.w	r2, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_TXS;
    3b42:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b46:	4a3e      	ldr	r2, [pc, #248]	; (3c40 <isr+0x5fc>)
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3b48:	f04f 0100 	mov.w	r1, #0
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3b4c:	f04f 0001 	mov.w	r0, #1
	  case 0x0302: // SET_FEATURE (endpoint)
		endpoint = setup.wIndex & 0x7F;
		if (endpoint > 7) break;
		dir = setup.wIndex & 0x80;
		if (dir) {
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_TXS;
    3b50:	441a      	add	r2, r3
    3b52:	6813      	ldr	r3, [r2, #0]
    3b54:	bf14      	ite	ne
    3b56:	f443 3380 	orrne.w	r3, r3, #65536	; 0x10000
		} else {
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
    3b5a:	f043 0301 	orreq.w	r3, r3, #1
    3b5e:	6013      	str	r3, [r2, #0]
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3b60:	2280      	movs	r2, #128	; 0x80
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3b62:	4b32      	ldr	r3, [pc, #200]	; (3c2c <isr+0x5e8>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    3b64:	64f1      	str	r1, [r6, #76]	; 0x4c
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    3b66:	64b3      	str	r3, [r6, #72]	; 0x48
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3b68:	6018      	str	r0, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3b6a:	605a      	str	r2, [r3, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    3b6c:	f8c4 a1bc 	str.w	sl, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    3b70:	f8d4 21b0 	ldr.w	r2, [r4, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3b74:	6099      	str	r1, [r3, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
    3b76:	f442 3380 	orr.w	r3, r2, #65536	; 0x10000
    3b7a:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
	while (USB1_ENDPTPRIME) ;
    3b7e:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3b82:	2b00      	cmp	r3, #0
    3b84:	d1fb      	bne.n	3b7e <isr+0x53a>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    3b86:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    3b8a:	2b00      	cmp	r3, #0
    3b8c:	f47f ad72 	bne.w	3674 <isr+0x30>
    3b90:	e5ed      	b.n	376e <isr+0x12a>
		usb_audio_configure();
		#endif
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
    3b92:	4922      	ldr	r1, [pc, #136]	; (3c1c <isr+0x5d8>)
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    3b94:	2201      	movs	r2, #1
		usb_audio_configure();
		#endif
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
    3b96:	4828      	ldr	r0, [pc, #160]	; (3c38 <isr+0x5f4>)
    3b98:	7809      	ldrb	r1, [r1, #0]
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
    3b9a:	64f3      	str	r3, [r6, #76]	; 0x4c
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    3b9c:	f500 5780 	add.w	r7, r0, #4096	; 0x1000
		usb_audio_configure();
		#endif
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0880: // GET_CONFIGURATION
		reply_buffer[0] = usb_configuration;
    3ba0:	7001      	strb	r1, [r0, #0]
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    3ba2:	4b2b      	ldr	r3, [pc, #172]	; (3c50 <isr+0x60c>)
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    3ba4:	4923      	ldr	r1, [pc, #140]	; (3c34 <isr+0x5f0>)
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    3ba6:	604b      	str	r3, [r1, #4]
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
    3ba8:	f500 5300 	add.w	r3, r0, #8192	; 0x2000
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
    3bac:	64b1      	str	r1, [r6, #72]	; 0x48
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    3bae:	600a      	str	r2, [r1, #0]
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3bb0:	f8d5 21b0 	ldr.w	r2, [r5, #432]	; 0x1b0
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    3bb4:	60cf      	str	r7, [r1, #12]
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
    3bb6:	f500 5740 	add.w	r7, r0, #12288	; 0x3000
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
    3bba:	610b      	str	r3, [r1, #16]
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3bbc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
    3bc0:	f500 4380 	add.w	r3, r0, #16384	; 0x4000
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
    3bc4:	6088      	str	r0, [r1, #8]
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3bc6:	f8c5 21b0 	str.w	r2, [r5, #432]	; 0x1b0
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
    3bca:	614f      	str	r7, [r1, #20]
		endpoint0_transfer_data.pointer4 = addr + 16384;
    3bcc:	618b      	str	r3, [r1, #24]
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
    3bce:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3bd2:	2b00      	cmp	r3, #0
    3bd4:	d1fb      	bne.n	3bce <isr+0x58a>
	}
	endpoint0_transfer_ack.next = 1;
    3bd6:	4a15      	ldr	r2, [pc, #84]	; (3c2c <isr+0x5e8>)
    3bd8:	2001      	movs	r0, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3bda:	2180      	movs	r1, #128	; 0x80
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
    3bdc:	60f3      	str	r3, [r6, #12]
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
    3bde:	60b2      	str	r2, [r6, #8]
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3be0:	6010      	str	r0, [r2, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3be2:	6051      	str	r1, [r2, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    3be4:	f8c5 a1bc 	str.w	sl, [r5, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<0);
    3be8:	f8d5 11b0 	ldr.w	r1, [r5, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3bec:	6093      	str	r3, [r2, #8]
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<0);
    3bee:	ea41 0300 	orr.w	r3, r1, r0
    3bf2:	f8c5 31b0 	str.w	r3, [r5, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
	while (USB1_ENDPTPRIME) ;
    3bf6:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3bfa:	2b00      	cmp	r3, #0
    3bfc:	d1fb      	bne.n	3bf6 <isr+0x5b2>
			//printf("setup %08lX %08lX\n", s.word1, s.word2);
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
			endpoint0_notify_mask = 0;
			endpoint0_setup(s.bothwords);
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
    3bfe:	f8d4 31ac 	ldr.w	r3, [r4, #428]	; 0x1ac

	if (status & USB_USBSTS_UI) {
		//printf("data\n");
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
		//printf("USB1_ENDPTSETUPSTAT=%X\n", setupstatus);
		while (setupstatus) {
    3c02:	2b00      	cmp	r3, #0
    3c04:	f47f ad36 	bne.w	3674 <isr+0x30>
    3c08:	e5b1      	b.n	376e <isr+0x12a>
		}
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0680: // GET_DESCRIPTOR
	  case 0x0681:
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
    3c0a:	4b12      	ldr	r3, [pc, #72]	; (3c54 <isr+0x610>)
    3c0c:	6859      	ldr	r1, [r3, #4]
    3c0e:	2900      	cmp	r1, #0
    3c10:	f43f aec3 	beq.w	399a <isr+0x356>
    3c14:	0c00      	lsrs	r0, r0, #16
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
    3c16:	fa1f fe82 	uxth.w	lr, r2
    3c1a:	e022      	b.n	3c62 <isr+0x61e>
    3c1c:	20001b30 	.word	0x20001b30
    3c20:	000200c8 	.word	0x000200c8
    3c24:	00cc0002 	.word	0x00cc0002
    3c28:	00c80002 	.word	0x00c80002
    3c2c:	20003020 	.word	0x20003020
    3c30:	20001b0c 	.word	0x20001b0c
    3c34:	20003000 	.word	0x20003000
    3c38:	20001b20 	.word	0x20001b20
    3c3c:	00020080 	.word	0x00020080
    3c40:	402e01c0 	.word	0x402e01c0
    3c44:	20001ae0 	.word	0x20001ae0
    3c48:	20004288 	.word	0x20004288
    3c4c:	20001d14 	.word	0x20001d14
    3c50:	00010080 	.word	0x00010080
    3c54:	20000638 	.word	0x20000638
		}
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x0680: // GET_DESCRIPTOR
	  case 0x0681:
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
    3c58:	330c      	adds	r3, #12
    3c5a:	6859      	ldr	r1, [r3, #4]
    3c5c:	2900      	cmp	r1, #0
    3c5e:	f43f ae9c 	beq.w	399a <isr+0x356>
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
    3c62:	881f      	ldrh	r7, [r3, #0]
    3c64:	4287      	cmp	r7, r0
    3c66:	d1f7      	bne.n	3c58 <isr+0x614>
    3c68:	885f      	ldrh	r7, [r3, #2]
    3c6a:	4577      	cmp	r7, lr
    3c6c:	d1f4      	bne.n	3c58 <isr+0x614>
				uint32_t datalen;
				if ((setup.wValue >> 8) == 3) {
    3c6e:	0a07      	lsrs	r7, r0, #8
    3c70:	2f03      	cmp	r7, #3
    3c72:	f000 80ff 	beq.w	3e74 <isr+0x830>
					// for string descriptors, use the descriptor's
					// length field, allowing runtime configured length.
					datalen = *(list->addr);
				} else {
					datalen = list->length;
    3c76:	891b      	ldrh	r3, [r3, #8]
				}
				if (datalen > setup.wLength) datalen = setup.wLength;
    3c78:	0c12      	lsrs	r2, r2, #16
    3c7a:	4293      	cmp	r3, r2
    3c7c:	bf28      	it	cs
    3c7e:	4613      	movcs	r3, r2

				// copy the descriptor, from PROGMEM to DMAMEM
				if (setup.wValue == 0x200) {
    3c80:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    3c84:	f000 80e7 	beq.w	3e56 <isr+0x812>
					// config descriptor needs to adapt to speed
					const uint8_t *src = usb_config_descriptor_12;
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
				} else if (setup.wValue == 0x700) {
    3c88:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
    3c8c:	f000 80c9 	beq.w	3e22 <isr+0x7de>
    3c90:	4f7b      	ldr	r7, [pc, #492]	; (3e80 <isr+0x83c>)
					const uint8_t *src = usb_config_descriptor_480;
					if (usb_high_speed) src = usb_config_descriptor_12;
					memcpy(usb_descriptor_buffer, src, datalen);
					usb_descriptor_buffer[1] = 7;
				} else {
					memcpy(usb_descriptor_buffer, list->addr, datalen);
    3c92:	461a      	mov	r2, r3
    3c94:	9301      	str	r3, [sp, #4]
    3c96:	4638      	mov	r0, r7
    3c98:	f001 f86a 	bl	4d70 <memcpy>
    3c9c:	9b01      	ldr	r3, [sp, #4]
// any cached data written to memory, and then removed from the cache,
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    3c9e:	f027 021f 	bic.w	r2, r7, #31
    3ca2:	4977      	ldr	r1, [pc, #476]	; (3e80 <isr+0x83c>)
	uint32_t end_addr = (uint32_t)addr + size;
    3ca4:	441f      	add	r7, r3
	asm volatile("": : :"memory");
	asm("dsb");
    3ca6:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
    3caa:	4876      	ldr	r0, [pc, #472]	; (3e84 <isr+0x840>)
    3cac:	6002      	str	r2, [r0, #0]
		location += 32;
    3cae:	3220      	adds	r2, #32
	} while (location < end_addr);
    3cb0:	4297      	cmp	r7, r2
    3cb2:	d8fa      	bhi.n	3caa <isr+0x666>
	asm("dsb");
    3cb4:	f3bf 8f4f 	dsb	sy
	asm("isb");
    3cb8:	f3bf 8f6f 	isb	sy
}

static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
    3cbc:	b303      	cbz	r3, 3d00 <isr+0x6bc>
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    3cbe:	041b      	lsls	r3, r3, #16
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    3cc0:	4a71      	ldr	r2, [pc, #452]	; (3e88 <isr+0x844>)
    3cc2:	2701      	movs	r7, #1
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
    3cc4:	2000      	movs	r0, #0
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    3cc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
    3cca:	64b2      	str	r2, [r6, #72]	; 0x48
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
{
	//printf("tx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    3ccc:	6017      	str	r7, [r2, #0]
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    3cce:	6053      	str	r3, [r2, #4]
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
    3cd0:	64f0      	str	r0, [r6, #76]	; 0x4c
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    3cd2:	4b6e      	ldr	r3, [pc, #440]	; (3e8c <isr+0x848>)
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3cd4:	f8d4 01b0 	ldr.w	r0, [r4, #432]	; 0x1b0
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
    3cd8:	f503 5780 	add.w	r7, r3, #4096	; 0x1000
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
    3cdc:	6091      	str	r1, [r2, #8]
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
    3cde:	f503 5e00 	add.w	lr, r3, #8192	; 0x2000
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    3ce2:	60d3      	str	r3, [r2, #12]
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3ce4:	f440 3180 	orr.w	r1, r0, #65536	; 0x10000
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
    3ce8:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
    3cec:	6117      	str	r7, [r2, #16]
		endpoint0_transfer_data.pointer3 = addr + 12288;
    3cee:	f8c2 e014 	str.w	lr, [r2, #20]
		endpoint0_transfer_data.pointer4 = addr + 16384;
    3cf2:	6193      	str	r3, [r2, #24]
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
    3cf4:	f8c4 11b0 	str.w	r1, [r4, #432]	; 0x1b0
		while (USB1_ENDPTPRIME) ;
    3cf8:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3cfc:	2b00      	cmp	r3, #0
    3cfe:	d1fb      	bne.n	3cf8 <isr+0x6b4>
	}
	endpoint0_transfer_ack.next = 1;
    3d00:	4b63      	ldr	r3, [pc, #396]	; (3e90 <isr+0x84c>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3d02:	2200      	movs	r2, #0
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3d04:	2001      	movs	r0, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3d06:	2180      	movs	r1, #128	; 0x80
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
    3d08:	60b3      	str	r3, [r6, #8]
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[1].status = 0;
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3d0a:	6018      	str	r0, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3d0c:	6059      	str	r1, [r3, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
    3d0e:	60f2      	str	r2, [r6, #12]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    3d10:	f8c4 a1bc 	str.w	sl, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<0);
    3d14:	f8d4 11b0 	ldr.w	r1, [r4, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<16);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3d18:	609a      	str	r2, [r3, #8]
	endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[0].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<0);
    3d1a:	ea41 0300 	orr.w	r3, r1, r0
    3d1e:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
    3d22:	f8c9 2000 	str.w	r2, [r9]
	while (USB1_ENDPTPRIME) ;
    3d26:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3d2a:	2b00      	cmp	r3, #0
    3d2c:	d1fb      	bne.n	3d26 <isr+0x6e2>
    3d2e:	e51a      	b.n	3766 <isr+0x122>
		if (endpoint > 7) break;
		dir = setup.wIndex & 0x80;
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
		reply_buffer[0] = 0;
		reply_buffer[1] = 0;
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
    3d30:	07cf      	lsls	r7, r1, #31
    3d32:	f57f ace6 	bpl.w	3702 <isr+0xbe>
    3d36:	e4e2      	b.n	36fe <isr+0xba>
	  case 0x2321: // CDC_SEND_BREAK
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x2021: // CDC_SET_LINE_CODING
		if (setup.wLength != 7) break;
		endpoint0_setupdata.bothwords = setupdata;
    3d38:	4f56      	ldr	r7, [pc, #344]	; (3e94 <isr+0x850>)
static void endpoint0_receive(void *data, uint32_t len, int notify)
{
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    3d3a:	f04f 0e01 	mov.w	lr, #1
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
    3d3e:	60f3      	str	r3, [r6, #12]
{
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    3d40:	4955      	ldr	r1, [pc, #340]	; (3e98 <isr+0x854>)
static void endpoint0_receive(void *data, uint32_t len, int notify)
{
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    3d42:	4b51      	ldr	r3, [pc, #324]	; (3e88 <isr+0x844>)
	  case 0x2321: // CDC_SEND_BREAK
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x2021: // CDC_SET_LINE_CODING
		if (setup.wLength != 7) break;
		endpoint0_setupdata.bothwords = setupdata;
    3d44:	6038      	str	r0, [r7, #0]
static void endpoint0_receive(void *data, uint32_t len, int notify)
{
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
    3d46:	f8c3 e000 	str.w	lr, [r3]
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
    3d4a:	6059      	str	r1, [r3, #4]
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
    3d4c:	60b3      	str	r3, [r6, #8]
	//printf("rx %lu\n", len);
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
    3d4e:	4953      	ldr	r1, [pc, #332]	; (3e9c <isr+0x858>)
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
    3d50:	f8d5 01b0 	ldr.w	r0, [r5, #432]	; 0x1b0
	  case 0x2321: // CDC_SEND_BREAK
		endpoint0_receive(NULL, 0, 0);
		return;
	  case 0x2021: // CDC_SET_LINE_CODING
		if (setup.wLength != 7) break;
		endpoint0_setupdata.bothwords = setupdata;
    3d54:	607a      	str	r2, [r7, #4]
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    3d56:	f501 5780 	add.w	r7, r1, #4096	; 0x1000
		endpoint0_transfer_data.pointer3 = addr + 12288;
		endpoint0_transfer_data.pointer4 = addr + 16384;
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
    3d5a:	ea40 020e 	orr.w	r2, r0, lr
	if (len > 0) {
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
    3d5e:	6099      	str	r1, [r3, #8]
		endpoint0_transfer_data.pointer1 = addr + 4096;
		endpoint0_transfer_data.pointer2 = addr + 8192;
    3d60:	f501 5e00 	add.w	lr, r1, #8192	; 0x2000
		endpoint0_transfer_data.pointer3 = addr + 12288;
    3d64:	f501 5040 	add.w	r0, r1, #12288	; 0x3000
		endpoint0_transfer_data.pointer4 = addr + 16384;
    3d68:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
    3d6c:	f8c5 21b0 	str.w	r2, [r5, #432]	; 0x1b0
		// Executing A Transfer Descriptor, page 3182
		endpoint0_transfer_data.next = 1;
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
		uint32_t addr = (uint32_t)data;
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
		endpoint0_transfer_data.pointer1 = addr + 4096;
    3d70:	60df      	str	r7, [r3, #12]
		endpoint0_transfer_data.pointer2 = addr + 8192;
    3d72:	f8c3 e010 	str.w	lr, [r3, #16]
		endpoint0_transfer_data.pointer3 = addr + 12288;
    3d76:	6158      	str	r0, [r3, #20]
		endpoint0_transfer_data.pointer4 = addr + 16384;
    3d78:	6199      	str	r1, [r3, #24]
		//  Case 1: Link list is empty, page 3182
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
    3d7a:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3d7e:	2b00      	cmp	r3, #0
    3d80:	d1fb      	bne.n	3d7a <isr+0x736>
	}
	endpoint0_transfer_ack.next = 1;
    3d82:	4a43      	ldr	r2, [pc, #268]	; (3e90 <isr+0x84c>)
    3d84:	2001      	movs	r0, #1
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3d86:	f248 0180 	movw	r1, #32896	; 0x8080
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
    3d8a:	64f3      	str	r3, [r6, #76]	; 0x4c
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
    3d8c:	6010      	str	r0, [r2, #0]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
    3d8e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
    3d92:	64b2      	str	r2, [r6, #72]	; 0x48
		endpoint_queue_head[0].status = 0;
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
    3d94:	6051      	str	r1, [r2, #4]
	endpoint0_transfer_ack.pointer0 = 0;
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
    3d96:	f8c5 a1bc 	str.w	sl, [r5, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
    3d9a:	f8d5 11b0 	ldr.w	r1, [r5, #432]	; 0x1b0
		USB1_ENDPTPRIME |= (1<<0);
		while (USB1_ENDPTPRIME) ;
	}
	endpoint0_transfer_ack.next = 1;
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
	endpoint0_transfer_ack.pointer0 = 0;
    3d9e:	6093      	str	r3, [r2, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
	endpoint_queue_head[1].status = 0;
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
	USB1_ENDPTPRIME |= (1<<16);
    3da0:	ea41 0300 	orr.w	r3, r1, r0
    3da4:	f8c5 31b0 	str.w	r3, [r5, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
    3da8:	f8c9 0000 	str.w	r0, [r9]
	while (USB1_ENDPTPRIME) ;
    3dac:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
    3db0:	2b00      	cmp	r3, #0
    3db2:	d1fb      	bne.n	3dac <isr+0x768>
    3db4:	e4d7      	b.n	3766 <isr+0x122>

static void endpoint0_complete(void)
{
	setup_t setup;

	setup.bothwords = endpoint0_setupdata.bothwords;
    3db6:	4837      	ldr	r0, [pc, #220]	; (3e94 <isr+0x850>)
	//printf("complete %x %x %x\n", setup.word1, setup.word2, endpoint0_buffer[0]);
#ifdef CDC_STATUS_INTERFACE
	// 0x2021 is CDC_SET_LINE_CODING
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
    3db8:	f242 0421 	movw	r4, #8225	; 0x2021
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
		if (completestatus) {
			USB1_ENDPTCOMPLETE = completestatus;
			//printf("USB1_ENDPTCOMPLETE=%lX\n", completestatus);
			if (completestatus & endpoint0_notify_mask) {
				endpoint0_notify_mask = 0;
    3dbc:	2600      	movs	r6, #0

	setup.bothwords = endpoint0_setupdata.bothwords;
	//printf("complete %x %x %x\n", setup.word1, setup.word2, endpoint0_buffer[0]);
#ifdef CDC_STATUS_INTERFACE
	// 0x2021 is CDC_SET_LINE_CODING
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
    3dbe:	8805      	ldrh	r5, [r0, #0]
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
		if (completestatus) {
			USB1_ENDPTCOMPLETE = completestatus;
			//printf("USB1_ENDPTCOMPLETE=%lX\n", completestatus);
			if (completestatus & endpoint0_notify_mask) {
				endpoint0_notify_mask = 0;
    3dc0:	600e      	str	r6, [r1, #0]

	setup.bothwords = endpoint0_setupdata.bothwords;
	//printf("complete %x %x %x\n", setup.word1, setup.word2, endpoint0_buffer[0]);
#ifdef CDC_STATUS_INTERFACE
	// 0x2021 is CDC_SET_LINE_CODING
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
    3dc2:	42a5      	cmp	r5, r4

static void endpoint0_complete(void)
{
	setup_t setup;

	setup.bothwords = endpoint0_setupdata.bothwords;
    3dc4:	6840      	ldr	r0, [r0, #4]
	//printf("complete %x %x %x\n", setup.word1, setup.word2, endpoint0_buffer[0]);
#ifdef CDC_STATUS_INTERFACE
	// 0x2021 is CDC_SET_LINE_CODING
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
    3dc6:	f47f ad2f 	bne.w	3828 <isr+0x1e4>
    3dca:	b281      	uxth	r1, r0
    3dcc:	2900      	cmp	r1, #0
    3dce:	f47f ad2b 	bne.w	3828 <isr+0x1e4>
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
    3dd2:	4932      	ldr	r1, [pc, #200]	; (3e9c <isr+0x858>)
    3dd4:	4c32      	ldr	r4, [pc, #200]	; (3ea0 <isr+0x85c>)
    3dd6:	c903      	ldmia	r1, {r0, r1}
    3dd8:	0c0d      	lsrs	r5, r1, #16
		printf("usb_cdc_line_coding, baud=%u\n", usb_cdc_line_coding[0]);
		if (usb_cdc_line_coding[0] == 134) {
    3dda:	2886      	cmp	r0, #134	; 0x86
	setup.bothwords = endpoint0_setupdata.bothwords;
	//printf("complete %x %x %x\n", setup.word1, setup.word2, endpoint0_buffer[0]);
#ifdef CDC_STATUS_INTERFACE
	// 0x2021 is CDC_SET_LINE_CODING
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
    3ddc:	6020      	str	r0, [r4, #0]
    3dde:	80a1      	strh	r1, [r4, #4]
    3de0:	71a5      	strb	r5, [r4, #6]
		printf("usb_cdc_line_coding, baud=%u\n", usb_cdc_line_coding[0]);
		if (usb_cdc_line_coding[0] == 134) {
    3de2:	f47f ad21 	bne.w	3828 <isr+0x1e4>
}


void usb_start_sof_interrupts(int interface)
{
	__disable_irq();
    3de6:	b672      	cpsid	i
	sof_usage |= (1 << interface);
    3de8:	482e      	ldr	r0, [pc, #184]	; (3ea4 <isr+0x860>)
    3dea:	7801      	ldrb	r1, [r0, #0]
    3dec:	f041 0104 	orr.w	r1, r1, #4
    3df0:	7001      	strb	r1, [r0, #0]
	uint32_t intr = USB1_USBINTR;
    3df2:	f8d2 1148 	ldr.w	r1, [r2, #328]	; 0x148
	if (!(intr & USB_USBINTR_SRE)) {
    3df6:	0608      	lsls	r0, r1, #24
    3df8:	d406      	bmi.n	3e08 <isr+0x7c4>
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
		USB1_USBINTR = intr | USB_USBINTR_SRE;
    3dfa:	f041 0180 	orr.w	r1, r1, #128	; 0x80
{
	__disable_irq();
	sof_usage |= (1 << interface);
	uint32_t intr = USB1_USBINTR;
	if (!(intr & USB_USBINTR_SRE)) {
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
    3dfe:	2080      	movs	r0, #128	; 0x80
    3e00:	f8c2 0144 	str.w	r0, [r2, #324]	; 0x144
		USB1_USBINTR = intr | USB_USBINTR_SRE;
    3e04:	f8c2 1148 	str.w	r1, [r2, #328]	; 0x148
	}
	__enable_irq();
    3e08:	b662      	cpsie	i
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
		printf("usb_cdc_line_coding, baud=%u\n", usb_cdc_line_coding[0]);
		if (usb_cdc_line_coding[0] == 134) {
			usb_start_sof_interrupts(NUM_INTERFACE);
			usb_reboot_timer = 80; // TODO: 10 if only 12 Mbit/sec
    3e0a:	4a27      	ldr	r2, [pc, #156]	; (3ea8 <isr+0x864>)
    3e0c:	2150      	movs	r1, #80	; 0x50
    3e0e:	7011      	strb	r1, [r2, #0]
    3e10:	e50a      	b.n	3828 <isr+0x1e4>
		count++;
		t = (transfer_t *)t->next;
		if ((uint32_t)t == 1) {
			// reached end of list, all need callbacks, new list is empty
			//printf(" end of list\n");
			ep->first_transfer = NULL;
    3e12:	f8ca 3030 	str.w	r3, [sl, #48]	; 0x30
			ep->last_transfer = NULL;
    3e16:	f8ca 3034 	str.w	r3, [sl, #52]	; 0x34
    3e1a:	e553      	b.n	38c4 <isr+0x280>
		count++;
		t = (transfer_t *)t->next;
		if ((uint32_t)t == 1) {
			// reached end of list, all need callbacks, new list is empty
			//printf(" end of list\n");
			ep->first_transfer = NULL;
    3e1c:	633b      	str	r3, [r7, #48]	; 0x30
			ep->last_transfer = NULL;
    3e1e:	637b      	str	r3, [r7, #52]	; 0x34
    3e20:	e524      	b.n	386c <isr+0x228>
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
				} else if (setup.wValue == 0x700) {
					// other speed config also needs to adapt
					const uint8_t *src = usb_config_descriptor_480;
					if (usb_high_speed) src = usb_config_descriptor_12;
    3e22:	4822      	ldr	r0, [pc, #136]	; (3eac <isr+0x868>)
					memcpy(usb_descriptor_buffer, src, datalen);
    3e24:	461a      	mov	r2, r3
    3e26:	4f16      	ldr	r7, [pc, #88]	; (3e80 <isr+0x83c>)
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
				} else if (setup.wValue == 0x700) {
					// other speed config also needs to adapt
					const uint8_t *src = usb_config_descriptor_480;
					if (usb_high_speed) src = usb_config_descriptor_12;
    3e28:	f890 e000 	ldrb.w	lr, [r0]
					const uint8_t *src = usb_config_descriptor_12;
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
				} else if (setup.wValue == 0x700) {
					// other speed config also needs to adapt
					const uint8_t *src = usb_config_descriptor_480;
    3e2c:	4920      	ldr	r1, [pc, #128]	; (3eb0 <isr+0x86c>)
    3e2e:	4821      	ldr	r0, [pc, #132]	; (3eb4 <isr+0x870>)
					if (usb_high_speed) src = usb_config_descriptor_12;
					memcpy(usb_descriptor_buffer, src, datalen);
    3e30:	9301      	str	r3, [sp, #4]
    3e32:	f1be 0f00 	cmp.w	lr, #0
    3e36:	bf08      	it	eq
    3e38:	4601      	moveq	r1, r0
    3e3a:	4638      	mov	r0, r7
    3e3c:	f000 ff98 	bl	4d70 <memcpy>
					usb_descriptor_buffer[1] = 7;
    3e40:	2207      	movs	r2, #7
    3e42:	9b01      	ldr	r3, [sp, #4]
    3e44:	707a      	strb	r2, [r7, #1]
    3e46:	e72a      	b.n	3c9e <isr+0x65a>

void usb_stop_sof_interrupts(int interface)
{
	sof_usage &= ~(1 << interface);
	if (sof_usage == 0) {
		USB1_USBINTR &= ~USB_USBINTR_SRE;
    3e48:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
    3e4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    3e50:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
    3e54:	e4dd      	b.n	3812 <isr+0x1ce>

				// copy the descriptor, from PROGMEM to DMAMEM
				if (setup.wValue == 0x200) {
					// config descriptor needs to adapt to speed
					const uint8_t *src = usb_config_descriptor_12;
					if (usb_high_speed) src = usb_config_descriptor_480;
    3e56:	4815      	ldr	r0, [pc, #84]	; (3eac <isr+0x868>)
					memcpy(usb_descriptor_buffer, src, datalen);
    3e58:	461a      	mov	r2, r3
				if (datalen > setup.wLength) datalen = setup.wLength;

				// copy the descriptor, from PROGMEM to DMAMEM
				if (setup.wValue == 0x200) {
					// config descriptor needs to adapt to speed
					const uint8_t *src = usb_config_descriptor_12;
    3e5a:	4916      	ldr	r1, [pc, #88]	; (3eb4 <isr+0x870>)
					if (usb_high_speed) src = usb_config_descriptor_480;
    3e5c:	7807      	ldrb	r7, [r0, #0]
				if (datalen > setup.wLength) datalen = setup.wLength;

				// copy the descriptor, from PROGMEM to DMAMEM
				if (setup.wValue == 0x200) {
					// config descriptor needs to adapt to speed
					const uint8_t *src = usb_config_descriptor_12;
    3e5e:	4814      	ldr	r0, [pc, #80]	; (3eb0 <isr+0x86c>)
					if (usb_high_speed) src = usb_config_descriptor_480;
					memcpy(usb_descriptor_buffer, src, datalen);
    3e60:	9301      	str	r3, [sp, #4]
    3e62:	2f00      	cmp	r7, #0
    3e64:	bf08      	it	eq
    3e66:	4601      	moveq	r1, r0
    3e68:	4805      	ldr	r0, [pc, #20]	; (3e80 <isr+0x83c>)
    3e6a:	f000 ff81 	bl	4d70 <memcpy>
    3e6e:	4f04      	ldr	r7, [pc, #16]	; (3e80 <isr+0x83c>)
    3e70:	9b01      	ldr	r3, [sp, #4]
    3e72:	e714      	b.n	3c9e <isr+0x65a>
					// length field, allowing runtime configured length.
					datalen = *(list->addr);
				} else {
					datalen = list->length;
				}
				if (datalen > setup.wLength) datalen = setup.wLength;
    3e74:	0c12      	lsrs	r2, r2, #16
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
				uint32_t datalen;
				if ((setup.wValue >> 8) == 3) {
					// for string descriptors, use the descriptor's
					// length field, allowing runtime configured length.
					datalen = *(list->addr);
    3e76:	780b      	ldrb	r3, [r1, #0]
    3e78:	4293      	cmp	r3, r2
    3e7a:	bf28      	it	cs
    3e7c:	4613      	movcs	r3, r2
    3e7e:	e703      	b.n	3c88 <isr+0x644>
    3e80:	20200000 	.word	0x20200000
    3e84:	e000ef70 	.word	0xe000ef70
    3e88:	20003000 	.word	0x20003000
    3e8c:	20201000 	.word	0x20201000
    3e90:	20003020 	.word	0x20003020
    3e94:	20001b18 	.word	0x20001b18
    3e98:	00070080 	.word	0x00070080
    3e9c:	20001b28 	.word	0x20001b28
    3ea0:	20004280 	.word	0x20004280
    3ea4:	20001b00 	.word	0x20001b00
    3ea8:	20001b10 	.word	0x20001b10
    3eac:	20001b08 	.word	0x20001b08
    3eb0:	60001a14 	.word	0x60001a14
    3eb4:	60001a58 	.word	0x60001a58

00003eb8 <usb_config_rx>:
	qh->callback_function = callback;
}

void usb_config_rx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    3eb8:	2a00      	cmp	r2, #0
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    3eba:	f1a0 0202 	sub.w	r2, r0, #2
	qh->next = 1; // Terminate bit = 1
	qh->callback_function = callback;
}

void usb_config_rx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
    3ebe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    3ec2:	bf14      	ite	ne
    3ec4:	2700      	movne	r7, #0
    3ec6:	f04f 5700 	moveq.w	r7, #536870912	; 0x20000000
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    3eca:	2a02      	cmp	r2, #2
    3ecc:	d901      	bls.n	3ed2 <usb_config_rx+0x1a>
    3ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
    3ed2:	ea4f 1ac0 	mov.w	sl, r0, lsl #7
    3ed6:	f8df 9040 	ldr.w	r9, [pc, #64]	; 3f18 <usb_config_rx+0x60>
    3eda:	460d      	mov	r5, r1
    3edc:	4604      	mov	r4, r0
    3ede:	eb0a 0609 	add.w	r6, sl, r9
#endif
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
    3ee2:	2100      	movs	r1, #0
    3ee4:	2240      	movs	r2, #64	; 0x40
    3ee6:	4698      	mov	r8, r3
    3ee8:	4630      	mov	r0, r6
    3eea:	f001 fd8b 	bl	5a04 <memset>
	qh->config = config;
	qh->next = 1; // Terminate bit = 1
    3eee:	2001      	movs	r0, #1
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
	qh->config = config;
    3ef0:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
    3ef4:	f84a 1009 	str.w	r1, [sl, r9]
	qh->next = 1; // Terminate bit = 1
	qh->callback_function = callback;
    3ef8:	f8c6 8038 	str.w	r8, [r6, #56]	; 0x38

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
	qh->config = config;
	qh->next = 1; // Terminate bit = 1
    3efc:	60b0      	str	r0, [r6, #8]
void usb_config_rx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
	if (cb) endpointN_notify_mask |= (1 << ep);
    3efe:	f1b8 0f00 	cmp.w	r8, #0
    3f02:	d0e4      	beq.n	3ece <usb_config_rx+0x16>
    3f04:	4b03      	ldr	r3, [pc, #12]	; (3f14 <usb_config_rx+0x5c>)
    3f06:	40a0      	lsls	r0, r4
    3f08:	681c      	ldr	r4, [r3, #0]
    3f0a:	4320      	orrs	r0, r4
    3f0c:	6018      	str	r0, [r3, #0]
    3f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3f12:	bf00      	nop
    3f14:	20001afc 	.word	0x20001afc
    3f18:	20004000 	.word	0x20004000

00003f1c <usb_config_tx>:
}

void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    3f1c:	2a00      	cmp	r2, #0
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    3f1e:	f1a0 0202 	sub.w	r2, r0, #2
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
	if (cb) endpointN_notify_mask |= (1 << ep);
}

void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
    3f22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
    3f26:	bf14      	ite	ne
    3f28:	2700      	movne	r7, #0
    3f2a:	f04f 5700 	moveq.w	r7, #536870912	; 0x20000000
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
    3f2e:	2a02      	cmp	r2, #2
    3f30:	d901      	bls.n	3f36 <usb_config_tx+0x1a>
    3f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
#endif
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
    3f36:	2240      	movs	r2, #64	; 0x40

void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
    3f38:	01c5      	lsls	r5, r0, #7
    3f3a:	f8df 9044 	ldr.w	r9, [pc, #68]	; 3f80 <usb_config_tx+0x64>
    3f3e:	4688      	mov	r8, r1
    3f40:	4415      	add	r5, r2
#endif
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
    3f42:	2100      	movs	r1, #0
    3f44:	4604      	mov	r4, r0
    3f46:	461e      	mov	r6, r3

void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
    3f48:	eb05 0a09 	add.w	sl, r5, r9
#endif
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
    3f4c:	4650      	mov	r0, sl
    3f4e:	f001 fd59 	bl	5a04 <memset>
	qh->config = config;
	qh->next = 1; // Terminate bit = 1
    3f52:	2201      	movs	r2, #1
}

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
	qh->config = config;
    3f54:	ea47 4108 	orr.w	r1, r7, r8, lsl #16
    3f58:	f845 1009 	str.w	r1, [r5, r9]
	qh->next = 1; // Terminate bit = 1
	qh->callback_function = callback;
    3f5c:	f8ca 6038 	str.w	r6, [sl, #56]	; 0x38

static void usb_endpoint_config(endpoint_t *qh, uint32_t config, void (*callback)(transfer_t *))
{
	memset(qh, 0, sizeof(endpoint_t));
	qh->config = config;
	qh->next = 1; // Terminate bit = 1
    3f60:	f8ca 2008 	str.w	r2, [sl, #8]
void usb_config_tx(uint32_t ep, uint32_t packet_size, int do_zlp, void (*cb)(transfer_t *))
{
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
    3f64:	2e00      	cmp	r6, #0
    3f66:	d0e4      	beq.n	3f32 <usb_config_tx+0x16>
    3f68:	f104 0010 	add.w	r0, r4, #16
    3f6c:	4b03      	ldr	r3, [pc, #12]	; (3f7c <usb_config_tx+0x60>)
    3f6e:	4082      	lsls	r2, r0
    3f70:	6818      	ldr	r0, [r3, #0]
    3f72:	4302      	orrs	r2, r0
    3f74:	601a      	str	r2, [r3, #0]
    3f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3f7a:	bf00      	nop
    3f7c:	20001afc 	.word	0x20001afc
    3f80:	20004000 	.word	0x20004000

00003f84 <usb_prepare_transfer>:


void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
	transfer->next = 1;
	transfer->status = (len << 16) | (1<<7);
    3f84:	0412      	lsls	r2, r2, #16
	uint32_t addr = (uint32_t)data;
	transfer->pointer0 = addr;
    3f86:	6081      	str	r1, [r0, #8]
	transfer->pointer1 = addr + 4096;
	transfer->pointer2 = addr + 8192;
	transfer->pointer3 = addr + 12288;
	transfer->pointer4 = addr + 16384;
	transfer->callback_param = param;
    3f88:	61c3      	str	r3, [r0, #28]


void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
	transfer->next = 1;
	transfer->status = (len << 16) | (1<<7);
    3f8a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
}



void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
    3f8e:	b4f0      	push	{r4, r5, r6, r7}
	transfer->next = 1;
	transfer->status = (len << 16) | (1<<7);
    3f90:	6042      	str	r2, [r0, #4]



void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
	transfer->next = 1;
    3f92:	2701      	movs	r7, #1
	transfer->status = (len << 16) | (1<<7);
	uint32_t addr = (uint32_t)data;
	transfer->pointer0 = addr;
	transfer->pointer1 = addr + 4096;
    3f94:	f501 5680 	add.w	r6, r1, #4096	; 0x1000
	transfer->pointer2 = addr + 8192;
    3f98:	f501 5500 	add.w	r5, r1, #8192	; 0x2000
	transfer->pointer3 = addr + 12288;
    3f9c:	f501 5440 	add.w	r4, r1, #12288	; 0x3000
	transfer->pointer4 = addr + 16384;
    3fa0:	f501 4280 	add.w	r2, r1, #16384	; 0x4000



void usb_prepare_transfer(transfer_t *transfer, const void *data, uint32_t len, uint32_t param)
{
	transfer->next = 1;
    3fa4:	6007      	str	r7, [r0, #0]
	transfer->status = (len << 16) | (1<<7);
	uint32_t addr = (uint32_t)data;
	transfer->pointer0 = addr;
	transfer->pointer1 = addr + 4096;
    3fa6:	60c6      	str	r6, [r0, #12]
	transfer->pointer2 = addr + 8192;
    3fa8:	6105      	str	r5, [r0, #16]
	transfer->pointer3 = addr + 12288;
    3faa:	6144      	str	r4, [r0, #20]
	transfer->pointer4 = addr + 16384;
    3fac:	6182      	str	r2, [r0, #24]
	transfer->callback_param = param;
}
    3fae:	bcf0      	pop	{r4, r5, r6, r7}
    3fb0:	4770      	bx	lr
    3fb2:	bf00      	nop

00003fb4 <usb_transmit>:
	}
}

void usb_transmit(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    3fb4:	1e83      	subs	r3, r0, #2
    3fb6:	2b02      	cmp	r3, #2
    3fb8:	d900      	bls.n	3fbc <usb_transmit+0x8>
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
	uint32_t mask = 1 << (endpoint_number + 16);
	schedule_transfer(endpoint, mask, transfer);
}
    3fba:	4770      	bx	lr
}

void usb_transmit(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
    3fbc:	4a1d      	ldr	r2, [pc, #116]	; (4034 <usb_transmit+0x80>)
	uint32_t mask = 1 << (endpoint_number + 16);
    3fbe:	f100 0310 	add.w	r3, r0, #16
		count--;
	}
}

void usb_transmit(int endpoint_number, transfer_t *transfer)
{
    3fc2:	b4f0      	push	{r4, r5, r6, r7}
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
    3fc4:	eb02 10c0 	add.w	r0, r2, r0, lsl #7
	uint32_t mask = 1 << (endpoint_number + 16);
    3fc8:	2701      	movs	r7, #1
    3fca:	409f      	lsls	r7, r3
{
	// when we stop at 6, why is the last transfer missing from the USB output?
	//if (transfer_log_count >= 6) return;

	//uint32_t ret = (*(const uint8_t *)transfer->pointer0) << 8;
	if (endpoint->callback_function) {
    3fcc:	6b83      	ldr	r3, [r0, #56]	; 0x38
    3fce:	b11b      	cbz	r3, 3fd8 <usb_transmit+0x24>
		transfer->status |= (1<<15);
    3fd0:	684b      	ldr	r3, [r1, #4]
    3fd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    3fd6:	604b      	str	r3, [r1, #4]
	}
	__disable_irq();
    3fd8:	b672      	cpsid	i
	//digitalWriteFast(1, HIGH);
	// Executing A Transfer Descriptor, page 2468 (RT1060 manual, Rev 1, 12/2018)
	transfer_t *last = endpoint->last_transfer;
    3fda:	6b42      	ldr	r2, [r0, #52]	; 0x34
	if (last) {
    3fdc:	b1da      	cbz	r2, 4016 <usb_transmit+0x62>
		last->next = (uint32_t)transfer;
		if (USB1_ENDPTPRIME & epmask) goto end;
    3fde:	4b16      	ldr	r3, [pc, #88]	; (4038 <usb_transmit+0x84>)
	__disable_irq();
	//digitalWriteFast(1, HIGH);
	// Executing A Transfer Descriptor, page 2468 (RT1060 manual, Rev 1, 12/2018)
	transfer_t *last = endpoint->last_transfer;
	if (last) {
		last->next = (uint32_t)transfer;
    3fe0:	6011      	str	r1, [r2, #0]
		if (USB1_ENDPTPRIME & epmask) goto end;
    3fe2:	f8d3 21b0 	ldr.w	r2, [r3, #432]	; 0x1b0
    3fe6:	4217      	tst	r7, r2
    3fe8:	d11f      	bne.n	402a <usb_transmit+0x76>
		//digitalWriteFast(2, HIGH);
		//ret |= 0x01;
		uint32_t status, cyccnt=ARM_DWT_CYCCNT;
    3fea:	4c14      	ldr	r4, [pc, #80]	; (403c <usb_transmit+0x88>)
    3fec:	6826      	ldr	r6, [r4, #0]
    3fee:	e004      	b.n	3ffa <usb_transmit+0x46>
		do {
			USB1_USBCMD |= USB_USBCMD_ATDTW;
			status = USB1_ENDPTSTATUS;
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
    3ff0:	6822      	ldr	r2, [r4, #0]
    3ff2:	1b92      	subs	r2, r2, r6
    3ff4:	f5b2 6f16 	cmp.w	r2, #2400	; 0x960
    3ff8:	d20b      	bcs.n	4012 <usb_transmit+0x5e>
		if (USB1_ENDPTPRIME & epmask) goto end;
		//digitalWriteFast(2, HIGH);
		//ret |= 0x01;
		uint32_t status, cyccnt=ARM_DWT_CYCCNT;
		do {
			USB1_USBCMD |= USB_USBCMD_ATDTW;
    3ffa:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
    3ffe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    4002:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
			status = USB1_ENDPTSTATUS;
    4006:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
    400a:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
    400e:	0452      	lsls	r2, r2, #17
    4010:	d5ee      	bpl.n	3ff0 <usb_transmit+0x3c>
		//USB1_USBCMD &= ~USB_USBCMD_ATDTW;
		if (status & epmask) goto end;
    4012:	422f      	tst	r7, r5
    4014:	d109      	bne.n	402a <usb_transmit+0x76>
		//ret |= 0x02;
	}
	//digitalWriteFast(4, HIGH);
	endpoint->next = (uint32_t)transfer;
	endpoint->status = 0;
    4016:	2300      	movs	r3, #0
	USB1_ENDPTPRIME |= epmask;
    4018:	4a07      	ldr	r2, [pc, #28]	; (4038 <usb_transmit+0x84>)
		//USB1_USBCMD &= ~USB_USBCMD_ATDTW;
		if (status & epmask) goto end;
		//ret |= 0x02;
	}
	//digitalWriteFast(4, HIGH);
	endpoint->next = (uint32_t)transfer;
    401a:	6081      	str	r1, [r0, #8]
	endpoint->status = 0;
    401c:	60c3      	str	r3, [r0, #12]
	USB1_ENDPTPRIME |= epmask;
    401e:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
    4022:	431f      	orrs	r7, r3
    4024:	f8c2 71b0 	str.w	r7, [r2, #432]	; 0x1b0
	endpoint->first_transfer = transfer;
    4028:	6301      	str	r1, [r0, #48]	; 0x30
end:
	endpoint->last_transfer = transfer;
    402a:	6341      	str	r1, [r0, #52]	; 0x34
	__enable_irq();
    402c:	b662      	cpsie	i
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
	uint32_t mask = 1 << (endpoint_number + 16);
	schedule_transfer(endpoint, mask, transfer);
}
    402e:	bcf0      	pop	{r4, r5, r6, r7}
    4030:	4770      	bx	lr
    4032:	bf00      	nop
    4034:	20004040 	.word	0x20004040
    4038:	402e0000 	.word	0x402e0000
    403c:	e0001004 	.word	0xe0001004

00004040 <usb_receive>:

void usb_receive(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
    4040:	1e83      	subs	r3, r0, #2
    4042:	2b02      	cmp	r3, #2
    4044:	d900      	bls.n	4048 <usb_receive+0x8>
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
	uint32_t mask = 1 << endpoint_number;
	schedule_transfer(endpoint, mask, transfer);
}
    4046:	4770      	bx	lr
	uint32_t mask = 1 << (endpoint_number + 16);
	schedule_transfer(endpoint, mask, transfer);
}

void usb_receive(int endpoint_number, transfer_t *transfer)
{
    4048:	b4f0      	push	{r4, r5, r6, r7}
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
    404a:	4d1c      	ldr	r5, [pc, #112]	; (40bc <usb_receive+0x7c>)
	uint32_t mask = 1 << endpoint_number;
    404c:	2301      	movs	r3, #1
}

void usb_receive(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
    404e:	eb05 15c0 	add.w	r5, r5, r0, lsl #7
	uint32_t mask = 1 << endpoint_number;
    4052:	fa03 f000 	lsl.w	r0, r3, r0
{
	// when we stop at 6, why is the last transfer missing from the USB output?
	//if (transfer_log_count >= 6) return;

	//uint32_t ret = (*(const uint8_t *)transfer->pointer0) << 8;
	if (endpoint->callback_function) {
    4056:	6bab      	ldr	r3, [r5, #56]	; 0x38
    4058:	b11b      	cbz	r3, 4062 <usb_receive+0x22>
		transfer->status |= (1<<15);
    405a:	684b      	ldr	r3, [r1, #4]
    405c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    4060:	604b      	str	r3, [r1, #4]
	}
	__disable_irq();
    4062:	b672      	cpsid	i
	//digitalWriteFast(1, HIGH);
	// Executing A Transfer Descriptor, page 2468 (RT1060 manual, Rev 1, 12/2018)
	transfer_t *last = endpoint->last_transfer;
    4064:	6b6a      	ldr	r2, [r5, #52]	; 0x34
	if (last) {
    4066:	b1da      	cbz	r2, 40a0 <usb_receive+0x60>
		last->next = (uint32_t)transfer;
		if (USB1_ENDPTPRIME & epmask) goto end;
    4068:	4b15      	ldr	r3, [pc, #84]	; (40c0 <usb_receive+0x80>)
	__disable_irq();
	//digitalWriteFast(1, HIGH);
	// Executing A Transfer Descriptor, page 2468 (RT1060 manual, Rev 1, 12/2018)
	transfer_t *last = endpoint->last_transfer;
	if (last) {
		last->next = (uint32_t)transfer;
    406a:	6011      	str	r1, [r2, #0]
		if (USB1_ENDPTPRIME & epmask) goto end;
    406c:	f8d3 21b0 	ldr.w	r2, [r3, #432]	; 0x1b0
    4070:	4210      	tst	r0, r2
    4072:	d11f      	bne.n	40b4 <usb_receive+0x74>
		//digitalWriteFast(2, HIGH);
		//ret |= 0x01;
		uint32_t status, cyccnt=ARM_DWT_CYCCNT;
    4074:	4c13      	ldr	r4, [pc, #76]	; (40c4 <usb_receive+0x84>)
    4076:	6827      	ldr	r7, [r4, #0]
    4078:	e004      	b.n	4084 <usb_receive+0x44>
		do {
			USB1_USBCMD |= USB_USBCMD_ATDTW;
			status = USB1_ENDPTSTATUS;
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
    407a:	6822      	ldr	r2, [r4, #0]
    407c:	1bd2      	subs	r2, r2, r7
    407e:	f5b2 6f16 	cmp.w	r2, #2400	; 0x960
    4082:	d20b      	bcs.n	409c <usb_receive+0x5c>
		if (USB1_ENDPTPRIME & epmask) goto end;
		//digitalWriteFast(2, HIGH);
		//ret |= 0x01;
		uint32_t status, cyccnt=ARM_DWT_CYCCNT;
		do {
			USB1_USBCMD |= USB_USBCMD_ATDTW;
    4084:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
    4088:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    408c:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
			status = USB1_ENDPTSTATUS;
    4090:	f8d3 61b8 	ldr.w	r6, [r3, #440]	; 0x1b8
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
    4094:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
    4098:	0452      	lsls	r2, r2, #17
    409a:	d5ee      	bpl.n	407a <usb_receive+0x3a>
		//USB1_USBCMD &= ~USB_USBCMD_ATDTW;
		if (status & epmask) goto end;
    409c:	4230      	tst	r0, r6
    409e:	d109      	bne.n	40b4 <usb_receive+0x74>
		//ret |= 0x02;
	}
	//digitalWriteFast(4, HIGH);
	endpoint->next = (uint32_t)transfer;
	endpoint->status = 0;
    40a0:	2300      	movs	r3, #0
	USB1_ENDPTPRIME |= epmask;
    40a2:	4a07      	ldr	r2, [pc, #28]	; (40c0 <usb_receive+0x80>)
		//USB1_USBCMD &= ~USB_USBCMD_ATDTW;
		if (status & epmask) goto end;
		//ret |= 0x02;
	}
	//digitalWriteFast(4, HIGH);
	endpoint->next = (uint32_t)transfer;
    40a4:	60a9      	str	r1, [r5, #8]
	endpoint->status = 0;
    40a6:	60eb      	str	r3, [r5, #12]
	USB1_ENDPTPRIME |= epmask;
    40a8:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
    40ac:	4318      	orrs	r0, r3
    40ae:	f8c2 01b0 	str.w	r0, [r2, #432]	; 0x1b0
	endpoint->first_transfer = transfer;
    40b2:	6329      	str	r1, [r5, #48]	; 0x30
end:
	endpoint->last_transfer = transfer;
    40b4:	6369      	str	r1, [r5, #52]	; 0x34
	__enable_irq();
    40b6:	b662      	cpsie	i
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
	uint32_t mask = 1 << endpoint_number;
	schedule_transfer(endpoint, mask, transfer);
}
    40b8:	bcf0      	pop	{r4, r5, r6, r7}
    40ba:	4770      	bx	lr
    40bc:	20004000 	.word	0x20004000
    40c0:	402e0000 	.word	0x402e0000
    40c4:	e0001004 	.word	0xe0001004

000040c8 <usb_transfer_status>:
		//if (!(cmd & USB_USBCMD_ATDTW)) continue;
		//if (status & 0x80) break; // for still active, only 1 reading needed
		//if (++count > 1) break; // for completed, check 10 times
	}
#else
	return transfer->status;
    40c8:	6840      	ldr	r0, [r0, #4]
#endif
}
    40ca:	4770      	bx	lr

000040cc <usb_init_serialnumber>:
void usb_init_serialnumber(void)
{
	char buf[11];
	uint32_t i, num;

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
    40cc:	4a2b      	ldr	r2, [pc, #172]	; (417c <usb_init_serialnumber+0xb0>)
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
    40ce:	4b2c      	ldr	r3, [pc, #176]	; (4180 <usb_init_serialnumber+0xb4>)
void usb_init_serialnumber(void)
{
	char buf[11];
	uint32_t i, num;

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
    40d0:	f8d2 0220 	ldr.w	r0, [r2, #544]	; 0x220
    40d4:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
    40d8:	4298      	cmp	r0, r3
	{'M','T','P'}
};
#endif

void usb_init_serialnumber(void)
{
    40da:	b500      	push	{lr}
    40dc:	b085      	sub	sp, #20
	char buf[11];
	uint32_t i, num;

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
    40de:	d802      	bhi.n	40e6 <usb_init_serialnumber+0x1a>
    40e0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    40e4:	0040      	lsls	r0, r0, #1
	ultoa(num, buf, 10);
    40e6:	220a      	movs	r2, #10
    40e8:	a901      	add	r1, sp, #4
    40ea:	f000 fedb 	bl	4ea4 <ultoa>
	for (i=0; i<10; i++) {
		char c = buf[i];
    40ee:	f89d 2004 	ldrb.w	r2, [sp, #4]
    40f2:	4b24      	ldr	r3, [pc, #144]	; (4184 <usb_init_serialnumber+0xb8>)
		if (!c) break;
    40f4:	b352      	cbz	r2, 414c <usb_init_serialnumber+0x80>
	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
    40f6:	f89d 1005 	ldrb.w	r1, [sp, #5]
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
    40fa:	805a      	strh	r2, [r3, #2]
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
		if (!c) break;
    40fc:	b369      	cbz	r1, 415a <usb_init_serialnumber+0x8e>
	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
    40fe:	f89d 2006 	ldrb.w	r2, [sp, #6]
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
    4102:	8099      	strh	r1, [r3, #4]
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
		if (!c) break;
    4104:	b35a      	cbz	r2, 415e <usb_init_serialnumber+0x92>
	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
    4106:	f89d 1007 	ldrb.w	r1, [sp, #7]
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
    410a:	80da      	strh	r2, [r3, #6]
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
		if (!c) break;
    410c:	b349      	cbz	r1, 4162 <usb_init_serialnumber+0x96>
	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
    410e:	f89d 2008 	ldrb.w	r2, [sp, #8]
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
    4112:	8119      	strh	r1, [r3, #8]
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
		if (!c) break;
    4114:	b33a      	cbz	r2, 4166 <usb_init_serialnumber+0x9a>
	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
    4116:	f89d 1009 	ldrb.w	r1, [sp, #9]
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
    411a:	815a      	strh	r2, [r3, #10]
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
		if (!c) break;
    411c:	b329      	cbz	r1, 416a <usb_init_serialnumber+0x9e>
	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
    411e:	f89d 200a 	ldrb.w	r2, [sp, #10]
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
    4122:	8199      	strh	r1, [r3, #12]
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
		if (!c) break;
    4124:	b31a      	cbz	r2, 416e <usb_init_serialnumber+0xa2>
	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
    4126:	f89d 100b 	ldrb.w	r1, [sp, #11]
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
    412a:	81da      	strh	r2, [r3, #14]
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
		if (!c) break;
    412c:	b309      	cbz	r1, 4172 <usb_init_serialnumber+0xa6>
	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
    412e:	f89d 200c 	ldrb.w	r2, [sp, #12]
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
    4132:	8219      	strh	r1, [r3, #16]
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
		if (!c) break;
    4134:	b14a      	cbz	r2, 414a <usb_init_serialnumber+0x7e>
	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
    4136:	f89d 100d 	ldrb.w	r1, [sp, #13]
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
    413a:	825a      	strh	r2, [r3, #18]
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
		char c = buf[i];
		if (!c) break;
    413c:	b1d9      	cbz	r1, 4176 <usb_init_serialnumber+0xaa>
    413e:	2216      	movs	r2, #22
		usb_string_serial_number_default.wString[i] = c;
    4140:	8299      	strh	r1, [r3, #20]
	}
	usb_string_serial_number_default.bLength = i * 2 + 2;
    4142:	701a      	strb	r2, [r3, #0]
}
    4144:	b005      	add	sp, #20
    4146:	f85d fb04 	ldr.w	pc, [sp], #4

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
    414a:	2208      	movs	r2, #8
    414c:	3201      	adds	r2, #1
    414e:	0052      	lsls	r2, r2, #1
    4150:	b2d2      	uxtb	r2, r2
		char c = buf[i];
		if (!c) break;
		usb_string_serial_number_default.wString[i] = c;
	}
	usb_string_serial_number_default.bLength = i * 2 + 2;
    4152:	701a      	strb	r2, [r3, #0]
}
    4154:	b005      	add	sp, #20
    4156:	f85d fb04 	ldr.w	pc, [sp], #4

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
	ultoa(num, buf, 10);
	for (i=0; i<10; i++) {
    415a:	2201      	movs	r2, #1
    415c:	e7f6      	b.n	414c <usb_init_serialnumber+0x80>
    415e:	2202      	movs	r2, #2
    4160:	e7f4      	b.n	414c <usb_init_serialnumber+0x80>
    4162:	2203      	movs	r2, #3
    4164:	e7f2      	b.n	414c <usb_init_serialnumber+0x80>
    4166:	2204      	movs	r2, #4
    4168:	e7f0      	b.n	414c <usb_init_serialnumber+0x80>
    416a:	2205      	movs	r2, #5
    416c:	e7ee      	b.n	414c <usb_init_serialnumber+0x80>
    416e:	2206      	movs	r2, #6
    4170:	e7ec      	b.n	414c <usb_init_serialnumber+0x80>
    4172:	2207      	movs	r2, #7
    4174:	e7ea      	b.n	414c <usb_init_serialnumber+0x80>
    4176:	2209      	movs	r2, #9
    4178:	e7e8      	b.n	414c <usb_init_serialnumber+0x80>
    417a:	bf00      	nop
    417c:	401f4400 	.word	0x401f4400
    4180:	0098967f 	.word	0x0098967f
    4184:	2000072c 	.word	0x2000072c

00004188 <usb_serial_flush_callback>:
	tx_noautoflush = 0;
}

static void usb_serial_flush_callback(void)
{
	if (tx_noautoflush) return;
    4188:	4b1e      	ldr	r3, [pc, #120]	; (4204 <usb_serial_flush_callback+0x7c>)
    418a:	781a      	ldrb	r2, [r3, #0]
    418c:	b95a      	cbnz	r2, 41a6 <usb_serial_flush_callback+0x1e>
    418e:	f002 03ff 	and.w	r3, r2, #255	; 0xff
	if (!usb_configuration) return;
    4192:	4a1d      	ldr	r2, [pc, #116]	; (4208 <usb_serial_flush_callback+0x80>)
    4194:	7812      	ldrb	r2, [r2, #0]
    4196:	b132      	cbz	r2, 41a6 <usb_serial_flush_callback+0x1e>
	tx_available = 0;
	tx_noautoflush = 0;
}

static void usb_serial_flush_callback(void)
{
    4198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (tx_noautoflush) return;
	if (!usb_configuration) return;
	if (tx_available == 0) return;
    419c:	4d1b      	ldr	r5, [pc, #108]	; (420c <usb_serial_flush_callback+0x84>)
    419e:	882a      	ldrh	r2, [r5, #0]
    41a0:	b912      	cbnz	r2, 41a8 <usb_serial_flush_callback+0x20>
    41a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    41a6:	4770      	bx	lr
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
    41a8:	4e19      	ldr	r6, [pc, #100]	; (4210 <usb_serial_flush_callback+0x88>)
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
    41aa:	f5c2 6800 	rsb	r8, r2, #2048	; 0x800
{
	if (tx_noautoflush) return;
	if (!usb_configuration) return;
	if (tx_available == 0) return;
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
    41ae:	4f19      	ldr	r7, [pc, #100]	; (4214 <usb_serial_flush_callback+0x8c>)
    41b0:	7831      	ldrb	r1, [r6, #0]
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    41b2:	4642      	mov	r2, r8
	if (tx_noautoflush) return;
	if (!usb_configuration) return;
	if (tx_available == 0) return;
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    41b4:	4c18      	ldr	r4, [pc, #96]	; (4218 <usb_serial_flush_callback+0x90>)
{
	if (tx_noautoflush) return;
	if (!usb_configuration) return;
	if (tx_available == 0) return;
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
    41b6:	eb07 1741 	add.w	r7, r7, r1, lsl #5
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    41ba:	eb04 24c1 	add.w	r4, r4, r1, lsl #11
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    41be:	4638      	mov	r0, r7
    41c0:	4621      	mov	r1, r4
    41c2:	f7ff fedf 	bl	3f84 <usb_prepare_transfer>
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
    41c6:	eb08 0204 	add.w	r2, r8, r4
// any cached data written to memory, and then removed from the cache,
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    41ca:	f024 011f 	bic.w	r1, r4, #31
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
    41ce:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
    41d2:	4b12      	ldr	r3, [pc, #72]	; (421c <usb_serial_flush_callback+0x94>)
    41d4:	6019      	str	r1, [r3, #0]
		location += 32;
    41d6:	3120      	adds	r1, #32
	} while (location < end_addr);
    41d8:	428a      	cmp	r2, r1
    41da:	d8fb      	bhi.n	41d4 <usb_serial_flush_callback+0x4c>
	asm("dsb");
    41dc:	f3bf 8f4f 	dsb	sy
	asm("isb");
    41e0:	f3bf 8f6f 	isb	sy
	arm_dcache_flush_delete(txbuf, txnum);
	usb_transmit(CDC_TX_ENDPOINT, xfer);
    41e4:	2004      	movs	r0, #4
    41e6:	4639      	mov	r1, r7
    41e8:	f7ff fee4 	bl	3fb4 <usb_transmit>
	if (++tx_head >= TX_NUM) tx_head = 0;
    41ec:	7833      	ldrb	r3, [r6, #0]
    41ee:	4a08      	ldr	r2, [pc, #32]	; (4210 <usb_serial_flush_callback+0x88>)
    41f0:	3301      	adds	r3, #1
    41f2:	b2db      	uxtb	r3, r3
    41f4:	2b03      	cmp	r3, #3
    41f6:	bf88      	it	hi
    41f8:	2300      	movhi	r3, #0
    41fa:	7013      	strb	r3, [r2, #0]
	tx_available = 0;
    41fc:	2300      	movs	r3, #0
    41fe:	802b      	strh	r3, [r5, #0]
    4200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4204:	20001b46 	.word	0x20001b46
    4208:	20001b30 	.word	0x20001b30
    420c:	20001c70 	.word	0x20001c70
    4210:	20001b47 	.word	0x20001b47
    4214:	20001c80 	.word	0x20001c80
    4218:	20200060 	.word	0x20200060
    421c:	e000ef70 	.word	0xe000ef70

00004220 <usb_serial_write.part.1>:
{
	USB1_GPTIMER0CTRL = 0;
}


int usb_serial_write(const void *buffer, uint32_t size)
    4220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4224:	b085      	sub	sp, #20
    4226:	9002      	str	r0, [sp, #8]
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
	while (size > 0) {
    4228:	9101      	str	r1, [sp, #4]
    422a:	2900      	cmp	r1, #0
    422c:	f000 80a3 	beq.w	4376 <usb_serial_write.part.1+0x156>
    4230:	2300      	movs	r3, #0
    4232:	f8df 8160 	ldr.w	r8, [pc, #352]	; 4394 <usb_serial_write.part.1+0x174>
    4236:	4a51      	ldr	r2, [pc, #324]	; (437c <usb_serial_write.part.1+0x15c>)
    4238:	9300      	str	r3, [sp, #0]
    423a:	7814      	ldrb	r4, [r2, #0]
    423c:	f8b8 3000 	ldrh.w	r3, [r8]
    4240:	f8df 9144 	ldr.w	r9, [pc, #324]	; 4388 <usb_serial_write.part.1+0x168>
				tx_available = TX_SIZE;
				transmit_previous_timeout = 0;
				break;
			}
			if (!waiting) {
				wait_begin_at = systick_millis_count;
    4244:	4e4e      	ldr	r6, [pc, #312]	; (4380 <usb_serial_write.part.1+0x160>)
				//printf("tx head=%d\n", tx_head);
				//printf("TXFILLTUNING=%08lX\n", USB1_TXFILLTUNING);
				//usb_print_transfer_log();
				//while (1) ;
			}
			if (!usb_configuration) return sent;
    4246:	f8df a150 	ldr.w	sl, [pc, #336]	; 4398 <usb_serial_write.part.1+0x178>
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
	do {
		SCB_CACHE_DCCIMVAC = location;
    424a:	f8df b150 	ldr.w	fp, [pc, #336]	; 439c <usb_serial_write.part.1+0x17c>
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
	while (size > 0) {
		transfer_t *xfer = tx_transfer + tx_head;
    424e:	4a4d      	ldr	r2, [pc, #308]	; (4384 <usb_serial_write.part.1+0x164>)
    4250:	eb02 1744 	add.w	r7, r2, r4, lsl #5
		int waiting=0;
		uint32_t wait_begin_at=0;
		while (!tx_available) {
    4254:	2b00      	cmp	r3, #0
    4256:	d16c      	bne.n	4332 <usb_serial_write.part.1+0x112>
    4258:	461d      	mov	r5, r3
    425a:	461c      	mov	r4, r3
    425c:	e014      	b.n	4288 <usb_serial_write.part.1+0x68>
			}
			if (!waiting) {
				wait_begin_at = systick_millis_count;
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
    425e:	f899 3000 	ldrb.w	r3, [r9]
				}
				tx_available = TX_SIZE;
				transmit_previous_timeout = 0;
				break;
			}
			if (!waiting) {
    4262:	b904      	cbnz	r4, 4266 <usb_serial_write.part.1+0x46>
				wait_begin_at = systick_millis_count;
    4264:	6835      	ldr	r5, [r6, #0]
    4266:	2401      	movs	r4, #1
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
    4268:	2b00      	cmp	r3, #0
    426a:	d15c      	bne.n	4326 <usb_serial_write.part.1+0x106>
			if (systick_millis_count - wait_begin_at > TX_TIMEOUT_MSEC) {
    426c:	6833      	ldr	r3, [r6, #0]
    426e:	1b5b      	subs	r3, r3, r5
    4270:	2b78      	cmp	r3, #120	; 0x78
    4272:	d876      	bhi.n	4362 <usb_serial_write.part.1+0x142>
				//printf("tx head=%d\n", tx_head);
				//printf("TXFILLTUNING=%08lX\n", USB1_TXFILLTUNING);
				//usb_print_transfer_log();
				//while (1) ;
			}
			if (!usb_configuration) return sent;
    4274:	f89a 3000 	ldrb.w	r3, [sl]
    4278:	2b00      	cmp	r3, #0
    427a:	d054      	beq.n	4326 <usb_serial_write.part.1+0x106>
			yield();
    427c:	f000 fd00 	bl	4c80 <yield>
	if (!usb_configuration) return 0;
	while (size > 0) {
		transfer_t *xfer = tx_transfer + tx_head;
		int waiting=0;
		uint32_t wait_begin_at=0;
		while (!tx_available) {
    4280:	f8b8 3000 	ldrh.w	r3, [r8]
    4284:	2b00      	cmp	r3, #0
    4286:	d152      	bne.n	432e <usb_serial_write.part.1+0x10e>
			//digitalWriteFast(3, HIGH);
			uint32_t status = usb_transfer_status(xfer);
    4288:	4638      	mov	r0, r7
    428a:	f7ff ff1d 	bl	40c8 <usb_transfer_status>
			if (!(status & 0x80)) {
    428e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
			}
			if (!waiting) {
				wait_begin_at = systick_millis_count;
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
    4292:	4a3d      	ldr	r2, [pc, #244]	; (4388 <usb_serial_write.part.1+0x168>)
		int waiting=0;
		uint32_t wait_begin_at=0;
		while (!tx_available) {
			//digitalWriteFast(3, HIGH);
			uint32_t status = usb_transfer_status(xfer);
			if (!(status & 0x80)) {
    4294:	d1e3      	bne.n	425e <usb_serial_write.part.1+0x3e>
				if (status & 0x68) {
					// TODO: what if status has errors???
					printf("ERROR status = %x, i=%d, ms=%u\n",
						status, tx_head, systick_millis_count);
				}
				tx_available = TX_SIZE;
    4296:	f44f 6300 	mov.w	r3, #2048	; 0x800
    429a:	4a38      	ldr	r2, [pc, #224]	; (437c <usb_serial_write.part.1+0x15c>)
				transmit_previous_timeout = 0;
    429c:	f889 0000 	strb.w	r0, [r9]
    42a0:	7814      	ldrb	r4, [r2, #0]
    42a2:	461a      	mov	r2, r3
				if (status & 0x68) {
					// TODO: what if status has errors???
					printf("ERROR status = %x, i=%d, ms=%u\n",
						status, tx_head, systick_millis_count);
				}
				tx_available = TX_SIZE;
    42a4:	f8a8 3000 	strh.w	r3, [r8]
			}
			if (!usb_configuration) return sent;
			yield();
		}
		//digitalWriteFast(3, LOW);
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    42a8:	02e4      	lsls	r4, r4, #11
		if (size >= tx_available) {
    42aa:	9d01      	ldr	r5, [sp, #4]
			}
			if (!usb_configuration) return sent;
			yield();
		}
		//digitalWriteFast(3, LOW);
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    42ac:	4937      	ldr	r1, [pc, #220]	; (438c <usb_serial_write.part.1+0x16c>)
    42ae:	4420      	add	r0, r4
		if (size >= tx_available) {
    42b0:	4295      	cmp	r5, r2
			}
			if (!usb_configuration) return sent;
			yield();
		}
		//digitalWriteFast(3, LOW);
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    42b2:	4408      	add	r0, r1
		if (size >= tx_available) {
    42b4:	d341      	bcc.n	433a <usb_serial_write.part.1+0x11a>
			memcpy(txdata, data, tx_available);
			//*(txbuffer + (tx_head * TX_SIZE)) = 'A' + tx_head; // to see which buffer
			//*(txbuffer + (tx_head * TX_SIZE) + 1) = ' '; // really see it
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    42b6:	440c      	add	r4, r1
			yield();
		}
		//digitalWriteFast(3, LOW);
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
		if (size >= tx_available) {
			memcpy(txdata, data, tx_available);
    42b8:	9902      	ldr	r1, [sp, #8]
    42ba:	f000 fd59 	bl	4d70 <memcpy>
			//*(txbuffer + (tx_head * TX_SIZE)) = 'A' + tx_head; // to see which buffer
			//*(txbuffer + (tx_head * TX_SIZE) + 1) = ' '; // really see it
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
    42be:	2300      	movs	r3, #0
    42c0:	4621      	mov	r1, r4
    42c2:	f44f 6200 	mov.w	r2, #2048	; 0x800
    42c6:	4638      	mov	r0, r7
    42c8:	f7ff fe5c 	bl	3f84 <usb_prepare_transfer>
// any cached data written to memory, and then removed from the cache,
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    42cc:	f024 031f 	bic.w	r3, r4, #31
	uint32_t end_addr = (uint32_t)addr + size;
    42d0:	f504 6400 	add.w	r4, r4, #2048	; 0x800
	asm volatile("": : :"memory");
	asm("dsb");
    42d4:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
    42d8:	f8cb 3000 	str.w	r3, [fp]
		location += 32;
    42dc:	3320      	adds	r3, #32
	} while (location < end_addr);
    42de:	429c      	cmp	r4, r3
    42e0:	d8fa      	bhi.n	42d8 <usb_serial_write.part.1+0xb8>
	asm("dsb");
    42e2:	f3bf 8f4f 	dsb	sy
	asm("isb");
    42e6:	f3bf 8f6f 	isb	sy
			arm_dcache_flush_delete(txbuf, TX_SIZE);
			usb_transmit(CDC_TX_ENDPOINT, xfer);
    42ea:	2004      	movs	r0, #4
    42ec:	4639      	mov	r1, r7
    42ee:	f7ff fe61 	bl	3fb4 <usb_transmit>
			if (++tx_head >= TX_NUM) tx_head = 0;
    42f2:	4b22      	ldr	r3, [pc, #136]	; (437c <usb_serial_write.part.1+0x15c>)
    42f4:	781c      	ldrb	r4, [r3, #0]
    42f6:	3401      	adds	r4, #1
    42f8:	b2e4      	uxtb	r4, r4
    42fa:	2c03      	cmp	r4, #3
    42fc:	d837      	bhi.n	436e <usb_serial_write.part.1+0x14e>
    42fe:	701c      	strb	r4, [r3, #0]
			size -= tx_available;
    4300:	f8b8 2000 	ldrh.w	r2, [r8]
			sent += tx_available;
			data += tx_available;
			tx_available = 0;
    4304:	2100      	movs	r1, #0
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
			arm_dcache_flush_delete(txbuf, TX_SIZE);
			usb_transmit(CDC_TX_ENDPOINT, xfer);
			if (++tx_head >= TX_NUM) tx_head = 0;
			size -= tx_available;
			sent += tx_available;
    4306:	9b00      	ldr	r3, [sp, #0]
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
}

static void timer_stop(void)
{
	USB1_GPTIMER0CTRL = 0;
    4308:	4821      	ldr	r0, [pc, #132]	; (4390 <usb_serial_write.part.1+0x170>)
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
			arm_dcache_flush_delete(txbuf, TX_SIZE);
			usb_transmit(CDC_TX_ENDPOINT, xfer);
			if (++tx_head >= TX_NUM) tx_head = 0;
			size -= tx_available;
			sent += tx_available;
    430a:	4413      	add	r3, r2
			data += tx_available;
			tx_available = 0;
    430c:	f8a8 1000 	strh.w	r1, [r8]
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
			arm_dcache_flush_delete(txbuf, TX_SIZE);
			usb_transmit(CDC_TX_ENDPOINT, xfer);
			if (++tx_head >= TX_NUM) tx_head = 0;
			size -= tx_available;
			sent += tx_available;
    4310:	9300      	str	r3, [sp, #0]
			data += tx_available;
    4312:	9b02      	ldr	r3, [sp, #8]
    4314:	4413      	add	r3, r2
    4316:	9302      	str	r3, [sp, #8]
    4318:	460b      	mov	r3, r1
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
}

static void timer_stop(void)
{
	USB1_GPTIMER0CTRL = 0;
    431a:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
	while (size > 0) {
    431e:	9901      	ldr	r1, [sp, #4]
    4320:	1a8a      	subs	r2, r1, r2
    4322:	9201      	str	r2, [sp, #4]
    4324:	d193      	bne.n	424e <usb_serial_write.part.1+0x2e>
    4326:	9800      	ldr	r0, [sp, #0]
			size = 0;
			timer_start_oneshot();
		}
	}
	return sent;
}
    4328:	b005      	add	sp, #20
    432a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    432e:	4a13      	ldr	r2, [pc, #76]	; (437c <usb_serial_write.part.1+0x15c>)
    4330:	7814      	ldrb	r4, [r2, #0]
    4332:	461a      	mov	r2, r3
    4334:	f5c3 6000 	rsb	r0, r3, #2048	; 0x800
    4338:	e7b6      	b.n	42a8 <usb_serial_write.part.1+0x88>
			sent += tx_available;
			data += tx_available;
			tx_available = 0;
			timer_stop();
		} else {
			memcpy(txdata, data, size);
    433a:	9902      	ldr	r1, [sp, #8]
    433c:	462a      	mov	r2, r5
    433e:	9303      	str	r3, [sp, #12]
    4340:	f000 fd16 	bl	4d70 <memcpy>
			tx_available -= size;
    4344:	9b03      	ldr	r3, [sp, #12]
}

static void timer_start_oneshot(void)
{
	// restarts timer if already running (retriggerable one-shot)
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
    4346:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
    434a:	4a11      	ldr	r2, [pc, #68]	; (4390 <usb_serial_write.part.1+0x170>)
			data += tx_available;
			tx_available = 0;
			timer_stop();
		} else {
			memcpy(txdata, data, size);
			tx_available -= size;
    434c:	1b5b      	subs	r3, r3, r5
    434e:	f8a8 3000 	strh.w	r3, [r8]
    4352:	9b00      	ldr	r3, [sp, #0]
}

static void timer_start_oneshot(void)
{
	// restarts timer if already running (retriggerable one-shot)
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
    4354:	f8c2 1084 	str.w	r1, [r2, #132]	; 0x84
    4358:	4618      	mov	r0, r3
    435a:	4428      	add	r0, r5
			size = 0;
			timer_start_oneshot();
		}
	}
	return sent;
}
    435c:	b005      	add	sp, #20
    435e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
			if (systick_millis_count - wait_begin_at > TX_TIMEOUT_MSEC) {
				// waited too long, assume the USB host isn't listening
				transmit_previous_timeout = 1;
    4362:	2301      	movs	r3, #1
				return sent;
    4364:	9800      	ldr	r0, [sp, #0]
				waiting = 1;
			}
			if (transmit_previous_timeout) return sent;
			if (systick_millis_count - wait_begin_at > TX_TIMEOUT_MSEC) {
				// waited too long, assume the USB host isn't listening
				transmit_previous_timeout = 1;
    4366:	7013      	strb	r3, [r2, #0]
			size = 0;
			timer_start_oneshot();
		}
	}
	return sent;
}
    4368:	b005      	add	sp, #20
    436a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			//*(txbuffer + (tx_head * TX_SIZE) + 1) = ' '; // really see it
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
			arm_dcache_flush_delete(txbuf, TX_SIZE);
			usb_transmit(CDC_TX_ENDPOINT, xfer);
			if (++tx_head >= TX_NUM) tx_head = 0;
    436e:	2200      	movs	r2, #0
    4370:	4614      	mov	r4, r2
    4372:	701a      	strb	r2, [r3, #0]
    4374:	e7c4      	b.n	4300 <usb_serial_write.part.1+0xe0>
    4376:	4608      	mov	r0, r1
    4378:	e7d6      	b.n	4328 <usb_serial_write.part.1+0x108>
    437a:	bf00      	nop
    437c:	20001b47 	.word	0x20001b47
    4380:	20001ae0 	.word	0x20001ae0
    4384:	20001c80 	.word	0x20001c80
    4388:	20001d00 	.word	0x20001d00
    438c:	20200060 	.word	0x20200060
    4390:	402e0000 	.word	0x402e0000
    4394:	20001c70 	.word	0x20001c70
    4398:	20001b30 	.word	0x20001b30
    439c:	e000ef70 	.word	0xe000ef70

000043a0 <rx_event>:
	NVIC_ENABLE_IRQ(IRQ_USB1);
}

// called by USB interrupt when any packet is received
static void rx_event(transfer_t *t)
{
    43a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    43a4:	4e49      	ldr	r6, [pc, #292]	; (44cc <rx_event+0x12c>)
    43a6:	6844      	ldr	r4, [r0, #4]
    43a8:	8837      	ldrh	r7, [r6, #0]
    43aa:	f3c4 440e 	ubfx	r4, r4, #16, #15
	int i = t->callback_param;
    43ae:	69c5      	ldr	r5, [r0, #28]
}

// called by USB interrupt when any packet is received
static void rx_event(transfer_t *t)
{
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
    43b0:	1b3c      	subs	r4, r7, r4
	int i = t->callback_param;
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
    43b2:	2c00      	cmp	r4, #0
    43b4:	dd5f      	ble.n	4476 <rx_event+0xd6>
		// received a packet with data
		uint32_t head = rx_head;
    43b6:	4946      	ldr	r1, [pc, #280]	; (44d0 <rx_event+0x130>)
		if (head != rx_tail) {
    43b8:	4b46      	ldr	r3, [pc, #280]	; (44d4 <rx_event+0x134>)
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
	int i = t->callback_param;
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
		// received a packet with data
		uint32_t head = rx_head;
    43ba:	780a      	ldrb	r2, [r1, #0]
		if (head != rx_tail) {
    43bc:	781b      	ldrb	r3, [r3, #0]
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
	int i = t->callback_param;
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
		// received a packet with data
		uint32_t head = rx_head;
    43be:	b2d2      	uxtb	r2, r2
		if (head != rx_tail) {
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
    43c0:	4845      	ldr	r0, [pc, #276]	; (44d8 <rx_event+0x138>)
			uint32_t count = rx_count[ii];
    43c2:	f8df 8134 	ldr.w	r8, [pc, #308]	; 44f8 <rx_event+0x158>
	int i = t->callback_param;
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
		// received a packet with data
		uint32_t head = rx_head;
		if (head != rx_tail) {
    43c6:	429a      	cmp	r2, r3
    43c8:	d007      	beq.n	43da <rx_event+0x3a>
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
    43ca:	f810 b002 	ldrb.w	fp, [r0, r2]
			uint32_t count = rx_count[ii];
    43ce:	f838 a01b 	ldrh.w	sl, [r8, fp, lsl #1]
			if (len <= CDC_RX_SIZE_480 - count) {
    43d2:	f5ca 7300 	rsb	r3, sl, #512	; 0x200
    43d6:	429c      	cmp	r4, r3
    43d8:	d913      	bls.n	4402 <rx_event+0x62>
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
		if (++head > RX_NUM) head = 0;
    43da:	3201      	adds	r2, #1
				return;
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
    43dc:	2300      	movs	r3, #0
    43de:	4e3f      	ldr	r6, [pc, #252]	; (44dc <rx_event+0x13c>)
		if (++head > RX_NUM) head = 0;
    43e0:	2a08      	cmp	r2, #8
				// TODO: trigger serialEvent
				return;
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
    43e2:	f828 4015 	strh.w	r4, [r8, r5, lsl #1]
		rx_index[i] = 0;
    43e6:	f826 3015 	strh.w	r3, [r6, r5, lsl #1]
    43ea:	bf98      	it	ls
    43ec:	b2d3      	uxtbls	r3, r2
		if (++head > RX_NUM) head = 0;
		rx_list[head] = i;
		rx_head = head;
		rx_available += len;
    43ee:	4e3c      	ldr	r6, [pc, #240]	; (44e0 <rx_event+0x140>)
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
		if (++head > RX_NUM) head = 0;
    43f0:	bf88      	it	hi
    43f2:	461a      	movhi	r2, r3
		rx_list[head] = i;
		rx_head = head;
    43f4:	700b      	strb	r3, [r1, #0]
		rx_available += len;
    43f6:	6833      	ldr	r3, [r6, #0]
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
		if (++head > RX_NUM) head = 0;
		rx_list[head] = i;
    43f8:	5485      	strb	r5, [r0, r2]
		rx_head = head;
		rx_available += len;
    43fa:	441c      	add	r4, r3
    43fc:	6034      	str	r4, [r6, #0]
    43fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			uint32_t ii = rx_list[head];
			uint32_t count = rx_count[ii];
			if (len <= CDC_RX_SIZE_480 - count) {
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
					rx_buffer + i * CDC_RX_SIZE_480, len);
    4402:	4b38      	ldr	r3, [pc, #224]	; (44e4 <rx_event+0x144>)
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
			uint32_t count = rx_count[ii];
			if (len <= CDC_RX_SIZE_480 - count) {
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
    4404:	eb0a 204b 	add.w	r0, sl, fp, lsl #9
    4408:	4622      	mov	r2, r4
					rx_buffer + i * CDC_RX_SIZE_480, len);
    440a:	eb03 2945 	add.w	r9, r3, r5, lsl #9
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
			uint32_t count = rx_count[ii];
			if (len <= CDC_RX_SIZE_480 - count) {
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
    440e:	4418      	add	r0, r3
    4410:	4649      	mov	r1, r9
    4412:	f000 fcad 	bl	4d70 <memcpy>
					rx_buffer + i * CDC_RX_SIZE_480, len);
				rx_count[ii] = count + len;
				rx_available += len;
    4416:	4832      	ldr	r0, [pc, #200]	; (44e0 <rx_event+0x140>)
static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4418:	4933      	ldr	r1, [pc, #204]	; (44e8 <rx_event+0x148>)
			uint32_t count = rx_count[ii];
			if (len <= CDC_RX_SIZE_480 - count) {
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
					rx_buffer + i * CDC_RX_SIZE_480, len);
				rx_count[ii] = count + len;
    441a:	eb0a 0304 	add.w	r3, sl, r4
				rx_available += len;
    441e:	6802      	ldr	r2, [r0, #0]
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    4420:	f44f 3e00 	mov.w	lr, #131072	; 0x20000
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4424:	eb01 1a45 	add.w	sl, r1, r5, lsl #5
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    4428:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 44f4 <rx_event+0x154>
			if (len <= CDC_RX_SIZE_480 - count) {
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
					rx_buffer + i * CDC_RX_SIZE_480, len);
				rx_count[ii] = count + len;
				rx_available += len;
    442c:	4414      	add	r4, r2
			uint32_t count = rx_count[ii];
			if (len <= CDC_RX_SIZE_480 - count) {
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
					rx_buffer + i * CDC_RX_SIZE_480, len);
				rx_count[ii] = count + len;
    442e:	f828 301b 	strh.w	r3, [r8, fp, lsl #1]
static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4432:	463a      	mov	r2, r7
    4434:	4649      	mov	r1, r9
			if (len <= CDC_RX_SIZE_480 - count) {
				// previous buffer has enough free space for this packet's data
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
					rx_buffer + i * CDC_RX_SIZE_480, len);
				rx_count[ii] = count + len;
				rx_available += len;
    4436:	6004      	str	r4, [r0, #0]
static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4438:	462b      	mov	r3, r5
    443a:	4650      	mov	r0, sl
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    443c:	f8cc e000 	str.w	lr, [ip]
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4440:	f7ff fda0 	bl	3f84 <usb_prepare_transfer>
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
    4444:	8832      	ldrh	r2, [r6, #0]
// want to delete anything the cache may have stored, so your next
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    4446:	f029 031f 	bic.w	r3, r9, #31
	uint32_t end_addr = (uint32_t)addr + size;
    444a:	4491      	add	r9, r2
	asm volatile("": : :"memory");
	asm("dsb");
    444c:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCIMVAC = location;
    4450:	4a26      	ldr	r2, [pc, #152]	; (44ec <rx_event+0x14c>)
    4452:	6013      	str	r3, [r2, #0]
		location += 32;
    4454:	3320      	adds	r3, #32
	} while (location < end_addr);
    4456:	4599      	cmp	r9, r3
    4458:	d8fb      	bhi.n	4452 <rx_event+0xb2>
	asm("dsb");
    445a:	f3bf 8f4f 	dsb	sy
	asm("isb");
    445e:	f3bf 8f6f 	isb	sy
	arm_dcache_delete(buffer, rx_packet_size);
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
    4462:	2003      	movs	r0, #3
    4464:	4651      	mov	r1, sl
    4466:	f7ff fdeb 	bl	4040 <usb_receive>
	NVIC_ENABLE_IRQ(IRQ_USB1);
    446a:	4b21      	ldr	r3, [pc, #132]	; (44f0 <rx_event+0x150>)
    446c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    4470:	601a      	str	r2, [r3, #0]
    4472:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
    4476:	491b      	ldr	r1, [pc, #108]	; (44e4 <rx_event+0x144>)
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    4478:	f44f 3e00 	mov.w	lr, #131072	; 0x20000
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    447c:	4b1a      	ldr	r3, [pc, #104]	; (44e8 <rx_event+0x148>)
    447e:	463a      	mov	r2, r7

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
    4480:	eb01 2445 	add.w	r4, r1, r5, lsl #9
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    4484:	481b      	ldr	r0, [pc, #108]	; (44f4 <rx_event+0x154>)
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4486:	eb03 1745 	add.w	r7, r3, r5, lsl #5
    448a:	462b      	mov	r3, r5
    448c:	4621      	mov	r1, r4
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    448e:	f8c0 e000 	str.w	lr, [r0]
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4492:	4638      	mov	r0, r7
    4494:	f7ff fd76 	bl	3f84 <usb_prepare_transfer>
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
    4498:	8831      	ldrh	r1, [r6, #0]
// want to delete anything the cache may have stored, so your next
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    449a:	f024 031f 	bic.w	r3, r4, #31
	uint32_t end_addr = (uint32_t)addr + size;
    449e:	4421      	add	r1, r4
	asm volatile("": : :"memory");
	asm("dsb");
    44a0:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCIMVAC = location;
    44a4:	4a11      	ldr	r2, [pc, #68]	; (44ec <rx_event+0x14c>)
    44a6:	6013      	str	r3, [r2, #0]
		location += 32;
    44a8:	3320      	adds	r3, #32
	} while (location < end_addr);
    44aa:	4299      	cmp	r1, r3
    44ac:	d8fb      	bhi.n	44a6 <rx_event+0x106>
	asm("dsb");
    44ae:	f3bf 8f4f 	dsb	sy
	asm("isb");
    44b2:	f3bf 8f6f 	isb	sy
	arm_dcache_delete(buffer, rx_packet_size);
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
    44b6:	2003      	movs	r0, #3
    44b8:	4639      	mov	r1, r7
    44ba:	f7ff fdc1 	bl	4040 <usb_receive>
	NVIC_ENABLE_IRQ(IRQ_USB1);
    44be:	4b0c      	ldr	r3, [pc, #48]	; (44f0 <rx_event+0x150>)
    44c0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    44c4:	601a      	str	r2, [r3, #0]
    44c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    44ca:	bf00      	nop
    44cc:	20001c6e 	.word	0x20001c6e
    44d0:	20001b48 	.word	0x20001b48
    44d4:	20001c60 	.word	0x20001c60
    44d8:	20001c64 	.word	0x20001c64
    44dc:	20001b34 	.word	0x20001b34
    44e0:	20001c74 	.word	0x20001c74
    44e4:	20202060 	.word	0x20202060
    44e8:	20001b60 	.word	0x20001b60
    44ec:	e000ef5c 	.word	0xe000ef5c
    44f0:	e000e10c 	.word	0xe000e10c
    44f4:	e000e18c 	.word	0xe000e18c
    44f8:	20001d04 	.word	0x20001d04

000044fc <usb_serial_reset>:
static void rx_queue_transfer(int i);
static void rx_event(transfer_t *t);


void usb_serial_reset(void)
{
    44fc:	4770      	bx	lr
    44fe:	bf00      	nop

00004500 <usb_serial_configure>:
	printf("usb_serial_reset\n");
	// deallocate all transfer descriptors
}

void usb_serial_configure(void)
{
    4500:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int i;

	printf("usb_serial_configure\n");
	if (usb_high_speed) {
    4504:	4b45      	ldr	r3, [pc, #276]	; (461c <usb_serial_configure+0x11c>)
		rx_packet_size = CDC_RX_SIZE_480;
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
    4506:	2100      	movs	r1, #0
    4508:	f8df a14c 	ldr.w	sl, [pc, #332]	; 4658 <usb_serial_configure+0x158>
    450c:	2280      	movs	r2, #128	; 0x80
void usb_serial_configure(void)
{
	int i;

	printf("usb_serial_configure\n");
	if (usb_high_speed) {
    450e:	781b      	ldrb	r3, [r3, #0]
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
    4510:	460c      	mov	r4, r1
    4512:	f8df 8148 	ldr.w	r8, [pc, #328]	; 465c <usb_serial_configure+0x15c>
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
	for (i=0; i < RX_NUM; i++) rx_queue_transfer(i);
    4516:	460f      	mov	r7, r1
	printf("usb_serial_configure\n");
	if (usb_high_speed) {
		tx_packet_size = CDC_TX_SIZE_480;
		rx_packet_size = CDC_RX_SIZE_480;
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
    4518:	428b      	cmp	r3, r1
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
    451a:	4841      	ldr	r0, [pc, #260]	; (4620 <usb_serial_configure+0x120>)
    451c:	4e41      	ldr	r6, [pc, #260]	; (4624 <usb_serial_configure+0x124>)
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    451e:	f44f 3900 	mov.w	r9, #131072	; 0x20000
	printf("usb_serial_configure\n");
	if (usb_high_speed) {
		tx_packet_size = CDC_TX_SIZE_480;
		rx_packet_size = CDC_RX_SIZE_480;
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
    4522:	bf14      	ite	ne
    4524:	f44f 7300 	movne.w	r3, #512	; 0x200
    4528:	2340      	moveq	r3, #64	; 0x40
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
	rx_tail = 0;
	rx_available = 0;
    452a:	4d3f      	ldr	r5, [pc, #252]	; (4628 <usb_serial_configure+0x128>)
    452c:	f8aa 3000 	strh.w	r3, [sl]
    4530:	f8a8 3000 	strh.w	r3, [r8]
		rx_packet_size = CDC_RX_SIZE_480;
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
    4534:	f001 fa66 	bl	5a04 <memset>
	tx_head = 0;
    4538:	483c      	ldr	r0, [pc, #240]	; (462c <usb_serial_configure+0x12c>)
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
    453a:	4621      	mov	r1, r4
		tx_packet_size = CDC_TX_SIZE_12;
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
    453c:	4b3c      	ldr	r3, [pc, #240]	; (4630 <usb_serial_configure+0x130>)
	memset(rx_transfer, 0, sizeof(rx_transfer));
    453e:	f44f 7280 	mov.w	r2, #256	; 0x100
	} else {
		tx_packet_size = CDC_TX_SIZE_12;
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
    4542:	7004      	strb	r4, [r0, #0]
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
    4544:	4630      	mov	r0, r6
		tx_packet_size = CDC_TX_SIZE_12;
		rx_packet_size = CDC_RX_SIZE_12;
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
    4546:	801c      	strh	r4, [r3, #0]
	memset(rx_transfer, 0, sizeof(rx_transfer));
    4548:	f001 fa5c 	bl	5a04 <memset>
	memset(rx_count, 0, sizeof(rx_count));
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
    454c:	4939      	ldr	r1, [pc, #228]	; (4634 <usb_serial_configure+0x134>)
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    454e:	4623      	mov	r3, r4
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
	rx_tail = 0;
    4550:	4839      	ldr	r0, [pc, #228]	; (4638 <usb_serial_configure+0x138>)
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    4552:	4622      	mov	r2, r4
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
    4554:	f8df e108 	ldr.w	lr, [pc, #264]	; 4660 <usb_serial_configure+0x160>
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
    4558:	700c      	strb	r4, [r1, #0]
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    455a:	2110      	movs	r1, #16
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
	rx_tail = 0;
    455c:	7004      	strb	r4, [r0, #0]
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    455e:	2002      	movs	r0, #2
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
	memset(rx_index, 0, sizeof(rx_index));
	rx_head = 0;
	rx_tail = 0;
	rx_available = 0;
    4560:	602c      	str	r4, [r5, #0]
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
	memset(rx_index, 0, sizeof(rx_index));
    4562:	4d36      	ldr	r5, [pc, #216]	; (463c <usb_serial_configure+0x13c>)
	}
	memset(tx_transfer, 0, sizeof(tx_transfer));
	tx_head = 0;
	tx_available = 0;
	memset(rx_transfer, 0, sizeof(rx_transfer));
	memset(rx_count, 0, sizeof(rx_count));
    4564:	f8ce 4000 	str.w	r4, [lr]
    4568:	f8ce 4004 	str.w	r4, [lr, #4]
    456c:	f8ce 4008 	str.w	r4, [lr, #8]
    4570:	f8ce 400c 	str.w	r4, [lr, #12]
	memset(rx_index, 0, sizeof(rx_index));
    4574:	602c      	str	r4, [r5, #0]
    4576:	606c      	str	r4, [r5, #4]
    4578:	60ac      	str	r4, [r5, #8]
    457a:	60ec      	str	r4, [r5, #12]
	rx_head = 0;
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    457c:	f7ff fcce 	bl	3f1c <usb_config_tx>
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
    4580:	4622      	mov	r2, r4
    4582:	f8b8 1000 	ldrh.w	r1, [r8]
    4586:	2003      	movs	r0, #3
    4588:	4b2d      	ldr	r3, [pc, #180]	; (4640 <usb_serial_configure+0x140>)
    458a:	f7ff fc95 	bl	3eb8 <usb_config_rx>
    458e:	4d2d      	ldr	r5, [pc, #180]	; (4644 <usb_serial_configure+0x144>)
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
    4590:	4623      	mov	r3, r4
    4592:	f8ba 1000 	ldrh.w	r1, [sl]
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
	do {
		SCB_CACHE_DCIMVAC = location;
    4596:	4c2c      	ldr	r4, [pc, #176]	; (4648 <usb_serial_configure+0x148>)
    4598:	2201      	movs	r2, #1
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    459a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 4664 <usb_serial_configure+0x164>
	rx_head = 0;
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
    459e:	2004      	movs	r0, #4
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
	arm_dcache_delete(buffer, rx_packet_size);
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
	NVIC_ENABLE_IRQ(IRQ_USB1);
    45a0:	f8df b0c4 	ldr.w	fp, [pc, #196]	; 4668 <usb_serial_configure+0x168>
	rx_head = 0;
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
    45a4:	f7ff fcba 	bl	3f1c <usb_config_tx>
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    45a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    45ac:	f8b8 2000 	ldrh.w	r2, [r8]
    45b0:	4629      	mov	r1, r5
    45b2:	4630      	mov	r0, r6
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    45b4:	f8ca 3000 	str.w	r3, [sl]
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    45b8:	463b      	mov	r3, r7
    45ba:	f7ff fce3 	bl	3f84 <usb_prepare_transfer>
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
    45be:	f8b8 2000 	ldrh.w	r2, [r8]
// want to delete anything the cache may have stored, so your next
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    45c2:	f025 031f 	bic.w	r3, r5, #31
	uint32_t end_addr = (uint32_t)addr + size;
    45c6:	442a      	add	r2, r5
	asm volatile("": : :"memory");
	asm("dsb");
    45c8:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCIMVAC = location;
    45cc:	6023      	str	r3, [r4, #0]
		location += 32;
    45ce:	3320      	adds	r3, #32
	} while (location < end_addr);
    45d0:	429a      	cmp	r2, r3
    45d2:	d8fb      	bhi.n	45cc <usb_serial_configure+0xcc>
	asm("dsb");
    45d4:	f3bf 8f4f 	dsb	sy
	asm("isb");
    45d8:	f3bf 8f6f 	isb	sy
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
	for (i=0; i < RX_NUM; i++) rx_queue_transfer(i);
    45dc:	3701      	adds	r7, #1
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
	arm_dcache_delete(buffer, rx_packet_size);
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
    45de:	4631      	mov	r1, r6
    45e0:	2003      	movs	r0, #3
    45e2:	f505 7500 	add.w	r5, r5, #512	; 0x200
    45e6:	f7ff fd2b 	bl	4040 <usb_receive>
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
	for (i=0; i < RX_NUM; i++) rx_queue_transfer(i);
    45ea:	2f08      	cmp	r7, #8
    45ec:	f106 0620 	add.w	r6, r6, #32
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
	arm_dcache_delete(buffer, rx_packet_size);
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
	NVIC_ENABLE_IRQ(IRQ_USB1);
    45f0:	f8cb 9000 	str.w	r9, [fp]
	rx_tail = 0;
	rx_available = 0;
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
	for (i=0; i < RX_NUM; i++) rx_queue_transfer(i);
    45f4:	d1d8      	bne.n	45a8 <usb_serial_configure+0xa8>
static void timer_stop();

static void timer_config(void (*callback)(void), uint32_t microseconds)
{
	usb_timer0_callback = callback;
	USB1_GPTIMER0CTRL = 0;
    45f6:	4b15      	ldr	r3, [pc, #84]	; (464c <usb_serial_configure+0x14c>)
	USB1_GPTIMER0LD = microseconds - 1;
    45f8:	224a      	movs	r2, #74	; 0x4a
static void timer_start_oneshot();
static void timer_stop();

static void timer_config(void (*callback)(void), uint32_t microseconds)
{
	usb_timer0_callback = callback;
    45fa:	4815      	ldr	r0, [pc, #84]	; (4650 <usb_serial_configure+0x150>)
	USB1_GPTIMER0CTRL = 0;
    45fc:	2100      	movs	r1, #0
static void timer_start_oneshot();
static void timer_stop();

static void timer_config(void (*callback)(void), uint32_t microseconds)
{
	usb_timer0_callback = callback;
    45fe:	4c15      	ldr	r4, [pc, #84]	; (4654 <usb_serial_configure+0x154>)
    4600:	6004      	str	r4, [r0, #0]
	USB1_GPTIMER0CTRL = 0;
    4602:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	USB1_GPTIMER0LD = microseconds - 1;
    4606:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	USB1_USBINTR |= USB_USBINTR_TIE0;
    460a:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
    460e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    4612:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
    4616:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    461a:	bf00      	nop
    461c:	20001b08 	.word	0x20001b08
    4620:	20001c80 	.word	0x20001c80
    4624:	20001b60 	.word	0x20001b60
    4628:	20001c74 	.word	0x20001c74
    462c:	20001b47 	.word	0x20001b47
    4630:	20001c70 	.word	0x20001c70
    4634:	20001b48 	.word	0x20001b48
    4638:	20001c60 	.word	0x20001c60
    463c:	20001b34 	.word	0x20001b34
    4640:	000043a1 	.word	0x000043a1
    4644:	20202060 	.word	0x20202060
    4648:	e000ef5c 	.word	0xe000ef5c
    464c:	402e0000 	.word	0x402e0000
    4650:	20001af8 	.word	0x20001af8
    4654:	00004189 	.word	0x00004189
    4658:	20001b44 	.word	0x20001b44
    465c:	20001c6e 	.word	0x20001c6e
    4660:	20001d04 	.word	0x20001d04
    4664:	e000e18c 	.word	0xe000e18c
    4668:	e000e10c 	.word	0xe000e10c

0000466c <usb_serial_read>:
int usb_serial_read(void *buffer, uint32_t size)
{
	uint8_t *p = (uint8_t *)buffer;
	uint32_t count=0;

	NVIC_DISABLE_IRQ(IRQ_USB1);
    466c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    4670:	4b48      	ldr	r3, [pc, #288]	; (4794 <usb_serial_read+0x128>)

//static int maxtimes=0;

// read a block of bytes to a buffer
int usb_serial_read(void *buffer, uint32_t size)
{
    4672:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t *p = (uint8_t *)buffer;
	uint32_t count=0;

	NVIC_DISABLE_IRQ(IRQ_USB1);
    4676:	601a      	str	r2, [r3, #0]

//static int maxtimes=0;

// read a block of bytes to a buffer
int usb_serial_read(void *buffer, uint32_t size)
{
    4678:	b083      	sub	sp, #12
	uint8_t *p = (uint8_t *)buffer;
	uint32_t count=0;

	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
    467a:	4a47      	ldr	r2, [pc, #284]	; (4798 <usb_serial_read+0x12c>)
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
    467c:	4688      	mov	r8, r1
	uint8_t *p = (uint8_t *)buffer;
	uint32_t count=0;

	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
    467e:	7815      	ldrb	r5, [r2, #0]
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
    4680:	2900      	cmp	r1, #0
    4682:	f000 8083 	beq.w	478c <usb_serial_read+0x120>
    4686:	4a45      	ldr	r2, [pc, #276]	; (479c <usb_serial_read+0x130>)
    4688:	b2ed      	uxtb	r5, r5
    468a:	7812      	ldrb	r2, [r2, #0]
    468c:	4295      	cmp	r5, r2
    468e:	d07f      	beq.n	4790 <usb_serial_read+0x124>
    4690:	f04f 0b00 	mov.w	fp, #0
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
	do {
		SCB_CACHE_DCIMVAC = location;
    4694:	4f42      	ldr	r7, [pc, #264]	; (47a0 <usb_serial_read+0x134>)
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    4696:	9301      	str	r3, [sp, #4]
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
	arm_dcache_delete(buffer, rx_packet_size);
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
	NVIC_ENABLE_IRQ(IRQ_USB1);
    4698:	9000      	str	r0, [sp, #0]
	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
    469a:	3501      	adds	r5, #1
		uint32_t i = rx_list[tail];
    469c:	4b41      	ldr	r3, [pc, #260]	; (47a4 <usb_serial_read+0x138>)
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
    469e:	f8df a120 	ldr.w	sl, [pc, #288]	; 47c0 <usb_serial_read+0x154>
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
		uint32_t len = size - count;
    46a2:	ebcb 0408 	rsb	r4, fp, r8
	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
    46a6:	2d09      	cmp	r5, #9
    46a8:	bf28      	it	cs
    46aa:	2500      	movcs	r5, #0
		uint32_t i = rx_list[tail];
    46ac:	f813 9005 	ldrb.w	r9, [r3, r5]
		uint32_t len = size - count;
		uint32_t avail = rx_count[i] - rx_index[i];
    46b0:	4b3d      	ldr	r3, [pc, #244]	; (47a8 <usb_serial_read+0x13c>)
    46b2:	f83a 1019 	ldrh.w	r1, [sl, r9, lsl #1]
    46b6:	f833 6019 	ldrh.w	r6, [r3, r9, lsl #1]
    46ba:	1a76      	subs	r6, r6, r1
		 //printf("usb_serial_read, count=%d, size=%d, i=%d, index=%d, len=%d, avail=%d, c=%c\n",
		  //count, size, i, rx_index[i], len, avail, rx_buffer[i * CDC_RX_SIZE_480]);
		if (avail > len) {
    46bc:	42b4      	cmp	r4, r6
    46be:	d21e      	bcs.n	46fe <usb_serial_read+0x92>
    46c0:	464b      	mov	r3, r9
    46c2:	f8dd 9000 	ldr.w	r9, [sp]
			// partially consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
    46c6:	4622      	mov	r2, r4
    46c8:	eb01 2143 	add.w	r1, r1, r3, lsl #9
    46cc:	9300      	str	r3, [sp, #0]
    46ce:	4b37      	ldr	r3, [pc, #220]	; (47ac <usb_serial_read+0x140>)
    46d0:	4648      	mov	r0, r9
    46d2:	4419      	add	r1, r3
    46d4:	f000 fb4c 	bl	4d70 <memcpy>
			rx_available -= len;
    46d8:	4b35      	ldr	r3, [pc, #212]	; (47b0 <usb_serial_read+0x144>)
    46da:	4640      	mov	r0, r8
    46dc:	6819      	ldr	r1, [r3, #0]
			rx_index[i] += len;
    46de:	9b00      	ldr	r3, [sp, #0]
		 //printf("usb_serial_read, count=%d, size=%d, i=%d, index=%d, len=%d, avail=%d, c=%c\n",
		  //count, size, i, rx_index[i], len, avail, rx_buffer[i * CDC_RX_SIZE_480]);
		if (avail > len) {
			// partially consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
			rx_available -= len;
    46e0:	1b09      	subs	r1, r1, r4
			rx_index[i] += len;
    46e2:	f83a 2013 	ldrh.w	r2, [sl, r3, lsl #1]
    46e6:	4414      	add	r4, r2
		 //printf("usb_serial_read, count=%d, size=%d, i=%d, index=%d, len=%d, avail=%d, c=%c\n",
		  //count, size, i, rx_index[i], len, avail, rx_buffer[i * CDC_RX_SIZE_480]);
		if (avail > len) {
			// partially consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
			rx_available -= len;
    46e8:	4a31      	ldr	r2, [pc, #196]	; (47b0 <usb_serial_read+0x144>)
			rx_index[i] += len;
    46ea:	f82a 4013 	strh.w	r4, [sl, r3, lsl #1]
		 //printf("usb_serial_read, count=%d, size=%d, i=%d, index=%d, len=%d, avail=%d, c=%c\n",
		  //count, size, i, rx_index[i], len, avail, rx_buffer[i * CDC_RX_SIZE_480]);
		if (avail > len) {
			// partially consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
			rx_available -= len;
    46ee:	6011      	str	r1, [r2, #0]
			count += avail;
			rx_tail = tail;
			rx_queue_transfer(i);
		}
	}
	NVIC_ENABLE_IRQ(IRQ_USB1);
    46f0:	4b30      	ldr	r3, [pc, #192]	; (47b4 <usb_serial_read+0x148>)
    46f2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    46f6:	601a      	str	r2, [r3, #0]
	return count;
}
    46f8:	b003      	add	sp, #12
    46fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    46fe:	f8dd e000 	ldr.w	lr, [sp]
    4702:	ea4f 2449 	mov.w	r4, r9, lsl #9

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
    4706:	4b29      	ldr	r3, [pc, #164]	; (47ac <usb_serial_read+0x140>)
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    4708:	4632      	mov	r2, r6
    470a:	4421      	add	r1, r4
    470c:	4670      	mov	r0, lr

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
    470e:	441c      	add	r4, r3
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
			p += avail;
    4710:	4673      	mov	r3, lr
			rx_available -= avail;
			count += avail;
    4712:	44b3      	add	fp, r6
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
			p += avail;
    4714:	4433      	add	r3, r6
    4716:	9300      	str	r3, [sp, #0]
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    4718:	4b24      	ldr	r3, [pc, #144]	; (47ac <usb_serial_read+0x140>)
    471a:	4419      	add	r1, r3
static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    471c:	4b26      	ldr	r3, [pc, #152]	; (47b8 <usb_serial_read+0x14c>)
    471e:	eb03 1a49 	add.w	sl, r3, r9, lsl #5
			rx_available -= len;
			rx_index[i] += len;
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    4722:	f000 fb25 	bl	4d70 <memcpy>
			p += avail;
			rx_available -= avail;
    4726:	4b22      	ldr	r3, [pc, #136]	; (47b0 <usb_serial_read+0x144>)
    4728:	4821      	ldr	r0, [pc, #132]	; (47b0 <usb_serial_read+0x144>)
			count += avail;
			rx_tail = tail;
    472a:	b2ea      	uxtb	r2, r5
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
			p += avail;
			rx_available -= avail;
    472c:	681b      	ldr	r3, [r3, #0]
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    472e:	f44f 3e00 	mov.w	lr, #131072	; 0x20000
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4732:	4621      	mov	r1, r4
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
			p += avail;
			rx_available -= avail;
    4734:	1b9e      	subs	r6, r3, r6
static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4736:	464b      	mov	r3, r9
			count += len;
		} else {
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
			p += avail;
			rx_available -= avail;
    4738:	6006      	str	r6, [r0, #0]
static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    473a:	4650      	mov	r0, sl
			// fully consume this packet
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
			p += avail;
			rx_available -= avail;
			count += avail;
			rx_tail = tail;
    473c:	4e16      	ldr	r6, [pc, #88]	; (4798 <usb_serial_read+0x12c>)
    473e:	7032      	strb	r2, [r6, #0]
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    4740:	9a01      	ldr	r2, [sp, #4]
    4742:	f8c2 e000 	str.w	lr, [r2]
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4746:	4a1d      	ldr	r2, [pc, #116]	; (47bc <usb_serial_read+0x150>)
    4748:	8812      	ldrh	r2, [r2, #0]
    474a:	f7ff fc1b 	bl	3f84 <usb_prepare_transfer>
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
    474e:	4b1b      	ldr	r3, [pc, #108]	; (47bc <usb_serial_read+0x150>)
    4750:	881a      	ldrh	r2, [r3, #0]
// want to delete anything the cache may have stored, so your next
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    4752:	f024 031f 	bic.w	r3, r4, #31
	uint32_t end_addr = (uint32_t)addr + size;
    4756:	4414      	add	r4, r2
	asm volatile("": : :"memory");
	asm("dsb");
    4758:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCIMVAC = location;
    475c:	603b      	str	r3, [r7, #0]
		location += 32;
    475e:	3320      	adds	r3, #32
	} while (location < end_addr);
    4760:	429c      	cmp	r4, r3
    4762:	d8fb      	bhi.n	475c <usb_serial_read+0xf0>
	asm("dsb");
    4764:	f3bf 8f4f 	dsb	sy
	asm("isb");
    4768:	f3bf 8f6f 	isb	sy
	arm_dcache_delete(buffer, rx_packet_size);
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
    476c:	2003      	movs	r0, #3
    476e:	4651      	mov	r1, sl
    4770:	f7ff fc66 	bl	4040 <usb_receive>
	NVIC_ENABLE_IRQ(IRQ_USB1);
    4774:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    4778:	4a0e      	ldr	r2, [pc, #56]	; (47b4 <usb_serial_read+0x148>)

	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
    477a:	45d8      	cmp	r8, fp
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
	arm_dcache_delete(buffer, rx_packet_size);
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
	NVIC_ENABLE_IRQ(IRQ_USB1);
    477c:	6013      	str	r3, [r2, #0]

	NVIC_DISABLE_IRQ(IRQ_USB1);
	//if (++maxtimes > 15) while (1) ;
	uint32_t tail = rx_tail;
	//printf("usb_serial_read, size=%d, tail=%d, head=%d\n", size, tail, rx_head);
	while (count < size && tail != rx_head) {
    477e:	d903      	bls.n	4788 <usb_serial_read+0x11c>
    4780:	4b06      	ldr	r3, [pc, #24]	; (479c <usb_serial_read+0x130>)
    4782:	781b      	ldrb	r3, [r3, #0]
    4784:	429d      	cmp	r5, r3
    4786:	d188      	bne.n	469a <usb_serial_read+0x2e>
    4788:	4658      	mov	r0, fp
    478a:	e7b1      	b.n	46f0 <usb_serial_read+0x84>
    478c:	4608      	mov	r0, r1
    478e:	e7af      	b.n	46f0 <usb_serial_read+0x84>
    4790:	2000      	movs	r0, #0
    4792:	e7ad      	b.n	46f0 <usb_serial_read+0x84>
    4794:	e000e18c 	.word	0xe000e18c
    4798:	20001c60 	.word	0x20001c60
    479c:	20001b48 	.word	0x20001b48
    47a0:	e000ef5c 	.word	0xe000ef5c
    47a4:	20001c64 	.word	0x20001c64
    47a8:	20001d04 	.word	0x20001d04
    47ac:	20202060 	.word	0x20202060
    47b0:	20001c74 	.word	0x20001c74
    47b4:	e000e10c 	.word	0xe000e10c
    47b8:	20001b60 	.word	0x20001b60
    47bc:	20001c6e 	.word	0x20001c6e
    47c0:	20001b34 	.word	0x20001b34

000047c4 <usb_serial_peekchar>:
}

// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
    47c4:	4b0c      	ldr	r3, [pc, #48]	; (47f8 <usb_serial_peekchar+0x34>)
	if (tail == rx_head) return -1;
    47c6:	4a0d      	ldr	r2, [pc, #52]	; (47fc <usb_serial_peekchar+0x38>)
}

// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
    47c8:	781b      	ldrb	r3, [r3, #0]
	if (tail == rx_head) return -1;
    47ca:	7812      	ldrb	r2, [r2, #0]
}

// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
    47cc:	b2db      	uxtb	r3, r3
	if (tail == rx_head) return -1;
    47ce:	4293      	cmp	r3, r2
    47d0:	d00f      	beq.n	47f2 <usb_serial_peekchar+0x2e>
	if (++tail > RX_NUM) tail = 0;
    47d2:	3301      	adds	r3, #1
	uint32_t i = rx_list[tail];
    47d4:	480a      	ldr	r0, [pc, #40]	; (4800 <usb_serial_peekchar+0x3c>)
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    47d6:	490b      	ldr	r1, [pc, #44]	; (4804 <usb_serial_peekchar+0x40>)
// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
	if (tail == rx_head) return -1;
	if (++tail > RX_NUM) tail = 0;
    47d8:	2b09      	cmp	r3, #9
	uint32_t i = rx_list[tail];
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    47da:	4a0b      	ldr	r2, [pc, #44]	; (4808 <usb_serial_peekchar+0x44>)
// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
	if (tail == rx_head) return -1;
	if (++tail > RX_NUM) tail = 0;
    47dc:	bf28      	it	cs
    47de:	2300      	movcs	r3, #0
	uint32_t i = rx_list[tail];
    47e0:	5cc3      	ldrb	r3, [r0, r3]
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    47e2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    47e6:	eb01 2343 	add.w	r3, r1, r3, lsl #9
    47ea:	4413      	add	r3, r2
    47ec:	f893 0f08 	ldrb.w	r0, [r3, #3848]	; 0xf08
    47f0:	4770      	bx	lr

// peek at the next character, or -1 if nothing received
int usb_serial_peekchar(void)
{
	uint32_t tail = rx_tail;
	if (tail == rx_head) return -1;
    47f2:	f04f 30ff 	mov.w	r0, #4294967295
	if (++tail > RX_NUM) tail = 0;
	uint32_t i = rx_list[tail];
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
}
    47f6:	4770      	bx	lr
    47f8:	20001c60 	.word	0x20001c60
    47fc:	20001b48 	.word	0x20001b48
    4800:	20001c64 	.word	0x20001c64
    4804:	20201158 	.word	0x20201158
    4808:	20001b34 	.word	0x20001b34

0000480c <usb_serial_available>:

// number of bytes available in the receive buffer
int usb_serial_available(void)
{
	return rx_available;
    480c:	4b01      	ldr	r3, [pc, #4]	; (4814 <usb_serial_available+0x8>)
    480e:	6818      	ldr	r0, [r3, #0]
}
    4810:	4770      	bx	lr
    4812:	bf00      	nop
    4814:	20001c74 	.word	0x20001c74

00004818 <usb_serial_flush_input>:

// discard any buffered input
void usb_serial_flush_input(void)
{
    4818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t tail = rx_tail;
    481c:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 48f8 <usb_serial_flush_input+0xe0>
	return rx_available;
}

// discard any buffered input
void usb_serial_flush_input(void)
{
    4820:	b083      	sub	sp, #12
	uint32_t tail = rx_tail;
	while (tail != rx_head) {
    4822:	4b2c      	ldr	r3, [pc, #176]	; (48d4 <usb_serial_flush_input+0xbc>)
}

// discard any buffered input
void usb_serial_flush_input(void)
{
	uint32_t tail = rx_tail;
    4824:	f89b 6000 	ldrb.w	r6, [fp]
	while (tail != rx_head) {
    4828:	781b      	ldrb	r3, [r3, #0]
}

// discard any buffered input
void usb_serial_flush_input(void)
{
	uint32_t tail = rx_tail;
    482a:	b2f6      	uxtb	r6, r6
	while (tail != rx_head) {
    482c:	429e      	cmp	r6, r3
    482e:	d04a      	beq.n	48c6 <usb_serial_flush_input+0xae>
    4830:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 48fc <usb_serial_flush_input+0xe4>
    4834:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 4900 <usb_serial_flush_input+0xe8>
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
	do {
		SCB_CACHE_DCIMVAC = location;
    4838:	4d27      	ldr	r5, [pc, #156]	; (48d8 <usb_serial_flush_input+0xc0>)
		if (++tail > RX_NUM) tail = 0;
    483a:	3601      	adds	r6, #1
    483c:	2e08      	cmp	r6, #8
    483e:	d845      	bhi.n	48cc <usb_serial_flush_input+0xb4>
    4840:	fa5f fa86 	uxtb.w	sl, r6
		uint32_t i = rx_list[tail];
    4844:	4b25      	ldr	r3, [pc, #148]	; (48dc <usb_serial_flush_input+0xc4>)
		rx_available -= rx_count[i] - rx_index[i];
    4846:	4926      	ldr	r1, [pc, #152]	; (48e0 <usb_serial_flush_input+0xc8>)
void usb_serial_flush_input(void)
{
	uint32_t tail = rx_tail;
	while (tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
    4848:	5d9b      	ldrb	r3, [r3, r6]
		rx_available -= rx_count[i] - rx_index[i];
    484a:	f8d9 2000 	ldr.w	r2, [r9]
    484e:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
    4852:	4924      	ldr	r1, [pc, #144]	; (48e4 <usb_serial_flush_input+0xcc>)
    4854:	eb01 2143 	add.w	r1, r1, r3, lsl #9
    4858:	460c      	mov	r4, r1
{
	uint32_t tail = rx_tail;
	while (tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
		rx_available -= rx_count[i] - rx_index[i];
    485a:	4923      	ldr	r1, [pc, #140]	; (48e8 <usb_serial_flush_input+0xd0>)
    485c:	f831 e013 	ldrh.w	lr, [r1, r3, lsl #1]
static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4860:	4922      	ldr	r1, [pc, #136]	; (48ec <usb_serial_flush_input+0xd4>)
{
	uint32_t tail = rx_tail;
	while (tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
		rx_available -= rx_count[i] - rx_index[i];
    4862:	ebce 0e00 	rsb	lr, lr, r0
static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4866:	9401      	str	r4, [sp, #4]
    4868:	eb01 1743 	add.w	r7, r1, r3, lsl #5
    486c:	4621      	mov	r1, r4
{
	uint32_t tail = rx_tail;
	while (tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
		rx_available -= rx_count[i] - rx_index[i];
    486e:	ebce 0202 	rsb	r2, lr, r2
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    4872:	f44f 3400 	mov.w	r4, #131072	; 0x20000
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4876:	4638      	mov	r0, r7
{
	uint32_t tail = rx_tail;
	while (tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
		rx_available -= rx_count[i] - rx_index[i];
    4878:	f8c9 2000 	str.w	r2, [r9]
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
	NVIC_DISABLE_IRQ(IRQ_USB1);
    487c:	4a1c      	ldr	r2, [pc, #112]	; (48f0 <usb_serial_flush_input+0xd8>)
    487e:	6014      	str	r4, [r2, #0]
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
    4880:	f8b8 2000 	ldrh.w	r2, [r8]
    4884:	f7ff fb7e 	bl	3f84 <usb_prepare_transfer>
// want to delete anything the cache may have stored, so your next
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    4888:	9901      	ldr	r1, [sp, #4]
	uint32_t end_addr = (uint32_t)addr + size;
    488a:	f8b8 2000 	ldrh.w	r2, [r8]
// want to delete anything the cache may have stored, so your next
// read is certain to access the physical memory.
__attribute__((always_inline, unused))
static inline void arm_dcache_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    488e:	f021 031f 	bic.w	r3, r1, #31
	uint32_t end_addr = (uint32_t)addr + size;
    4892:	4411      	add	r1, r2
    4894:	460c      	mov	r4, r1
	asm volatile("": : :"memory");
	asm("dsb");
    4896:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCIMVAC = location;
    489a:	602b      	str	r3, [r5, #0]
		location += 32;
    489c:	3320      	adds	r3, #32
	} while (location < end_addr);
    489e:	429c      	cmp	r4, r3
    48a0:	d8fb      	bhi.n	489a <usb_serial_flush_input+0x82>
	asm("dsb");
    48a2:	f3bf 8f4f 	dsb	sy
	asm("isb");
    48a6:	f3bf 8f6f 	isb	sy
	arm_dcache_delete(buffer, rx_packet_size);
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
    48aa:	2003      	movs	r0, #3
    48ac:	4639      	mov	r1, r7
    48ae:	f7ff fbc7 	bl	4040 <usb_receive>
	NVIC_ENABLE_IRQ(IRQ_USB1);
    48b2:	4b10      	ldr	r3, [pc, #64]	; (48f4 <usb_serial_flush_input+0xdc>)
    48b4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    48b8:	601a      	str	r2, [r3, #0]

// discard any buffered input
void usb_serial_flush_input(void)
{
	uint32_t tail = rx_tail;
	while (tail != rx_head) {
    48ba:	4b06      	ldr	r3, [pc, #24]	; (48d4 <usb_serial_flush_input+0xbc>)
		if (++tail > RX_NUM) tail = 0;
		uint32_t i = rx_list[tail];
		rx_available -= rx_count[i] - rx_index[i];
		rx_queue_transfer(i);
		rx_tail = tail;
    48bc:	f88b a000 	strb.w	sl, [fp]

// discard any buffered input
void usb_serial_flush_input(void)
{
	uint32_t tail = rx_tail;
	while (tail != rx_head) {
    48c0:	781b      	ldrb	r3, [r3, #0]
    48c2:	429e      	cmp	r6, r3
    48c4:	d1b9      	bne.n	483a <usb_serial_flush_input+0x22>
		uint32_t i = rx_list[tail];
		rx_available -= rx_count[i] - rx_index[i];
		rx_queue_transfer(i);
		rx_tail = tail;
	}
}
    48c6:	b003      	add	sp, #12
    48c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    48cc:	2600      	movs	r6, #0
// discard any buffered input
void usb_serial_flush_input(void)
{
	uint32_t tail = rx_tail;
	while (tail != rx_head) {
		if (++tail > RX_NUM) tail = 0;
    48ce:	46b2      	mov	sl, r6
    48d0:	e7b8      	b.n	4844 <usb_serial_flush_input+0x2c>
    48d2:	bf00      	nop
    48d4:	20001b48 	.word	0x20001b48
    48d8:	e000ef5c 	.word	0xe000ef5c
    48dc:	20001c64 	.word	0x20001c64
    48e0:	20001d04 	.word	0x20001d04
    48e4:	20202060 	.word	0x20202060
    48e8:	20001b34 	.word	0x20001b34
    48ec:	20001b60 	.word	0x20001b60
    48f0:	e000e18c 	.word	0xe000e18c
    48f4:	e000e10c 	.word	0xe000e10c
    48f8:	20001c60 	.word	0x20001c60
    48fc:	20001c74 	.word	0x20001c74
    4900:	20001c6e 	.word	0x20001c6e

00004904 <usb_serial_getchar>:
}


// get the next character, or -1 if nothing received
int usb_serial_getchar(void)
{
    4904:	b500      	push	{lr}
    4906:	b083      	sub	sp, #12
	uint8_t c;
	if (usb_serial_read(&c, 1)) return c;
    4908:	2101      	movs	r1, #1
    490a:	f10d 0007 	add.w	r0, sp, #7
    490e:	f7ff fead 	bl	466c <usb_serial_read>
    4912:	b120      	cbz	r0, 491e <usb_serial_getchar+0x1a>
    4914:	f89d 0007 	ldrb.w	r0, [sp, #7]
	return -1;
}
    4918:	b003      	add	sp, #12
    491a:	f85d fb04 	ldr.w	pc, [sp], #4
// get the next character, or -1 if nothing received
int usb_serial_getchar(void)
{
	uint8_t c;
	if (usb_serial_read(&c, 1)) return c;
	return -1;
    491e:	f04f 30ff 	mov.w	r0, #4294967295
    4922:	e7f9      	b.n	4918 <usb_serial_getchar+0x14>

00004924 <usb_serial_putchar>:
int usb_serial_write(const void *buffer, uint32_t size)
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
    4924:	4b09      	ldr	r3, [pc, #36]	; (494c <usb_serial_putchar+0x28>)
static uint8_t transmit_previous_timeout=0;


// transmit a character.  0 returned on success, -1 on error
int usb_serial_putchar(uint8_t c)
{
    4926:	b500      	push	{lr}
    4928:	b083      	sub	sp, #12
int usb_serial_write(const void *buffer, uint32_t size)
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
    492a:	781b      	ldrb	r3, [r3, #0]
static uint8_t transmit_previous_timeout=0;


// transmit a character.  0 returned on success, -1 on error
int usb_serial_putchar(uint8_t c)
{
    492c:	f88d 0007 	strb.w	r0, [sp, #7]
int usb_serial_write(const void *buffer, uint32_t size)
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
    4930:	b923      	cbnz	r3, 493c <usb_serial_putchar+0x18>
    4932:	f003 00ff 	and.w	r0, r3, #255	; 0xff

// transmit a character.  0 returned on success, -1 on error
int usb_serial_putchar(uint8_t c)
{
	return usb_serial_write(&c, 1);
}
    4936:	b003      	add	sp, #12
    4938:	f85d fb04 	ldr.w	pc, [sp], #4
    493c:	2101      	movs	r1, #1
    493e:	f10d 0007 	add.w	r0, sp, #7
    4942:	f7ff fc6d 	bl	4220 <usb_serial_write.part.1>
    4946:	b003      	add	sp, #12
    4948:	f85d fb04 	ldr.w	pc, [sp], #4
    494c:	20001b30 	.word	0x20001b30

00004950 <usb_serial_write>:
int usb_serial_write(const void *buffer, uint32_t size)
{
	uint32_t sent=0;
	const uint8_t *data = (const uint8_t *)buffer;

	if (!usb_configuration) return 0;
    4950:	4b04      	ldr	r3, [pc, #16]	; (4964 <usb_serial_write+0x14>)
    4952:	781b      	ldrb	r3, [r3, #0]
    4954:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    4958:	b10b      	cbz	r3, 495e <usb_serial_write+0xe>
    495a:	f7ff bc61 	b.w	4220 <usb_serial_write.part.1>
			size = 0;
			timer_start_oneshot();
		}
	}
	return sent;
}
    495e:	4610      	mov	r0, r2
    4960:	4770      	bx	lr
    4962:	bf00      	nop
    4964:	20001b30 	.word	0x20001b30

00004968 <usb_serial_write_buffer_free>:

int usb_serial_write_buffer_free(void)
{
    4968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t sum = 0;
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
    496c:	2400      	movs	r4, #0
}

int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
	tx_noautoflush = 1;
    496e:	f8df 8040 	ldr.w	r8, [pc, #64]	; 49b0 <usb_serial_write_buffer_free+0x48>
    4972:	2301      	movs	r3, #1
    4974:	4d0c      	ldr	r5, [pc, #48]	; (49a8 <usb_serial_write_buffer_free+0x40>)
	return sent;
}

int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
    4976:	4627      	mov	r7, r4
    4978:	4e0c      	ldr	r6, [pc, #48]	; (49ac <usb_serial_write_buffer_free+0x44>)
	tx_noautoflush = 1;
    497a:	f888 3000 	strb.w	r3, [r8]
	for (uint32_t i=0; i < TX_NUM; i++) {
		if (i == tx_head) continue;
    497e:	7833      	ldrb	r3, [r6, #0]
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
    4980:	4628      	mov	r0, r5
    4982:	3520      	adds	r5, #32
int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
		if (i == tx_head) continue;
    4984:	42a3      	cmp	r3, r4

int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
    4986:	f104 0401 	add.w	r4, r4, #1
		if (i == tx_head) continue;
    498a:	d005      	beq.n	4998 <usb_serial_write_buffer_free+0x30>
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
    498c:	f7ff fb9c 	bl	40c8 <usb_transfer_status>
    4990:	0603      	lsls	r3, r0, #24
    4992:	bf58      	it	pl
    4994:	f507 6700 	addpl.w	r7, r7, #2048	; 0x800

int usb_serial_write_buffer_free(void)
{
	uint32_t sum = 0;
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
    4998:	2c04      	cmp	r4, #4
    499a:	d1f0      	bne.n	497e <usb_serial_write_buffer_free+0x16>
		if (i == tx_head) continue;
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
	}
	tx_noautoflush = 0;
    499c:	2300      	movs	r3, #0
	return sum;
}
    499e:	4638      	mov	r0, r7
	tx_noautoflush = 1;
	for (uint32_t i=0; i < TX_NUM; i++) {
		if (i == tx_head) continue;
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
	}
	tx_noautoflush = 0;
    49a0:	f888 3000 	strb.w	r3, [r8]
	return sum;
}
    49a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    49a8:	20001c80 	.word	0x20001c80
    49ac:	20001b47 	.word	0x20001b47
    49b0:	20001b46 	.word	0x20001b46

000049b4 <usb_serial_flush_output>:

void usb_serial_flush_output(void)
{
    49b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

	if (!usb_configuration) return;
    49b8:	4b1f      	ldr	r3, [pc, #124]	; (4a38 <usb_serial_flush_output+0x84>)
    49ba:	781b      	ldrb	r3, [r3, #0]
    49bc:	b113      	cbz	r3, 49c4 <usb_serial_flush_output+0x10>
	if (tx_available == 0) return;
    49be:	4d1f      	ldr	r5, [pc, #124]	; (4a3c <usb_serial_flush_output+0x88>)
    49c0:	882a      	ldrh	r2, [r5, #0]
    49c2:	b90a      	cbnz	r2, 49c8 <usb_serial_flush_output+0x14>
    49c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	tx_noautoflush = 1;
	transfer_t *xfer = tx_transfer + tx_head;
    49c8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4a50 <usb_serial_flush_output+0x9c>
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
    49cc:	f5c2 6900 	rsb	r9, r2, #2048	; 0x800
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
	transfer_t *xfer = tx_transfer + tx_head;
    49d0:	4e1b      	ldr	r6, [pc, #108]	; (4a40 <usb_serial_flush_output+0x8c>)
void usb_serial_flush_output(void)
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
    49d2:	f04f 0e01 	mov.w	lr, #1
	transfer_t *xfer = tx_transfer + tx_head;
    49d6:	f898 1000 	ldrb.w	r1, [r8]
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    49da:	464a      	mov	r2, r9

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
	transfer_t *xfer = tx_transfer + tx_head;
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    49dc:	4c19      	ldr	r4, [pc, #100]	; (4a44 <usb_serial_flush_output+0x90>)
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    49de:	2300      	movs	r3, #0
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
	transfer_t *xfer = tx_transfer + tx_head;
    49e0:	eb06 1641 	add.w	r6, r6, r1, lsl #5
void usb_serial_flush_output(void)
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
    49e4:	4f18      	ldr	r7, [pc, #96]	; (4a48 <usb_serial_flush_output+0x94>)
	transfer_t *xfer = tx_transfer + tx_head;
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    49e6:	eb04 24c1 	add.w	r4, r4, r1, lsl #11
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    49ea:	4630      	mov	r0, r6
void usb_serial_flush_output(void)
{

	if (!usb_configuration) return;
	if (tx_available == 0) return;
	tx_noautoflush = 1;
    49ec:	f887 e000 	strb.w	lr, [r7]
	transfer_t *xfer = tx_transfer + tx_head;
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    49f0:	4621      	mov	r1, r4
    49f2:	f7ff fac7 	bl	3f84 <usb_prepare_transfer>
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
    49f6:	eb09 0204 	add.w	r2, r9, r4
// any cached data written to memory, and then removed from the cache,
// because you no longer need to access the data after transmission.
__attribute__((always_inline, unused))
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
    49fa:	f024 011f 	bic.w	r1, r4, #31
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
    49fe:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
    4a02:	4b12      	ldr	r3, [pc, #72]	; (4a4c <usb_serial_flush_output+0x98>)
    4a04:	6019      	str	r1, [r3, #0]
		location += 32;
    4a06:	3120      	adds	r1, #32
	} while (location < end_addr);
    4a08:	428a      	cmp	r2, r1
    4a0a:	d8fb      	bhi.n	4a04 <usb_serial_flush_output+0x50>
	asm("dsb");
    4a0c:	f3bf 8f4f 	dsb	sy
	asm("isb");
    4a10:	f3bf 8f6f 	isb	sy
	arm_dcache_flush_delete(txbuf, txnum);
	usb_transmit(CDC_TX_ENDPOINT, xfer);
    4a14:	2004      	movs	r0, #4
    4a16:	4631      	mov	r1, r6
    4a18:	f7ff facc 	bl	3fb4 <usb_transmit>
	if (++tx_head >= TX_NUM) tx_head = 0;
    4a1c:	f898 3000 	ldrb.w	r3, [r8]
    4a20:	4a0b      	ldr	r2, [pc, #44]	; (4a50 <usb_serial_flush_output+0x9c>)
    4a22:	3301      	adds	r3, #1
    4a24:	b2db      	uxtb	r3, r3
    4a26:	2b03      	cmp	r3, #3
    4a28:	bf88      	it	hi
    4a2a:	2300      	movhi	r3, #0
    4a2c:	7013      	strb	r3, [r2, #0]
	tx_available = 0;
    4a2e:	2300      	movs	r3, #0
    4a30:	802b      	strh	r3, [r5, #0]
	tx_noautoflush = 0;
    4a32:	703b      	strb	r3, [r7, #0]
    4a34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    4a38:	20001b30 	.word	0x20001b30
    4a3c:	20001c70 	.word	0x20001c70
    4a40:	20001c80 	.word	0x20001c80
    4a44:	20200060 	.word	0x20200060
    4a48:	20001b46 	.word	0x20001b46
    4a4c:	e000ef70 	.word	0xe000ef70
    4a50:	20001b47 	.word	0x20001b47

00004a54 <EventResponder::triggerEventNotImmediate()>:
uint8_t _serialEvent_default __attribute__((weak)) PROGMEM = 0 ;	
uint8_t _serialEventUSB1_default __attribute__((weak)) PROGMEM = 0 ;	
uint8_t _serialEventUSB2_default __attribute__((weak)) PROGMEM = 0 ;	

void EventResponder::triggerEventNotImmediate()
{
    4a54:	b410      	push	{r4}
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    4a56:	f3ef 8210 	mrs	r2, PRIMASK
		__disable_irq();
    4a5a:	b672      	cpsid	i
	bool irq = disableInterrupts();
	if (_triggered == false) {
    4a5c:	7f43      	ldrb	r3, [r0, #29]
    4a5e:	b933      	cbnz	r3, 4a6e <EventResponder::triggerEventNotImmediate()+0x1a>
		// not already triggered
		if (_type == EventTypeYield) {
    4a60:	7f01      	ldrb	r1, [r0, #28]
    4a62:	2901      	cmp	r1, #1
    4a64:	d008      	beq.n	4a78 <EventResponder::triggerEventNotImmediate()+0x24>
				_next = nullptr;
				_prev = lastYield;
				_prev->_next = this;
				lastYield = this;
			}
		} else if (_type == EventTypeInterrupt) {
    4a66:	2903      	cmp	r1, #3
    4a68:	d010      	beq.n	4a8c <EventResponder::triggerEventNotImmediate()+0x38>
			}
			SCB_ICSR = SCB_ICSR_PENDSVSET; // set PendSV interrupt
		} else {
			// detached, easy :-)
		}
		_triggered = true;
    4a6a:	2301      	movs	r3, #1
    4a6c:	7743      	strb	r3, [r0, #29]
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    4a6e:	b902      	cbnz	r2, 4a72 <EventResponder::triggerEventNotImmediate()+0x1e>
    4a70:	b662      	cpsie	i
	}
	enableInterrupts(irq);
}
    4a72:	f85d 4b04 	ldr.w	r4, [sp], #4
    4a76:	4770      	bx	lr
	bool irq = disableInterrupts();
	if (_triggered == false) {
		// not already triggered
		if (_type == EventTypeYield) {
			// normal type, called from yield()
			if (firstYield == nullptr) {
    4a78:	4c11      	ldr	r4, [pc, #68]	; (4ac0 <EventResponder::triggerEventNotImmediate()+0x6c>)
    4a7a:	6821      	ldr	r1, [r4, #0]
    4a7c:	b1a1      	cbz	r1, 4aa8 <EventResponder::triggerEventNotImmediate()+0x54>
				_prev = nullptr;
				firstYield = this;
				lastYield = this;
			} else {
				_next = nullptr;
				_prev = lastYield;
    4a7e:	4911      	ldr	r1, [pc, #68]	; (4ac4 <EventResponder::triggerEventNotImmediate()+0x70>)
				_next = nullptr;
				_prev = nullptr;
				firstYield = this;
				lastYield = this;
			} else {
				_next = nullptr;
    4a80:	6143      	str	r3, [r0, #20]
				_prev = lastYield;
    4a82:	680b      	ldr	r3, [r1, #0]
				_prev->_next = this;
				lastYield = this;
    4a84:	6008      	str	r0, [r1, #0]
				_prev = nullptr;
				firstYield = this;
				lastYield = this;
			} else {
				_next = nullptr;
				_prev = lastYield;
    4a86:	6183      	str	r3, [r0, #24]
				_prev->_next = this;
    4a88:	6158      	str	r0, [r3, #20]
    4a8a:	e7ee      	b.n	4a6a <EventResponder::triggerEventNotImmediate()+0x16>
				lastYield = this;
			}
		} else if (_type == EventTypeInterrupt) {
			// interrupt, called from software interrupt
			if (firstInterrupt == nullptr) {
    4a8c:	4c0e      	ldr	r4, [pc, #56]	; (4ac8 <EventResponder::triggerEventNotImmediate()+0x74>)
    4a8e:	6821      	ldr	r1, [r4, #0]
    4a90:	b181      	cbz	r1, 4ab4 <EventResponder::triggerEventNotImmediate()+0x60>
				_prev = nullptr;
				firstInterrupt = this;
				lastInterrupt = this;
			} else {
				_next = nullptr;
				_prev = lastInterrupt;
    4a92:	490e      	ldr	r1, [pc, #56]	; (4acc <EventResponder::triggerEventNotImmediate()+0x78>)
				_next = nullptr;
				_prev = nullptr;
				firstInterrupt = this;
				lastInterrupt = this;
			} else {
				_next = nullptr;
    4a94:	6143      	str	r3, [r0, #20]
				_prev = lastInterrupt;
    4a96:	680b      	ldr	r3, [r1, #0]
				_prev->_next = this;
				lastInterrupt = this;
    4a98:	6008      	str	r0, [r1, #0]
				_prev = nullptr;
				firstInterrupt = this;
				lastInterrupt = this;
			} else {
				_next = nullptr;
				_prev = lastInterrupt;
    4a9a:	6183      	str	r3, [r0, #24]
				_prev->_next = this;
    4a9c:	6158      	str	r0, [r3, #20]
				lastInterrupt = this;
			}
			SCB_ICSR = SCB_ICSR_PENDSVSET; // set PendSV interrupt
    4a9e:	4b0c      	ldr	r3, [pc, #48]	; (4ad0 <EventResponder::triggerEventNotImmediate()+0x7c>)
    4aa0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    4aa4:	6019      	str	r1, [r3, #0]
    4aa6:	e7e0      	b.n	4a6a <EventResponder::triggerEventNotImmediate()+0x16>
			// normal type, called from yield()
			if (firstYield == nullptr) {
				_next = nullptr;
				_prev = nullptr;
				firstYield = this;
				lastYield = this;
    4aa8:	4b06      	ldr	r3, [pc, #24]	; (4ac4 <EventResponder::triggerEventNotImmediate()+0x70>)
	if (_triggered == false) {
		// not already triggered
		if (_type == EventTypeYield) {
			// normal type, called from yield()
			if (firstYield == nullptr) {
				_next = nullptr;
    4aaa:	6141      	str	r1, [r0, #20]
				_prev = nullptr;
    4aac:	6181      	str	r1, [r0, #24]
				firstYield = this;
    4aae:	6020      	str	r0, [r4, #0]
				lastYield = this;
    4ab0:	6018      	str	r0, [r3, #0]
    4ab2:	e7da      	b.n	4a6a <EventResponder::triggerEventNotImmediate()+0x16>
			// interrupt, called from software interrupt
			if (firstInterrupt == nullptr) {
				_next = nullptr;
				_prev = nullptr;
				firstInterrupt = this;
				lastInterrupt = this;
    4ab4:	4b05      	ldr	r3, [pc, #20]	; (4acc <EventResponder::triggerEventNotImmediate()+0x78>)
				lastYield = this;
			}
		} else if (_type == EventTypeInterrupt) {
			// interrupt, called from software interrupt
			if (firstInterrupt == nullptr) {
				_next = nullptr;
    4ab6:	6141      	str	r1, [r0, #20]
				_prev = nullptr;
    4ab8:	6181      	str	r1, [r0, #24]
				firstInterrupt = this;
    4aba:	6020      	str	r0, [r4, #0]
				lastInterrupt = this;
    4abc:	6018      	str	r0, [r3, #0]
    4abe:	e7ee      	b.n	4a9e <EventResponder::triggerEventNotImmediate()+0x4a>
    4ac0:	20001d24 	.word	0x20001d24
    4ac4:	20001d20 	.word	0x20001d20
    4ac8:	20001d18 	.word	0x20001d18
    4acc:	20001d1c 	.word	0x20001d1c
    4ad0:	e000ed04 	.word	0xe000ed04

00004ad4 <pendablesrvreq_isr>:
	}
	enableInterrupts(irq);
}

extern "C" void pendablesrvreq_isr(void)
{
    4ad4:	b570      	push	{r4, r5, r6, lr}
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    4ad6:	f3ef 8110 	mrs	r1, PRIMASK
		__disable_irq();
    4ada:	b672      	cpsid	i

void EventResponder::runFromInterrupt()
{
	while (1) {
		bool irq = disableInterrupts();
		EventResponder *first = firstInterrupt;
    4adc:	4c0c      	ldr	r4, [pc, #48]	; (4b10 <pendablesrvreq_isr+0x3c>)
    4ade:	6823      	ldr	r3, [r4, #0]
		if (first) {
    4ae0:	b18b      	cbz	r3, 4b06 <pendablesrvreq_isr+0x32>
			firstInterrupt = first->_next;
			if (firstInterrupt) {
				firstInterrupt->_prev = nullptr;
			} else {
				lastInterrupt = nullptr;
    4ae2:	4e0c      	ldr	r6, [pc, #48]	; (4b14 <pendablesrvreq_isr+0x40>)
		bool irq = disableInterrupts();
		EventResponder *first = firstInterrupt;
		if (first) {
			firstInterrupt = first->_next;
			if (firstInterrupt) {
				firstInterrupt->_prev = nullptr;
    4ae4:	2500      	movs	r5, #0
{
	while (1) {
		bool irq = disableInterrupts();
		EventResponder *first = firstInterrupt;
		if (first) {
			firstInterrupt = first->_next;
    4ae6:	695a      	ldr	r2, [r3, #20]
    4ae8:	6022      	str	r2, [r4, #0]
			if (firstInterrupt) {
    4aea:	b17a      	cbz	r2, 4b0c <pendablesrvreq_isr+0x38>
				firstInterrupt->_prev = nullptr;
    4aec:	6195      	str	r5, [r2, #24]
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    4aee:	b901      	cbnz	r1, 4af2 <pendablesrvreq_isr+0x1e>
    4af0:	b662      	cpsie	i
			} else {
				lastInterrupt = nullptr;
			}
			enableInterrupts(irq);
			first->_triggered = false;
    4af2:	775d      	strb	r5, [r3, #29]
			(*(first->_function))(*first);
    4af4:	4618      	mov	r0, r3
    4af6:	689b      	ldr	r3, [r3, #8]
    4af8:	4798      	blx	r3
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    4afa:	f3ef 8110 	mrs	r1, PRIMASK
		__disable_irq();
    4afe:	b672      	cpsid	i

void EventResponder::runFromInterrupt()
{
	while (1) {
		bool irq = disableInterrupts();
		EventResponder *first = firstInterrupt;
    4b00:	6823      	ldr	r3, [r4, #0]
		if (first) {
    4b02:	2b00      	cmp	r3, #0
    4b04:	d1ef      	bne.n	4ae6 <pendablesrvreq_isr+0x12>
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    4b06:	b901      	cbnz	r1, 4b0a <pendablesrvreq_isr+0x36>
    4b08:	b662      	cpsie	i
    4b0a:	bd70      	pop	{r4, r5, r6, pc}
			firstInterrupt = first->_next;
			if (firstInterrupt) {
				firstInterrupt->_prev = nullptr;
			} else {
				lastInterrupt = nullptr;
    4b0c:	6032      	str	r2, [r6, #0]
    4b0e:	e7ee      	b.n	4aee <pendablesrvreq_isr+0x1a>
    4b10:	20001d18 	.word	0x20001d18
    4b14:	20001d1c 	.word	0x20001d1c

00004b18 <EventResponder::detachNoInterrupts()>:
}

// this detach must be called with interrupts disabled
void EventResponder::detachNoInterrupts()
{
	if (_type == EventTypeYield) {
    4b18:	7f03      	ldrb	r3, [r0, #28]
    4b1a:	2b01      	cmp	r3, #1
    4b1c:	d00f      	beq.n	4b3e <EventResponder::detachNoInterrupts()+0x26>
			} else {
				lastYield = _prev;
			}
		}
		_type = EventTypeDetached;
	} else if (_type == EventTypeInterrupt) {
    4b1e:	2b03      	cmp	r3, #3
    4b20:	d000      	beq.n	4b24 <EventResponder::detachNoInterrupts()+0xc>
    4b22:	4770      	bx	lr
		if (_triggered) {
    4b24:	7f43      	ldrb	r3, [r0, #29]
    4b26:	b13b      	cbz	r3, 4b38 <EventResponder::detachNoInterrupts()+0x20>
			if (_prev) {
    4b28:	6983      	ldr	r3, [r0, #24]
				_prev->_next = _next;
    4b2a:	6942      	ldr	r2, [r0, #20]
			}
		}
		_type = EventTypeDetached;
	} else if (_type == EventTypeInterrupt) {
		if (_triggered) {
			if (_prev) {
    4b2c:	b1d3      	cbz	r3, 4b64 <EventResponder::detachNoInterrupts()+0x4c>
				_prev->_next = _next;
    4b2e:	615a      	str	r2, [r3, #20]
    4b30:	6942      	ldr	r2, [r0, #20]
			} else {
				firstInterrupt = _next;
			}
			if (_next) {
    4b32:	b96a      	cbnz	r2, 4b50 <EventResponder::detachNoInterrupts()+0x38>
				_next->_prev = _prev;
			} else {
				lastInterrupt = _prev;
    4b34:	4a0e      	ldr	r2, [pc, #56]	; (4b70 <EventResponder::detachNoInterrupts()+0x58>)
    4b36:	6013      	str	r3, [r2, #0]
				_next->_prev = _prev;
			} else {
				lastYield = _prev;
			}
		}
		_type = EventTypeDetached;
    4b38:	2300      	movs	r3, #0
    4b3a:	7703      	strb	r3, [r0, #28]
    4b3c:	4770      	bx	lr

// this detach must be called with interrupts disabled
void EventResponder::detachNoInterrupts()
{
	if (_type == EventTypeYield) {
		if (_triggered) {
    4b3e:	7f43      	ldrb	r3, [r0, #29]
    4b40:	2b00      	cmp	r3, #0
    4b42:	d0f9      	beq.n	4b38 <EventResponder::detachNoInterrupts()+0x20>
			if (_prev) {
    4b44:	6983      	ldr	r3, [r0, #24]
				_prev->_next = _next;
    4b46:	6942      	ldr	r2, [r0, #20]
// this detach must be called with interrupts disabled
void EventResponder::detachNoInterrupts()
{
	if (_type == EventTypeYield) {
		if (_triggered) {
			if (_prev) {
    4b48:	b14b      	cbz	r3, 4b5e <EventResponder::detachNoInterrupts()+0x46>
				_prev->_next = _next;
    4b4a:	615a      	str	r2, [r3, #20]
    4b4c:	6942      	ldr	r2, [r0, #20]
			} else {
				firstYield = _next;
			}
			if (_next) {
    4b4e:	b11a      	cbz	r2, 4b58 <EventResponder::detachNoInterrupts()+0x40>
				_prev->_next = _next;
			} else {
				firstInterrupt = _next;
			}
			if (_next) {
				_next->_prev = _prev;
    4b50:	6193      	str	r3, [r2, #24]
				_next->_prev = _prev;
			} else {
				lastYield = _prev;
			}
		}
		_type = EventTypeDetached;
    4b52:	2300      	movs	r3, #0
    4b54:	7703      	strb	r3, [r0, #28]
    4b56:	4770      	bx	lr
				firstYield = _next;
			}
			if (_next) {
				_next->_prev = _prev;
			} else {
				lastYield = _prev;
    4b58:	4a06      	ldr	r2, [pc, #24]	; (4b74 <EventResponder::detachNoInterrupts()+0x5c>)
    4b5a:	6013      	str	r3, [r2, #0]
    4b5c:	e7ec      	b.n	4b38 <EventResponder::detachNoInterrupts()+0x20>
	if (_type == EventTypeYield) {
		if (_triggered) {
			if (_prev) {
				_prev->_next = _next;
			} else {
				firstYield = _next;
    4b5e:	4906      	ldr	r1, [pc, #24]	; (4b78 <EventResponder::detachNoInterrupts()+0x60>)
    4b60:	600a      	str	r2, [r1, #0]
    4b62:	e7f4      	b.n	4b4e <EventResponder::detachNoInterrupts()+0x36>
	} else if (_type == EventTypeInterrupt) {
		if (_triggered) {
			if (_prev) {
				_prev->_next = _next;
			} else {
				firstInterrupt = _next;
    4b64:	4905      	ldr	r1, [pc, #20]	; (4b7c <EventResponder::detachNoInterrupts()+0x64>)
    4b66:	600a      	str	r2, [r1, #0]
			}
			if (_next) {
    4b68:	2a00      	cmp	r2, #0
    4b6a:	d1f1      	bne.n	4b50 <EventResponder::detachNoInterrupts()+0x38>
    4b6c:	e7e2      	b.n	4b34 <EventResponder::detachNoInterrupts()+0x1c>
    4b6e:	bf00      	nop
    4b70:	20001d1c 	.word	0x20001d1c
    4b74:	20001d20 	.word	0x20001d20
    4b78:	20001d24 	.word	0x20001d24
    4b7c:	20001d18 	.word	0x20001d18

00004b80 <systick_isr>:
extern "C" volatile uint32_t systick_millis_count;
extern "C" volatile uint32_t systick_cycle_count;
extern "C" uint32_t systick_safe_read; // micros() synchronization
extern "C" void systick_isr(void)
{
	systick_cycle_count = ARM_DWT_CYCCNT;
    4b80:	4a04      	ldr	r2, [pc, #16]	; (4b94 <systick_isr+0x14>)
    4b82:	4b05      	ldr	r3, [pc, #20]	; (4b98 <systick_isr+0x18>)
    4b84:	6811      	ldr	r1, [r2, #0]
	systick_millis_count++;
    4b86:	4a05      	ldr	r2, [pc, #20]	; (4b9c <systick_isr+0x1c>)
extern "C" volatile uint32_t systick_millis_count;
extern "C" volatile uint32_t systick_cycle_count;
extern "C" uint32_t systick_safe_read; // micros() synchronization
extern "C" void systick_isr(void)
{
	systick_cycle_count = ARM_DWT_CYCCNT;
    4b88:	6019      	str	r1, [r3, #0]
	systick_millis_count++;
    4b8a:	6813      	ldr	r3, [r2, #0]
    4b8c:	3301      	adds	r3, #1
    4b8e:	6013      	str	r3, [r2, #0]
    4b90:	4770      	bx	lr
    4b92:	bf00      	nop
    4b94:	e0001004 	.word	0xe0001004
    4b98:	20001ad8 	.word	0x20001ad8
    4b9c:	20001ae0 	.word	0x20001ae0

00004ba0 <main>:
 */

#include <Arduino.h>

extern "C" int main(void)
{
    4ba0:	b508      	push	{r3, lr}
	}


#else
	// Arduino's main() function just calls setup() and loop()....
	setup();
    4ba2:	f7fb fa83 	bl	ac <setup>
	while (1) {
		loop();
    4ba6:	f7fb fb95 	bl	2d4 <loop>
		yield();
    4baa:	f000 f869 	bl	4c80 <yield>
    4bae:	e7fa      	b.n	4ba6 <main+0x6>

00004bb0 <operator new(unsigned int)>:
    4bb0:	f000 bc60 	b.w	5474 <malloc>

00004bb4 <operator delete(void*, unsigned int)>:
    4bb4:	f000 bc66 	b.w	5484 <free>

00004bb8 <Print::println()>:
	return printNumber(n, 10, sign);
}


size_t Print::println(void)
{
    4bb8:	b510      	push	{r4, lr}
	uint8_t buf[2]={'\r', '\n'};
    4bba:	4c06      	ldr	r4, [pc, #24]	; (4bd4 <Print::println()+0x1c>)
	return printNumber(n, 10, sign);
}


size_t Print::println(void)
{
    4bbc:	b082      	sub	sp, #8
	uint8_t buf[2]={'\r', '\n'};
	return write(buf, 2);
    4bbe:	6803      	ldr	r3, [r0, #0]
    4bc0:	2202      	movs	r2, #2
}


size_t Print::println(void)
{
	uint8_t buf[2]={'\r', '\n'};
    4bc2:	8824      	ldrh	r4, [r4, #0]
	return write(buf, 2);
    4bc4:	a901      	add	r1, sp, #4
    4bc6:	685b      	ldr	r3, [r3, #4]
}


size_t Print::println(void)
{
	uint8_t buf[2]={'\r', '\n'};
    4bc8:	f8ad 4004 	strh.w	r4, [sp, #4]
	return write(buf, 2);
    4bcc:	4798      	blx	r3
}
    4bce:	b002      	add	sp, #8
    4bd0:	bd10      	pop	{r4, pc}
    4bd2:	bf00      	nop
    4bd4:	200006a4 	.word	0x200006a4

00004bd8 <Print::printNumber(unsigned long, unsigned char, unsigned char)>:
	return vdprintf((int)this, (const char *)format, ap);
#endif
}

size_t Print::printNumber(unsigned long n, uint8_t base, uint8_t sign)
{
    4bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4bda:	4606      	mov	r6, r0
    4bdc:	b08b      	sub	sp, #44	; 0x2c
	uint8_t digit, i;

	// TODO: make these checks as inline, since base is
	// almost always a constant.  base = 0 (BYTE) should
	// inline as a call directly to write()
	if (base == 0) {
    4bde:	2a00      	cmp	r2, #0
    4be0:	d033      	beq.n	4c4a <Print::printNumber(unsigned long, unsigned char, unsigned char)+0x72>
		return write((uint8_t)n);
	} else if (base == 1) {
		base = 10;
    4be2:	2a01      	cmp	r2, #1
    4be4:	bf08      	it	eq
    4be6:	220a      	moveq	r2, #10
	}


	if (n == 0) {
    4be8:	b351      	cbz	r1, 4c40 <Print::printNumber(unsigned long, unsigned char, unsigned char)+0x68>
    4bea:	2521      	movs	r5, #33	; 0x21
    4bec:	e000      	b.n	4bf0 <Print::printNumber(unsigned long, unsigned char, unsigned char)+0x18>
		while (1) {
			digit = n % base;
			buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
			n /= base;
			if (n == 0) break;
			i--;
    4bee:	b2fd      	uxtb	r5, r7
    4bf0:	1e6f      	subs	r7, r5, #1
		buf[sizeof(buf) - 1] = '0';
		i = sizeof(buf) - 1;
	} else {
		i = sizeof(buf) - 1;
		while (1) {
			digit = n % base;
    4bf2:	fbb1 f4f2 	udiv	r4, r1, r2
    4bf6:	fb02 1114 	mls	r1, r2, r4, r1
    4bfa:	b2c8      	uxtb	r0, r1
			buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
    4bfc:	2909      	cmp	r1, #9
    4bfe:	f100 0137 	add.w	r1, r0, #55	; 0x37
    4c02:	f100 0030 	add.w	r0, r0, #48	; 0x30
    4c06:	bf88      	it	hi
    4c08:	b2c8      	uxtbhi	r0, r1
			n /= base;
			if (n == 0) break;
    4c0a:	4621      	mov	r1, r4
		i = sizeof(buf) - 1;
	} else {
		i = sizeof(buf) - 1;
		while (1) {
			digit = n % base;
			buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
    4c0c:	ac0a      	add	r4, sp, #40	; 0x28
    4c0e:	bf98      	it	ls
    4c10:	b2c0      	uxtbls	r0, r0
    4c12:	442c      	add	r4, r5
    4c14:	f804 0c24 	strb.w	r0, [r4, #-36]
			n /= base;
			if (n == 0) break;
    4c18:	2900      	cmp	r1, #0
    4c1a:	d1e8      	bne.n	4bee <Print::printNumber(unsigned long, unsigned char, unsigned char)+0x16>
			i--;
		}
	}
	if (sign) {
    4c1c:	b133      	cbz	r3, 4c2c <Print::printNumber(unsigned long, unsigned char, unsigned char)+0x54>
		i--;
    4c1e:	3d01      	subs	r5, #1
		buf[i] = '-';
    4c20:	ab0a      	add	r3, sp, #40	; 0x28
    4c22:	222d      	movs	r2, #45	; 0x2d
			if (n == 0) break;
			i--;
		}
	}
	if (sign) {
		i--;
    4c24:	b2ed      	uxtb	r5, r5
		buf[i] = '-';
    4c26:	442b      	add	r3, r5
    4c28:	f803 2c24 	strb.w	r2, [r3, #-36]
	}
	return write(buf + i, sizeof(buf) - i);
    4c2c:	6833      	ldr	r3, [r6, #0]
    4c2e:	a901      	add	r1, sp, #4
    4c30:	f1c5 0222 	rsb	r2, r5, #34	; 0x22
    4c34:	4630      	mov	r0, r6
    4c36:	4429      	add	r1, r5
    4c38:	685b      	ldr	r3, [r3, #4]
    4c3a:	4798      	blx	r3
}
    4c3c:	b00b      	add	sp, #44	; 0x2c
    4c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		base = 10;
	}


	if (n == 0) {
		buf[sizeof(buf) - 1] = '0';
    4c40:	2230      	movs	r2, #48	; 0x30
		i = sizeof(buf) - 1;
    4c42:	2521      	movs	r5, #33	; 0x21
		base = 10;
	}


	if (n == 0) {
		buf[sizeof(buf) - 1] = '0';
    4c44:	f88d 2025 	strb.w	r2, [sp, #37]	; 0x25
    4c48:	e7e8      	b.n	4c1c <Print::printNumber(unsigned long, unsigned char, unsigned char)+0x44>

	// TODO: make these checks as inline, since base is
	// almost always a constant.  base = 0 (BYTE) should
	// inline as a call directly to write()
	if (base == 0) {
		return write((uint8_t)n);
    4c4a:	6803      	ldr	r3, [r0, #0]
    4c4c:	b2c9      	uxtb	r1, r1
    4c4e:	681b      	ldr	r3, [r3, #0]
    4c50:	4798      	blx	r3
	if (sign) {
		i--;
		buf[i] = '-';
	}
	return write(buf + i, sizeof(buf) - i);
}
    4c52:	b00b      	add	sp, #44	; 0x2c
    4c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c56:	bf00      	nop

00004c58 <usb_serial_class::clear()>:
        void end() { /* TODO: flush output and shut down USB port */ };
        virtual int available() { return usb_serial_available(); }
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
        virtual void clear(void) { usb_serial_flush_input(); }
    4c58:	f7ff bdde 	b.w	4818 <usb_serial_flush_input>

00004c5c <usb_serial_class::peek()>:
		//}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
        virtual int available() { return usb_serial_available(); }
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
    4c5c:	f7ff bdb2 	b.w	47c4 <usb_serial_peekchar>

00004c60 <usb_serial_class::read()>:
			//if ((uint32_t)(systick_millis_count - millis_begin) > 2500) break;
		//}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
        virtual int available() { return usb_serial_available(); }
        virtual int read() { return usb_serial_getchar(); }
    4c60:	f7ff be50 	b.w	4904 <usb_serial_getchar>

00004c64 <usb_serial_class::available()>:
			// sketch still gets to run normally after this wait time.
			//if ((uint32_t)(systick_millis_count - millis_begin) > 2500) break;
		//}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
        virtual int available() { return usb_serial_available(); }
    4c64:	f7ff bdd2 	b.w	480c <usb_serial_available>

00004c68 <usb_serial_class::flush()>:
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
    4c68:	f7ff bea4 	b.w	49b4 <usb_serial_flush_output>

00004c6c <usb_serial_class::availableForWrite()>:
        virtual size_t write(const uint8_t *buffer, size_t size) { return usb_serial_write(buffer, size); }
	size_t write(unsigned long n) { return write((uint8_t)n); }
	size_t write(long n) { return write((uint8_t)n); }
	size_t write(unsigned int n) { return write((uint8_t)n); }
	size_t write(int n) { return write((uint8_t)n); }
	virtual int availableForWrite() { return usb_serial_write_buffer_free(); }
    4c6c:	f7ff be7c 	b.w	4968 <usb_serial_write_buffer_free>

00004c70 <usb_serial_class::write(unsigned char const*, unsigned int)>:
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
        virtual void clear(void) { usb_serial_flush_input(); }
        virtual size_t write(uint8_t c) { return usb_serial_putchar(c); }
        virtual size_t write(const uint8_t *buffer, size_t size) { return usb_serial_write(buffer, size); }
    4c70:	4608      	mov	r0, r1
    4c72:	4611      	mov	r1, r2
    4c74:	f7ff be6c 	b.w	4950 <usb_serial_write>

00004c78 <usb_serial_class::write(unsigned char)>:
        virtual int available() { return usb_serial_available(); }
        virtual int read() { return usb_serial_getchar(); }
        virtual int peek() { return usb_serial_peekchar(); }
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
        virtual void clear(void) { usb_serial_flush_input(); }
        virtual size_t write(uint8_t c) { return usb_serial_putchar(c); }
    4c78:	4608      	mov	r0, r1
    4c7a:	f7ff be53 	b.w	4924 <usb_serial_putchar>
    4c7e:	bf00      	nop

00004c80 <yield>:

extern const uint8_t _serialEvent_default;	

void yield(void) __attribute__ ((weak));
void yield(void)
{
    4c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	static uint8_t running=0;
	if (!yield_active_check_flags) return;	// nothing to do
    4c84:	4e32      	ldr	r6, [pc, #200]	; (4d50 <yield+0xd0>)
    4c86:	7833      	ldrb	r3, [r6, #0]
    4c88:	b193      	cbz	r3, 4cb0 <yield+0x30>
	if (running) return; // TODO: does this need to be atomic?
    4c8a:	4f32      	ldr	r7, [pc, #200]	; (4d54 <yield+0xd4>)
    4c8c:	783a      	ldrb	r2, [r7, #0]
    4c8e:	b97a      	cbnz	r2, 4cb0 <yield+0x30>
	running = 1;
    4c90:	2201      	movs	r2, #1


	// USB Serail - Add hack to minimize impact...
	if (yield_active_check_flags & YIELD_CHECK_USB_SERIAL) {
    4c92:	07d9      	lsls	r1, r3, #31
void yield(void)
{
	static uint8_t running=0;
	if (!yield_active_check_flags) return;	// nothing to do
	if (running) return; // TODO: does this need to be atomic?
	running = 1;
    4c94:	703a      	strb	r2, [r7, #0]


	// USB Serail - Add hack to minimize impact...
	if (yield_active_check_flags & YIELD_CHECK_USB_SERIAL) {
    4c96:	d437      	bmi.n	4d08 <yield+0x88>
		if (_serialEventUSB2_default) yield_active_check_flags &= ~YIELD_CHECK_USB_SERIALUSB2;
	}
#endif

	// Current workaround until integrate with EventResponder.
	if (yield_active_check_flags & YIELD_CHECK_HARDWARE_SERIAL) HardwareSerial::processSerialEventsList();
    4c98:	079a      	lsls	r2, r3, #30
    4c9a:	d419      	bmi.n	4cd0 <yield+0x50>

	running = 0;
    4c9c:	2200      	movs	r2, #0
	if (yield_active_check_flags & YIELD_CHECK_EVENT_RESPONDER) EventResponder::runFromYield();
    4c9e:	075b      	lsls	r3, r3, #29
#endif

	// Current workaround until integrate with EventResponder.
	if (yield_active_check_flags & YIELD_CHECK_HARDWARE_SERIAL) HardwareSerial::processSerialEventsList();

	running = 0;
    4ca0:	703a      	strb	r2, [r7, #0]
	if (yield_active_check_flags & YIELD_CHECK_EVENT_RESPONDER) EventResponder::runFromYield();
    4ca2:	d505      	bpl.n	4cb0 <yield+0x30>
	// Wait for event(s) to occur.  These are most likely to be useful when
	// used with a scheduler or RTOS.
	bool waitForEvent(EventResponderRef event, int timeout);
	EventResponder * waitForEvent(EventResponder *list, int listsize, int timeout);
	static void runFromYield() {
		if (!firstYield) return;  
    4ca4:	4b2c      	ldr	r3, [pc, #176]	; (4d58 <yield+0xd8>)
    4ca6:	681a      	ldr	r2, [r3, #0]
    4ca8:	b112      	cbz	r2, 4cb0 <yield+0x30>
		// First, check if yield was called from an interrupt
		// never call normal handler functions from any interrupt context
		uint32_t ipsr;
		__asm__ volatile("mrs %0, ipsr\n" : "=r" (ipsr)::);
    4caa:	f3ef 8205 	mrs	r2, IPSR
		if (ipsr != 0) return;
    4cae:	b10a      	cbz	r2, 4cb4 <yield+0x34>
    4cb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    4cb4:	f3ef 8010 	mrs	r0, PRIMASK
		__disable_irq();
    4cb8:	b672      	cpsid	i
		uint32_t ipsr;
		__asm__ volatile("mrs %0, ipsr\n" : "=r" (ipsr)::);
		if (ipsr != 0) return;
		// Next, check if any events have been triggered
		bool irq = disableInterrupts();
		EventResponder *first = firstYield;
    4cba:	681a      	ldr	r2, [r3, #0]
		if (first == nullptr) {
    4cbc:	b11a      	cbz	r2, 4cc6 <yield+0x46>
			return;
		}
		// Finally, make sure we're not being recursively called,
		// which can happen if the user's function does anything
		// that calls yield.
		if (runningFromYield) {
    4cbe:	4c27      	ldr	r4, [pc, #156]	; (4d5c <yield+0xdc>)
    4cc0:	7821      	ldrb	r1, [r4, #0]
    4cc2:	2900      	cmp	r1, #0
    4cc4:	d02f      	beq.n	4d26 <yield+0xa6>
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
		__disable_irq();
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    4cc6:	2800      	cmp	r0, #0
    4cc8:	d1f2      	bne.n	4cb0 <yield+0x30>
    4cca:	b662      	cpsie	i
    4ccc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	*/

	operator bool()			{ return true; }

	static inline void processSerialEventsList() {
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
    4cd0:	f8df 8094 	ldr.w	r8, [pc, #148]	; 4d68 <yield+0xe8>
    4cd4:	f898 2000 	ldrb.w	r2, [r8]
    4cd8:	2a00      	cmp	r2, #0
    4cda:	d0df      	beq.n	4c9c <yield+0x1c>
    4cdc:	2400      	movs	r4, #0
    4cde:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4d6c <yield+0xec>
    4ce2:	e005      	b.n	4cf0 <yield+0x70>
    4ce4:	3401      	adds	r4, #1
    4ce6:	f898 3000 	ldrb.w	r3, [r8]
    4cea:	b2e4      	uxtb	r4, r4
    4cec:	42a3      	cmp	r3, r4
    4cee:	d913      	bls.n	4d18 <yield+0x98>
			s_serials_with_serial_events[i]->doYieldCode();
    4cf0:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
	static HardwareSerial 	*s_serials_with_serial_events[7];
	#endif
	static uint8_t 			s_count_serials_with_serial_events;
	void addToSerialEventsList(); 
	inline void doYieldCode()  {
		if (available()) (*hardware->_serialEvent)();
    4cf4:	682b      	ldr	r3, [r5, #0]
    4cf6:	4628      	mov	r0, r5
    4cf8:	691b      	ldr	r3, [r3, #16]
    4cfa:	4798      	blx	r3
    4cfc:	2800      	cmp	r0, #0
    4cfe:	d0f1      	beq.n	4ce4 <yield+0x64>
    4d00:	696b      	ldr	r3, [r5, #20]
    4d02:	689b      	ldr	r3, [r3, #8]
    4d04:	4798      	blx	r3
    4d06:	e7ed      	b.n	4ce4 <yield+0x64>
			// sketch still gets to run normally after this wait time.
			//if ((uint32_t)(systick_millis_count - millis_begin) > 2500) break;
		//}
	}
        void end() { /* TODO: flush output and shut down USB port */ };
        virtual int available() { return usb_serial_available(); }
    4d08:	f7ff fd80 	bl	480c <usb_serial_available>
	running = 1;


	// USB Serail - Add hack to minimize impact...
	if (yield_active_check_flags & YIELD_CHECK_USB_SERIAL) {
		if (Serial.available()) serialEvent();
    4d0c:	b9d0      	cbnz	r0, 4d44 <yield+0xc4>
		if (_serialEvent_default) yield_active_check_flags &= ~YIELD_CHECK_USB_SERIAL;
    4d0e:	4b14      	ldr	r3, [pc, #80]	; (4d60 <yield+0xe0>)
    4d10:	781b      	ldrb	r3, [r3, #0]
    4d12:	b91b      	cbnz	r3, 4d1c <yield+0x9c>
    4d14:	7833      	ldrb	r3, [r6, #0]
    4d16:	e7bf      	b.n	4c98 <yield+0x18>
    4d18:	7833      	ldrb	r3, [r6, #0]
    4d1a:	e7bf      	b.n	4c9c <yield+0x1c>
    4d1c:	7833      	ldrb	r3, [r6, #0]
    4d1e:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    4d22:	7033      	strb	r3, [r6, #0]
    4d24:	e7b8      	b.n	4c98 <yield+0x18>
		if (runningFromYield) {
			enableInterrupts(irq);
			return;
		}
		// Ok, update the runningFromYield flag and process event
		runningFromYield = true;
    4d26:	2601      	movs	r6, #1
		firstYield = first->_next;
    4d28:	6955      	ldr	r5, [r2, #20]
		if (runningFromYield) {
			enableInterrupts(irq);
			return;
		}
		// Ok, update the runningFromYield flag and process event
		runningFromYield = true;
    4d2a:	7026      	strb	r6, [r4, #0]
		firstYield = first->_next;
    4d2c:	601d      	str	r5, [r3, #0]
		if (firstYield) {
    4d2e:	b165      	cbz	r5, 4d4a <yield+0xca>
			firstYield->_prev = nullptr;
    4d30:	61a9      	str	r1, [r5, #24]
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
		__disable_irq();
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    4d32:	b900      	cbnz	r0, 4d36 <yield+0xb6>
    4d34:	b662      	cpsie	i
			firstYield->_prev = nullptr;
		} else {
			lastYield = nullptr;
		}
		enableInterrupts(irq);
		first->_triggered = false;
    4d36:	2500      	movs	r5, #0
		(*(first->_function))(*first);
    4d38:	6893      	ldr	r3, [r2, #8]
    4d3a:	4610      	mov	r0, r2
			firstYield->_prev = nullptr;
		} else {
			lastYield = nullptr;
		}
		enableInterrupts(irq);
		first->_triggered = false;
    4d3c:	7755      	strb	r5, [r2, #29]
		(*(first->_function))(*first);
    4d3e:	4798      	blx	r3
		runningFromYield = false;
    4d40:	7025      	strb	r5, [r4, #0]
    4d42:	e7b5      	b.n	4cb0 <yield+0x30>
	running = 1;


	// USB Serail - Add hack to minimize impact...
	if (yield_active_check_flags & YIELD_CHECK_USB_SERIAL) {
		if (Serial.available()) serialEvent();
    4d44:	f000 fb5a 	bl	53fc <serialEvent()>
    4d48:	e7e1      	b.n	4d0e <yield+0x8e>
		runningFromYield = true;
		firstYield = first->_next;
		if (firstYield) {
			firstYield->_prev = nullptr;
		} else {
			lastYield = nullptr;
    4d4a:	4b06      	ldr	r3, [pc, #24]	; (4d64 <yield+0xe4>)
    4d4c:	601d      	str	r5, [r3, #0]
    4d4e:	e7f0      	b.n	4d32 <yield+0xb2>
    4d50:	20000754 	.word	0x20000754
    4d54:	20001d29 	.word	0x20001d29
    4d58:	20001d24 	.word	0x20001d24
    4d5c:	20001d28 	.word	0x20001d28
    4d60:	60001aa6 	.word	0x60001aa6
    4d64:	20001d20 	.word	0x20001d20
    4d68:	20001d4c 	.word	0x20001d4c
    4d6c:	20001d2c 	.word	0x20001d2c

00004d70 <memcpy>:
	@ r1: src
	@ r2: len
#ifdef __ARM_FEATURE_UNALIGNED
	/* In case of UNALIGNED access supported, ip is not used in
	   function body.  */
	mov	ip, r0
    4d70:	4684      	mov	ip, r0
#else
	push	{r0}
#endif
	orr	r3, r1, r0
    4d72:	ea41 0300 	orr.w	r3, r1, r0
	ands	r3, r3, #3
    4d76:	f013 0303 	ands.w	r3, r3, #3
	bne	.Lmisaligned_copy
    4d7a:	d16d      	bne.n	4e58 <memcpy+0xe8>

.Lbig_block:
	subs	r2, __OPT_BIG_BLOCK_SIZE
    4d7c:	3a40      	subs	r2, #64	; 0x40
	blo	.Lmid_block
    4d7e:	d341      	bcc.n	4e04 <memcpy+0x94>
.Lbig_block_loop:
	BEGIN_UNROLL_BIG_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
    4d80:	f851 3b04 	ldr.w	r3, [r1], #4
    4d84:	f840 3b04 	str.w	r3, [r0], #4
    4d88:	f851 3b04 	ldr.w	r3, [r1], #4
    4d8c:	f840 3b04 	str.w	r3, [r0], #4
    4d90:	f851 3b04 	ldr.w	r3, [r1], #4
    4d94:	f840 3b04 	str.w	r3, [r0], #4
    4d98:	f851 3b04 	ldr.w	r3, [r1], #4
    4d9c:	f840 3b04 	str.w	r3, [r0], #4
    4da0:	f851 3b04 	ldr.w	r3, [r1], #4
    4da4:	f840 3b04 	str.w	r3, [r0], #4
    4da8:	f851 3b04 	ldr.w	r3, [r1], #4
    4dac:	f840 3b04 	str.w	r3, [r0], #4
    4db0:	f851 3b04 	ldr.w	r3, [r1], #4
    4db4:	f840 3b04 	str.w	r3, [r0], #4
    4db8:	f851 3b04 	ldr.w	r3, [r1], #4
    4dbc:	f840 3b04 	str.w	r3, [r0], #4
    4dc0:	f851 3b04 	ldr.w	r3, [r1], #4
    4dc4:	f840 3b04 	str.w	r3, [r0], #4
    4dc8:	f851 3b04 	ldr.w	r3, [r1], #4
    4dcc:	f840 3b04 	str.w	r3, [r0], #4
    4dd0:	f851 3b04 	ldr.w	r3, [r1], #4
    4dd4:	f840 3b04 	str.w	r3, [r0], #4
    4dd8:	f851 3b04 	ldr.w	r3, [r1], #4
    4ddc:	f840 3b04 	str.w	r3, [r0], #4
    4de0:	f851 3b04 	ldr.w	r3, [r1], #4
    4de4:	f840 3b04 	str.w	r3, [r0], #4
    4de8:	f851 3b04 	ldr.w	r3, [r1], #4
    4dec:	f840 3b04 	str.w	r3, [r0], #4
    4df0:	f851 3b04 	ldr.w	r3, [r1], #4
    4df4:	f840 3b04 	str.w	r3, [r0], #4
    4df8:	f851 3b04 	ldr.w	r3, [r1], #4
    4dfc:	f840 3b04 	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds	r0, __OPT_BIG_BLOCK_SIZE
	adds	r1, __OPT_BIG_BLOCK_SIZE
#endif
	subs	r2, __OPT_BIG_BLOCK_SIZE
    4e00:	3a40      	subs	r2, #64	; 0x40
	bhs .Lbig_block_loop
    4e02:	d2bd      	bcs.n	4d80 <memcpy+0x10>

.Lmid_block:
	adds	r2, __OPT_BIG_BLOCK_SIZE - __OPT_MID_BLOCK_SIZE
    4e04:	3230      	adds	r2, #48	; 0x30
	blo	.Lcopy_word_by_word
    4e06:	d311      	bcc.n	4e2c <memcpy+0xbc>
.Lmid_block_loop:
	BEGIN_UNROLL_MID_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
    4e08:	f851 3b04 	ldr.w	r3, [r1], #4
    4e0c:	f840 3b04 	str.w	r3, [r0], #4
    4e10:	f851 3b04 	ldr.w	r3, [r1], #4
    4e14:	f840 3b04 	str.w	r3, [r0], #4
    4e18:	f851 3b04 	ldr.w	r3, [r1], #4
    4e1c:	f840 3b04 	str.w	r3, [r0], #4
    4e20:	f851 3b04 	ldr.w	r3, [r1], #4
    4e24:	f840 3b04 	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds    r0, __OPT_MID_BLOCK_SIZE
	adds    r1, __OPT_MID_BLOCK_SIZE
#endif
	subs	r2, __OPT_MID_BLOCK_SIZE
    4e28:	3a10      	subs	r2, #16
	bhs	.Lmid_block_loop
    4e2a:	d2ed      	bcs.n	4e08 <memcpy+0x98>

.Lcopy_word_by_word:
	adds	r2, __OPT_MID_BLOCK_SIZE - 4
    4e2c:	320c      	adds	r2, #12
	blo	.Lcopy_less_than_4
    4e2e:	d305      	bcc.n	4e3c <memcpy+0xcc>

	/* Kernel loop for small block copy */
	.align 2
.Lcopy_word_by_word_loop:
	ldr	r3, [r1], #4
    4e30:	f851 3b04 	ldr.w	r3, [r1], #4
	str	r3, [r0], #4
    4e34:	f840 3b04 	str.w	r3, [r0], #4
	subs	r2, #4
    4e38:	3a04      	subs	r2, #4
	bhs	.Lcopy_word_by_word_loop
    4e3a:	d2f9      	bcs.n	4e30 <memcpy+0xc0>

.Lcopy_less_than_4:
	adds	r2, #4
    4e3c:	3204      	adds	r2, #4
	beq	.Ldone
    4e3e:	d008      	beq.n	4e52 <memcpy+0xe2>

	lsls	r2, r2, #31
    4e40:	07d2      	lsls	r2, r2, #31
	itt ne
    4e42:	bf1c      	itt	ne
	ldrbne  r3, [r1], #1
    4e44:	f811 3b01 	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
    4e48:	f800 3b01 	strbne.w	r3, [r0], #1

	bcc	.Ldone
    4e4c:	d301      	bcc.n	4e52 <memcpy+0xe2>
#ifdef __ARM_FEATURE_UNALIGNED
	ldrh	r3, [r1]
    4e4e:	880b      	ldrh	r3, [r1, #0]
	strh	r3, [r0]
    4e50:	8003      	strh	r3, [r0, #0]
	strb	r3, [r0, #1]
#endif /* __ARM_FEATURE_UNALIGNED */

.Ldone:
#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
    4e52:	4660      	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
    4e54:	4770      	bx	lr
    4e56:	bf00      	nop
#define Ldst_aligned Lbig_block

	/* Copy word by word using LDR when alignment can be done in hardware,
	i.e., SCTLR.A is set, supporting unaligned access in LDR and STR.  */

	cmp	r2, #8
    4e58:	2a08      	cmp	r2, #8
	blo	.Lbyte_copy
    4e5a:	d313      	bcc.n	4e84 <memcpy+0x114>

	/* if src is aligned, just go to the big block loop.  */
	lsls	r3, r1, #30
    4e5c:	078b      	lsls	r3, r1, #30
	beq	.Ldst_aligned
    4e5e:	d08d      	beq.n	4d7c <memcpy+0xc>
	handling of aligned src and misaligned dst need more overhead than
	otherwise.  By doing this the worst case is when initial src is aligned,
	additional up to 4 byte additional copy will executed, which is
	acceptable.  */

	ands	r3, r0, #3
    4e60:	f010 0303 	ands.w	r3, r0, #3
	beq	.Ldst_aligned
    4e64:	d08a      	beq.n	4d7c <memcpy+0xc>

	rsb	r3, #4
    4e66:	f1c3 0304 	rsb	r3, r3, #4
	subs	r2, r3
    4e6a:	1ad2      	subs	r2, r2, r3

	lsls    r3, r3, #31
    4e6c:	07db      	lsls	r3, r3, #31
	itt ne
    4e6e:	bf1c      	itt	ne
	ldrbne  r3, [r1], #1
    4e70:	f811 3b01 	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
    4e74:	f800 3b01 	strbne.w	r3, [r0], #1

	bcc .Ldst_aligned
    4e78:	d380      	bcc.n	4d7c <memcpy+0xc>

#ifdef __ARM_FEATURE_UNALIGNED
	ldrh    r3, [r1], #2
    4e7a:	f831 3b02 	ldrh.w	r3, [r1], #2
	strh    r3, [r0], #2
    4e7e:	f820 3b02 	strh.w	r3, [r0], #2
	b	.Ldst_aligned
    4e82:	e77b      	b.n	4d7c <memcpy+0xc>
	pop	{r4, r5}

#endif /* __ARM_FEATURE_UNALIGNED */

.Lbyte_copy:
	subs	r2, #4
    4e84:	3a04      	subs	r2, #4
	blo	.Lcopy_less_than_4
    4e86:	d3d9      	bcc.n	4e3c <memcpy+0xcc>

.Lbyte_copy_loop:
	subs    r2, #1
    4e88:	3a01      	subs	r2, #1
	ldrb    r3, [r1], #1
    4e8a:	f811 3b01 	ldrb.w	r3, [r1], #1
	strb    r3, [r0], #1
    4e8e:	f800 3b01 	strb.w	r3, [r0], #1
	bhs	.Lbyte_copy_loop
    4e92:	d2f9      	bcs.n	4e88 <memcpy+0x118>

	ldrb	r3, [r1]
    4e94:	780b      	ldrb	r3, [r1, #0]
	strb	r3, [r0]
    4e96:	7003      	strb	r3, [r0, #0]
	ldrb	r3, [r1, #1]
    4e98:	784b      	ldrb	r3, [r1, #1]
	strb	r3, [r0, #1]
    4e9a:	7043      	strb	r3, [r0, #1]
	ldrb	r3, [r1, #2]
    4e9c:	788b      	ldrb	r3, [r1, #2]
	strb	r3, [r0, #2]
    4e9e:	7083      	strb	r3, [r0, #2]

#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
    4ea0:	4660      	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
    4ea2:	4770      	bx	lr

00004ea4 <ultoa>:
#include <stdlib.h>
#include <math.h>


char * ultoa(unsigned long val, char *buf, int radix)
{
    4ea4:	b4f0      	push	{r4, r5, r6, r7}
    4ea6:	1e4e      	subs	r6, r1, #1
	unsigned digit;
	int i=0, j;
    4ea8:	2500      	movs	r5, #0
#include <stdlib.h>
#include <math.h>


char * ultoa(unsigned long val, char *buf, int radix)
{
    4eaa:	4637      	mov	r7, r6
    4eac:	e000      	b.n	4eb0 <ultoa+0xc>
	while (1) {
		digit = val % radix;
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
		val /= radix;
		if (val == 0) break;
		i++;
    4eae:	3501      	adds	r5, #1
	unsigned digit;
	int i=0, j;
	char t;

	while (1) {
		digit = val % radix;
    4eb0:	fbb0 f3f2 	udiv	r3, r0, r2
    4eb4:	fb02 0013 	mls	r0, r2, r3, r0
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
    4eb8:	f100 0437 	add.w	r4, r0, #55	; 0x37
    4ebc:	2809      	cmp	r0, #9
    4ebe:	f100 0030 	add.w	r0, r0, #48	; 0x30
    4ec2:	b2e4      	uxtb	r4, r4
    4ec4:	bf98      	it	ls
    4ec6:	b2c4      	uxtbls	r4, r0
		val /= radix;
		if (val == 0) break;
    4ec8:	4618      	mov	r0, r3
	int i=0, j;
	char t;

	while (1) {
		digit = val % radix;
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
    4eca:	f807 4f01 	strb.w	r4, [r7, #1]!
		val /= radix;
		if (val == 0) break;
    4ece:	2b00      	cmp	r3, #0
    4ed0:	d1ed      	bne.n	4eae <ultoa+0xa>
		i++;
	}
	buf[i + 1] = 0;
    4ed2:	194a      	adds	r2, r1, r5
    4ed4:	7053      	strb	r3, [r2, #1]
	for (j=0; j < i; j++, i--) {
    4ed6:	b14d      	cbz	r5, 4eec <ultoa+0x48>
    4ed8:	3301      	adds	r3, #1
		t = buf[j];
    4eda:	f816 4f01 	ldrb.w	r4, [r6, #1]!
		buf[j] = buf[i];
    4ede:	7817      	ldrb	r7, [r2, #0]
		val /= radix;
		if (val == 0) break;
		i++;
	}
	buf[i + 1] = 0;
	for (j=0; j < i; j++, i--) {
    4ee0:	1ae8      	subs	r0, r5, r3
		t = buf[j];
		buf[j] = buf[i];
    4ee2:	7037      	strb	r7, [r6, #0]
		val /= radix;
		if (val == 0) break;
		i++;
	}
	buf[i + 1] = 0;
	for (j=0; j < i; j++, i--) {
    4ee4:	4283      	cmp	r3, r0
		t = buf[j];
		buf[j] = buf[i];
		buf[i] = t;
    4ee6:	f802 4901 	strb.w	r4, [r2], #-1
		val /= radix;
		if (val == 0) break;
		i++;
	}
	buf[i + 1] = 0;
	for (j=0; j < i; j++, i--) {
    4eea:	dbf5      	blt.n	4ed8 <ultoa+0x34>
		t = buf[j];
		buf[j] = buf[i];
		buf[i] = t;
	}
	return buf;
}
    4eec:	4608      	mov	r0, r1
    4eee:	bcf0      	pop	{r4, r5, r6, r7}
    4ef0:	4770      	bx	lr
    4ef2:	bf00      	nop

00004ef4 <pwm_init>:
			TMR_CTRL_LENGTH | TMR_CTRL_OUTMODE(6);
	}
}

void pwm_init(void)
{
    4ef4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    4ef8:	4fdb      	ldr	r7, [pc, #876]	; (5268 <pwm_init+0x374>)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
    4efa:	2300      	movs	r3, #0
void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    4efc:	f8df e380 	ldr.w	lr, [pc, #896]	; 5280 <pwm_init+0x38c>
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    4f00:	250f      	movs	r5, #15
}

void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    4f02:	6fba      	ldr	r2, [r7, #120]	; 0x78

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    4f04:	f44f 4c70 	mov.w	ip, #61440	; 0xf000
    4f08:	49d8      	ldr	r1, [pc, #864]	; (526c <pwm_init+0x378>)
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    4f0a:	f44f 4660 	mov.w	r6, #57344	; 0xe000
}

void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    4f0e:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    4f12:	f44f 6480 	mov.w	r4, #1024	; 0x400
		p->SM[i].OCTRL = 0;
		p->SM[i].DTCNT0 = 0;
		p->SM[i].INIT = 0;
		p->SM[i].VAL0 = 0;
		p->SM[i].VAL1 = 33464;
    4f16:	f248 20b8 	movw	r0, #33464	; 0x82b8
}

void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    4f1a:	67ba      	str	r2, [r7, #120]	; 0x78
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    4f1c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
    4f20:	ea42 0e0e 	orr.w	lr, r2, lr
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    4f24:	4ad2      	ldr	r2, [pc, #840]	; (5270 <pwm_init+0x37c>)
void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    4f26:	f8c7 e080 	str.w	lr, [r7, #128]	; 0x80

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    4f2a:	f241 0e01 	movw	lr, #4097	; 0x1001

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    4f2e:	f8a1 c18c 	strh.w	ip, [r1, #396]	; 0x18c
	p->FSTS0 = 0x000F; // clear fault status
    4f32:	f8a1 518e 	strh.w	r5, [r1, #398]	; 0x18e
	p->FFILT0 = 0;
    4f36:	f8a1 3190 	strh.w	r3, [r1, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    4f3a:	f8b1 7188 	ldrh.w	r7, [r1, #392]	; 0x188
    4f3e:	b2bf      	uxth	r7, r7
    4f40:	f047 07f0 	orr.w	r7, r7, #240	; 0xf0
    4f44:	f8a1 7188 	strh.w	r7, [r1, #392]	; 0x188
		p->CH[i].CTRL = 0; // stop timer
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    4f48:	f645 57c0 	movw	r7, #24000	; 0x5dc0
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    4f4c:	808e      	strh	r6, [r1, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    4f4e:	80cc      	strh	r4, [r1, #6]
		p->SM[i].OCTRL = 0;
    4f50:	844b      	strh	r3, [r1, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    4f52:	860b      	strh	r3, [r1, #48]	; 0x30
		p->SM[i].INIT = 0;
    4f54:	804b      	strh	r3, [r1, #2]
		p->SM[i].VAL0 = 0;
    4f56:	814b      	strh	r3, [r1, #10]
		p->SM[i].VAL1 = 33464;
    4f58:	81c8      	strh	r0, [r1, #14]
		p->SM[i].VAL2 = 0;
    4f5a:	824b      	strh	r3, [r1, #18]
		p->SM[i].VAL3 = 0;
    4f5c:	82cb      	strh	r3, [r1, #22]
		p->SM[i].VAL4 = 0;
    4f5e:	834b      	strh	r3, [r1, #26]
		p->SM[i].VAL5 = 0;
    4f60:	83cb      	strh	r3, [r1, #30]
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    4f62:	8096      	strh	r6, [r2, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    4f64:	80d4      	strh	r4, [r2, #6]
		p->SM[i].OCTRL = 0;
    4f66:	f8a1 3082 	strh.w	r3, [r1, #130]	; 0x82
		p->SM[i].DTCNT0 = 0;
    4f6a:	f8a1 3090 	strh.w	r3, [r1, #144]	; 0x90
		p->SM[i].INIT = 0;
    4f6e:	8053      	strh	r3, [r2, #2]
		p->SM[i].VAL0 = 0;
    4f70:	f8a1 306a 	strh.w	r3, [r1, #106]	; 0x6a
		p->SM[i].VAL1 = 33464;
    4f74:	f8a1 006e 	strh.w	r0, [r1, #110]	; 0x6e
		p->SM[i].VAL2 = 0;
    4f78:	f8a1 3072 	strh.w	r3, [r1, #114]	; 0x72
		p->SM[i].VAL3 = 0;
    4f7c:	f8a1 3076 	strh.w	r3, [r1, #118]	; 0x76
		p->SM[i].VAL4 = 0;
    4f80:	f8a1 307a 	strh.w	r3, [r1, #122]	; 0x7a
		p->SM[i].VAL5 = 0;
    4f84:	f8a1 307e 	strh.w	r3, [r1, #126]	; 0x7e
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    4f88:	f8a2 6064 	strh.w	r6, [r2, #100]	; 0x64
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    4f8c:	f8a2 4066 	strh.w	r4, [r2, #102]	; 0x66
		p->SM[i].OCTRL = 0;
    4f90:	f8a1 30e2 	strh.w	r3, [r1, #226]	; 0xe2
		p->SM[i].DTCNT0 = 0;
    4f94:	f8a1 30f0 	strh.w	r3, [r1, #240]	; 0xf0
		p->SM[i].INIT = 0;
    4f98:	f8a2 3062 	strh.w	r3, [r2, #98]	; 0x62
		p->SM[i].VAL0 = 0;
    4f9c:	f8a1 30ca 	strh.w	r3, [r1, #202]	; 0xca
		p->SM[i].VAL1 = 33464;
    4fa0:	f8a1 00ce 	strh.w	r0, [r1, #206]	; 0xce
		p->SM[i].VAL2 = 0;
    4fa4:	f8a1 30d2 	strh.w	r3, [r1, #210]	; 0xd2
		p->SM[i].VAL3 = 0;
    4fa8:	f8a1 30d6 	strh.w	r3, [r1, #214]	; 0xd6
		p->SM[i].VAL4 = 0;
    4fac:	f8a1 30da 	strh.w	r3, [r1, #218]	; 0xda
		p->SM[i].VAL5 = 0;
    4fb0:	f8a1 30de 	strh.w	r3, [r1, #222]	; 0xde
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    4fb4:	f8a2 60c4 	strh.w	r6, [r2, #196]	; 0xc4
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    4fb8:	f8a2 40c6 	strh.w	r4, [r2, #198]	; 0xc6
		p->SM[i].OCTRL = 0;
    4fbc:	f8a1 3142 	strh.w	r3, [r1, #322]	; 0x142
		p->SM[i].DTCNT0 = 0;
    4fc0:	f8a1 3150 	strh.w	r3, [r1, #336]	; 0x150
		p->SM[i].INIT = 0;
    4fc4:	f8a2 30c2 	strh.w	r3, [r2, #194]	; 0xc2
		p->SM[i].VAL0 = 0;
    4fc8:	f8a1 312a 	strh.w	r3, [r1, #298]	; 0x12a
		p->SM[i].VAL1 = 33464;
    4fcc:	f8a1 012e 	strh.w	r0, [r1, #302]	; 0x12e
		p->SM[i].VAL2 = 0;
    4fd0:	f8a1 3132 	strh.w	r3, [r1, #306]	; 0x132
		p->SM[i].VAL3 = 0;
    4fd4:	f8a1 3136 	strh.w	r3, [r1, #310]	; 0x136
		p->SM[i].VAL4 = 0;
    4fd8:	f8a1 313a 	strh.w	r3, [r1, #314]	; 0x13a
		p->SM[i].VAL5 = 0;
    4fdc:	f8a1 313e 	strh.w	r3, [r1, #318]	; 0x13e
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    4fe0:	f8b1 2188 	ldrh.w	r2, [r1, #392]	; 0x188
    4fe4:	b292      	uxth	r2, r2
    4fe6:	432a      	orrs	r2, r5
    4fe8:	f8a1 2188 	strh.w	r2, [r1, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    4fec:	f8b1 8188 	ldrh.w	r8, [r1, #392]	; 0x188

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    4ff0:	4aa0      	ldr	r2, [pc, #640]	; (5274 <pwm_init+0x380>)
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    4ff2:	fa1f f888 	uxth.w	r8, r8
    4ff6:	f448 6870 	orr.w	r8, r8, #3840	; 0xf00
    4ffa:	f8a1 8188 	strh.w	r8, [r1, #392]	; 0x188
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    4ffe:	f501 4180 	add.w	r1, r1, #16384	; 0x4000

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    5002:	f8a2 c18c 	strh.w	ip, [r2, #396]	; 0x18c
	p->FSTS0 = 0x000F; // clear fault status
    5006:	f8a2 518e 	strh.w	r5, [r2, #398]	; 0x18e
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    500a:	3160      	adds	r1, #96	; 0x60
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
    500c:	f8a2 3190 	strh.w	r3, [r2, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    5010:	f8b2 8188 	ldrh.w	r8, [r2, #392]	; 0x188
    5014:	fa1f f888 	uxth.w	r8, r8
    5018:	f048 08f0 	orr.w	r8, r8, #240	; 0xf0
    501c:	f8a2 8188 	strh.w	r8, [r2, #392]	; 0x188
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    5020:	8096      	strh	r6, [r2, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    5022:	80d4      	strh	r4, [r2, #6]
		p->SM[i].OCTRL = 0;
    5024:	8453      	strh	r3, [r2, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    5026:	8613      	strh	r3, [r2, #48]	; 0x30
		p->SM[i].INIT = 0;
    5028:	8053      	strh	r3, [r2, #2]
		p->SM[i].VAL0 = 0;
    502a:	8153      	strh	r3, [r2, #10]
		p->SM[i].VAL1 = 33464;
    502c:	81d0      	strh	r0, [r2, #14]
		p->SM[i].VAL2 = 0;
    502e:	8253      	strh	r3, [r2, #18]
		p->SM[i].VAL3 = 0;
    5030:	82d3      	strh	r3, [r2, #22]
		p->SM[i].VAL4 = 0;
    5032:	8353      	strh	r3, [r2, #26]
		p->SM[i].VAL5 = 0;
    5034:	83d3      	strh	r3, [r2, #30]
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    5036:	808e      	strh	r6, [r1, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    5038:	80cc      	strh	r4, [r1, #6]
		p->SM[i].OCTRL = 0;
    503a:	f8a2 3082 	strh.w	r3, [r2, #130]	; 0x82
		p->SM[i].DTCNT0 = 0;
    503e:	f8a2 3090 	strh.w	r3, [r2, #144]	; 0x90
		p->SM[i].INIT = 0;
    5042:	804b      	strh	r3, [r1, #2]
		p->SM[i].VAL0 = 0;
    5044:	f8a2 306a 	strh.w	r3, [r2, #106]	; 0x6a
		p->SM[i].VAL1 = 33464;
    5048:	f8a2 006e 	strh.w	r0, [r2, #110]	; 0x6e
		p->SM[i].VAL2 = 0;
    504c:	f8a2 3072 	strh.w	r3, [r2, #114]	; 0x72
		p->SM[i].VAL3 = 0;
    5050:	f8a2 3076 	strh.w	r3, [r2, #118]	; 0x76
		p->SM[i].VAL4 = 0;
    5054:	f8a2 307a 	strh.w	r3, [r2, #122]	; 0x7a
		p->SM[i].VAL5 = 0;
    5058:	f8a2 307e 	strh.w	r3, [r2, #126]	; 0x7e
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    505c:	f8a1 6064 	strh.w	r6, [r1, #100]	; 0x64
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    5060:	f8a1 4066 	strh.w	r4, [r1, #102]	; 0x66
		p->SM[i].OCTRL = 0;
    5064:	f8a2 30e2 	strh.w	r3, [r2, #226]	; 0xe2
		p->SM[i].DTCNT0 = 0;
    5068:	f8a2 30f0 	strh.w	r3, [r2, #240]	; 0xf0
		p->SM[i].INIT = 0;
    506c:	f8a1 3062 	strh.w	r3, [r1, #98]	; 0x62
		p->SM[i].VAL0 = 0;
    5070:	f8a2 30ca 	strh.w	r3, [r2, #202]	; 0xca
		p->SM[i].VAL1 = 33464;
    5074:	f8a2 00ce 	strh.w	r0, [r2, #206]	; 0xce
		p->SM[i].VAL2 = 0;
    5078:	f8a2 30d2 	strh.w	r3, [r2, #210]	; 0xd2
		p->SM[i].VAL3 = 0;
    507c:	f8a2 30d6 	strh.w	r3, [r2, #214]	; 0xd6
		p->SM[i].VAL4 = 0;
    5080:	f8a2 30da 	strh.w	r3, [r2, #218]	; 0xda
		p->SM[i].VAL5 = 0;
    5084:	f8a2 30de 	strh.w	r3, [r2, #222]	; 0xde
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    5088:	f8a1 60c4 	strh.w	r6, [r1, #196]	; 0xc4
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    508c:	f8a1 40c6 	strh.w	r4, [r1, #198]	; 0xc6
		p->SM[i].OCTRL = 0;
    5090:	f8a2 3142 	strh.w	r3, [r2, #322]	; 0x142
		p->SM[i].DTCNT0 = 0;
    5094:	f8a2 3150 	strh.w	r3, [r2, #336]	; 0x150
		p->SM[i].INIT = 0;
    5098:	f8a1 30c2 	strh.w	r3, [r1, #194]	; 0xc2
		p->SM[i].VAL0 = 0;
    509c:	f8a2 312a 	strh.w	r3, [r2, #298]	; 0x12a
		p->SM[i].VAL1 = 33464;
    50a0:	f8a2 012e 	strh.w	r0, [r2, #302]	; 0x12e
		p->SM[i].VAL2 = 0;
    50a4:	f8a2 3132 	strh.w	r3, [r2, #306]	; 0x132
		p->SM[i].VAL3 = 0;
    50a8:	f8a2 3136 	strh.w	r3, [r2, #310]	; 0x136
		p->SM[i].VAL4 = 0;
    50ac:	f8a2 313a 	strh.w	r3, [r2, #314]	; 0x13a
		p->SM[i].VAL5 = 0;
    50b0:	f8a2 313e 	strh.w	r3, [r2, #318]	; 0x13e
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    50b4:	f8b2 1188 	ldrh.w	r1, [r2, #392]	; 0x188
    50b8:	b289      	uxth	r1, r1
    50ba:	4329      	orrs	r1, r5
    50bc:	f8a2 1188 	strh.w	r1, [r2, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    50c0:	f8b2 8188 	ldrh.w	r8, [r2, #392]	; 0x188

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    50c4:	496c      	ldr	r1, [pc, #432]	; (5278 <pwm_init+0x384>)
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    50c6:	fa1f f888 	uxth.w	r8, r8
    50ca:	f448 6870 	orr.w	r8, r8, #3840	; 0xf00
    50ce:	f8a2 8188 	strh.w	r8, [r2, #392]	; 0x188
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    50d2:	f502 4280 	add.w	r2, r2, #16384	; 0x4000

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    50d6:	f8a1 c18c 	strh.w	ip, [r1, #396]	; 0x18c
	p->FSTS0 = 0x000F; // clear fault status
    50da:	f8a1 518e 	strh.w	r5, [r1, #398]	; 0x18e
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    50de:	3260      	adds	r2, #96	; 0x60
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
    50e0:	f8a1 3190 	strh.w	r3, [r1, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    50e4:	f8b1 8188 	ldrh.w	r8, [r1, #392]	; 0x188
    50e8:	fa1f f888 	uxth.w	r8, r8
    50ec:	f048 08f0 	orr.w	r8, r8, #240	; 0xf0
    50f0:	f8a1 8188 	strh.w	r8, [r1, #392]	; 0x188
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    50f4:	808e      	strh	r6, [r1, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    50f6:	80cc      	strh	r4, [r1, #6]
		p->SM[i].OCTRL = 0;
    50f8:	844b      	strh	r3, [r1, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    50fa:	860b      	strh	r3, [r1, #48]	; 0x30
		p->SM[i].INIT = 0;
    50fc:	804b      	strh	r3, [r1, #2]
		p->SM[i].VAL0 = 0;
    50fe:	814b      	strh	r3, [r1, #10]
		p->SM[i].VAL1 = 33464;
    5100:	81c8      	strh	r0, [r1, #14]
		p->SM[i].VAL2 = 0;
    5102:	824b      	strh	r3, [r1, #18]
		p->SM[i].VAL3 = 0;
    5104:	82cb      	strh	r3, [r1, #22]
		p->SM[i].VAL4 = 0;
    5106:	834b      	strh	r3, [r1, #26]
		p->SM[i].VAL5 = 0;
    5108:	83cb      	strh	r3, [r1, #30]
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    510a:	8096      	strh	r6, [r2, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    510c:	80d4      	strh	r4, [r2, #6]
		p->SM[i].OCTRL = 0;
    510e:	f8a1 3082 	strh.w	r3, [r1, #130]	; 0x82
		p->SM[i].DTCNT0 = 0;
    5112:	f8a1 3090 	strh.w	r3, [r1, #144]	; 0x90
		p->SM[i].INIT = 0;
    5116:	8053      	strh	r3, [r2, #2]
		p->SM[i].VAL0 = 0;
    5118:	f8a1 306a 	strh.w	r3, [r1, #106]	; 0x6a
		p->SM[i].VAL1 = 33464;
    511c:	f8a1 006e 	strh.w	r0, [r1, #110]	; 0x6e
		p->SM[i].VAL2 = 0;
    5120:	f8a1 3072 	strh.w	r3, [r1, #114]	; 0x72
		p->SM[i].VAL3 = 0;
    5124:	f8a1 3076 	strh.w	r3, [r1, #118]	; 0x76
		p->SM[i].VAL4 = 0;
    5128:	f8a1 307a 	strh.w	r3, [r1, #122]	; 0x7a
		p->SM[i].VAL5 = 0;
    512c:	f8a1 307e 	strh.w	r3, [r1, #126]	; 0x7e
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    5130:	f8a2 6064 	strh.w	r6, [r2, #100]	; 0x64
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    5134:	f8a2 4066 	strh.w	r4, [r2, #102]	; 0x66
		p->SM[i].OCTRL = 0;
    5138:	f8a1 30e2 	strh.w	r3, [r1, #226]	; 0xe2
		p->SM[i].DTCNT0 = 0;
    513c:	f8a1 30f0 	strh.w	r3, [r1, #240]	; 0xf0
		p->SM[i].INIT = 0;
    5140:	f8a2 3062 	strh.w	r3, [r2, #98]	; 0x62
		p->SM[i].VAL0 = 0;
    5144:	f8a1 30ca 	strh.w	r3, [r1, #202]	; 0xca
		p->SM[i].VAL1 = 33464;
    5148:	f8a1 00ce 	strh.w	r0, [r1, #206]	; 0xce
		p->SM[i].VAL2 = 0;
    514c:	f8a1 30d2 	strh.w	r3, [r1, #210]	; 0xd2
		p->SM[i].VAL3 = 0;
    5150:	f8a1 30d6 	strh.w	r3, [r1, #214]	; 0xd6
		p->SM[i].VAL4 = 0;
    5154:	f8a1 30da 	strh.w	r3, [r1, #218]	; 0xda
		p->SM[i].VAL5 = 0;
    5158:	f8a1 30de 	strh.w	r3, [r1, #222]	; 0xde
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    515c:	f8a2 60c4 	strh.w	r6, [r2, #196]	; 0xc4
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    5160:	f8a2 40c6 	strh.w	r4, [r2, #198]	; 0xc6
		p->SM[i].OCTRL = 0;
    5164:	f8a1 3142 	strh.w	r3, [r1, #322]	; 0x142
		p->SM[i].DTCNT0 = 0;
    5168:	f8a1 3150 	strh.w	r3, [r1, #336]	; 0x150
		p->SM[i].INIT = 0;
    516c:	f8a2 30c2 	strh.w	r3, [r2, #194]	; 0xc2
		p->SM[i].VAL0 = 0;
    5170:	f8a1 312a 	strh.w	r3, [r1, #298]	; 0x12a
		p->SM[i].VAL1 = 33464;
    5174:	f8a1 012e 	strh.w	r0, [r1, #302]	; 0x12e
		p->SM[i].VAL2 = 0;
    5178:	f8a1 3132 	strh.w	r3, [r1, #306]	; 0x132
		p->SM[i].VAL3 = 0;
    517c:	f8a1 3136 	strh.w	r3, [r1, #310]	; 0x136
		p->SM[i].VAL4 = 0;
    5180:	f8a1 313a 	strh.w	r3, [r1, #314]	; 0x13a
		p->SM[i].VAL5 = 0;
    5184:	f8a1 313e 	strh.w	r3, [r1, #318]	; 0x13e
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    5188:	f8b1 2188 	ldrh.w	r2, [r1, #392]	; 0x188
    518c:	b292      	uxth	r2, r2
    518e:	432a      	orrs	r2, r5
    5190:	f8a1 2188 	strh.w	r2, [r1, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    5194:	f8b1 8188 	ldrh.w	r8, [r1, #392]	; 0x188

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    5198:	4a38      	ldr	r2, [pc, #224]	; (527c <pwm_init+0x388>)
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    519a:	fa1f f888 	uxth.w	r8, r8
    519e:	f448 6870 	orr.w	r8, r8, #3840	; 0xf00
    51a2:	f8a1 8188 	strh.w	r8, [r1, #392]	; 0x188
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    51a6:	f501 4180 	add.w	r1, r1, #16384	; 0x4000

void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    51aa:	f8a2 c18c 	strh.w	ip, [r2, #396]	; 0x18c
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
		p->CH[i].CMPLD1 = 0;
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    51ae:	f243 0c26 	movw	ip, #12326	; 0x3026
void flexpwm_init(IMXRT_FLEXPWM_t *p)
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
    51b2:	f8a2 518e 	strh.w	r5, [r2, #398]	; 0x18e
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    51b6:	3160      	adds	r1, #96	; 0x60
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
    51b8:	f8a2 3190 	strh.w	r3, [r2, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    51bc:	f8b2 8188 	ldrh.w	r8, [r2, #392]	; 0x188
    51c0:	fa1f f888 	uxth.w	r8, r8
    51c4:	f048 08f0 	orr.w	r8, r8, #240	; 0xf0
    51c8:	f8a2 8188 	strh.w	r8, [r2, #392]	; 0x188
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    51cc:	8096      	strh	r6, [r2, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    51ce:	80d4      	strh	r4, [r2, #6]
		p->SM[i].OCTRL = 0;
    51d0:	8453      	strh	r3, [r2, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    51d2:	8613      	strh	r3, [r2, #48]	; 0x30
		p->SM[i].INIT = 0;
    51d4:	8053      	strh	r3, [r2, #2]
		p->SM[i].VAL0 = 0;
    51d6:	8153      	strh	r3, [r2, #10]
		p->SM[i].VAL1 = 33464;
    51d8:	81d0      	strh	r0, [r2, #14]
		p->SM[i].VAL2 = 0;
    51da:	8253      	strh	r3, [r2, #18]
		p->SM[i].VAL3 = 0;
    51dc:	82d3      	strh	r3, [r2, #22]
		p->SM[i].VAL4 = 0;
    51de:	8353      	strh	r3, [r2, #26]
		p->SM[i].VAL5 = 0;
    51e0:	83d3      	strh	r3, [r2, #30]
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    51e2:	808e      	strh	r6, [r1, #4]
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    51e4:	80cc      	strh	r4, [r1, #6]
		p->SM[i].OCTRL = 0;
    51e6:	f8a2 3082 	strh.w	r3, [r2, #130]	; 0x82
		p->SM[i].DTCNT0 = 0;
    51ea:	f8a2 3090 	strh.w	r3, [r2, #144]	; 0x90
		p->SM[i].INIT = 0;
    51ee:	804b      	strh	r3, [r1, #2]
		p->SM[i].VAL0 = 0;
    51f0:	f8a2 306a 	strh.w	r3, [r2, #106]	; 0x6a
		p->SM[i].VAL1 = 33464;
    51f4:	f8a2 006e 	strh.w	r0, [r2, #110]	; 0x6e
		p->SM[i].VAL2 = 0;
    51f8:	f8a2 3072 	strh.w	r3, [r2, #114]	; 0x72
		p->SM[i].VAL3 = 0;
    51fc:	f8a2 3076 	strh.w	r3, [r2, #118]	; 0x76
		p->SM[i].VAL4 = 0;
    5200:	f8a2 307a 	strh.w	r3, [r2, #122]	; 0x7a
		p->SM[i].VAL5 = 0;
    5204:	f8a2 307e 	strh.w	r3, [r2, #126]	; 0x7e
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    5208:	f8a1 6064 	strh.w	r6, [r1, #100]	; 0x64
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    520c:	f8a1 4066 	strh.w	r4, [r1, #102]	; 0x66
		p->SM[i].OCTRL = 0;
    5210:	f8a2 30e2 	strh.w	r3, [r2, #226]	; 0xe2
		p->SM[i].DTCNT0 = 0;
    5214:	f8a2 30f0 	strh.w	r3, [r2, #240]	; 0xf0
		p->SM[i].INIT = 0;
    5218:	f8a1 3062 	strh.w	r3, [r1, #98]	; 0x62
		p->SM[i].VAL0 = 0;
    521c:	f8a2 30ca 	strh.w	r3, [r2, #202]	; 0xca
		p->SM[i].VAL1 = 33464;
    5220:	f8a2 00ce 	strh.w	r0, [r2, #206]	; 0xce
		p->SM[i].VAL2 = 0;
    5224:	f8a2 30d2 	strh.w	r3, [r2, #210]	; 0xd2
		p->SM[i].VAL3 = 0;
    5228:	f8a2 30d6 	strh.w	r3, [r2, #214]	; 0xd6
		p->SM[i].VAL4 = 0;
    522c:	f8a2 30da 	strh.w	r3, [r2, #218]	; 0xda
		p->SM[i].VAL5 = 0;
    5230:	f8a2 30de 	strh.w	r3, [r2, #222]	; 0xde
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
	for (i=0; i < 4; i++) {
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    5234:	f8a1 60c4 	strh.w	r6, [r1, #196]	; 0xc4
			| FLEXPWM_SMCTRL2_DBGEN;
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    5238:	f8a1 40c6 	strh.w	r4, [r1, #198]	; 0xc6
		p->SM[i].OCTRL = 0;
    523c:	f8a2 3142 	strh.w	r3, [r2, #322]	; 0x142
		p->SM[i].DTCNT0 = 0;
    5240:	f8a2 3150 	strh.w	r3, [r2, #336]	; 0x150
		p->SM[i].INIT = 0;
    5244:	f8a1 30c2 	strh.w	r3, [r1, #194]	; 0xc2
		p->SM[i].VAL0 = 0;
    5248:	f8a2 312a 	strh.w	r3, [r2, #298]	; 0x12a
		p->SM[i].VAL1 = 33464;
    524c:	f8a2 012e 	strh.w	r0, [r2, #302]	; 0x12e
		p->SM[i].VAL2 = 0;
    5250:	f8a2 3132 	strh.w	r3, [r2, #306]	; 0x132
		p->SM[i].VAL3 = 0;
    5254:	f8a2 3136 	strh.w	r3, [r2, #310]	; 0x136
		p->SM[i].VAL4 = 0;
    5258:	f8a2 313a 	strh.w	r3, [r2, #314]	; 0x13a
		p->SM[i].VAL5 = 0;
    525c:	f8a2 313e 	strh.w	r3, [r2, #318]	; 0x13e
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    5260:	f8b2 1188 	ldrh.w	r1, [r2, #392]	; 0x188
    5264:	e00e      	b.n	5284 <pwm_init+0x390>
    5266:	bf00      	nop
    5268:	400fc000 	.word	0x400fc000
    526c:	403dc000 	.word	0x403dc000
    5270:	403dc060 	.word	0x403dc060
    5274:	403e0000 	.word	0x403e0000
    5278:	403e4000 	.word	0x403e4000
    527c:	403e8000 	.word	0x403e8000
    5280:	fc030000 	.word	0xfc030000
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    5284:	4c57      	ldr	r4, [pc, #348]	; (53e4 <pwm_init+0x4f0>)
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    5286:	b289      	uxth	r1, r1
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    5288:	4857      	ldr	r0, [pc, #348]	; (53e8 <pwm_init+0x4f4>)
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    528a:	f8df 816c 	ldr.w	r8, [pc, #364]	; 53f8 <pwm_init+0x504>
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    528e:	4329      	orrs	r1, r5
		p->CH[i].CTRL = 0; // stop timer
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    5290:	4e56      	ldr	r6, [pc, #344]	; (53ec <pwm_init+0x4f8>)
		p->SM[i].VAL2 = 0;
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    5292:	f8a2 1188 	strh.w	r1, [r2, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    5296:	f8b2 9188 	ldrh.w	r9, [r2, #392]	; 0x188
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    529a:	4955      	ldr	r1, [pc, #340]	; (53f0 <pwm_init+0x4fc>)
		p->SM[i].VAL3 = 0;
		p->SM[i].VAL4 = 0;
		p->SM[i].VAL5 = 0;
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    529c:	fa1f f989 	uxth.w	r9, r9
    52a0:	f449 6970 	orr.w	r9, r9, #3840	; 0xf00
    52a4:	f8a2 9188 	strh.w	r9, [r2, #392]	; 0x188
		p->CH[i].CTRL = 0; // stop timer
		p->CH[i].CNTR = 0;
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    52a8:	4a52      	ldr	r2, [pc, #328]	; (53f4 <pwm_init+0x500>)
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    52aa:	81a3      	strh	r3, [r4, #12]
		p->CH[i].CNTR = 0;
    52ac:	8163      	strh	r3, [r4, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    52ae:	81e5      	strh	r5, [r4, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    52b0:	f8a4 e014 	strh.w	lr, [r4, #20]
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    52b4:	80e7      	strh	r7, [r4, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    52b6:	8023      	strh	r3, [r4, #0]
		p->CH[i].CMPLD1 = 0;
    52b8:	8223      	strh	r3, [r4, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    52ba:	f8a4 c00c 	strh.w	ip, [r4, #12]
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    52be:	85a3      	strh	r3, [r4, #44]	; 0x2c
		p->CH[i].CNTR = 0;
    52c0:	8563      	strh	r3, [r4, #42]	; 0x2a
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    52c2:	85e5      	strh	r5, [r4, #46]	; 0x2e
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    52c4:	f8a4 e034 	strh.w	lr, [r4, #52]	; 0x34
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    52c8:	f8a8 7006 	strh.w	r7, [r8, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    52cc:	f8a8 3000 	strh.w	r3, [r8]
		p->CH[i].CMPLD1 = 0;
    52d0:	8623      	strh	r3, [r4, #48]	; 0x30
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    52d2:	f8a4 c02c 	strh.w	ip, [r4, #44]	; 0x2c
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    52d6:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
		p->CH[i].CNTR = 0;
    52da:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    52de:	f8a4 504e 	strh.w	r5, [r4, #78]	; 0x4e
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    52e2:	f8a4 e054 	strh.w	lr, [r4, #84]	; 0x54
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    52e6:	f8a8 7026 	strh.w	r7, [r8, #38]	; 0x26
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    52ea:	f8a8 3020 	strh.w	r3, [r8, #32]
		p->CH[i].CMPLD1 = 0;
    52ee:	f8a4 3050 	strh.w	r3, [r4, #80]	; 0x50
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    52f2:	f8a4 c04c 	strh.w	ip, [r4, #76]	; 0x4c
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    52f6:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
		p->CH[i].CNTR = 0;
    52fa:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    52fe:	f8a4 506e 	strh.w	r5, [r4, #110]	; 0x6e
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    5302:	f8a4 e074 	strh.w	lr, [r4, #116]	; 0x74
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    5306:	f8a8 7046 	strh.w	r7, [r8, #70]	; 0x46
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    530a:	f8a8 3040 	strh.w	r3, [r8, #64]	; 0x40
		p->CH[i].CMPLD1 = 0;
    530e:	f8a4 3070 	strh.w	r3, [r4, #112]	; 0x70
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    5312:	f8a4 c06c 	strh.w	ip, [r4, #108]	; 0x6c
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    5316:	8183      	strh	r3, [r0, #12]
		p->CH[i].CNTR = 0;
    5318:	8143      	strh	r3, [r0, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    531a:	81c5      	strh	r5, [r0, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    531c:	f8a0 e014 	strh.w	lr, [r0, #20]
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    5320:	80c7      	strh	r7, [r0, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    5322:	8003      	strh	r3, [r0, #0]
		p->CH[i].CMPLD1 = 0;
    5324:	8203      	strh	r3, [r0, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    5326:	f8a0 c00c 	strh.w	ip, [r0, #12]
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    532a:	8583      	strh	r3, [r0, #44]	; 0x2c
		p->CH[i].CNTR = 0;
    532c:	8543      	strh	r3, [r0, #42]	; 0x2a
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    532e:	85c5      	strh	r5, [r0, #46]	; 0x2e
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    5330:	f8a0 e034 	strh.w	lr, [r0, #52]	; 0x34
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    5334:	80f7      	strh	r7, [r6, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    5336:	8033      	strh	r3, [r6, #0]
		p->CH[i].CMPLD1 = 0;
    5338:	8603      	strh	r3, [r0, #48]	; 0x30
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    533a:	f8a0 c02c 	strh.w	ip, [r0, #44]	; 0x2c
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    533e:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
		p->CH[i].CNTR = 0;
    5342:	f8a0 304a 	strh.w	r3, [r0, #74]	; 0x4a
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    5346:	f8a0 504e 	strh.w	r5, [r0, #78]	; 0x4e
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    534a:	f8a0 e054 	strh.w	lr, [r0, #84]	; 0x54
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    534e:	84f7      	strh	r7, [r6, #38]	; 0x26
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    5350:	8433      	strh	r3, [r6, #32]
		p->CH[i].CMPLD1 = 0;
    5352:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    5356:	f8a0 c04c 	strh.w	ip, [r0, #76]	; 0x4c
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    535a:	f8a0 306c 	strh.w	r3, [r0, #108]	; 0x6c
		p->CH[i].CNTR = 0;
    535e:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    5362:	f8a0 506e 	strh.w	r5, [r0, #110]	; 0x6e
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    5366:	f8a0 e074 	strh.w	lr, [r0, #116]	; 0x74
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    536a:	f8a6 7046 	strh.w	r7, [r6, #70]	; 0x46
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    536e:	f8a6 3040 	strh.w	r3, [r6, #64]	; 0x40
		p->CH[i].CMPLD1 = 0;
    5372:	f8a0 3070 	strh.w	r3, [r0, #112]	; 0x70
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    5376:	f8a0 c06c 	strh.w	ip, [r0, #108]	; 0x6c
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    537a:	818b      	strh	r3, [r1, #12]
		p->CH[i].CNTR = 0;
    537c:	814b      	strh	r3, [r1, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    537e:	81cd      	strh	r5, [r1, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    5380:	f8a1 e014 	strh.w	lr, [r1, #20]
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    5384:	80cf      	strh	r7, [r1, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    5386:	800b      	strh	r3, [r1, #0]
		p->CH[i].CMPLD1 = 0;
    5388:	820b      	strh	r3, [r1, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    538a:	f8a1 c00c 	strh.w	ip, [r1, #12]
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    538e:	858b      	strh	r3, [r1, #44]	; 0x2c
		p->CH[i].CNTR = 0;
    5390:	854b      	strh	r3, [r1, #42]	; 0x2a
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    5392:	85cd      	strh	r5, [r1, #46]	; 0x2e
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    5394:	f8a1 e034 	strh.w	lr, [r1, #52]	; 0x34
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    5398:	80d7      	strh	r7, [r2, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    539a:	8013      	strh	r3, [r2, #0]
		p->CH[i].CMPLD1 = 0;
    539c:	860b      	strh	r3, [r1, #48]	; 0x30
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    539e:	f8a1 c02c 	strh.w	ip, [r1, #44]	; 0x2c
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    53a2:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
		p->CH[i].CNTR = 0;
    53a6:	f8a1 304a 	strh.w	r3, [r1, #74]	; 0x4a
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    53aa:	f8a1 504e 	strh.w	r5, [r1, #78]	; 0x4e
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    53ae:	f8a1 e054 	strh.w	lr, [r1, #84]	; 0x54
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    53b2:	84d7      	strh	r7, [r2, #38]	; 0x26
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    53b4:	8413      	strh	r3, [r2, #32]
		p->CH[i].CMPLD1 = 0;
    53b6:	f8a1 3050 	strh.w	r3, [r1, #80]	; 0x50
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    53ba:	f8a1 c04c 	strh.w	ip, [r1, #76]	; 0x4c
void quadtimer_init(IMXRT_TMR_t *p)
{
	int i;

	for (i=0; i < 4; i++) {
		p->CH[i].CTRL = 0; // stop timer
    53be:	f8a1 306c 	strh.w	r3, [r1, #108]	; 0x6c
		p->CH[i].CNTR = 0;
    53c2:	f8a1 306a 	strh.w	r3, [r1, #106]	; 0x6a
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    53c6:	f8a1 506e 	strh.w	r5, [r1, #110]	; 0x6e
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    53ca:	f8a1 e074 	strh.w	lr, [r1, #116]	; 0x74
		// COMP must be less than LOAD - otherwise output is always low
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    53ce:	f8a2 7046 	strh.w	r7, [r2, #70]	; 0x46
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    53d2:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
		p->CH[i].CMPLD1 = 0;
    53d6:	f8a1 3070 	strh.w	r3, [r1, #112]	; 0x70
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    53da:	f8a1 c06c 	strh.w	ip, [r1, #108]	; 0x6c
    53de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    53e2:	bf00      	nop
    53e4:	401dc000 	.word	0x401dc000
    53e8:	401e0000 	.word	0x401e0000
    53ec:	401e0020 	.word	0x401e0020
    53f0:	401e4000 	.word	0x401e4000
    53f4:	401e4020 	.word	0x401e4020
    53f8:	401dc020 	.word	0x401dc020

000053fc <serialEvent()>:

#include <Arduino.h>
void serialEvent() __attribute__((weak));
void serialEvent() {
    53fc:	4770      	bx	lr
    53fe:	bf00      	nop

00005400 <__aeabi_atexit>:
    5400:	460b      	mov	r3, r1
    5402:	4601      	mov	r1, r0
    5404:	4618      	mov	r0, r3
    5406:	f000 b801 	b.w	540c <__cxa_atexit>
    540a:	bf00      	nop

0000540c <__cxa_atexit>:
    540c:	4613      	mov	r3, r2
    540e:	460a      	mov	r2, r1
    5410:	4601      	mov	r1, r0
    5412:	2002      	movs	r0, #2
    5414:	f000 bbe2 	b.w	5bdc <__register_exitproc>

00005418 <__errno>:
    5418:	4b01      	ldr	r3, [pc, #4]	; (5420 <__errno+0x8>)
    541a:	6818      	ldr	r0, [r3, #0]
    541c:	4770      	bx	lr
    541e:	bf00      	nop
    5420:	20000b80 	.word	0x20000b80

00005424 <__libc_init_array>:
    5424:	b570      	push	{r4, r5, r6, lr}
    5426:	4e0f      	ldr	r6, [pc, #60]	; (5464 <__libc_init_array+0x40>)
    5428:	4d0f      	ldr	r5, [pc, #60]	; (5468 <__libc_init_array+0x44>)
    542a:	1b76      	subs	r6, r6, r5
    542c:	10b6      	asrs	r6, r6, #2
    542e:	bf18      	it	ne
    5430:	2400      	movne	r4, #0
    5432:	d005      	beq.n	5440 <__libc_init_array+0x1c>
    5434:	3401      	adds	r4, #1
    5436:	f855 3b04 	ldr.w	r3, [r5], #4
    543a:	4798      	blx	r3
    543c:	42a6      	cmp	r6, r4
    543e:	d1f9      	bne.n	5434 <__libc_init_array+0x10>
    5440:	4e0a      	ldr	r6, [pc, #40]	; (546c <__libc_init_array+0x48>)
    5442:	4d0b      	ldr	r5, [pc, #44]	; (5470 <__libc_init_array+0x4c>)
    5444:	1b76      	subs	r6, r6, r5
    5446:	f000 fd53 	bl	5ef0 <___init_veneer>
    544a:	10b6      	asrs	r6, r6, #2
    544c:	bf18      	it	ne
    544e:	2400      	movne	r4, #0
    5450:	d006      	beq.n	5460 <__libc_init_array+0x3c>
    5452:	3401      	adds	r4, #1
    5454:	f855 3b04 	ldr.w	r3, [r5], #4
    5458:	4798      	blx	r3
    545a:	42a6      	cmp	r6, r4
    545c:	d1f9      	bne.n	5452 <__libc_init_array+0x2e>
    545e:	bd70      	pop	{r4, r5, r6, pc}
    5460:	bd70      	pop	{r4, r5, r6, pc}
    5462:	bf00      	nop
    5464:	60001b00 	.word	0x60001b00
    5468:	60001b00 	.word	0x60001b00
    546c:	60001b18 	.word	0x60001b18
    5470:	60001b00 	.word	0x60001b00

00005474 <malloc>:
    5474:	4b02      	ldr	r3, [pc, #8]	; (5480 <malloc+0xc>)
    5476:	4601      	mov	r1, r0
    5478:	6818      	ldr	r0, [r3, #0]
    547a:	f000 b80b 	b.w	5494 <_malloc_r>
    547e:	bf00      	nop
    5480:	20000b80 	.word	0x20000b80

00005484 <free>:
    5484:	4b02      	ldr	r3, [pc, #8]	; (5490 <free+0xc>)
    5486:	4601      	mov	r1, r0
    5488:	6818      	ldr	r0, [r3, #0]
    548a:	f000 bc47 	b.w	5d1c <_free_r>
    548e:	bf00      	nop
    5490:	20000b80 	.word	0x20000b80

00005494 <_malloc_r>:
    5494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5498:	f101 050b 	add.w	r5, r1, #11
    549c:	2d16      	cmp	r5, #22
    549e:	b083      	sub	sp, #12
    54a0:	4606      	mov	r6, r0
    54a2:	f240 809f 	bls.w	55e4 <_malloc_r+0x150>
    54a6:	f035 0507 	bics.w	r5, r5, #7
    54aa:	f100 80bf 	bmi.w	562c <_malloc_r+0x198>
    54ae:	42a9      	cmp	r1, r5
    54b0:	f200 80bc 	bhi.w	562c <_malloc_r+0x198>
    54b4:	f000 faf4 	bl	5aa0 <__malloc_lock>
    54b8:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
    54bc:	f0c0 829c 	bcc.w	59f8 <_malloc_r+0x564>
    54c0:	0a6b      	lsrs	r3, r5, #9
    54c2:	f000 80ba 	beq.w	563a <_malloc_r+0x1a6>
    54c6:	2b04      	cmp	r3, #4
    54c8:	f200 8183 	bhi.w	57d2 <_malloc_r+0x33e>
    54cc:	09a8      	lsrs	r0, r5, #6
    54ce:	f100 0e39 	add.w	lr, r0, #57	; 0x39
    54d2:	ea4f 034e 	mov.w	r3, lr, lsl #1
    54d6:	3038      	adds	r0, #56	; 0x38
    54d8:	4fc4      	ldr	r7, [pc, #784]	; (57ec <_malloc_r+0x358>)
    54da:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    54de:	f1a3 0108 	sub.w	r1, r3, #8
    54e2:	685c      	ldr	r4, [r3, #4]
    54e4:	42a1      	cmp	r1, r4
    54e6:	d107      	bne.n	54f8 <_malloc_r+0x64>
    54e8:	e0ac      	b.n	5644 <_malloc_r+0x1b0>
    54ea:	2a00      	cmp	r2, #0
    54ec:	f280 80ac 	bge.w	5648 <_malloc_r+0x1b4>
    54f0:	68e4      	ldr	r4, [r4, #12]
    54f2:	42a1      	cmp	r1, r4
    54f4:	f000 80a6 	beq.w	5644 <_malloc_r+0x1b0>
    54f8:	6863      	ldr	r3, [r4, #4]
    54fa:	f023 0303 	bic.w	r3, r3, #3
    54fe:	1b5a      	subs	r2, r3, r5
    5500:	2a0f      	cmp	r2, #15
    5502:	ddf2      	ble.n	54ea <_malloc_r+0x56>
    5504:	49b9      	ldr	r1, [pc, #740]	; (57ec <_malloc_r+0x358>)
    5506:	693c      	ldr	r4, [r7, #16]
    5508:	f101 0e08 	add.w	lr, r1, #8
    550c:	4574      	cmp	r4, lr
    550e:	f000 81b3 	beq.w	5878 <_malloc_r+0x3e4>
    5512:	6863      	ldr	r3, [r4, #4]
    5514:	f023 0303 	bic.w	r3, r3, #3
    5518:	1b5a      	subs	r2, r3, r5
    551a:	2a0f      	cmp	r2, #15
    551c:	f300 8199 	bgt.w	5852 <_malloc_r+0x3be>
    5520:	2a00      	cmp	r2, #0
    5522:	f8c1 e014 	str.w	lr, [r1, #20]
    5526:	f8c1 e010 	str.w	lr, [r1, #16]
    552a:	f280 809e 	bge.w	566a <_malloc_r+0x1d6>
    552e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    5532:	f080 8167 	bcs.w	5804 <_malloc_r+0x370>
    5536:	08db      	lsrs	r3, r3, #3
    5538:	f103 0c01 	add.w	ip, r3, #1
    553c:	2201      	movs	r2, #1
    553e:	109b      	asrs	r3, r3, #2
    5540:	fa02 f303 	lsl.w	r3, r2, r3
    5544:	684a      	ldr	r2, [r1, #4]
    5546:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
    554a:	f8c4 8008 	str.w	r8, [r4, #8]
    554e:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
    5552:	431a      	orrs	r2, r3
    5554:	f1a9 0308 	sub.w	r3, r9, #8
    5558:	60e3      	str	r3, [r4, #12]
    555a:	604a      	str	r2, [r1, #4]
    555c:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
    5560:	f8c8 400c 	str.w	r4, [r8, #12]
    5564:	1083      	asrs	r3, r0, #2
    5566:	2401      	movs	r4, #1
    5568:	409c      	lsls	r4, r3
    556a:	4294      	cmp	r4, r2
    556c:	f200 808a 	bhi.w	5684 <_malloc_r+0x1f0>
    5570:	4214      	tst	r4, r2
    5572:	d106      	bne.n	5582 <_malloc_r+0xee>
    5574:	f020 0003 	bic.w	r0, r0, #3
    5578:	0064      	lsls	r4, r4, #1
    557a:	4214      	tst	r4, r2
    557c:	f100 0004 	add.w	r0, r0, #4
    5580:	d0fa      	beq.n	5578 <_malloc_r+0xe4>
    5582:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
    5586:	46cc      	mov	ip, r9
    5588:	4680      	mov	r8, r0
    558a:	f8dc 100c 	ldr.w	r1, [ip, #12]
    558e:	458c      	cmp	ip, r1
    5590:	d107      	bne.n	55a2 <_malloc_r+0x10e>
    5592:	e173      	b.n	587c <_malloc_r+0x3e8>
    5594:	2a00      	cmp	r2, #0
    5596:	f280 8181 	bge.w	589c <_malloc_r+0x408>
    559a:	68c9      	ldr	r1, [r1, #12]
    559c:	458c      	cmp	ip, r1
    559e:	f000 816d 	beq.w	587c <_malloc_r+0x3e8>
    55a2:	684b      	ldr	r3, [r1, #4]
    55a4:	f023 0303 	bic.w	r3, r3, #3
    55a8:	1b5a      	subs	r2, r3, r5
    55aa:	2a0f      	cmp	r2, #15
    55ac:	ddf2      	ble.n	5594 <_malloc_r+0x100>
    55ae:	460c      	mov	r4, r1
    55b0:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    55b4:	f854 8f08 	ldr.w	r8, [r4, #8]!
    55b8:	194b      	adds	r3, r1, r5
    55ba:	f045 0501 	orr.w	r5, r5, #1
    55be:	604d      	str	r5, [r1, #4]
    55c0:	f042 0101 	orr.w	r1, r2, #1
    55c4:	f8c8 c00c 	str.w	ip, [r8, #12]
    55c8:	4630      	mov	r0, r6
    55ca:	f8cc 8008 	str.w	r8, [ip, #8]
    55ce:	617b      	str	r3, [r7, #20]
    55d0:	613b      	str	r3, [r7, #16]
    55d2:	f8c3 e00c 	str.w	lr, [r3, #12]
    55d6:	f8c3 e008 	str.w	lr, [r3, #8]
    55da:	6059      	str	r1, [r3, #4]
    55dc:	509a      	str	r2, [r3, r2]
    55de:	f000 fa61 	bl	5aa4 <__malloc_unlock>
    55e2:	e01f      	b.n	5624 <_malloc_r+0x190>
    55e4:	2910      	cmp	r1, #16
    55e6:	d821      	bhi.n	562c <_malloc_r+0x198>
    55e8:	f000 fa5a 	bl	5aa0 <__malloc_lock>
    55ec:	2510      	movs	r5, #16
    55ee:	2306      	movs	r3, #6
    55f0:	2002      	movs	r0, #2
    55f2:	4f7e      	ldr	r7, [pc, #504]	; (57ec <_malloc_r+0x358>)
    55f4:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    55f8:	f1a3 0208 	sub.w	r2, r3, #8
    55fc:	685c      	ldr	r4, [r3, #4]
    55fe:	4294      	cmp	r4, r2
    5600:	f000 8145 	beq.w	588e <_malloc_r+0x3fa>
    5604:	6863      	ldr	r3, [r4, #4]
    5606:	68e1      	ldr	r1, [r4, #12]
    5608:	68a5      	ldr	r5, [r4, #8]
    560a:	f023 0303 	bic.w	r3, r3, #3
    560e:	4423      	add	r3, r4
    5610:	4630      	mov	r0, r6
    5612:	685a      	ldr	r2, [r3, #4]
    5614:	60e9      	str	r1, [r5, #12]
    5616:	f042 0201 	orr.w	r2, r2, #1
    561a:	608d      	str	r5, [r1, #8]
    561c:	605a      	str	r2, [r3, #4]
    561e:	f000 fa41 	bl	5aa4 <__malloc_unlock>
    5622:	3408      	adds	r4, #8
    5624:	4620      	mov	r0, r4
    5626:	b003      	add	sp, #12
    5628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    562c:	2400      	movs	r4, #0
    562e:	230c      	movs	r3, #12
    5630:	4620      	mov	r0, r4
    5632:	6033      	str	r3, [r6, #0]
    5634:	b003      	add	sp, #12
    5636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    563a:	2380      	movs	r3, #128	; 0x80
    563c:	f04f 0e40 	mov.w	lr, #64	; 0x40
    5640:	203f      	movs	r0, #63	; 0x3f
    5642:	e749      	b.n	54d8 <_malloc_r+0x44>
    5644:	4670      	mov	r0, lr
    5646:	e75d      	b.n	5504 <_malloc_r+0x70>
    5648:	4423      	add	r3, r4
    564a:	68e1      	ldr	r1, [r4, #12]
    564c:	685a      	ldr	r2, [r3, #4]
    564e:	68a5      	ldr	r5, [r4, #8]
    5650:	f042 0201 	orr.w	r2, r2, #1
    5654:	60e9      	str	r1, [r5, #12]
    5656:	4630      	mov	r0, r6
    5658:	608d      	str	r5, [r1, #8]
    565a:	605a      	str	r2, [r3, #4]
    565c:	f000 fa22 	bl	5aa4 <__malloc_unlock>
    5660:	3408      	adds	r4, #8
    5662:	4620      	mov	r0, r4
    5664:	b003      	add	sp, #12
    5666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    566a:	4423      	add	r3, r4
    566c:	4630      	mov	r0, r6
    566e:	685a      	ldr	r2, [r3, #4]
    5670:	f042 0201 	orr.w	r2, r2, #1
    5674:	605a      	str	r2, [r3, #4]
    5676:	f000 fa15 	bl	5aa4 <__malloc_unlock>
    567a:	3408      	adds	r4, #8
    567c:	4620      	mov	r0, r4
    567e:	b003      	add	sp, #12
    5680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5684:	68bc      	ldr	r4, [r7, #8]
    5686:	6863      	ldr	r3, [r4, #4]
    5688:	f023 0803 	bic.w	r8, r3, #3
    568c:	45a8      	cmp	r8, r5
    568e:	d304      	bcc.n	569a <_malloc_r+0x206>
    5690:	ebc5 0308 	rsb	r3, r5, r8
    5694:	2b0f      	cmp	r3, #15
    5696:	f300 808c 	bgt.w	57b2 <_malloc_r+0x31e>
    569a:	4b55      	ldr	r3, [pc, #340]	; (57f0 <_malloc_r+0x35c>)
    569c:	f8df 9160 	ldr.w	r9, [pc, #352]	; 5800 <_malloc_r+0x36c>
    56a0:	681a      	ldr	r2, [r3, #0]
    56a2:	f8d9 3000 	ldr.w	r3, [r9]
    56a6:	3301      	adds	r3, #1
    56a8:	442a      	add	r2, r5
    56aa:	eb04 0a08 	add.w	sl, r4, r8
    56ae:	f000 8160 	beq.w	5972 <_malloc_r+0x4de>
    56b2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    56b6:	320f      	adds	r2, #15
    56b8:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
    56bc:	f022 020f 	bic.w	r2, r2, #15
    56c0:	4611      	mov	r1, r2
    56c2:	4630      	mov	r0, r6
    56c4:	9201      	str	r2, [sp, #4]
    56c6:	f000 f9ef 	bl	5aa8 <_sbrk_r>
    56ca:	f1b0 3fff 	cmp.w	r0, #4294967295
    56ce:	4683      	mov	fp, r0
    56d0:	9a01      	ldr	r2, [sp, #4]
    56d2:	f000 8158 	beq.w	5986 <_malloc_r+0x4f2>
    56d6:	4582      	cmp	sl, r0
    56d8:	f200 80fc 	bhi.w	58d4 <_malloc_r+0x440>
    56dc:	4b45      	ldr	r3, [pc, #276]	; (57f4 <_malloc_r+0x360>)
    56de:	6819      	ldr	r1, [r3, #0]
    56e0:	45da      	cmp	sl, fp
    56e2:	4411      	add	r1, r2
    56e4:	6019      	str	r1, [r3, #0]
    56e6:	f000 8153 	beq.w	5990 <_malloc_r+0x4fc>
    56ea:	f8d9 0000 	ldr.w	r0, [r9]
    56ee:	f8df e110 	ldr.w	lr, [pc, #272]	; 5800 <_malloc_r+0x36c>
    56f2:	3001      	adds	r0, #1
    56f4:	bf1b      	ittet	ne
    56f6:	ebca 0a0b 	rsbne	sl, sl, fp
    56fa:	4451      	addne	r1, sl
    56fc:	f8ce b000 	streq.w	fp, [lr]
    5700:	6019      	strne	r1, [r3, #0]
    5702:	f01b 0107 	ands.w	r1, fp, #7
    5706:	f000 8117 	beq.w	5938 <_malloc_r+0x4a4>
    570a:	f1c1 0008 	rsb	r0, r1, #8
    570e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
    5712:	4483      	add	fp, r0
    5714:	3108      	adds	r1, #8
    5716:	445a      	add	r2, fp
    5718:	f3c2 020b 	ubfx	r2, r2, #0, #12
    571c:	ebc2 0901 	rsb	r9, r2, r1
    5720:	4649      	mov	r1, r9
    5722:	4630      	mov	r0, r6
    5724:	9301      	str	r3, [sp, #4]
    5726:	f000 f9bf 	bl	5aa8 <_sbrk_r>
    572a:	1c43      	adds	r3, r0, #1
    572c:	9b01      	ldr	r3, [sp, #4]
    572e:	f000 813f 	beq.w	59b0 <_malloc_r+0x51c>
    5732:	ebcb 0200 	rsb	r2, fp, r0
    5736:	444a      	add	r2, r9
    5738:	f042 0201 	orr.w	r2, r2, #1
    573c:	6819      	ldr	r1, [r3, #0]
    573e:	f8c7 b008 	str.w	fp, [r7, #8]
    5742:	4449      	add	r1, r9
    5744:	42bc      	cmp	r4, r7
    5746:	f8cb 2004 	str.w	r2, [fp, #4]
    574a:	6019      	str	r1, [r3, #0]
    574c:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 57f4 <_malloc_r+0x360>
    5750:	d016      	beq.n	5780 <_malloc_r+0x2ec>
    5752:	f1b8 0f0f 	cmp.w	r8, #15
    5756:	f240 80fd 	bls.w	5954 <_malloc_r+0x4c0>
    575a:	6862      	ldr	r2, [r4, #4]
    575c:	f1a8 030c 	sub.w	r3, r8, #12
    5760:	f023 0307 	bic.w	r3, r3, #7
    5764:	18e0      	adds	r0, r4, r3
    5766:	f002 0201 	and.w	r2, r2, #1
    576a:	f04f 0e05 	mov.w	lr, #5
    576e:	431a      	orrs	r2, r3
    5770:	2b0f      	cmp	r3, #15
    5772:	6062      	str	r2, [r4, #4]
    5774:	f8c0 e004 	str.w	lr, [r0, #4]
    5778:	f8c0 e008 	str.w	lr, [r0, #8]
    577c:	f200 811c 	bhi.w	59b8 <_malloc_r+0x524>
    5780:	4b1d      	ldr	r3, [pc, #116]	; (57f8 <_malloc_r+0x364>)
    5782:	68bc      	ldr	r4, [r7, #8]
    5784:	681a      	ldr	r2, [r3, #0]
    5786:	4291      	cmp	r1, r2
    5788:	bf88      	it	hi
    578a:	6019      	strhi	r1, [r3, #0]
    578c:	4b1b      	ldr	r3, [pc, #108]	; (57fc <_malloc_r+0x368>)
    578e:	681a      	ldr	r2, [r3, #0]
    5790:	4291      	cmp	r1, r2
    5792:	6862      	ldr	r2, [r4, #4]
    5794:	bf88      	it	hi
    5796:	6019      	strhi	r1, [r3, #0]
    5798:	f022 0203 	bic.w	r2, r2, #3
    579c:	4295      	cmp	r5, r2
    579e:	eba2 0305 	sub.w	r3, r2, r5
    57a2:	d801      	bhi.n	57a8 <_malloc_r+0x314>
    57a4:	2b0f      	cmp	r3, #15
    57a6:	dc04      	bgt.n	57b2 <_malloc_r+0x31e>
    57a8:	4630      	mov	r0, r6
    57aa:	f000 f97b 	bl	5aa4 <__malloc_unlock>
    57ae:	2400      	movs	r4, #0
    57b0:	e738      	b.n	5624 <_malloc_r+0x190>
    57b2:	1962      	adds	r2, r4, r5
    57b4:	f043 0301 	orr.w	r3, r3, #1
    57b8:	f045 0501 	orr.w	r5, r5, #1
    57bc:	6065      	str	r5, [r4, #4]
    57be:	4630      	mov	r0, r6
    57c0:	60ba      	str	r2, [r7, #8]
    57c2:	6053      	str	r3, [r2, #4]
    57c4:	f000 f96e 	bl	5aa4 <__malloc_unlock>
    57c8:	3408      	adds	r4, #8
    57ca:	4620      	mov	r0, r4
    57cc:	b003      	add	sp, #12
    57ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    57d2:	2b14      	cmp	r3, #20
    57d4:	d971      	bls.n	58ba <_malloc_r+0x426>
    57d6:	2b54      	cmp	r3, #84	; 0x54
    57d8:	f200 80a4 	bhi.w	5924 <_malloc_r+0x490>
    57dc:	0b28      	lsrs	r0, r5, #12
    57de:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
    57e2:	ea4f 034e 	mov.w	r3, lr, lsl #1
    57e6:	306e      	adds	r0, #110	; 0x6e
    57e8:	e676      	b.n	54d8 <_malloc_r+0x44>
    57ea:	bf00      	nop
    57ec:	20000b84 	.word	0x20000b84
    57f0:	20001d58 	.word	0x20001d58
    57f4:	20001d5c 	.word	0x20001d5c
    57f8:	20001d54 	.word	0x20001d54
    57fc:	20001d50 	.word	0x20001d50
    5800:	20000f90 	.word	0x20000f90
    5804:	0a5a      	lsrs	r2, r3, #9
    5806:	2a04      	cmp	r2, #4
    5808:	d95e      	bls.n	58c8 <_malloc_r+0x434>
    580a:	2a14      	cmp	r2, #20
    580c:	f200 80b3 	bhi.w	5976 <_malloc_r+0x4e2>
    5810:	f102 015c 	add.w	r1, r2, #92	; 0x5c
    5814:	0049      	lsls	r1, r1, #1
    5816:	325b      	adds	r2, #91	; 0x5b
    5818:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
    581c:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
    5820:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 5a00 <_malloc_r+0x56c>
    5824:	f1ac 0c08 	sub.w	ip, ip, #8
    5828:	458c      	cmp	ip, r1
    582a:	f000 8088 	beq.w	593e <_malloc_r+0x4aa>
    582e:	684a      	ldr	r2, [r1, #4]
    5830:	f022 0203 	bic.w	r2, r2, #3
    5834:	4293      	cmp	r3, r2
    5836:	d202      	bcs.n	583e <_malloc_r+0x3aa>
    5838:	6889      	ldr	r1, [r1, #8]
    583a:	458c      	cmp	ip, r1
    583c:	d1f7      	bne.n	582e <_malloc_r+0x39a>
    583e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    5842:	687a      	ldr	r2, [r7, #4]
    5844:	f8c4 c00c 	str.w	ip, [r4, #12]
    5848:	60a1      	str	r1, [r4, #8]
    584a:	f8cc 4008 	str.w	r4, [ip, #8]
    584e:	60cc      	str	r4, [r1, #12]
    5850:	e688      	b.n	5564 <_malloc_r+0xd0>
    5852:	1963      	adds	r3, r4, r5
    5854:	f042 0701 	orr.w	r7, r2, #1
    5858:	f045 0501 	orr.w	r5, r5, #1
    585c:	6065      	str	r5, [r4, #4]
    585e:	4630      	mov	r0, r6
    5860:	614b      	str	r3, [r1, #20]
    5862:	610b      	str	r3, [r1, #16]
    5864:	f8c3 e00c 	str.w	lr, [r3, #12]
    5868:	f8c3 e008 	str.w	lr, [r3, #8]
    586c:	605f      	str	r7, [r3, #4]
    586e:	509a      	str	r2, [r3, r2]
    5870:	3408      	adds	r4, #8
    5872:	f000 f917 	bl	5aa4 <__malloc_unlock>
    5876:	e6d5      	b.n	5624 <_malloc_r+0x190>
    5878:	684a      	ldr	r2, [r1, #4]
    587a:	e673      	b.n	5564 <_malloc_r+0xd0>
    587c:	f108 0801 	add.w	r8, r8, #1
    5880:	f018 0f03 	tst.w	r8, #3
    5884:	f10c 0c08 	add.w	ip, ip, #8
    5888:	f47f ae7f 	bne.w	558a <_malloc_r+0xf6>
    588c:	e030      	b.n	58f0 <_malloc_r+0x45c>
    588e:	68dc      	ldr	r4, [r3, #12]
    5890:	42a3      	cmp	r3, r4
    5892:	bf08      	it	eq
    5894:	3002      	addeq	r0, #2
    5896:	f43f ae35 	beq.w	5504 <_malloc_r+0x70>
    589a:	e6b3      	b.n	5604 <_malloc_r+0x170>
    589c:	440b      	add	r3, r1
    589e:	460c      	mov	r4, r1
    58a0:	685a      	ldr	r2, [r3, #4]
    58a2:	68c9      	ldr	r1, [r1, #12]
    58a4:	f854 5f08 	ldr.w	r5, [r4, #8]!
    58a8:	f042 0201 	orr.w	r2, r2, #1
    58ac:	605a      	str	r2, [r3, #4]
    58ae:	4630      	mov	r0, r6
    58b0:	60e9      	str	r1, [r5, #12]
    58b2:	608d      	str	r5, [r1, #8]
    58b4:	f000 f8f6 	bl	5aa4 <__malloc_unlock>
    58b8:	e6b4      	b.n	5624 <_malloc_r+0x190>
    58ba:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
    58be:	f103 005b 	add.w	r0, r3, #91	; 0x5b
    58c2:	ea4f 034e 	mov.w	r3, lr, lsl #1
    58c6:	e607      	b.n	54d8 <_malloc_r+0x44>
    58c8:	099a      	lsrs	r2, r3, #6
    58ca:	f102 0139 	add.w	r1, r2, #57	; 0x39
    58ce:	0049      	lsls	r1, r1, #1
    58d0:	3238      	adds	r2, #56	; 0x38
    58d2:	e7a1      	b.n	5818 <_malloc_r+0x384>
    58d4:	42bc      	cmp	r4, r7
    58d6:	4b4a      	ldr	r3, [pc, #296]	; (5a00 <_malloc_r+0x56c>)
    58d8:	f43f af00 	beq.w	56dc <_malloc_r+0x248>
    58dc:	689c      	ldr	r4, [r3, #8]
    58de:	6862      	ldr	r2, [r4, #4]
    58e0:	f022 0203 	bic.w	r2, r2, #3
    58e4:	e75a      	b.n	579c <_malloc_r+0x308>
    58e6:	f859 3908 	ldr.w	r3, [r9], #-8
    58ea:	4599      	cmp	r9, r3
    58ec:	f040 8082 	bne.w	59f4 <_malloc_r+0x560>
    58f0:	f010 0f03 	tst.w	r0, #3
    58f4:	f100 30ff 	add.w	r0, r0, #4294967295
    58f8:	d1f5      	bne.n	58e6 <_malloc_r+0x452>
    58fa:	687b      	ldr	r3, [r7, #4]
    58fc:	ea23 0304 	bic.w	r3, r3, r4
    5900:	607b      	str	r3, [r7, #4]
    5902:	0064      	lsls	r4, r4, #1
    5904:	429c      	cmp	r4, r3
    5906:	f63f aebd 	bhi.w	5684 <_malloc_r+0x1f0>
    590a:	2c00      	cmp	r4, #0
    590c:	f43f aeba 	beq.w	5684 <_malloc_r+0x1f0>
    5910:	421c      	tst	r4, r3
    5912:	4640      	mov	r0, r8
    5914:	f47f ae35 	bne.w	5582 <_malloc_r+0xee>
    5918:	0064      	lsls	r4, r4, #1
    591a:	421c      	tst	r4, r3
    591c:	f100 0004 	add.w	r0, r0, #4
    5920:	d0fa      	beq.n	5918 <_malloc_r+0x484>
    5922:	e62e      	b.n	5582 <_malloc_r+0xee>
    5924:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
    5928:	d818      	bhi.n	595c <_malloc_r+0x4c8>
    592a:	0be8      	lsrs	r0, r5, #15
    592c:	f100 0e78 	add.w	lr, r0, #120	; 0x78
    5930:	ea4f 034e 	mov.w	r3, lr, lsl #1
    5934:	3077      	adds	r0, #119	; 0x77
    5936:	e5cf      	b.n	54d8 <_malloc_r+0x44>
    5938:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    593c:	e6eb      	b.n	5716 <_malloc_r+0x282>
    593e:	2101      	movs	r1, #1
    5940:	f8d8 3004 	ldr.w	r3, [r8, #4]
    5944:	1092      	asrs	r2, r2, #2
    5946:	fa01 f202 	lsl.w	r2, r1, r2
    594a:	431a      	orrs	r2, r3
    594c:	f8c8 2004 	str.w	r2, [r8, #4]
    5950:	4661      	mov	r1, ip
    5952:	e777      	b.n	5844 <_malloc_r+0x3b0>
    5954:	2301      	movs	r3, #1
    5956:	f8cb 3004 	str.w	r3, [fp, #4]
    595a:	e725      	b.n	57a8 <_malloc_r+0x314>
    595c:	f240 5254 	movw	r2, #1364	; 0x554
    5960:	4293      	cmp	r3, r2
    5962:	d820      	bhi.n	59a6 <_malloc_r+0x512>
    5964:	0ca8      	lsrs	r0, r5, #18
    5966:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
    596a:	ea4f 034e 	mov.w	r3, lr, lsl #1
    596e:	307c      	adds	r0, #124	; 0x7c
    5970:	e5b2      	b.n	54d8 <_malloc_r+0x44>
    5972:	3210      	adds	r2, #16
    5974:	e6a4      	b.n	56c0 <_malloc_r+0x22c>
    5976:	2a54      	cmp	r2, #84	; 0x54
    5978:	d826      	bhi.n	59c8 <_malloc_r+0x534>
    597a:	0b1a      	lsrs	r2, r3, #12
    597c:	f102 016f 	add.w	r1, r2, #111	; 0x6f
    5980:	0049      	lsls	r1, r1, #1
    5982:	326e      	adds	r2, #110	; 0x6e
    5984:	e748      	b.n	5818 <_malloc_r+0x384>
    5986:	68bc      	ldr	r4, [r7, #8]
    5988:	6862      	ldr	r2, [r4, #4]
    598a:	f022 0203 	bic.w	r2, r2, #3
    598e:	e705      	b.n	579c <_malloc_r+0x308>
    5990:	f3ca 000b 	ubfx	r0, sl, #0, #12
    5994:	2800      	cmp	r0, #0
    5996:	f47f aea8 	bne.w	56ea <_malloc_r+0x256>
    599a:	4442      	add	r2, r8
    599c:	68bb      	ldr	r3, [r7, #8]
    599e:	f042 0201 	orr.w	r2, r2, #1
    59a2:	605a      	str	r2, [r3, #4]
    59a4:	e6ec      	b.n	5780 <_malloc_r+0x2ec>
    59a6:	23fe      	movs	r3, #254	; 0xfe
    59a8:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
    59ac:	207e      	movs	r0, #126	; 0x7e
    59ae:	e593      	b.n	54d8 <_malloc_r+0x44>
    59b0:	2201      	movs	r2, #1
    59b2:	f04f 0900 	mov.w	r9, #0
    59b6:	e6c1      	b.n	573c <_malloc_r+0x2a8>
    59b8:	f104 0108 	add.w	r1, r4, #8
    59bc:	4630      	mov	r0, r6
    59be:	f000 f9ad 	bl	5d1c <_free_r>
    59c2:	f8d9 1000 	ldr.w	r1, [r9]
    59c6:	e6db      	b.n	5780 <_malloc_r+0x2ec>
    59c8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    59cc:	d805      	bhi.n	59da <_malloc_r+0x546>
    59ce:	0bda      	lsrs	r2, r3, #15
    59d0:	f102 0178 	add.w	r1, r2, #120	; 0x78
    59d4:	0049      	lsls	r1, r1, #1
    59d6:	3277      	adds	r2, #119	; 0x77
    59d8:	e71e      	b.n	5818 <_malloc_r+0x384>
    59da:	f240 5154 	movw	r1, #1364	; 0x554
    59de:	428a      	cmp	r2, r1
    59e0:	d805      	bhi.n	59ee <_malloc_r+0x55a>
    59e2:	0c9a      	lsrs	r2, r3, #18
    59e4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
    59e8:	0049      	lsls	r1, r1, #1
    59ea:	327c      	adds	r2, #124	; 0x7c
    59ec:	e714      	b.n	5818 <_malloc_r+0x384>
    59ee:	21fe      	movs	r1, #254	; 0xfe
    59f0:	227e      	movs	r2, #126	; 0x7e
    59f2:	e711      	b.n	5818 <_malloc_r+0x384>
    59f4:	687b      	ldr	r3, [r7, #4]
    59f6:	e784      	b.n	5902 <_malloc_r+0x46e>
    59f8:	08e8      	lsrs	r0, r5, #3
    59fa:	1c43      	adds	r3, r0, #1
    59fc:	005b      	lsls	r3, r3, #1
    59fe:	e5f8      	b.n	55f2 <_malloc_r+0x15e>
    5a00:	20000b84 	.word	0x20000b84

00005a04 <memset>:
    5a04:	b470      	push	{r4, r5, r6}
    5a06:	0784      	lsls	r4, r0, #30
    5a08:	d046      	beq.n	5a98 <memset+0x94>
    5a0a:	1e54      	subs	r4, r2, #1
    5a0c:	2a00      	cmp	r2, #0
    5a0e:	d041      	beq.n	5a94 <memset+0x90>
    5a10:	b2cd      	uxtb	r5, r1
    5a12:	4603      	mov	r3, r0
    5a14:	e002      	b.n	5a1c <memset+0x18>
    5a16:	1e62      	subs	r2, r4, #1
    5a18:	b3e4      	cbz	r4, 5a94 <memset+0x90>
    5a1a:	4614      	mov	r4, r2
    5a1c:	f803 5b01 	strb.w	r5, [r3], #1
    5a20:	079a      	lsls	r2, r3, #30
    5a22:	d1f8      	bne.n	5a16 <memset+0x12>
    5a24:	2c03      	cmp	r4, #3
    5a26:	d92e      	bls.n	5a86 <memset+0x82>
    5a28:	b2cd      	uxtb	r5, r1
    5a2a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    5a2e:	2c0f      	cmp	r4, #15
    5a30:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    5a34:	d919      	bls.n	5a6a <memset+0x66>
    5a36:	f103 0210 	add.w	r2, r3, #16
    5a3a:	4626      	mov	r6, r4
    5a3c:	3e10      	subs	r6, #16
    5a3e:	2e0f      	cmp	r6, #15
    5a40:	f842 5c10 	str.w	r5, [r2, #-16]
    5a44:	f842 5c0c 	str.w	r5, [r2, #-12]
    5a48:	f842 5c08 	str.w	r5, [r2, #-8]
    5a4c:	f842 5c04 	str.w	r5, [r2, #-4]
    5a50:	f102 0210 	add.w	r2, r2, #16
    5a54:	d8f2      	bhi.n	5a3c <memset+0x38>
    5a56:	f1a4 0210 	sub.w	r2, r4, #16
    5a5a:	f022 020f 	bic.w	r2, r2, #15
    5a5e:	f004 040f 	and.w	r4, r4, #15
    5a62:	3210      	adds	r2, #16
    5a64:	2c03      	cmp	r4, #3
    5a66:	4413      	add	r3, r2
    5a68:	d90d      	bls.n	5a86 <memset+0x82>
    5a6a:	461e      	mov	r6, r3
    5a6c:	4622      	mov	r2, r4
    5a6e:	3a04      	subs	r2, #4
    5a70:	2a03      	cmp	r2, #3
    5a72:	f846 5b04 	str.w	r5, [r6], #4
    5a76:	d8fa      	bhi.n	5a6e <memset+0x6a>
    5a78:	1f22      	subs	r2, r4, #4
    5a7a:	f022 0203 	bic.w	r2, r2, #3
    5a7e:	3204      	adds	r2, #4
    5a80:	4413      	add	r3, r2
    5a82:	f004 0403 	and.w	r4, r4, #3
    5a86:	b12c      	cbz	r4, 5a94 <memset+0x90>
    5a88:	b2c9      	uxtb	r1, r1
    5a8a:	441c      	add	r4, r3
    5a8c:	f803 1b01 	strb.w	r1, [r3], #1
    5a90:	42a3      	cmp	r3, r4
    5a92:	d1fb      	bne.n	5a8c <memset+0x88>
    5a94:	bc70      	pop	{r4, r5, r6}
    5a96:	4770      	bx	lr
    5a98:	4614      	mov	r4, r2
    5a9a:	4603      	mov	r3, r0
    5a9c:	e7c2      	b.n	5a24 <memset+0x20>
    5a9e:	bf00      	nop

00005aa0 <__malloc_lock>:
    5aa0:	4770      	bx	lr
    5aa2:	bf00      	nop

00005aa4 <__malloc_unlock>:
    5aa4:	4770      	bx	lr
    5aa6:	bf00      	nop

00005aa8 <_sbrk_r>:
    5aa8:	b538      	push	{r3, r4, r5, lr}
    5aaa:	4c07      	ldr	r4, [pc, #28]	; (5ac8 <_sbrk_r+0x20>)
    5aac:	2300      	movs	r3, #0
    5aae:	4605      	mov	r5, r0
    5ab0:	4608      	mov	r0, r1
    5ab2:	6023      	str	r3, [r4, #0]
    5ab4:	f7fd fd9c 	bl	35f0 <_sbrk>
    5ab8:	1c43      	adds	r3, r0, #1
    5aba:	d000      	beq.n	5abe <_sbrk_r+0x16>
    5abc:	bd38      	pop	{r3, r4, r5, pc}
    5abe:	6823      	ldr	r3, [r4, #0]
    5ac0:	2b00      	cmp	r3, #0
    5ac2:	d0fb      	beq.n	5abc <_sbrk_r+0x14>
    5ac4:	602b      	str	r3, [r5, #0]
    5ac6:	bd38      	pop	{r3, r4, r5, pc}
    5ac8:	2000428c 	.word	0x2000428c
	...

00005b00 <strlen>:
    5b00:	f890 f000 	pld	[r0]
    5b04:	e96d 4502 	strd	r4, r5, [sp, #-8]!
    5b08:	f020 0107 	bic.w	r1, r0, #7
    5b0c:	f06f 0c00 	mvn.w	ip, #0
    5b10:	f010 0407 	ands.w	r4, r0, #7
    5b14:	f891 f020 	pld	[r1, #32]
    5b18:	f040 8049 	bne.w	5bae <strlen+0xae>
    5b1c:	f04f 0400 	mov.w	r4, #0
    5b20:	f06f 0007 	mvn.w	r0, #7
    5b24:	e9d1 2300 	ldrd	r2, r3, [r1]
    5b28:	f891 f040 	pld	[r1, #64]	; 0x40
    5b2c:	f100 0008 	add.w	r0, r0, #8
    5b30:	fa82 f24c 	uadd8	r2, r2, ip
    5b34:	faa4 f28c 	sel	r2, r4, ip
    5b38:	fa83 f34c 	uadd8	r3, r3, ip
    5b3c:	faa2 f38c 	sel	r3, r2, ip
    5b40:	bb4b      	cbnz	r3, 5b96 <strlen+0x96>
    5b42:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
    5b46:	fa82 f24c 	uadd8	r2, r2, ip
    5b4a:	f100 0008 	add.w	r0, r0, #8
    5b4e:	faa4 f28c 	sel	r2, r4, ip
    5b52:	fa83 f34c 	uadd8	r3, r3, ip
    5b56:	faa2 f38c 	sel	r3, r2, ip
    5b5a:	b9e3      	cbnz	r3, 5b96 <strlen+0x96>
    5b5c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
    5b60:	fa82 f24c 	uadd8	r2, r2, ip
    5b64:	f100 0008 	add.w	r0, r0, #8
    5b68:	faa4 f28c 	sel	r2, r4, ip
    5b6c:	fa83 f34c 	uadd8	r3, r3, ip
    5b70:	faa2 f38c 	sel	r3, r2, ip
    5b74:	b97b      	cbnz	r3, 5b96 <strlen+0x96>
    5b76:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
    5b7a:	f101 0120 	add.w	r1, r1, #32
    5b7e:	fa82 f24c 	uadd8	r2, r2, ip
    5b82:	f100 0008 	add.w	r0, r0, #8
    5b86:	faa4 f28c 	sel	r2, r4, ip
    5b8a:	fa83 f34c 	uadd8	r3, r3, ip
    5b8e:	faa2 f38c 	sel	r3, r2, ip
    5b92:	2b00      	cmp	r3, #0
    5b94:	d0c6      	beq.n	5b24 <strlen+0x24>
    5b96:	2a00      	cmp	r2, #0
    5b98:	bf04      	itt	eq
    5b9a:	3004      	addeq	r0, #4
    5b9c:	461a      	moveq	r2, r3
    5b9e:	ba12      	rev	r2, r2
    5ba0:	fab2 f282 	clz	r2, r2
    5ba4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
    5ba8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
    5bac:	4770      	bx	lr
    5bae:	e9d1 2300 	ldrd	r2, r3, [r1]
    5bb2:	f004 0503 	and.w	r5, r4, #3
    5bb6:	f1c4 0000 	rsb	r0, r4, #0
    5bba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
    5bbe:	f014 0f04 	tst.w	r4, #4
    5bc2:	f891 f040 	pld	[r1, #64]	; 0x40
    5bc6:	fa0c f505 	lsl.w	r5, ip, r5
    5bca:	ea62 0205 	orn	r2, r2, r5
    5bce:	bf1c      	itt	ne
    5bd0:	ea63 0305 	ornne	r3, r3, r5
    5bd4:	4662      	movne	r2, ip
    5bd6:	f04f 0400 	mov.w	r4, #0
    5bda:	e7a9      	b.n	5b30 <strlen+0x30>

00005bdc <__register_exitproc>:
    5bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5be0:	4c25      	ldr	r4, [pc, #148]	; (5c78 <__register_exitproc+0x9c>)
    5be2:	6825      	ldr	r5, [r4, #0]
    5be4:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
    5be8:	4606      	mov	r6, r0
    5bea:	4688      	mov	r8, r1
    5bec:	4692      	mov	sl, r2
    5bee:	4699      	mov	r9, r3
    5bf0:	b3c4      	cbz	r4, 5c64 <__register_exitproc+0x88>
    5bf2:	6860      	ldr	r0, [r4, #4]
    5bf4:	281f      	cmp	r0, #31
    5bf6:	dc17      	bgt.n	5c28 <__register_exitproc+0x4c>
    5bf8:	1c43      	adds	r3, r0, #1
    5bfa:	b176      	cbz	r6, 5c1a <__register_exitproc+0x3e>
    5bfc:	eb04 0580 	add.w	r5, r4, r0, lsl #2
    5c00:	2201      	movs	r2, #1
    5c02:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
    5c06:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
    5c0a:	4082      	lsls	r2, r0
    5c0c:	4311      	orrs	r1, r2
    5c0e:	2e02      	cmp	r6, #2
    5c10:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
    5c14:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
    5c18:	d01e      	beq.n	5c58 <__register_exitproc+0x7c>
    5c1a:	3002      	adds	r0, #2
    5c1c:	6063      	str	r3, [r4, #4]
    5c1e:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
    5c22:	2000      	movs	r0, #0
    5c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5c28:	4b14      	ldr	r3, [pc, #80]	; (5c7c <__register_exitproc+0xa0>)
    5c2a:	b303      	cbz	r3, 5c6e <__register_exitproc+0x92>
    5c2c:	f44f 70c8 	mov.w	r0, #400	; 0x190
    5c30:	f7ff fc20 	bl	5474 <malloc>
    5c34:	4604      	mov	r4, r0
    5c36:	b1d0      	cbz	r0, 5c6e <__register_exitproc+0x92>
    5c38:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
    5c3c:	2700      	movs	r7, #0
    5c3e:	e880 0088 	stmia.w	r0, {r3, r7}
    5c42:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    5c46:	4638      	mov	r0, r7
    5c48:	2301      	movs	r3, #1
    5c4a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
    5c4e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
    5c52:	2e00      	cmp	r6, #0
    5c54:	d0e1      	beq.n	5c1a <__register_exitproc+0x3e>
    5c56:	e7d1      	b.n	5bfc <__register_exitproc+0x20>
    5c58:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
    5c5c:	430a      	orrs	r2, r1
    5c5e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
    5c62:	e7da      	b.n	5c1a <__register_exitproc+0x3e>
    5c64:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
    5c68:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    5c6c:	e7c1      	b.n	5bf2 <__register_exitproc+0x16>
    5c6e:	f04f 30ff 	mov.w	r0, #4294967295
    5c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5c76:	bf00      	nop
    5c78:	200006d0 	.word	0x200006d0
    5c7c:	00005475 	.word	0x00005475

00005c80 <_malloc_trim_r>:
    5c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5c82:	4f23      	ldr	r7, [pc, #140]	; (5d10 <_malloc_trim_r+0x90>)
    5c84:	460c      	mov	r4, r1
    5c86:	4606      	mov	r6, r0
    5c88:	f7ff ff0a 	bl	5aa0 <__malloc_lock>
    5c8c:	68bb      	ldr	r3, [r7, #8]
    5c8e:	685d      	ldr	r5, [r3, #4]
    5c90:	f025 0503 	bic.w	r5, r5, #3
    5c94:	1b29      	subs	r1, r5, r4
    5c96:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
    5c9a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
    5c9e:	f021 010f 	bic.w	r1, r1, #15
    5ca2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
    5ca6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
    5caa:	db07      	blt.n	5cbc <_malloc_trim_r+0x3c>
    5cac:	2100      	movs	r1, #0
    5cae:	4630      	mov	r0, r6
    5cb0:	f7ff fefa 	bl	5aa8 <_sbrk_r>
    5cb4:	68bb      	ldr	r3, [r7, #8]
    5cb6:	442b      	add	r3, r5
    5cb8:	4298      	cmp	r0, r3
    5cba:	d004      	beq.n	5cc6 <_malloc_trim_r+0x46>
    5cbc:	4630      	mov	r0, r6
    5cbe:	f7ff fef1 	bl	5aa4 <__malloc_unlock>
    5cc2:	2000      	movs	r0, #0
    5cc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5cc6:	4261      	negs	r1, r4
    5cc8:	4630      	mov	r0, r6
    5cca:	f7ff feed 	bl	5aa8 <_sbrk_r>
    5cce:	3001      	adds	r0, #1
    5cd0:	d00d      	beq.n	5cee <_malloc_trim_r+0x6e>
    5cd2:	4b10      	ldr	r3, [pc, #64]	; (5d14 <_malloc_trim_r+0x94>)
    5cd4:	68ba      	ldr	r2, [r7, #8]
    5cd6:	6819      	ldr	r1, [r3, #0]
    5cd8:	1b2d      	subs	r5, r5, r4
    5cda:	f045 0501 	orr.w	r5, r5, #1
    5cde:	4630      	mov	r0, r6
    5ce0:	1b09      	subs	r1, r1, r4
    5ce2:	6055      	str	r5, [r2, #4]
    5ce4:	6019      	str	r1, [r3, #0]
    5ce6:	f7ff fedd 	bl	5aa4 <__malloc_unlock>
    5cea:	2001      	movs	r0, #1
    5cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5cee:	2100      	movs	r1, #0
    5cf0:	4630      	mov	r0, r6
    5cf2:	f7ff fed9 	bl	5aa8 <_sbrk_r>
    5cf6:	68ba      	ldr	r2, [r7, #8]
    5cf8:	1a83      	subs	r3, r0, r2
    5cfa:	2b0f      	cmp	r3, #15
    5cfc:	ddde      	ble.n	5cbc <_malloc_trim_r+0x3c>
    5cfe:	4c06      	ldr	r4, [pc, #24]	; (5d18 <_malloc_trim_r+0x98>)
    5d00:	4904      	ldr	r1, [pc, #16]	; (5d14 <_malloc_trim_r+0x94>)
    5d02:	6824      	ldr	r4, [r4, #0]
    5d04:	f043 0301 	orr.w	r3, r3, #1
    5d08:	1b00      	subs	r0, r0, r4
    5d0a:	6053      	str	r3, [r2, #4]
    5d0c:	6008      	str	r0, [r1, #0]
    5d0e:	e7d5      	b.n	5cbc <_malloc_trim_r+0x3c>
    5d10:	20000b84 	.word	0x20000b84
    5d14:	20001d5c 	.word	0x20001d5c
    5d18:	20000f90 	.word	0x20000f90

00005d1c <_free_r>:
    5d1c:	2900      	cmp	r1, #0
    5d1e:	d045      	beq.n	5dac <_free_r+0x90>
    5d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5d24:	460d      	mov	r5, r1
    5d26:	4680      	mov	r8, r0
    5d28:	f7ff feba 	bl	5aa0 <__malloc_lock>
    5d2c:	f855 7c04 	ldr.w	r7, [r5, #-4]
    5d30:	496a      	ldr	r1, [pc, #424]	; (5edc <_free_r+0x1c0>)
    5d32:	f027 0301 	bic.w	r3, r7, #1
    5d36:	f1a5 0408 	sub.w	r4, r5, #8
    5d3a:	18e2      	adds	r2, r4, r3
    5d3c:	688e      	ldr	r6, [r1, #8]
    5d3e:	6850      	ldr	r0, [r2, #4]
    5d40:	42b2      	cmp	r2, r6
    5d42:	f020 0003 	bic.w	r0, r0, #3
    5d46:	d062      	beq.n	5e0e <_free_r+0xf2>
    5d48:	07fe      	lsls	r6, r7, #31
    5d4a:	6050      	str	r0, [r2, #4]
    5d4c:	d40b      	bmi.n	5d66 <_free_r+0x4a>
    5d4e:	f855 7c08 	ldr.w	r7, [r5, #-8]
    5d52:	1be4      	subs	r4, r4, r7
    5d54:	f101 0e08 	add.w	lr, r1, #8
    5d58:	68a5      	ldr	r5, [r4, #8]
    5d5a:	4575      	cmp	r5, lr
    5d5c:	443b      	add	r3, r7
    5d5e:	d06f      	beq.n	5e40 <_free_r+0x124>
    5d60:	68e7      	ldr	r7, [r4, #12]
    5d62:	60ef      	str	r7, [r5, #12]
    5d64:	60bd      	str	r5, [r7, #8]
    5d66:	1815      	adds	r5, r2, r0
    5d68:	686d      	ldr	r5, [r5, #4]
    5d6a:	07ed      	lsls	r5, r5, #31
    5d6c:	d542      	bpl.n	5df4 <_free_r+0xd8>
    5d6e:	f043 0201 	orr.w	r2, r3, #1
    5d72:	6062      	str	r2, [r4, #4]
    5d74:	50e3      	str	r3, [r4, r3]
    5d76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    5d7a:	d218      	bcs.n	5dae <_free_r+0x92>
    5d7c:	08db      	lsrs	r3, r3, #3
    5d7e:	1c5a      	adds	r2, r3, #1
    5d80:	684d      	ldr	r5, [r1, #4]
    5d82:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
    5d86:	60a7      	str	r7, [r4, #8]
    5d88:	2001      	movs	r0, #1
    5d8a:	109b      	asrs	r3, r3, #2
    5d8c:	fa00 f303 	lsl.w	r3, r0, r3
    5d90:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
    5d94:	431d      	orrs	r5, r3
    5d96:	3808      	subs	r0, #8
    5d98:	60e0      	str	r0, [r4, #12]
    5d9a:	604d      	str	r5, [r1, #4]
    5d9c:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
    5da0:	60fc      	str	r4, [r7, #12]
    5da2:	4640      	mov	r0, r8
    5da4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    5da8:	f7ff be7c 	b.w	5aa4 <__malloc_unlock>
    5dac:	4770      	bx	lr
    5dae:	0a5a      	lsrs	r2, r3, #9
    5db0:	2a04      	cmp	r2, #4
    5db2:	d853      	bhi.n	5e5c <_free_r+0x140>
    5db4:	099a      	lsrs	r2, r3, #6
    5db6:	f102 0739 	add.w	r7, r2, #57	; 0x39
    5dba:	007f      	lsls	r7, r7, #1
    5dbc:	f102 0538 	add.w	r5, r2, #56	; 0x38
    5dc0:	eb01 0087 	add.w	r0, r1, r7, lsl #2
    5dc4:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
    5dc8:	4944      	ldr	r1, [pc, #272]	; (5edc <_free_r+0x1c0>)
    5dca:	3808      	subs	r0, #8
    5dcc:	4290      	cmp	r0, r2
    5dce:	d04d      	beq.n	5e6c <_free_r+0x150>
    5dd0:	6851      	ldr	r1, [r2, #4]
    5dd2:	f021 0103 	bic.w	r1, r1, #3
    5dd6:	428b      	cmp	r3, r1
    5dd8:	d202      	bcs.n	5de0 <_free_r+0xc4>
    5dda:	6892      	ldr	r2, [r2, #8]
    5ddc:	4290      	cmp	r0, r2
    5dde:	d1f7      	bne.n	5dd0 <_free_r+0xb4>
    5de0:	68d0      	ldr	r0, [r2, #12]
    5de2:	60e0      	str	r0, [r4, #12]
    5de4:	60a2      	str	r2, [r4, #8]
    5de6:	6084      	str	r4, [r0, #8]
    5de8:	60d4      	str	r4, [r2, #12]
    5dea:	4640      	mov	r0, r8
    5dec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    5df0:	f7ff be58 	b.w	5aa4 <__malloc_unlock>
    5df4:	6895      	ldr	r5, [r2, #8]
    5df6:	4f3a      	ldr	r7, [pc, #232]	; (5ee0 <_free_r+0x1c4>)
    5df8:	42bd      	cmp	r5, r7
    5dfa:	4403      	add	r3, r0
    5dfc:	d03f      	beq.n	5e7e <_free_r+0x162>
    5dfe:	68d0      	ldr	r0, [r2, #12]
    5e00:	60e8      	str	r0, [r5, #12]
    5e02:	f043 0201 	orr.w	r2, r3, #1
    5e06:	6085      	str	r5, [r0, #8]
    5e08:	6062      	str	r2, [r4, #4]
    5e0a:	50e3      	str	r3, [r4, r3]
    5e0c:	e7b3      	b.n	5d76 <_free_r+0x5a>
    5e0e:	07ff      	lsls	r7, r7, #31
    5e10:	4403      	add	r3, r0
    5e12:	d407      	bmi.n	5e24 <_free_r+0x108>
    5e14:	f855 2c08 	ldr.w	r2, [r5, #-8]
    5e18:	1aa4      	subs	r4, r4, r2
    5e1a:	4413      	add	r3, r2
    5e1c:	68a0      	ldr	r0, [r4, #8]
    5e1e:	68e2      	ldr	r2, [r4, #12]
    5e20:	60c2      	str	r2, [r0, #12]
    5e22:	6090      	str	r0, [r2, #8]
    5e24:	4a2f      	ldr	r2, [pc, #188]	; (5ee4 <_free_r+0x1c8>)
    5e26:	6812      	ldr	r2, [r2, #0]
    5e28:	f043 0001 	orr.w	r0, r3, #1
    5e2c:	4293      	cmp	r3, r2
    5e2e:	6060      	str	r0, [r4, #4]
    5e30:	608c      	str	r4, [r1, #8]
    5e32:	d3b6      	bcc.n	5da2 <_free_r+0x86>
    5e34:	4b2c      	ldr	r3, [pc, #176]	; (5ee8 <_free_r+0x1cc>)
    5e36:	4640      	mov	r0, r8
    5e38:	6819      	ldr	r1, [r3, #0]
    5e3a:	f7ff ff21 	bl	5c80 <_malloc_trim_r>
    5e3e:	e7b0      	b.n	5da2 <_free_r+0x86>
    5e40:	1811      	adds	r1, r2, r0
    5e42:	6849      	ldr	r1, [r1, #4]
    5e44:	07c9      	lsls	r1, r1, #31
    5e46:	d444      	bmi.n	5ed2 <_free_r+0x1b6>
    5e48:	6891      	ldr	r1, [r2, #8]
    5e4a:	68d2      	ldr	r2, [r2, #12]
    5e4c:	60ca      	str	r2, [r1, #12]
    5e4e:	4403      	add	r3, r0
    5e50:	f043 0001 	orr.w	r0, r3, #1
    5e54:	6091      	str	r1, [r2, #8]
    5e56:	6060      	str	r0, [r4, #4]
    5e58:	50e3      	str	r3, [r4, r3]
    5e5a:	e7a2      	b.n	5da2 <_free_r+0x86>
    5e5c:	2a14      	cmp	r2, #20
    5e5e:	d817      	bhi.n	5e90 <_free_r+0x174>
    5e60:	f102 075c 	add.w	r7, r2, #92	; 0x5c
    5e64:	007f      	lsls	r7, r7, #1
    5e66:	f102 055b 	add.w	r5, r2, #91	; 0x5b
    5e6a:	e7a9      	b.n	5dc0 <_free_r+0xa4>
    5e6c:	10aa      	asrs	r2, r5, #2
    5e6e:	684b      	ldr	r3, [r1, #4]
    5e70:	2501      	movs	r5, #1
    5e72:	fa05 f202 	lsl.w	r2, r5, r2
    5e76:	4313      	orrs	r3, r2
    5e78:	604b      	str	r3, [r1, #4]
    5e7a:	4602      	mov	r2, r0
    5e7c:	e7b1      	b.n	5de2 <_free_r+0xc6>
    5e7e:	f043 0201 	orr.w	r2, r3, #1
    5e82:	614c      	str	r4, [r1, #20]
    5e84:	610c      	str	r4, [r1, #16]
    5e86:	60e5      	str	r5, [r4, #12]
    5e88:	60a5      	str	r5, [r4, #8]
    5e8a:	6062      	str	r2, [r4, #4]
    5e8c:	50e3      	str	r3, [r4, r3]
    5e8e:	e788      	b.n	5da2 <_free_r+0x86>
    5e90:	2a54      	cmp	r2, #84	; 0x54
    5e92:	d806      	bhi.n	5ea2 <_free_r+0x186>
    5e94:	0b1a      	lsrs	r2, r3, #12
    5e96:	f102 076f 	add.w	r7, r2, #111	; 0x6f
    5e9a:	007f      	lsls	r7, r7, #1
    5e9c:	f102 056e 	add.w	r5, r2, #110	; 0x6e
    5ea0:	e78e      	b.n	5dc0 <_free_r+0xa4>
    5ea2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    5ea6:	d806      	bhi.n	5eb6 <_free_r+0x19a>
    5ea8:	0bda      	lsrs	r2, r3, #15
    5eaa:	f102 0778 	add.w	r7, r2, #120	; 0x78
    5eae:	007f      	lsls	r7, r7, #1
    5eb0:	f102 0577 	add.w	r5, r2, #119	; 0x77
    5eb4:	e784      	b.n	5dc0 <_free_r+0xa4>
    5eb6:	f240 5054 	movw	r0, #1364	; 0x554
    5eba:	4282      	cmp	r2, r0
    5ebc:	d806      	bhi.n	5ecc <_free_r+0x1b0>
    5ebe:	0c9a      	lsrs	r2, r3, #18
    5ec0:	f102 077d 	add.w	r7, r2, #125	; 0x7d
    5ec4:	007f      	lsls	r7, r7, #1
    5ec6:	f102 057c 	add.w	r5, r2, #124	; 0x7c
    5eca:	e779      	b.n	5dc0 <_free_r+0xa4>
    5ecc:	27fe      	movs	r7, #254	; 0xfe
    5ece:	257e      	movs	r5, #126	; 0x7e
    5ed0:	e776      	b.n	5dc0 <_free_r+0xa4>
    5ed2:	f043 0201 	orr.w	r2, r3, #1
    5ed6:	6062      	str	r2, [r4, #4]
    5ed8:	50e3      	str	r3, [r4, r3]
    5eda:	e762      	b.n	5da2 <_free_r+0x86>
    5edc:	20000b84 	.word	0x20000b84
    5ee0:	20000b8c 	.word	0x20000b8c
    5ee4:	20000f8c 	.word	0x20000f8c
    5ee8:	20001d58 	.word	0x20001d58
    5eec:	00000000 	.word	0x00000000

00005ef0 <___init_veneer>:
    5ef0:	f85f f000 	ldr.w	pc, [pc]	; 5ef4 <___init_veneer+0x4>
    5ef4:	60001aa9 	.word	0x60001aa9
	...

Disassembly of section .fini:

00005f00 <_fini>:
    5f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5f02:	bf00      	nop
