06-05-23 12:26:42 - Voltage 1.2 - INFO   QC TESTS
06-05-23 12:26:42 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/volts108, Board: 999.
06-05-23 12:26:42 - Voltage 1.2 - INFO   Hard reset
06-05-23 12:26:43 - Voltage 1.2 - INFO   Initialize with startup registers
06-05-23 12:26:45 - Voltage 1.2 - INFO   

06-05-23 12:26:45 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-05-23 12:26:45 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-05-23 12:26:45 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-05-23 12:26:49 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-05-23 12:26:49 - Voltage 1.2 - INFO   

06-05-23 12:26:49 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-05-23 12:26:51 - Voltage 1.2 - INFO   FC status_locked: 1
06-05-23 12:26:51 - Voltage 1.2 - INFO   PUSM status: 9
06-05-23 12:26:51 - Voltage 1.2 - INFO   Testing track modes
06-05-23 12:27:13 - Voltage 1.2 - INFO   

06-05-23 12:27:13 - Voltage 1.2 - INFO   Finalized test
06-05-23 12:27:13 - Voltage 1.2 - INFO   QC TESTS
06-05-23 12:27:13 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/volts108, Board: 999.
06-05-23 12:27:13 - Voltage 1.2 - INFO   Hard reset
06-05-23 12:27:14 - Voltage 1.2 - INFO   Initialize with startup registers
06-05-23 12:27:17 - Voltage 1.2 - INFO   

06-05-23 12:27:17 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-05-23 12:27:17 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-05-23 12:27:17 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-05-23 12:27:21 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-05-23 12:27:21 - Voltage 1.2 - INFO   

06-05-23 12:27:21 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-05-23 12:27:23 - Voltage 1.2 - INFO   FC status_locked: 1
06-05-23 12:27:23 - Voltage 1.2 - INFO   PUSM status: 9
06-05-23 12:27:23 - Voltage 1.2 - INFO   Testing track modes
06-05-23 12:27:45 - Voltage 1.2 - INFO   

06-05-23 12:27:45 - Voltage 1.2 - INFO   Finalized test
06-05-23 12:27:45 - Voltage 1.2 - INFO   QC TESTS
06-05-23 12:27:45 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/volts108, Board: 999.
06-05-23 12:27:45 - Voltage 1.2 - INFO   Hard reset
06-05-23 12:27:46 - Voltage 1.2 - INFO   Initialize with startup registers
06-05-23 12:27:49 - Voltage 1.2 - INFO   

06-05-23 12:27:49 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-05-23 12:27:49 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-05-23 12:27:49 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-05-23 12:27:53 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-05-23 12:27:53 - Voltage 1.2 - INFO   

06-05-23 12:27:53 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-05-23 12:27:55 - Voltage 1.2 - INFO   FC status_locked: 1
06-05-23 12:27:55 - Voltage 1.2 - INFO   PUSM status: 9
06-05-23 12:27:55 - Voltage 1.2 - INFO   Testing track modes
06-05-23 12:28:17 - Voltage 1.2 - INFO   

06-05-23 12:28:17 - Voltage 1.2 - INFO   Finalized test
06-05-23 12:28:17 - Voltage 1.2 - INFO   QC TESTS
06-05-23 12:28:17 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/volts108, Board: 999.
06-05-23 12:28:17 - Voltage 1.2 - INFO   Hard reset
06-05-23 12:28:18 - Voltage 1.2 - INFO   Initialize with startup registers
06-05-23 12:28:20 - Voltage 1.2 - INFO   

06-05-23 12:28:20 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-05-23 12:28:21 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-05-23 12:28:21 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-05-23 12:28:24 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-05-23 12:28:24 - Voltage 1.2 - INFO   

06-05-23 12:28:25 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-05-23 12:28:27 - Voltage 1.2 - INFO   FC status_locked: 1
06-05-23 12:28:27 - Voltage 1.2 - INFO   PUSM status: 9
06-05-23 12:28:27 - Voltage 1.2 - INFO   Testing track modes
06-05-23 12:28:49 - Voltage 1.2 - INFO   

06-05-23 12:28:49 - Voltage 1.2 - INFO   Finalized test
06-05-23 12:28:49 - Voltage 1.2 - INFO   QC TESTS
06-05-23 12:28:49 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/volts108, Board: 999.
06-05-23 12:28:49 - Voltage 1.2 - INFO   Hard reset
06-05-23 12:28:50 - Voltage 1.2 - INFO   Initialize with startup registers
06-05-23 12:28:52 - Voltage 1.2 - INFO   

06-05-23 12:28:52 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-05-23 12:28:52 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-05-23 12:28:53 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-05-23 12:28:56 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-05-23 12:28:56 - Voltage 1.2 - INFO   

06-05-23 12:28:57 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-05-23 12:28:58 - Voltage 1.2 - INFO   FC status_locked: 1
06-05-23 12:28:58 - Voltage 1.2 - INFO   PUSM status: 9
06-05-23 12:28:58 - Voltage 1.2 - INFO   Testing track modes
06-05-23 12:29:21 - Voltage 1.2 - INFO   

06-05-23 12:29:21 - Voltage 1.2 - INFO   Finalized test
06-05-23 12:29:21 - Voltage 1.2 - INFO   QC TESTS
06-05-23 12:29:21 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/volts108, Board: 999.
06-05-23 12:29:21 - Voltage 1.2 - INFO   Hard reset
06-05-23 12:29:22 - Voltage 1.2 - INFO   Initialize with startup registers
06-05-23 12:29:24 - Voltage 1.2 - INFO   

06-05-23 12:29:24 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-05-23 12:29:24 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-05-23 12:29:24 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-05-23 12:29:28 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-05-23 12:29:28 - Voltage 1.2 - INFO   

06-05-23 12:29:29 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-05-23 12:29:30 - Voltage 1.2 - INFO   FC status_locked: 1
06-05-23 12:29:30 - Voltage 1.2 - INFO   PUSM status: 9
06-05-23 12:29:30 - Voltage 1.2 - INFO   Testing track modes
06-05-23 12:29:52 - Voltage 1.2 - INFO   

06-05-23 12:29:52 - Voltage 1.2 - INFO   Finalized test
06-05-23 12:29:52 - Voltage 1.2 - INFO   QC TESTS
06-05-23 12:29:52 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/volts108, Board: 999.
06-05-23 12:29:52 - Voltage 1.2 - INFO   Hard reset
06-05-23 12:29:54 - Voltage 1.2 - INFO   Initialize with startup registers
06-05-23 12:29:56 - Voltage 1.2 - INFO   

06-05-23 12:29:56 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-05-23 12:29:56 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-05-23 12:29:56 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-05-23 12:30:00 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-05-23 12:30:00 - Voltage 1.2 - INFO   

06-05-23 12:30:01 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-05-23 12:30:02 - Voltage 1.2 - INFO   FC status_locked: 1
06-05-23 12:30:02 - Voltage 1.2 - INFO   PUSM status: 9
06-05-23 12:30:02 - Voltage 1.2 - INFO   Testing track modes
06-05-23 12:30:24 - Voltage 1.2 - INFO   

06-05-23 12:30:24 - Voltage 1.2 - INFO   Finalized test
06-05-23 12:30:24 - Voltage 1.2 - INFO   QC TESTS
06-05-23 12:30:24 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/volts108, Board: 999.
06-05-23 12:30:24 - Voltage 1.2 - INFO   Hard reset
06-05-23 12:30:26 - Voltage 1.2 - INFO   Initialize with startup registers
06-05-23 12:30:28 - Voltage 1.2 - INFO   

06-05-23 12:30:28 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-05-23 12:30:28 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-05-23 12:30:28 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-05-23 12:30:32 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-05-23 12:30:32 - Voltage 1.2 - INFO   

06-05-23 12:30:33 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-05-23 12:30:34 - Voltage 1.2 - INFO   FC status_locked: 1
06-05-23 12:30:34 - Voltage 1.2 - INFO   PUSM status: 9
06-05-23 12:30:34 - Voltage 1.2 - INFO   Testing track modes
06-05-23 12:30:56 - Voltage 1.2 - INFO   

06-05-23 12:30:56 - Voltage 1.2 - INFO   Finalized test
06-05-23 12:30:56 - Voltage 1.2 - INFO   QC TESTS
06-05-23 12:30:56 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/volts108, Board: 999.
06-05-23 12:30:56 - Voltage 1.2 - INFO   Hard reset
06-05-23 12:30:57 - Voltage 1.2 - INFO   Initialize with startup registers
06-05-23 12:31:00 - Voltage 1.2 - INFO   

06-05-23 12:31:00 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-05-23 12:31:00 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-05-23 12:31:00 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-05-23 12:31:04 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-05-23 12:31:04 - Voltage 1.2 - INFO   

06-05-23 12:31:04 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-05-23 12:31:06 - Voltage 1.2 - INFO   FC status_locked: 1
06-05-23 12:31:06 - Voltage 1.2 - INFO   PUSM status: 9
06-05-23 12:31:06 - Voltage 1.2 - INFO   Testing track modes
06-05-23 12:31:28 - Voltage 1.2 - INFO   

06-05-23 12:31:28 - Voltage 1.2 - INFO   Finalized test
06-05-23 12:31:28 - Voltage 1.2 - INFO   QC TESTS
06-05-23 12:31:28 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/volts108, Board: 999.
06-05-23 12:31:28 - Voltage 1.2 - INFO   Hard reset
06-05-23 12:31:29 - Voltage 1.2 - INFO   Initialize with startup registers
06-05-23 12:31:32 - Voltage 1.2 - INFO   

06-05-23 12:31:32 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-05-23 12:31:32 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-05-23 12:31:32 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-05-23 12:31:36 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-05-23 12:31:36 - Voltage 1.2 - INFO   

06-05-23 12:31:36 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-05-23 12:31:38 - Voltage 1.2 - INFO   FC status_locked: 1
06-05-23 12:31:38 - Voltage 1.2 - INFO   PUSM status: 9
06-05-23 12:31:38 - Voltage 1.2 - INFO   Testing track modes
06-05-23 12:32:00 - Voltage 1.2 - INFO   

06-05-23 12:32:00 - Voltage 1.2 - INFO   Finalized test
