a bogus circuit to test the netlist parser
R1 1 2 1
I1 2 3 DC 1
V1 3 4 DC 1
E1 4 1 1 1 1 
.end
