#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24bf9a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24bd1e0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x2478c00 .functor NOT 1, L_0x24fed90, C4<0>, C4<0>, C4<0>;
L_0x24fec10 .functor XOR 8, L_0x24fe840, L_0x24feae0, C4<00000000>, C4<00000000>;
L_0x24fed20 .functor XOR 8, L_0x24fec10, L_0x24fec80, C4<00000000>, C4<00000000>;
v0x24f6970_0 .net "B3_next_dut", 0 0, L_0x24f9e70;  1 drivers
v0x24f6a30_0 .net "B3_next_ref", 0 0, L_0x24f8000;  1 drivers
v0x24f6ad0_0 .net "Count_next_dut", 0 0, L_0x24fb9d0;  1 drivers
v0x24f6b70_0 .net "Count_next_ref", 0 0, L_0x24f9230;  1 drivers
v0x24f6c10_0 .net "S1_next_dut", 0 0, L_0x24fb0e0;  1 drivers
v0x24f6d00_0 .net "S1_next_ref", 0 0, L_0x24f8db0;  1 drivers
v0x24f6dd0_0 .net "S_next_dut", 0 0, L_0x24faee0;  1 drivers
v0x24f6ea0_0 .net "S_next_ref", 0 0, L_0x24f8b60;  1 drivers
v0x24f6f70_0 .net "Wait_next_dut", 0 0, L_0x24fc230;  1 drivers
v0x24f7040_0 .net "Wait_next_ref", 0 0, L_0x24f97c0;  1 drivers
v0x24f7110_0 .net *"_ivl_10", 7 0, L_0x24fec80;  1 drivers
v0x24f71b0_0 .net *"_ivl_12", 7 0, L_0x24fed20;  1 drivers
v0x24f7250_0 .net *"_ivl_2", 7 0, L_0x24fe750;  1 drivers
v0x24f72f0_0 .net *"_ivl_4", 7 0, L_0x24fe840;  1 drivers
v0x24f7390_0 .net *"_ivl_6", 7 0, L_0x24feae0;  1 drivers
v0x24f7430_0 .net *"_ivl_8", 7 0, L_0x24fec10;  1 drivers
v0x24f74f0_0 .net "ack", 0 0, v0x24f2080_0;  1 drivers
v0x24f7590_0 .var "clk", 0 0;
v0x24f7660_0 .net "counting_dut", 0 0, L_0x24fdbf0;  1 drivers
v0x24f7730_0 .net "counting_ref", 0 0, L_0x24f9ab0;  1 drivers
v0x24f7800_0 .net "d", 0 0, v0x24f21e0_0;  1 drivers
v0x24f78a0_0 .net "done_counting", 0 0, v0x24f2280_0;  1 drivers
v0x24f7940_0 .net "done_dut", 0 0, L_0x24fc740;  1 drivers
v0x24f7a10_0 .net "done_ref", 0 0, L_0x24f99c0;  1 drivers
v0x24f7ae0_0 .net "shift_ena_dut", 0 0, L_0x24fe510;  1 drivers
v0x24f7bb0_0 .net "shift_ena_ref", 0 0, L_0x24f9cb0;  1 drivers
v0x24f7c80_0 .net "state", 9 0, v0x24f24e0_0;  1 drivers
v0x24f7d20_0 .var/2u "stats1", 607 0;
v0x24f7dc0_0 .var/2u "strobe", 0 0;
v0x24f7e60_0 .net "tb_match", 0 0, L_0x24fed90;  1 drivers
v0x24f7f30_0 .net "tb_mismatch", 0 0, L_0x2478c00;  1 drivers
LS_0x24fe750_0_0 .concat [ 1 1 1 1], L_0x24f9cb0, L_0x24f9ab0, L_0x24f99c0, L_0x24f97c0;
LS_0x24fe750_0_4 .concat [ 1 1 1 1], L_0x24f9230, L_0x24f8db0, L_0x24f8b60, L_0x24f8000;
L_0x24fe750 .concat [ 4 4 0 0], LS_0x24fe750_0_0, LS_0x24fe750_0_4;
LS_0x24fe840_0_0 .concat [ 1 1 1 1], L_0x24f9cb0, L_0x24f9ab0, L_0x24f99c0, L_0x24f97c0;
LS_0x24fe840_0_4 .concat [ 1 1 1 1], L_0x24f9230, L_0x24f8db0, L_0x24f8b60, L_0x24f8000;
L_0x24fe840 .concat [ 4 4 0 0], LS_0x24fe840_0_0, LS_0x24fe840_0_4;
LS_0x24feae0_0_0 .concat [ 1 1 1 1], L_0x24fe510, L_0x24fdbf0, L_0x24fc740, L_0x24fc230;
LS_0x24feae0_0_4 .concat [ 1 1 1 1], L_0x24fb9d0, L_0x24fb0e0, L_0x24faee0, L_0x24f9e70;
L_0x24feae0 .concat [ 4 4 0 0], LS_0x24feae0_0_0, LS_0x24feae0_0_4;
LS_0x24fec80_0_0 .concat [ 1 1 1 1], L_0x24f9cb0, L_0x24f9ab0, L_0x24f99c0, L_0x24f97c0;
LS_0x24fec80_0_4 .concat [ 1 1 1 1], L_0x24f9230, L_0x24f8db0, L_0x24f8b60, L_0x24f8000;
L_0x24fec80 .concat [ 4 4 0 0], LS_0x24fec80_0_0, LS_0x24fec80_0_4;
L_0x24fed90 .cmp/eeq 8, L_0x24fe750, L_0x24fed20;
S_0x24ad0b0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x24bd1e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x248ab30 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x248ab70 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x248abb0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x248abf0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x248ac30 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x248ac70 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x248acb0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x248acf0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x248ad30 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x248ad70 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x2491ae0 .functor NOT 1, v0x24f21e0_0, C4<0>, C4<0>, C4<0>;
L_0x2487160 .functor AND 1, L_0x24f80f0, L_0x2491ae0, C4<1>, C4<1>;
L_0x24c0f80 .functor NOT 1, v0x24f21e0_0, C4<0>, C4<0>, C4<0>;
L_0x24c0ff0 .functor AND 1, L_0x24f8250, L_0x24c0f80, C4<1>, C4<1>;
L_0x24f83f0 .functor OR 1, L_0x2487160, L_0x24c0ff0, C4<0>, C4<0>;
L_0x24f85d0 .functor NOT 1, v0x24f21e0_0, C4<0>, C4<0>, C4<0>;
L_0x24f8680 .functor AND 1, L_0x24f8500, L_0x24f85d0, C4<1>, C4<1>;
L_0x24f8790 .functor OR 1, L_0x24f83f0, L_0x24f8680, C4<0>, C4<0>;
L_0x24f8aa0 .functor AND 1, L_0x24f88f0, v0x24f2080_0, C4<1>, C4<1>;
L_0x24f8b60 .functor OR 1, L_0x24f8790, L_0x24f8aa0, C4<0>, C4<0>;
L_0x24f8db0 .functor AND 1, L_0x24f8cd0, v0x24f21e0_0, C4<1>, C4<1>;
L_0x24f9000 .functor NOT 1, v0x24f2280_0, C4<0>, C4<0>, C4<0>;
L_0x24f9170 .functor AND 1, L_0x24f8f10, L_0x24f9000, C4<1>, C4<1>;
L_0x24f9230 .functor OR 1, L_0x24f8e70, L_0x24f9170, C4<0>, C4<0>;
L_0x24f9100 .functor AND 1, L_0x24f9410, v0x24f2280_0, C4<1>, C4<1>;
L_0x24f9600 .functor NOT 1, v0x24f2080_0, C4<0>, C4<0>, C4<0>;
L_0x24f9700 .functor AND 1, L_0x24f9500, L_0x24f9600, C4<1>, C4<1>;
L_0x24f97c0 .functor OR 1, L_0x24f9100, L_0x24f9700, C4<0>, C4<0>;
v0x24c10f0_0 .net "B3_next", 0 0, L_0x24f8000;  alias, 1 drivers
v0x24774c0_0 .net "Count_next", 0 0, L_0x24f9230;  alias, 1 drivers
v0x24775c0_0 .net "S1_next", 0 0, L_0x24f8db0;  alias, 1 drivers
v0x2478d50_0 .net "S_next", 0 0, L_0x24f8b60;  alias, 1 drivers
v0x2478df0_0 .net "Wait_next", 0 0, L_0x24f97c0;  alias, 1 drivers
v0x24790e0_0 .net *"_ivl_10", 0 0, L_0x24c0f80;  1 drivers
v0x24c1190_0 .net *"_ivl_12", 0 0, L_0x24c0ff0;  1 drivers
v0x24f0260_0 .net *"_ivl_14", 0 0, L_0x24f83f0;  1 drivers
v0x24f0340_0 .net *"_ivl_17", 0 0, L_0x24f8500;  1 drivers
v0x24f0420_0 .net *"_ivl_18", 0 0, L_0x24f85d0;  1 drivers
v0x24f0500_0 .net *"_ivl_20", 0 0, L_0x24f8680;  1 drivers
v0x24f05e0_0 .net *"_ivl_22", 0 0, L_0x24f8790;  1 drivers
v0x24f06c0_0 .net *"_ivl_25", 0 0, L_0x24f88f0;  1 drivers
v0x24f07a0_0 .net *"_ivl_26", 0 0, L_0x24f8aa0;  1 drivers
v0x24f0880_0 .net *"_ivl_3", 0 0, L_0x24f80f0;  1 drivers
v0x24f0960_0 .net *"_ivl_31", 0 0, L_0x24f8cd0;  1 drivers
v0x24f0a40_0 .net *"_ivl_35", 0 0, L_0x24f8e70;  1 drivers
v0x24f0b20_0 .net *"_ivl_37", 0 0, L_0x24f8f10;  1 drivers
v0x24f0c00_0 .net *"_ivl_38", 0 0, L_0x24f9000;  1 drivers
v0x24f0ce0_0 .net *"_ivl_4", 0 0, L_0x2491ae0;  1 drivers
v0x24f0dc0_0 .net *"_ivl_40", 0 0, L_0x24f9170;  1 drivers
v0x24f0ea0_0 .net *"_ivl_45", 0 0, L_0x24f9410;  1 drivers
v0x24f0f80_0 .net *"_ivl_46", 0 0, L_0x24f9100;  1 drivers
v0x24f1060_0 .net *"_ivl_49", 0 0, L_0x24f9500;  1 drivers
v0x24f1140_0 .net *"_ivl_50", 0 0, L_0x24f9600;  1 drivers
v0x24f1220_0 .net *"_ivl_52", 0 0, L_0x24f9700;  1 drivers
v0x24f1300_0 .net *"_ivl_6", 0 0, L_0x2487160;  1 drivers
v0x24f13e0_0 .net *"_ivl_61", 3 0, L_0x24f9c10;  1 drivers
v0x24f14c0_0 .net *"_ivl_9", 0 0, L_0x24f8250;  1 drivers
v0x24f15a0_0 .net "ack", 0 0, v0x24f2080_0;  alias, 1 drivers
v0x24f1660_0 .net "counting", 0 0, L_0x24f9ab0;  alias, 1 drivers
v0x24f1720_0 .net "d", 0 0, v0x24f21e0_0;  alias, 1 drivers
v0x24f17e0_0 .net "done", 0 0, L_0x24f99c0;  alias, 1 drivers
v0x24f1ab0_0 .net "done_counting", 0 0, v0x24f2280_0;  alias, 1 drivers
v0x24f1b70_0 .net "shift_ena", 0 0, L_0x24f9cb0;  alias, 1 drivers
v0x24f1c30_0 .net "state", 9 0, v0x24f24e0_0;  alias, 1 drivers
L_0x24f8000 .part v0x24f24e0_0, 6, 1;
L_0x24f80f0 .part v0x24f24e0_0, 0, 1;
L_0x24f8250 .part v0x24f24e0_0, 1, 1;
L_0x24f8500 .part v0x24f24e0_0, 3, 1;
L_0x24f88f0 .part v0x24f24e0_0, 9, 1;
L_0x24f8cd0 .part v0x24f24e0_0, 0, 1;
L_0x24f8e70 .part v0x24f24e0_0, 7, 1;
L_0x24f8f10 .part v0x24f24e0_0, 8, 1;
L_0x24f9410 .part v0x24f24e0_0, 8, 1;
L_0x24f9500 .part v0x24f24e0_0, 9, 1;
L_0x24f99c0 .part v0x24f24e0_0, 9, 1;
L_0x24f9ab0 .part v0x24f24e0_0, 8, 1;
L_0x24f9c10 .part v0x24f24e0_0, 4, 4;
L_0x24f9cb0 .reduce/or L_0x24f9c10;
S_0x24f1e90 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x24bd1e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x24f2080_0 .var "ack", 0 0;
v0x24f2140_0 .net "clk", 0 0, v0x24f7590_0;  1 drivers
v0x24f21e0_0 .var "d", 0 0;
v0x24f2280_0 .var "done_counting", 0 0;
v0x24f2350_0 .var/2u "fail_onehot", 0 0;
v0x24f2440_0 .var/2u "failed", 0 0;
v0x24f24e0_0 .var "state", 9 0;
v0x24f2580_0 .net "tb_match", 0 0, L_0x24fed90;  alias, 1 drivers
E_0x2487120 .event posedge, v0x24f2140_0;
E_0x2485de0/0 .event negedge, v0x24f2140_0;
E_0x2485de0/1 .event posedge, v0x24f2140_0;
E_0x2485de0 .event/or E_0x2485de0/0, E_0x2485de0/1;
S_0x24f26e0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x24bd1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x24f9ba0 .functor AND 1, L_0x24f9f60, L_0x24fa000, C4<1>, C4<1>;
L_0x24fa1e0 .functor AND 1, L_0x24fa140, v0x24f21e0_0, C4<1>, C4<1>;
L_0x24fa2a0 .functor OR 1, L_0x24f9ba0, L_0x24fa1e0, C4<0>, C4<0>;
L_0x24fa530 .functor AND 1, L_0x24fa3b0, L_0x24fa450, C4<1>, C4<1>;
L_0x24fa820 .functor AND 1, L_0x24fa530, L_0x24fa6e0, C4<1>, C4<1>;
L_0x24fa930 .functor OR 1, L_0x24fa2a0, L_0x24fa820, C4<0>, C4<0>;
L_0x24fab20 .functor AND 1, L_0x24faa80, v0x24f21e0_0, C4<1>, C4<1>;
L_0x24fad80 .functor AND 1, L_0x24fab20, L_0x24face0, C4<1>, C4<1>;
L_0x24faee0 .functor OR 1, L_0x24fa930, L_0x24fad80, C4<0>, C4<0>;
L_0x24fb150 .functor AND 1, L_0x24fb040, v0x24f21e0_0, C4<1>, C4<1>;
L_0x24fb0e0 .functor AND 1, L_0x24fb150, L_0x24fb310, C4<1>, C4<1>;
L_0x24fb6f0 .functor AND 1, L_0x24fb520, L_0x24fb5c0, C4<1>, C4<1>;
L_0x24fb910 .functor AND 1, L_0x24fb870, v0x24f2280_0, C4<1>, C4<1>;
L_0x24fb9d0 .functor OR 1, L_0x24fb6f0, L_0x24fb910, C4<0>, C4<0>;
L_0x24fb800 .functor AND 1, L_0x24fbbb0, L_0x24fbcf0, C4<1>, C4<1>;
L_0x24fbfd0 .functor AND 1, L_0x24fb800, L_0x24fbe30, C4<1>, C4<1>;
L_0x24fc170 .functor AND 1, L_0x24fbc50, v0x24f2080_0, C4<1>, C4<1>;
L_0x24fc230 .functor OR 1, L_0x24fbfd0, L_0x24fc170, C4<0>, C4<0>;
L_0x24fc740 .functor AND 1, L_0x24fc430, L_0x24fc590, C4<1>, C4<1>;
L_0x24fd2c0 .functor AND 1, L_0x24fce70, L_0x24fd0e0, C4<1>, C4<1>;
L_0x24fd670 .functor AND 1, L_0x24fd2c0, L_0x24fd480, C4<1>, C4<1>;
L_0x24fda20 .functor AND 1, L_0x24fd670, L_0x24fd820, C4<1>, C4<1>;
L_0x24fdbf0 .functor OR 1, L_0x24fc850, L_0x24fda20, C4<0>, C4<0>;
L_0x24fdfb0 .functor OR 1, L_0x24fdd50, L_0x24fddf0, C4<0>, C4<0>;
L_0x24fe230 .functor OR 1, L_0x24fdfb0, L_0x24fe190, C4<0>, C4<0>;
L_0x24fe510 .functor OR 1, L_0x24fe230, L_0x24fe340, C4<0>, C4<0>;
v0x24f2a80_0 .net "B3_next", 0 0, L_0x24f9e70;  alias, 1 drivers
v0x24f2b40_0 .net "Count_next", 0 0, L_0x24fb9d0;  alias, 1 drivers
v0x24f2c00_0 .net "S1_next", 0 0, L_0x24fb0e0;  alias, 1 drivers
v0x24f2cd0_0 .net "S_next", 0 0, L_0x24faee0;  alias, 1 drivers
v0x24f2d90_0 .net "Wait_next", 0 0, L_0x24fc230;  alias, 1 drivers
v0x24f2ea0_0 .net *"_ivl_101", 0 0, L_0x24fd670;  1 drivers
v0x24f2f60_0 .net *"_ivl_103", 0 0, L_0x24fd780;  1 drivers
v0x24f3040_0 .net *"_ivl_105", 0 0, L_0x24fd820;  1 drivers
v0x24f3100_0 .net *"_ivl_107", 0 0, L_0x24fda20;  1 drivers
v0x24f31c0_0 .net *"_ivl_11", 0 0, L_0x24fa1e0;  1 drivers
v0x24f3280_0 .net *"_ivl_111", 0 0, L_0x24fdd50;  1 drivers
v0x24f3360_0 .net *"_ivl_113", 0 0, L_0x24fddf0;  1 drivers
v0x24f3440_0 .net *"_ivl_115", 0 0, L_0x24fdfb0;  1 drivers
v0x24f3500_0 .net *"_ivl_117", 0 0, L_0x24fe190;  1 drivers
v0x24f35e0_0 .net *"_ivl_119", 0 0, L_0x24fe230;  1 drivers
v0x24f36a0_0 .net *"_ivl_121", 0 0, L_0x24fe340;  1 drivers
v0x24f3780_0 .net *"_ivl_13", 0 0, L_0x24fa2a0;  1 drivers
v0x24f3840_0 .net *"_ivl_15", 0 0, L_0x24fa3b0;  1 drivers
v0x24f3920_0 .net *"_ivl_17", 0 0, L_0x24fa450;  1 drivers
v0x24f39e0_0 .net *"_ivl_19", 0 0, L_0x24fa530;  1 drivers
v0x24f3aa0_0 .net *"_ivl_21", 0 0, L_0x24fa640;  1 drivers
v0x24f3b80_0 .net *"_ivl_23", 0 0, L_0x24fa6e0;  1 drivers
v0x24f3c40_0 .net *"_ivl_25", 0 0, L_0x24fa820;  1 drivers
v0x24f3d00_0 .net *"_ivl_27", 0 0, L_0x24fa930;  1 drivers
v0x24f3dc0_0 .net *"_ivl_29", 0 0, L_0x24faa80;  1 drivers
v0x24f3ea0_0 .net *"_ivl_3", 0 0, L_0x24f9f60;  1 drivers
v0x24f3f80_0 .net *"_ivl_31", 0 0, L_0x24fab20;  1 drivers
v0x24f4040_0 .net *"_ivl_33", 0 0, L_0x24fabe0;  1 drivers
v0x24f4120_0 .net *"_ivl_35", 0 0, L_0x24face0;  1 drivers
v0x24f41e0_0 .net *"_ivl_37", 0 0, L_0x24fad80;  1 drivers
v0x24f42a0_0 .net *"_ivl_41", 0 0, L_0x24fb040;  1 drivers
v0x24f4380_0 .net *"_ivl_43", 0 0, L_0x24fb150;  1 drivers
v0x24f4440_0 .net *"_ivl_45", 0 0, L_0x24fb270;  1 drivers
v0x24f4730_0 .net *"_ivl_47", 0 0, L_0x24fb310;  1 drivers
v0x24f47f0_0 .net *"_ivl_5", 0 0, L_0x24fa000;  1 drivers
v0x24f48b0_0 .net *"_ivl_51", 0 0, L_0x24fb520;  1 drivers
v0x24f4990_0 .net *"_ivl_53", 0 0, L_0x24fb5c0;  1 drivers
v0x24f4a50_0 .net *"_ivl_55", 0 0, L_0x24fb6f0;  1 drivers
v0x24f4b10_0 .net *"_ivl_57", 0 0, L_0x24fb870;  1 drivers
v0x24f4bf0_0 .net *"_ivl_59", 0 0, L_0x24fb910;  1 drivers
v0x24f4cb0_0 .net *"_ivl_63", 0 0, L_0x24fbbb0;  1 drivers
v0x24f4d90_0 .net *"_ivl_65", 0 0, L_0x24fbcf0;  1 drivers
v0x24f4e50_0 .net *"_ivl_67", 0 0, L_0x24fb800;  1 drivers
v0x24f4f10_0 .net *"_ivl_69", 0 0, L_0x24fbe30;  1 drivers
v0x24f4fd0_0 .net *"_ivl_7", 0 0, L_0x24f9ba0;  1 drivers
v0x24f5090_0 .net *"_ivl_71", 0 0, L_0x24fbfd0;  1 drivers
v0x24f5150_0 .net *"_ivl_73", 0 0, L_0x24fbc50;  1 drivers
v0x24f5230_0 .net *"_ivl_75", 0 0, L_0x24fc170;  1 drivers
v0x24f52f0_0 .net *"_ivl_79", 0 0, L_0x24fc430;  1 drivers
v0x24f53d0_0 .net *"_ivl_81", 0 0, L_0x24fc590;  1 drivers
v0x24f5490_0 .net *"_ivl_85", 0 0, L_0x24fc850;  1 drivers
v0x24f5570_0 .net *"_ivl_87", 0 0, L_0x24fc9c0;  1 drivers
v0x24f5650_0 .net *"_ivl_89", 0 0, L_0x24fce70;  1 drivers
v0x24f5710_0 .net *"_ivl_9", 0 0, L_0x24fa140;  1 drivers
v0x24f57f0_0 .net *"_ivl_91", 0 0, L_0x24fd040;  1 drivers
v0x24f58d0_0 .net *"_ivl_93", 0 0, L_0x24fd0e0;  1 drivers
v0x24f5990_0 .net *"_ivl_95", 0 0, L_0x24fd2c0;  1 drivers
v0x24f5a50_0 .net *"_ivl_97", 0 0, L_0x24fc390;  1 drivers
v0x24f5b30_0 .net *"_ivl_99", 0 0, L_0x24fd480;  1 drivers
v0x24f5bf0_0 .net "ack", 0 0, v0x24f2080_0;  alias, 1 drivers
v0x24f5c90_0 .net "counting", 0 0, L_0x24fdbf0;  alias, 1 drivers
v0x24f5d50_0 .net "d", 0 0, v0x24f21e0_0;  alias, 1 drivers
v0x24f5e40_0 .net "done", 0 0, L_0x24fc740;  alias, 1 drivers
v0x24f5f00_0 .net "done_counting", 0 0, v0x24f2280_0;  alias, 1 drivers
v0x24f5ff0_0 .net "shift_ena", 0 0, L_0x24fe510;  alias, 1 drivers
v0x24f64c0_0 .net "state", 9 0, v0x24f24e0_0;  alias, 1 drivers
L_0x24f9e70 .part v0x24f24e0_0, 6, 1;
L_0x24f9f60 .part v0x24f24e0_0, 0, 1;
L_0x24fa000 .reduce/nor v0x24f21e0_0;
L_0x24fa140 .part v0x24f24e0_0, 1, 1;
L_0x24fa3b0 .part v0x24f24e0_0, 2, 1;
L_0x24fa450 .reduce/nor v0x24f21e0_0;
L_0x24fa640 .part v0x24f24e0_0, 3, 1;
L_0x24fa6e0 .reduce/nor L_0x24fa640;
L_0x24faa80 .part v0x24f24e0_0, 3, 1;
L_0x24fabe0 .part v0x24f24e0_0, 2, 1;
L_0x24face0 .reduce/nor L_0x24fabe0;
L_0x24fb040 .part v0x24f24e0_0, 2, 1;
L_0x24fb270 .part v0x24f24e0_0, 3, 1;
L_0x24fb310 .reduce/nor L_0x24fb270;
L_0x24fb520 .part v0x24f24e0_0, 7, 1;
L_0x24fb5c0 .reduce/nor v0x24f2280_0;
L_0x24fb870 .part v0x24f24e0_0, 8, 1;
L_0x24fbbb0 .part v0x24f24e0_0, 9, 1;
L_0x24fbcf0 .reduce/nor v0x24f2080_0;
L_0x24fbe30 .reduce/nor L_0x24fc740;
L_0x24fbc50 .part v0x24f24e0_0, 9, 1;
L_0x24fc430 .part v0x24f24e0_0, 9, 1;
L_0x24fc590 .reduce/nor v0x24f2080_0;
L_0x24fc850 .part v0x24f24e0_0, 8, 1;
L_0x24fc9c0 .part v0x24f24e0_0, 4, 1;
L_0x24fce70 .reduce/nor L_0x24fc9c0;
L_0x24fd040 .part v0x24f24e0_0, 5, 1;
L_0x24fd0e0 .reduce/nor L_0x24fd040;
L_0x24fc390 .part v0x24f24e0_0, 6, 1;
L_0x24fd480 .reduce/nor L_0x24fc390;
L_0x24fd780 .part v0x24f24e0_0, 7, 1;
L_0x24fd820 .reduce/nor L_0x24fd780;
L_0x24fdd50 .part v0x24f24e0_0, 4, 1;
L_0x24fddf0 .part v0x24f24e0_0, 5, 1;
L_0x24fe190 .part v0x24f24e0_0, 6, 1;
L_0x24fe340 .part v0x24f24e0_0, 7, 1;
S_0x24f6750 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x24bd1e0;
 .timescale -12 -12;
E_0x2485770 .event anyedge, v0x24f7dc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24f7dc0_0;
    %nor/r;
    %assign/vec4 v0x24f7dc0_0, 0;
    %wait E_0x2485770;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24f1e90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f2440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f2350_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x24f1e90;
T_2 ;
    %wait E_0x2485de0;
    %load/vec4 v0x24f2580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24f2440_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x24f1e90;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x24f2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f2280_0, 0;
    %assign/vec4 v0x24f21e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x24f24e0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2485de0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x24f2080_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x24f2280_0, 0, 1;
    %store/vec4 v0x24f21e0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x24f24e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2487120;
    %load/vec4 v0x24f2440_0;
    %assign/vec4 v0x24f2350_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2485de0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x24f2080_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x24f2280_0, 0, 1;
    %store/vec4 v0x24f21e0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x24f24e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x2487120;
    %load/vec4 v0x24f2350_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x24f2440_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x24bd1e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f7590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f7dc0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x24bd1e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x24f7590_0;
    %inv;
    %store/vec4 v0x24f7590_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x24bd1e0;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24f2140_0, v0x24f7f30_0, v0x24f7800_0, v0x24f78a0_0, v0x24f74f0_0, v0x24f7c80_0, v0x24f6a30_0, v0x24f6970_0, v0x24f6ea0_0, v0x24f6dd0_0, v0x24f6d00_0, v0x24f6c10_0, v0x24f6b70_0, v0x24f6ad0_0, v0x24f7040_0, v0x24f6f70_0, v0x24f7a10_0, v0x24f7940_0, v0x24f7730_0, v0x24f7660_0, v0x24f7bb0_0, v0x24f7ae0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x24bd1e0;
T_7 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x24bd1e0;
T_8 ;
    %wait E_0x2485de0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24f7d20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
    %load/vec4 v0x24f7e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24f7d20_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x24f6a30_0;
    %load/vec4 v0x24f6a30_0;
    %load/vec4 v0x24f6970_0;
    %xor;
    %load/vec4 v0x24f6a30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x24f6ea0_0;
    %load/vec4 v0x24f6ea0_0;
    %load/vec4 v0x24f6dd0_0;
    %xor;
    %load/vec4 v0x24f6ea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x24f6d00_0;
    %load/vec4 v0x24f6d00_0;
    %load/vec4 v0x24f6c10_0;
    %xor;
    %load/vec4 v0x24f6d00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x24f6b70_0;
    %load/vec4 v0x24f6b70_0;
    %load/vec4 v0x24f6ad0_0;
    %xor;
    %load/vec4 v0x24f6b70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x24f7040_0;
    %load/vec4 v0x24f7040_0;
    %load/vec4 v0x24f6f70_0;
    %xor;
    %load/vec4 v0x24f7040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x24f7a10_0;
    %load/vec4 v0x24f7a10_0;
    %load/vec4 v0x24f7940_0;
    %xor;
    %load/vec4 v0x24f7a10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x24f7730_0;
    %load/vec4 v0x24f7730_0;
    %load/vec4 v0x24f7660_0;
    %xor;
    %load/vec4 v0x24f7730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x24f7bb0_0;
    %load/vec4 v0x24f7bb0_0;
    %load/vec4 v0x24f7ae0_0;
    %xor;
    %load/vec4 v0x24f7bb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x24f7d20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f7d20_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/review2015_fsmonehot/iter4/response2/top_module.sv";
