strict digraph "" {
	node [label="\N"];
	"1685:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee036750>",
		fillcolor=firebrick,
		label="1685:NS
SetRxCIrq_rxclk <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee036750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1679:AL"	 [def_var="['SetRxCIrq_rxclk']",
		label="Leaf_1679:AL"];
	"1685:NS" -> "Leaf_1679:AL"	 [cond="[]",
		lineno=None];
	"1679:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee036a10>",
		clk_sens=False,
		fillcolor=gold,
		label="1679:AL",
		sens="['RxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ResetRxCIrq_sync3', 'ResetRxCIrq_sync2', 'Reset', 'r_RxFlow', 'SetPauseTimer']"];
	"1680:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee036b90>",
		fillcolor=turquoise,
		label="1680:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1679:AL" -> "1680:BL"	 [cond="[]",
		lineno=None];
	"1687:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee036c90>",
		fillcolor=springgreen,
		label="1687:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1688:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee036d10>",
		fillcolor=firebrick,
		label="1688:NS
SetRxCIrq_rxclk <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee036d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1687:IF" -> "1688:NS"	 [cond="['ResetRxCIrq_sync2', 'ResetRxCIrq_sync3']",
		label="(ResetRxCIrq_sync2 & ~ResetRxCIrq_sync3)",
		lineno=1687];
	"1684:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee036c50>",
		fillcolor=springgreen,
		label="1684:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1684:IF" -> "1685:NS"	 [cond="['SetPauseTimer', 'r_RxFlow']",
		label="(SetPauseTimer & r_RxFlow)",
		lineno=1684];
	"1684:IF" -> "1687:IF"	 [cond="['SetPauseTimer', 'r_RxFlow']",
		label="!((SetPauseTimer & r_RxFlow))",
		lineno=1684];
	"1681:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee036bd0>",
		fillcolor=springgreen,
		label="1681:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1680:BL" -> "1681:IF"	 [cond="[]",
		lineno=None];
	"1682:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee040090>",
		fillcolor=firebrick,
		label="1682:NS
SetRxCIrq_rxclk <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee040090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1682:NS" -> "Leaf_1679:AL"	 [cond="[]",
		lineno=None];
	"1688:NS" -> "Leaf_1679:AL"	 [cond="[]",
		lineno=None];
	"1681:IF" -> "1684:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1681];
	"1681:IF" -> "1682:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1681];
}
