
*** Running vivado
    with args -log DBSCAN.vds -m64 -stack 2000 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DBSCAN.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source DBSCAN.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4343.449 ; gain = 96.047 ; free physical = 109267 ; free virtual = 328702
Command: read_checkpoint -auto_incremental -incremental /home/ubhks/masterarbeit_ubhks/git_work/DBSCAN/DBSCAN.srcs/utils_1/imports/synth_1/DBSCAN.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/ubhks/masterarbeit_ubhks/git_work/DBSCAN/DBSCAN.srcs/utils_1/imports/synth_1/DBSCAN.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 4361.293 ; gain = 17.844 ; free physical = 93491 ; free virtual = 328793
Command: synth_design -top DBSCAN -part xcvu160-flgb2104-2-e -max_bram 0 -max_uram 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu160'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu160'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Device 21-403] Loading part xcvu160-flgb2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2356772
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5586.199 ; gain = 364.801 ; free physical = 92053 ; free virtual = 327549
Synthesis current peak Physical Memory [PSS] (MB): peak = 2589.219; parent = 2441.854; children = 147.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7177.320; parent = 5586.203; children = 1591.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DBSCAN' [/home/ubhks/masterarbeit_ubhks/git_work/DBSCAN/DBSCAN.srcs/sources_1/new/DBSCAN.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DBSCAN' (0#1) [/home/ubhks/masterarbeit_ubhks/git_work/DBSCAN/DBSCAN.srcs/sources_1/new/DBSCAN.vhd:44]
WARNING: [Synth 8-3848] Net o_ready in module/entity DBSCAN does not have driver. [/home/ubhks/masterarbeit_ubhks/git_work/DBSCAN/DBSCAN.srcs/sources_1/new/DBSCAN.vhd:39]
WARNING: [Synth 8-7129] Port o_ready in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,0][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,0][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,1][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,1][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,2][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,2][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,3][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,3][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,4][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,4][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,5][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,5][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,6][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,6][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,7][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,7][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,8][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,0,8][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,0][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,0][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,1][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,1][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,2][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,2][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,3][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,3][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,4][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,4][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,5][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,5][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,6][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,6][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,7][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,7][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,8][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,1,8][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,0][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,0][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,1][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,1][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,2][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,2][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,3][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,3][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,4][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,4][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,5][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,5][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,6][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,6][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,7][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,7][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,8][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,2,8][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,0][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,0][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,1][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,1][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,2][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,2][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,3][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,3][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,4][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,4][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,5][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,5][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,6][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,6][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,7][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,7][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,8][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,3,8][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,0][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,0][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,1][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,1][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,2][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,2][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,3][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,3][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,4][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,4][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,5][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,5][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,6][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,6][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,7][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,7][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,8][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,4,8][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,5,0][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,5,0][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,5,1][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,5,1][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,5,2][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,5,2][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,5,3][cluster_label][1] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,5,3][cluster_label][0] in module DBSCAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Hough[0,5,4][cluster_label][1] in module DBSCAN is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 01:08:47 ; elapsed = 01:09:34 . Memory (MB): peak = 17192.629 ; gain = 11971.230 ; free physical = 81606 ; free virtual = 305169
Synthesis current peak Physical Memory [PSS] (MB): peak = 14199.954; parent = 14052.624; children = 147.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18783.750; parent = 17192.633; children = 1591.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 01:09:20 ; elapsed = 01:10:09 . Memory (MB): peak = 17192.629 ; gain = 11971.230 ; free physical = 81236 ; free virtual = 304822
Synthesis current peak Physical Memory [PSS] (MB): peak = 14199.954; parent = 14052.624; children = 147.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18783.750; parent = 17192.633; children = 1591.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 01:09:20 ; elapsed = 01:10:10 . Memory (MB): peak = 17192.629 ; gain = 11971.230 ; free physical = 81235 ; free virtual = 304822
Synthesis current peak Physical Memory [PSS] (MB): peak = 14199.954; parent = 14052.624; children = 147.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18783.750; parent = 17192.633; children = 1591.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 17257.066 ; gain = 0.000 ; free physical = 81007 ; free virtual = 304591
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubhks/masterarbeit_ubhks/git_work/DBSCAN/DBSCAN.srcs/constrs_1/new/cons1.xdc]
Finished Parsing XDC File [/home/ubhks/masterarbeit_ubhks/git_work/DBSCAN/DBSCAN.srcs/constrs_1/new/cons1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 17669.098 ; gain = 0.000 ; free physical = 80596 ; free virtual = 304182
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 17669.098 ; gain = 0.000 ; free physical = 80584 ; free virtual = 304171
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 01:12:07 ; elapsed = 01:12:51 . Memory (MB): peak = 17677.098 ; gain = 12455.699 ; free physical = 82960 ; free virtual = 306961
Synthesis current peak Physical Memory [PSS] (MB): peak = 14199.954; parent = 14052.624; children = 147.365
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19260.219; parent = 17669.102; children = 1591.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu160-flgb2104-2-e
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 01:17:00 ; elapsed = 01:18:37 . Memory (MB): peak = 49575.137 ; gain = 44353.738 ; free physical = 66664 ; free virtual = 277862
Synthesis current peak Physical Memory [PSS] (MB): peak = 56190.744; parent = 46390.061; children = 9800.688
Synthesis current peak Virtual Memory [VSS] (MB): peak = 75219.598; parent = 49575.141; children = 25644.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 01:17:00 ; elapsed = 01:18:38 . Memory (MB): peak = 49575.137 ; gain = 44353.738 ; free physical = 66643 ; free virtual = 277845
Synthesis current peak Physical Memory [PSS] (MB): peak = 56190.744; parent = 46390.061; children = 9800.688
Synthesis current peak Virtual Memory [VSS] (MB): peak = 75219.598; parent = 49575.141; children = 25644.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 01:29:28 ; elapsed = 01:31:25 . Memory (MB): peak = 49575.137 ; gain = 44353.738 ; free physical = 72329 ; free virtual = 283669
Synthesis current peak Physical Memory [PSS] (MB): peak = 56190.744; parent = 46390.061; children = 9800.688
Synthesis current peak Virtual Memory [VSS] (MB): peak = 75219.598; parent = 49575.141; children = 25644.457
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10800 
	                2 Bit    Registers := 10800 
+---Muxes : 
	   2 Input    1 Bit        Muxes := 486801
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1560 (col length:112)
BRAMs: 6552 (col length: RAMB18 336 RAMB36 168)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,9,8][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,10,0][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,10,1][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,14,8][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,14,7][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,10,2][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,14,6][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,14,5][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,14,4][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,10,3][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,10,4][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,10,5][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,10,6][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,10,7][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,13,8][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,13,7][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,13,6][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,13,5][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,13,4][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,13,3][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,13,2][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,13,1][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,13,0][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,12,8][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,12,7][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,12,6][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,12,5][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,12,4][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,12,3][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,12,2][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,12,1][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,12,0][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,11,8][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,11,7][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,11,6][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,11,5][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,11,4][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,11,3][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,11,2][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,11,1][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,11,0][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,10,8][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,10,7][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,10,6][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,10,5][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,10,4][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,10,3][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,10,2][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,10,1][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,10,0][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,9,8][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,9,7][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,9,6][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,9,5][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,9,4][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,9,3][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,9,2][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,9,1][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,9,0][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,8,8][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,8,7][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,8,6][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,8,5][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,8,4][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,8,3][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,8,2][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,8,1][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,8,0][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,7,8][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,7,7][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,7,6][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,7,5][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,7,4][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,7,3][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,7,2][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,7,1][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,7,0][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,6,8][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,6,7][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,6,6][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,6,5][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,10,8][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,6,4][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,6,3][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,6,2][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,6,1][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,6,0][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,11,0][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,11,1][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,11,2][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,11,3][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,11,4][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,5,4][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,5,3][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,5,2][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[24,7,5][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,5,1][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[28,5,0][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,11,5][cluster_label][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_cluster_element_array_reg[25,11,6][cluster_label][1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 01:32:22 ; elapsed = 01:34:30 . Memory (MB): peak = 49579.059 ; gain = 44357.660 ; free physical = 52761 ; free virtual = 272331
Synthesis current peak Physical Memory [PSS] (MB): peak = 56190.744; parent = 46390.061; children = 13198.913
Synthesis current peak Virtual Memory [VSS] (MB): peak = 79876.199; parent = 49579.055; children = 30301.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 01:32:46 ; elapsed = 01:34:57 . Memory (MB): peak = 49584.590 ; gain = 44363.191 ; free physical = 51681 ; free virtual = 273203
Synthesis current peak Physical Memory [PSS] (MB): peak = 56190.744; parent = 46390.061; children = 13198.913
Synthesis current peak Virtual Memory [VSS] (MB): peak = 79885.652; parent = 49584.594; children = 30301.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 01:32:55 ; elapsed = 01:35:07 . Memory (MB): peak = 49584.590 ; gain = 44363.191 ; free physical = 57091 ; free virtual = 278911
Synthesis current peak Physical Memory [PSS] (MB): peak = 56190.744; parent = 46390.061; children = 13198.913
Synthesis current peak Virtual Memory [VSS] (MB): peak = 79885.652; parent = 49584.594; children = 30301.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 01:34:02 ; elapsed = 01:36:25 . Memory (MB): peak = 49596.516 ; gain = 44375.117 ; free physical = 54934 ; free virtual = 274991
Synthesis current peak Physical Memory [PSS] (MB): peak = 56190.744; parent = 46390.061; children = 14046.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 80406.406; parent = 49592.602; children = 30813.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 01:34:45 ; elapsed = 01:37:11 . Memory (MB): peak = 49596.516 ; gain = 44375.117 ; free physical = 53787 ; free virtual = 273549
Synthesis current peak Physical Memory [PSS] (MB): peak = 56190.744; parent = 46390.061; children = 14046.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 80406.406; parent = 49592.602; children = 30813.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 01:34:48 ; elapsed = 01:37:14 . Memory (MB): peak = 49596.516 ; gain = 44375.117 ; free physical = 55035 ; free virtual = 274692
Synthesis current peak Physical Memory [PSS] (MB): peak = 56190.744; parent = 46390.061; children = 14046.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 80406.406; parent = 49592.602; children = 30813.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 01:34:55 ; elapsed = 01:37:23 . Memory (MB): peak = 49596.516 ; gain = 44375.117 ; free physical = 55890 ; free virtual = 275433
Synthesis current peak Physical Memory [PSS] (MB): peak = 56190.744; parent = 46390.061; children = 14046.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 80406.406; parent = 49592.602; children = 30813.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 01:34:57 ; elapsed = 01:37:25 . Memory (MB): peak = 49596.516 ; gain = 44375.117 ; free physical = 55060 ; free virtual = 274603
Synthesis current peak Physical Memory [PSS] (MB): peak = 56190.744; parent = 46390.061; children = 14046.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 80406.406; parent = 49592.602; children = 30813.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 01:35:24 ; elapsed = 01:37:53 . Memory (MB): peak = 49596.516 ; gain = 44375.117 ; free physical = 54204 ; free virtual = 273316
Synthesis current peak Physical Memory [PSS] (MB): peak = 56190.744; parent = 46390.061; children = 14046.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 80406.406; parent = 49592.602; children = 30813.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 01:35:28 ; elapsed = 01:37:58 . Memory (MB): peak = 49596.516 ; gain = 44375.117 ; free physical = 54329 ; free virtual = 273580
Synthesis current peak Physical Memory [PSS] (MB): peak = 56190.744; parent = 46390.061; children = 14046.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 80406.406; parent = 49592.602; children = 30813.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+-------+
|      |Cell  |Count  |
+------+------+-------+
|1     |BUFG  |      1|
|2     |LUT2  |   2662|
|3     |LUT3  |  11622|
|4     |LUT4  |  19759|
|5     |LUT5  |  18006|
|6     |LUT6  |  40615|
|7     |FDRE  |  97200|
|8     |IBUF  |  86498|
|9     |OBUF  | 108000|
|10    |OBUFT |      1|
+------+------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 01:35:28 ; elapsed = 01:37:59 . Memory (MB): peak = 49596.516 ; gain = 44375.117 ; free physical = 55680 ; free virtual = 274932
Synthesis current peak Physical Memory [PSS] (MB): peak = 56190.744; parent = 46390.061; children = 14046.236
Synthesis current peak Virtual Memory [VSS] (MB): peak = 80406.406; parent = 49592.602; children = 30813.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21602 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 01:33:40 ; elapsed = 01:36:30 . Memory (MB): peak = 49596.516 ; gain = 43890.648 ; free physical = 70567 ; free virtual = 289808
Synthesis Optimization Complete : Time (s): cpu = 01:35:31 ; elapsed = 01:38:06 . Memory (MB): peak = 49596.516 ; gain = 44375.117 ; free physical = 72101 ; free virtual = 291046
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 49596.516 ; gain = 0.000 ; free physical = 73213 ; free virtual = 292773
INFO: [Netlist 29-17] Analyzing 86499 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 12 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DBSCAN' is not ideal for floorplanning, since the cellview 'DBSCAN' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 49632.613 ; gain = 0.000 ; free physical = 69986 ; free virtual = 292278
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 86499 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 86498 instances

Synth Design complete, checksum: 128d9e85
INFO: [Common 17-83] Releasing license: Synthesis
130 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 01:37:51 ; elapsed = 01:40:28 . Memory (MB): peak = 49632.613 ; gain = 45271.320 ; free physical = 78042 ; free virtual = 300347
INFO: [Common 17-1381] The checkpoint '/home/ubhks/masterarbeit_ubhks/git_work/DBSCAN/DBSCAN.runs/synth_1/DBSCAN.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:39 ; elapsed = 00:01:27 . Memory (MB): peak = 49704.648 ; gain = 72.035 ; free physical = 69357 ; free virtual = 294900
INFO: [runtcl-4] Executing : report_utilization -file DBSCAN_utilization_synth.rpt -pb DBSCAN_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 19 14:31:03 2023...
