Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.1.0.39.0

Wed Sep 17 03:53:35 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_qm_impl_1.twr lab3_qm_impl_1.udb -gui -msgset C:/Users/peppe/OneDrive/Desktop/lab3/lab3_qm/promote.xml

-----------------------------------------
Design:          lab3_qm
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {internal_oscillator} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 0.437158%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
{clock_div/counter_147__i0/SR   clock_div/halved_internal_oscillator_c/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
keypad_column[0]                        |                     input
keypad_column[1]                        |                     input
keypad_column[2]                        |                     input
keypad_column[3]                        |                     input
reset                                   |                     input
segment[0]                              |                    output
segment[1]                              |                    output
segment[2]                              |                    output
segment[3]                              |                    output
segment[4]                              |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
halved_internal_oscillator              |clock_div/halved_internal_oscillator_c/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "internal_oscillator"
=======================
create_clock -name {internal_oscillator} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
       Clock internal_oscillator        |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From internal_oscillator               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 2 End Points           |    Slack    
-------------------------------------------------------
clock_div/halved_internal_oscillator_c/D |   16.749 ns 
clock_div/counter_147__i0/D              |   17.013 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clock_div/counter_147__i0/Q  (SLICE_R13C2B)
Path End         : clock_div/halved_internal_oscillator_c/D  (SLICE_R13C2B)
Source Clock     : internal_oscillator (R)
Destination Clock: internal_oscillator (R)
Logic Level      : 2
Delay Ratio      : 52.0% (route), 48.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 16.749 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
clock_div/internal_oscillator                                NET DELAY           5.499                  5.499  2       
{clock_div/counter_147__i0/CK   clock_div/halved_internal_oscillator_c/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clock_div/counter_147__i0/CK->clock_div/counter_147__i0/Q
                                          SLICE_R13C2B       CLK_TO_Q0_DELAY     1.388                  6.887  2       
clock_div/counter[0]                                         NET DELAY           2.022                  8.909  2       
clock_div/i1_2_lut/B->clock_div/i1_2_lut/Z
                                          SLICE_R13C2B       C1_TO_F1_DELAY      0.476                  9.385  1       
clock_div/n2224                                              NET DELAY           0.000                  9.385  1       
clock_div/halved_internal_oscillator_c/D                     ENDPOINT            0.000                  9.385  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  2       
clock_div/internal_oscillator                                NET DELAY           5.499                 26.332  2       
{clock_div/counter_147__i0/CK   clock_div/halved_internal_oscillator_c/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                         -(9.384)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   16.749  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock_div/counter_147__i0/Q  (SLICE_R13C2B)
Path End         : clock_div/counter_147__i0/D  (SLICE_R13C2B)
Source Clock     : internal_oscillator (R)
Destination Clock: internal_oscillator (R)
Logic Level      : 2
Delay Ratio      : 48.5% (route), 51.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 17.013 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
clock_div/internal_oscillator                                NET DELAY           5.499                  5.499  2       
{clock_div/counter_147__i0/CK   clock_div/halved_internal_oscillator_c/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clock_div/counter_147__i0/CK->clock_div/counter_147__i0/Q
                                          SLICE_R13C2B       CLK_TO_Q0_DELAY     1.388                  6.887  2       
clock_div/counter[0]                                         NET DELAY           1.758                  8.645  2       
clock_div/i896_1_lut/A->clock_div/i896_1_lut/Z
                                          SLICE_R13C2B       D0_TO_F0_DELAY      0.476                  9.121  1       
clock_div/n5                                                 NET DELAY           0.000                  9.121  1       
clock_div/counter_147__i0/D                                  ENDPOINT            0.000                  9.121  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  2       
clock_div/internal_oscillator                                NET DELAY           5.499                 26.332  2       
{clock_div/counter_147__i0/CK   clock_div/halved_internal_oscillator_c/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                         -(9.120)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   17.013  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 2 End Points           |    Slack    
-------------------------------------------------------
clock_div/counter_147__i0/D              |    1.743 ns 
clock_div/halved_internal_oscillator_c/D |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clock_div/counter_147__i0/Q  (SLICE_R13C2B)
Path End         : clock_div/counter_147__i0/D  (SLICE_R13C2B)
Source Clock     : internal_oscillator (R)
Destination Clock: internal_oscillator (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
clock_div/internal_oscillator                                NET DELAY        3.084                  3.084  3       
{clock_div/counter_147__i0/CK   clock_div/halved_internal_oscillator_c/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock_div/counter_147__i0/CK->clock_div/counter_147__i0/Q
                                          SLICE_R13C2B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
clock_div/counter[0]                                         NET DELAY        0.712                  4.575  2       
clock_div/i896_1_lut/A->clock_div/i896_1_lut/Z
                                          SLICE_R13C2B       D0_TO_F0_DELAY   0.252                  4.827  1       
clock_div/n5                                                 NET DELAY        0.000                  4.827  1       
clock_div/counter_147__i0/D                                  ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
clock_div/internal_oscillator                                NET DELAY        3.084                  3.084  3       
{clock_div/counter_147__i0/CK   clock_div/halved_internal_oscillator_c/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock_div/halved_internal_oscillator_c/Q  (SLICE_R13C2B)
Path End         : clock_div/halved_internal_oscillator_c/D  (SLICE_R13C2B)
Source Clock     : internal_oscillator (R)
Destination Clock: internal_oscillator (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
clock_div/internal_oscillator                                NET DELAY        3.084                  3.084  3       
{clock_div/counter_147__i0/CK   clock_div/halved_internal_oscillator_c/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock_div/halved_internal_oscillator_c/CK->clock_div/halved_internal_oscillator_c/Q
                                          SLICE_R13C2B       CLK_TO_Q1_DELAY  0.779                  3.863  49      
clock_div/halved_internal_oscillator                         NET DELAY        0.712                  4.575  49      
clock_div/i1_2_lut/A->clock_div/i1_2_lut/Z
                                          SLICE_R13C2B       D1_TO_F1_DELAY   0.252                  4.827  1       
clock_div/n2224                                              NET DELAY        0.000                  4.827  1       
clock_div/halved_internal_oscillator_c/D                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
clock_div/internal_oscillator                                NET DELAY        3.084                  3.084  3       
{clock_div/counter_147__i0/CK   clock_div/halved_internal_oscillator_c/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



