;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 12, @10
	CMP 12, @10
	ADD 10, 20
	SPL 0, <2
	SUB @0, @2
	SPL 0, <2
	DJN 0, 10
	SPL 0, <2
	JMN <0, #2
	SPL 0, -202
	ADD 430, 28
	SUB 0, 10
	JMP @12, #0
	DJN @0, 0
	SPL 0
	SPL 700, 600
	DJN 12, #10
	DJN 0, -0
	DJN @0, 0
	SLT 270, 60
	SUB #0, 0
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	SPL 700, 600
	MOV -1, <-20
	JMZ -7, @-20
	SUB @127, 106
	SUB @121, 106
	SUB @121, 106
	SUB 100, 200
	SUB 700, 600
	ADD 430, 28
	SUB @1, @0
	SUB @127, 106
	SUB 0, 10
	SUB 0, -0
	ADD 1, 20
	ADD 10, 20
	SPL 0, -202
	CMP -7, <-420
	JMN <0, #2
	DJN 0, 0
	CMP -7, <-420
	MOV -7, <-20
