TimeQuest Timing Analyzer report for lab5
Mon Mar 16 18:42:31 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab5                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+
; Clock Name                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                     ; Targets                                      ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+
; CLOCK_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { CLOCK_50 }                                 ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; vga_u0|mypll|altpll_component|pll|inclk[0] ; { vga_u0|mypll|altpll_component|pll|clk[0] } ;
+------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                       ;
+-----------+-----------------+------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                               ; Note ;
+-----------+-----------------+------------------------------------------+------+
; 89.73 MHz ; 89.73 MHz       ; CLOCK_50                                 ;      ;
; 138.6 MHz ; 138.6 MHz       ; vga_u0|mypll|altpll_component|pll|clk[0] ;      ;
+-----------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 8.855  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 32.785 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; CLOCK_50                                 ; 0.391 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+------------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 7.620  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.855  ; py[2]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 11.176     ;
; 9.069  ; px[0]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 10.956     ;
; 9.518  ; bg[0]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 10.510     ;
; 9.557  ; py[5]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 10.474     ;
; 9.677  ; bf[5]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 10.349     ;
; 9.684  ; rf[0]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 10.339     ;
; 9.720  ; py[4]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 10.305     ;
; 9.754  ; bg[3]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 10.274     ;
; 9.759  ; py[6]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 10.272     ;
; 9.775  ; py[1]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 10.256     ;
; 9.828  ; rg[2]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 10.191     ;
; 9.837  ; bg[5]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 10.191     ;
; 9.850  ; bf[0]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 10.176     ;
; 9.881  ; py[2]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 10.171     ;
; 9.904  ; bg[1]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 10.124     ;
; 9.914  ; bg[2]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 10.114     ;
; 9.915  ; py[3]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 10.116     ;
; 9.942  ; bf[4]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 10.084     ;
; 9.947  ; rg[0]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 10.072     ;
; 10.005 ; rg[1]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 10.014     ;
; 10.069 ; bg[4]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 9.959      ;
; 10.072 ; bf[2]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 9.954      ;
; 10.095 ; px[0]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 9.951      ;
; 10.105 ; px[4]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 9.925      ;
; 10.121 ; px[1]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 9.909      ;
; 10.151 ; rg[3]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 9.868      ;
; 10.153 ; bf[3]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 9.873      ;
; 10.177 ; rg[4]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 9.842      ;
; 10.178 ; bf[1]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 9.848      ;
; 10.292 ; rf[5]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 9.731      ;
; 10.314 ; rg[5]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 9.705      ;
; 10.315 ; py[2]     ; x[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 9.716      ;
; 10.438 ; px[3]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 9.592      ;
; 10.469 ; rf[4]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 9.554      ;
; 10.498 ; bg[6]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 9.530      ;
; 10.505 ; py[2]     ; x[6]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 9.526      ;
; 10.529 ; px[0]     ; x[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 9.496      ;
; 10.544 ; bg[0]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 9.505      ;
; 10.550 ; rf[1]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 9.473      ;
; 10.579 ; py[4]     ; y[4]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 9.467      ;
; 10.583 ; py[5]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 9.469      ;
; 10.588 ; bf[6]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 9.438      ;
; 10.613 ; px[5]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 9.417      ;
; 10.633 ; rf[2]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 9.390      ;
; 10.669 ; px[2]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 9.361      ;
; 10.684 ; rf[3]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 9.339      ;
; 10.690 ; rg[6]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 9.329      ;
; 10.703 ; bf[5]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 9.344      ;
; 10.710 ; rf[0]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 9.334      ;
; 10.719 ; px[0]     ; x[6]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 9.306      ;
; 10.746 ; py[4]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 9.300      ;
; 10.780 ; bg[3]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 9.269      ;
; 10.785 ; py[6]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 9.267      ;
; 10.792 ; py[2]     ; x[4]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 9.258      ;
; 10.798 ; px[6]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 9.227      ;
; 10.801 ; py[1]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 9.251      ;
; 10.840 ; py[2]     ; px[6]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 9.202      ;
; 10.854 ; rg[2]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.186      ;
; 10.863 ; bg[5]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 9.186      ;
; 10.876 ; bf[0]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 9.171      ;
; 10.930 ; bg[1]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 9.119      ;
; 10.940 ; bg[2]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 9.109      ;
; 10.941 ; py[3]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 9.111      ;
; 10.956 ; py[4]     ; y[6]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 9.090      ;
; 10.968 ; bf[4]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 9.079      ;
; 10.973 ; rg[0]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.067      ;
; 10.978 ; bg[0]     ; x[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 9.050      ;
; 10.985 ; py[1]     ; y[4]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 9.067      ;
; 10.991 ; rf[6]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 9.032      ;
; 11.006 ; px[0]     ; x[4]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 9.038      ;
; 11.017 ; py[5]     ; x[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 9.014      ;
; 11.031 ; rg[1]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.009      ;
; 11.054 ; px[0]     ; px[6]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 8.982      ;
; 11.095 ; bg[4]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 8.954      ;
; 11.098 ; bf[2]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 8.949      ;
; 11.131 ; px[4]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 8.920      ;
; 11.135 ; py[2]     ; x[2]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 8.904      ;
; 11.137 ; bf[5]     ; x[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 8.889      ;
; 11.144 ; rf[0]     ; x[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 8.879      ;
; 11.147 ; px[1]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 8.904      ;
; 11.168 ; bg[0]     ; x[6]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 8.860      ;
; 11.177 ; rg[3]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 8.863      ;
; 11.179 ; bf[3]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 8.868      ;
; 11.180 ; py[4]     ; x[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 8.845      ;
; 11.200 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.852      ;
; 11.200 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.852      ;
; 11.200 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.852      ;
; 11.200 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.852      ;
; 11.200 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.852      ;
; 11.200 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.852      ;
; 11.200 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.852      ;
; 11.200 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.852      ;
; 11.200 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.852      ;
; 11.200 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.852      ;
; 11.200 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.852      ;
; 11.200 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.852      ;
; 11.200 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 8.836      ;
; 11.200 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 8.852      ;
; 11.203 ; rg[4]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 8.837      ;
; 11.204 ; bf[1]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 8.843      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 32.785 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.227      ;
; 32.785 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.227      ;
; 32.785 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.227      ;
; 32.785 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.227      ;
; 32.785 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.227      ;
; 32.785 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.227      ;
; 32.785 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.227      ;
; 32.785 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.227      ;
; 32.785 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.227      ;
; 32.785 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.227      ;
; 32.785 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.227      ;
; 32.785 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.227      ;
; 32.835 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.171      ;
; 32.835 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.171      ;
; 32.835 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.171      ;
; 32.835 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.171      ;
; 32.835 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.171      ;
; 32.835 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.171      ;
; 32.835 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.171      ;
; 32.835 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.171      ;
; 32.835 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.171      ;
; 32.835 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.171      ;
; 32.835 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.171      ;
; 32.835 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.171      ;
; 32.881 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.131      ;
; 32.881 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.131      ;
; 32.881 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.131      ;
; 32.881 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.131      ;
; 32.881 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.131      ;
; 32.881 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.131      ;
; 32.881 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.131      ;
; 32.881 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.131      ;
; 32.881 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.131      ;
; 32.881 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.131      ;
; 32.881 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.131      ;
; 32.881 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.131      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.100      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.100      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.100      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.100      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.100      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.100      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.100      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.100      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.100      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.100      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.100      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.100      ;
; 32.931 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.075      ;
; 32.931 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.075      ;
; 32.931 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.075      ;
; 32.931 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.075      ;
; 32.931 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.075      ;
; 32.931 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.075      ;
; 32.931 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.075      ;
; 32.931 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.075      ;
; 32.931 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.075      ;
; 32.931 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.075      ;
; 32.931 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.075      ;
; 32.931 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.075      ;
; 32.941 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.071      ;
; 32.941 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.071      ;
; 32.941 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.071      ;
; 32.941 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.071      ;
; 32.941 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.071      ;
; 32.941 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.071      ;
; 32.941 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.071      ;
; 32.941 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.071      ;
; 32.941 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.071      ;
; 32.941 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.071      ;
; 32.941 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.071      ;
; 32.941 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 7.071      ;
; 32.982 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.035      ;
; 32.982 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.035      ;
; 32.982 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.035      ;
; 32.982 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.035      ;
; 32.982 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.035      ;
; 32.982 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.035      ;
; 32.982 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.035      ;
; 32.982 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.035      ;
; 32.982 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.035      ;
; 32.982 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.035      ;
; 32.982 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.035      ;
; 32.982 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.035      ;
; 32.991 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.015      ;
; 32.991 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.015      ;
; 32.991 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.015      ;
; 32.991 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.015      ;
; 32.991 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.015      ;
; 32.991 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.015      ;
; 32.991 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.015      ;
; 32.991 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.015      ;
; 32.991 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.015      ;
; 32.991 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.015      ;
; 32.991 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.015      ;
; 32.991 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 7.015      ;
; 33.007 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.004      ;
; 33.007 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.004      ;
; 33.007 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.004      ;
; 33.007 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.046      ; 7.004      ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                        ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; state.draw    ; state.draw                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; py[2]         ; py[2]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; py[3]         ; py[3]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; py[4]         ; py[4]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; py[5]         ; py[5]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; py[6]         ; py[6]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; py[1]         ; py[1]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; px[7]         ; px[7]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; px[5]         ; px[5]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; speed[4]      ; speed[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.delay   ; state.delay                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.drawrg  ; state.drawrg                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state.erasep  ; state.erasep                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; colour[2]     ; colour[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; plot          ; plot                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; colour[1]     ; colour[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; colour[0]     ; colour[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.521 ; speed[31]     ; speed[31]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.530 ; state.init    ; LEDR[0]~reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; i[31]         ; i[31]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; state.init    ; plot                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.550 ; state.delay   ; speed[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.551 ; bf[6]         ; bf[6]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.817      ;
; 0.552 ; state.delay   ; LEDR[6]~reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.818      ;
; 0.553 ; bg[6]         ; bg[6]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.819      ;
; 0.556 ; state.movep   ; state.moverg                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.556 ; state.movep   ; colour[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.564 ; state.movebf  ; LEDR[16]~reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.575 ; state.erasebf ; LEDR[11]~reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.841      ;
; 0.674 ; x[2]          ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.996      ;
; 0.688 ; rf[6]         ; rf[6]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.954      ;
; 0.738 ; state.drawrg  ; LEDR[2]~reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.004      ;
; 0.774 ; speed[11]     ; speed[11]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.040      ;
; 0.775 ; speed[13]     ; speed[13]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.041      ;
; 0.783 ; speed[29]     ; speed[29]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.049      ;
; 0.785 ; speed[27]     ; speed[27]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.051      ;
; 0.787 ; speed[25]     ; speed[25]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.053      ;
; 0.795 ; speed[18]     ; speed[18]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; i[0]          ; i[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; i[16]         ; i[16]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.805 ; i[1]          ; i[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; i[17]         ; i[17]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; tempx[6]      ; tempx[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; speed[15]     ; speed[15]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; speed[16]     ; speed[16]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; speed[17]     ; speed[17]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[2]          ; i[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[4]          ; i[4]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[7]          ; i[7]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[9]          ; i[9]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[11]         ; i[11]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[13]         ; i[13]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[14]         ; i[14]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[15]         ; i[15]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[18]         ; i[18]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[20]         ; i[20]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[23]         ; i[23]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[25]         ; i[25]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[27]         ; i[27]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[29]         ; i[29]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; i[30]         ; i[30]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; rf[1]         ; rf[1]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.808 ; speed[19]     ; speed[19]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; bg[3]         ; bg[3]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.812 ; tempx[1]      ; tempx[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; tempx[3]      ; tempx[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; bf[2]         ; bf[2]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; speed[6]      ; speed[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; speed[9]      ; speed[9]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; speed[20]     ; speed[20]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; speed[22]     ; speed[22]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.817 ; rf[3]         ; rf[3]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.819 ; speed[10]     ; speed[10]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.085      ;
; 0.821 ; speed[21]     ; speed[21]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; speed[23]     ; speed[23]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.823 ; bg[5]         ; bg[5]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.089      ;
; 0.823 ; rg[6]         ; rg[6]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.089      ;
; 0.828 ; speed[5]      ; speed[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.832 ; bf[4]         ; bf[4]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.838 ; i[3]          ; i[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; i[8]          ; i[8]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; i[10]         ; i[10]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; i[12]         ; i[12]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; i[19]         ; i[19]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; i[24]         ; i[24]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; i[26]         ; i[26]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; i[28]         ; i[28]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; i[5]          ; i[5]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; i[6]          ; i[6]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; i[21]         ; i[21]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; i[22]         ; i[22]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.841 ; tempx[2]      ; tempx[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; tempx[4]      ; tempx[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; speed[12]     ; speed[12]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; speed[14]     ; speed[14]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; speed[28]     ; speed[28]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; speed[30]     ; speed[30]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; speed[26]     ; speed[26]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; speed[24]     ; speed[24]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.848 ; bf[3]         ; bf[3]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.114      ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK                                                                                ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.658 ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.924      ;
; 0.705 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.971      ;
; 0.806 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.838 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.845 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.931 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.168      ;
; 0.940 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.177      ;
; 1.037 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.274      ;
; 1.040 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.277      ;
; 1.062 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.328      ;
; 1.063 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.329      ;
; 1.065 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.302      ;
; 1.075 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.312      ;
; 1.139 ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.395      ;
; 1.189 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.194 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.460      ;
; 1.224 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.253 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg4 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.542      ;
; 1.254 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.543      ;
; 1.260 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.265 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.295 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.562      ;
; 1.314 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.580      ;
; 1.316 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.582      ;
; 1.331 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.597      ;
; 1.337 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg2 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.345 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.611      ;
; 1.352 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.618      ;
; 1.366 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.632      ;
; 1.381 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[2]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.638      ;
; 1.389 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[1]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.646      ;
; 1.396 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[0]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.653      ;
; 1.414 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.680      ;
; 1.423 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.689      ;
; 1.437 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.703      ;
; 1.455 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.721      ;
; 1.492 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.758      ;
; 1.506 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.743      ;
; 1.526 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.792      ;
; 1.526 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.792      ;
; 1.549 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.834      ;
; 1.552 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.789      ;
; 1.561 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.827      ;
; 1.566 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.861      ;
; 1.569 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.862      ;
; 1.576 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.872      ;
; 1.582 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.875      ;
; 1.586 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.852      ;
; 1.587 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.867      ;
; 1.587 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.853      ;
; 1.591 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.886      ;
; 1.597 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.863      ;
; 1.606 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.902      ;
; 1.606 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.843      ;
; 1.610 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.895      ;
; 1.617 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.897      ;
; 1.623 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.916      ;
; 1.632 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.898      ;
; 1.639 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.934      ;
; 1.640 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.906      ;
; 1.641 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.907      ;
; 1.649 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.929      ;
; 1.658 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.954      ;
; 1.658 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.924      ;
; 1.659 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.925      ;
; 1.667 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.933      ;
; 1.667 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.933      ;
; 1.669 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.935      ;
; 1.676 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.942      ;
; 1.678 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.974      ;
; 1.682 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.948      ;
; 1.698 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.935      ;
; 1.717 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.997      ;
; 1.721 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 1.996      ;
; 1.725 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.962      ;
; 1.731 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.997      ;
; 1.738 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.004      ;
; 1.738 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.004      ;
; 1.754 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 2.034      ;
; 1.786 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.052      ;
; 1.793 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.059      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 7.570 ; 7.570 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 7.190 ; 7.190 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; 7.570 ; 7.570 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 9.805 ; 9.805 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.894 ; 4.894 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 5.302 ; 5.302 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 9.805 ; 9.805 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 9.370 ; 9.370 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -4.383 ; -4.383 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -4.383 ; -4.383 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; -4.616 ; -4.616 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.125  ; 0.125  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.125  ; 0.125  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; -0.192 ; -0.192 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -4.331 ; -4.331 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -4.322 ; -4.322 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------+--------+--------+------------+------------------------------------------+
; LEDR[*]   ; CLOCK_50   ; 10.313 ; 10.313 ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]  ; CLOCK_50   ; 8.568  ; 8.568  ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]  ; CLOCK_50   ; 9.972  ; 9.972  ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]  ; CLOCK_50   ; 8.747  ; 8.747  ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]  ; CLOCK_50   ; 10.313 ; 10.313 ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]  ; CLOCK_50   ; 9.364  ; 9.364  ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]  ; CLOCK_50   ; 8.798  ; 8.798  ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]  ; CLOCK_50   ; 9.196  ; 9.196  ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]  ; CLOCK_50   ; 10.168 ; 10.168 ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]  ; CLOCK_50   ; 8.910  ; 8.910  ; Rise       ; CLOCK_50                                 ;
;  LEDR[9]  ; CLOCK_50   ; 8.644  ; 8.644  ; Rise       ; CLOCK_50                                 ;
;  LEDR[10] ; CLOCK_50   ; 8.587  ; 8.587  ; Rise       ; CLOCK_50                                 ;
;  LEDR[11] ; CLOCK_50   ; 7.895  ; 7.895  ; Rise       ; CLOCK_50                                 ;
;  LEDR[12] ; CLOCK_50   ; 8.369  ; 8.369  ; Rise       ; CLOCK_50                                 ;
;  LEDR[13] ; CLOCK_50   ; 8.354  ; 8.354  ; Rise       ; CLOCK_50                                 ;
;  LEDR[14] ; CLOCK_50   ; 8.142  ; 8.142  ; Rise       ; CLOCK_50                                 ;
;  LEDR[15] ; CLOCK_50   ; 8.453  ; 8.453  ; Rise       ; CLOCK_50                                 ;
;  LEDR[16] ; CLOCK_50   ; 8.406  ; 8.406  ; Rise       ; CLOCK_50                                 ;
;  LEDR[17] ; CLOCK_50   ; 8.442  ; 8.442  ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 9.560  ; 9.560  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 9.560  ; 9.560  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 9.560  ; 9.560  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 9.504  ; 9.504  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 9.494  ; 9.494  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 9.346  ; 9.346  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 9.336  ; 9.336  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.316  ; 9.316  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.316  ; 9.316  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.498  ; 9.498  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.498  ; 9.498  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 6.387  ; 6.387  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 9.605  ; 9.605  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 9.605  ; 9.605  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 9.605  ; 9.605  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 9.595  ; 9.595  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 9.595  ; 9.595  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 9.601  ; 9.601  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 9.601  ; 9.601  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 9.561  ; 9.561  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 9.581  ; 9.581  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 9.357  ; 9.357  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 9.357  ; 9.357  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 6.251  ; 6.251  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 10.511 ; 10.511 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 10.009 ; 10.009 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 10.346 ; 10.346 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 10.346 ; 10.346 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 10.356 ; 10.356 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 10.356 ; 10.356 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 10.511 ; 10.511 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 10.491 ; 10.491 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 10.501 ; 10.501 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 10.474 ; 10.474 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 10.474 ; 10.474 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.596  ; 5.596  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------+--------+--------+------------+------------------------------------------+
; LEDR[*]   ; CLOCK_50   ; 7.895  ; 7.895  ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]  ; CLOCK_50   ; 8.568  ; 8.568  ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]  ; CLOCK_50   ; 9.972  ; 9.972  ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]  ; CLOCK_50   ; 8.747  ; 8.747  ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]  ; CLOCK_50   ; 10.313 ; 10.313 ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]  ; CLOCK_50   ; 9.364  ; 9.364  ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]  ; CLOCK_50   ; 8.798  ; 8.798  ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]  ; CLOCK_50   ; 9.196  ; 9.196  ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]  ; CLOCK_50   ; 10.168 ; 10.168 ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]  ; CLOCK_50   ; 8.910  ; 8.910  ; Rise       ; CLOCK_50                                 ;
;  LEDR[9]  ; CLOCK_50   ; 8.644  ; 8.644  ; Rise       ; CLOCK_50                                 ;
;  LEDR[10] ; CLOCK_50   ; 8.587  ; 8.587  ; Rise       ; CLOCK_50                                 ;
;  LEDR[11] ; CLOCK_50   ; 7.895  ; 7.895  ; Rise       ; CLOCK_50                                 ;
;  LEDR[12] ; CLOCK_50   ; 8.369  ; 8.369  ; Rise       ; CLOCK_50                                 ;
;  LEDR[13] ; CLOCK_50   ; 8.354  ; 8.354  ; Rise       ; CLOCK_50                                 ;
;  LEDR[14] ; CLOCK_50   ; 8.142  ; 8.142  ; Rise       ; CLOCK_50                                 ;
;  LEDR[15] ; CLOCK_50   ; 8.453  ; 8.453  ; Rise       ; CLOCK_50                                 ;
;  LEDR[16] ; CLOCK_50   ; 8.406  ; 8.406  ; Rise       ; CLOCK_50                                 ;
;  LEDR[17] ; CLOCK_50   ; 8.442  ; 8.442  ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 5.251  ; 5.251  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 5.495  ; 5.495  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 5.495  ; 5.495  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.439  ; 5.439  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.429  ; 5.429  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 5.281  ; 5.281  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.271  ; 5.271  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 5.251  ; 5.251  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 5.251  ; 5.251  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 5.433  ; 5.433  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 5.433  ; 5.433  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 6.387  ; 6.387  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.640  ; 5.640  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 5.888  ; 5.888  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.888  ; 5.888  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 5.878  ; 5.878  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.878  ; 5.878  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.884  ; 5.884  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.884  ; 5.884  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.844  ; 5.844  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.864  ; 5.864  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 5.640  ; 5.640  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 5.640  ; 5.640  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 6.251  ; 6.251  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.664  ; 5.664  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 5.664  ; 5.664  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 6.001  ; 6.001  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 6.001  ; 6.001  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 6.011  ; 6.011  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 6.011  ; 6.011  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 6.166  ; 6.166  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 6.146  ; 6.146  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 6.156  ; 6.156  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 6.129  ; 6.129  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 6.129  ; 6.129  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.596  ; 5.596  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 15.094 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 36.725 ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; CLOCK_50                                 ; 0.215 ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+------------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLOCK_50                                 ; 7.620  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.094 ; py[2]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.934      ;
; 15.194 ; px[0]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 4.828      ;
; 15.420 ; bg[0]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.605      ;
; 15.463 ; py[5]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.565      ;
; 15.465 ; rf[0]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 4.555      ;
; 15.492 ; py[2]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 4.556      ;
; 15.505 ; py[6]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.523      ;
; 15.520 ; py[4]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 4.502      ;
; 15.528 ; bf[5]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.495      ;
; 15.536 ; bg[3]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.489      ;
; 15.546 ; py[1]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.482      ;
; 15.548 ; bf[0]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.475      ;
; 15.565 ; rg[2]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.450      ;
; 15.584 ; bg[5]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.441      ;
; 15.592 ; px[0]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.450      ;
; 15.608 ; bg[1]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.417      ;
; 15.613 ; py[3]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.415      ;
; 15.614 ; rg[0]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.401      ;
; 15.614 ; bg[2]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.411      ;
; 15.640 ; bf[4]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.383      ;
; 15.646 ; rg[1]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.369      ;
; 15.680 ; bf[2]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.343      ;
; 15.692 ; bg[4]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.333      ;
; 15.695 ; bf[1]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.328      ;
; 15.697 ; px[1]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.330      ;
; 15.714 ; bf[3]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.309      ;
; 15.715 ; py[2]     ; x[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.313      ;
; 15.716 ; rg[3]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.299      ;
; 15.728 ; px[4]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.299      ;
; 15.732 ; rg[4]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.283      ;
; 15.772 ; rf[5]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 4.248      ;
; 15.797 ; rg[5]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.218      ;
; 15.814 ; py[2]     ; x[6]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.214      ;
; 15.815 ; px[0]     ; x[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 4.207      ;
; 15.818 ; bg[0]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 4.227      ;
; 15.819 ; py[4]     ; y[4]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.223      ;
; 15.842 ; rf[4]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 4.178      ;
; 15.847 ; bg[6]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.178      ;
; 15.861 ; py[5]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 4.187      ;
; 15.862 ; px[3]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.165      ;
; 15.863 ; rf[0]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.177      ;
; 15.872 ; rf[1]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 4.148      ;
; 15.895 ; bf[6]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.128      ;
; 15.897 ; rf[2]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 4.123      ;
; 15.903 ; py[6]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 4.145      ;
; 15.914 ; px[0]     ; x[6]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 4.108      ;
; 15.918 ; py[4]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.124      ;
; 15.926 ; bf[5]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 4.117      ;
; 15.927 ; rg[6]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.088      ;
; 15.934 ; bg[3]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 4.111      ;
; 15.937 ; rf[3]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 4.083      ;
; 15.944 ; py[1]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 4.104      ;
; 15.946 ; bf[0]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 4.097      ;
; 15.947 ; px[2]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.080      ;
; 15.949 ; py[2]     ; x[4]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 4.097      ;
; 15.955 ; px[5]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.072      ;
; 15.963 ; py[2]     ; px[6]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.075      ;
; 15.963 ; rg[2]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.072      ;
; 15.978 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 4.091      ;
; 15.978 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 4.091      ;
; 15.978 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 4.091      ;
; 15.978 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 4.091      ;
; 15.978 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 4.091      ;
; 15.978 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 4.091      ;
; 15.978 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 4.091      ;
; 15.978 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 4.091      ;
; 15.978 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 4.091      ;
; 15.978 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 4.091      ;
; 15.978 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 4.091      ;
; 15.978 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 4.091      ;
; 15.978 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 4.089      ;
; 15.978 ; y[0]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.070      ; 4.091      ;
; 15.982 ; px[6]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 4.040      ;
; 15.982 ; bg[5]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 4.063      ;
; 16.006 ; bg[1]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 4.039      ;
; 16.007 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.057      ;
; 16.007 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.057      ;
; 16.007 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.057      ;
; 16.007 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.057      ;
; 16.007 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.057      ;
; 16.007 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.057      ;
; 16.007 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.057      ;
; 16.007 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.057      ;
; 16.007 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.057      ;
; 16.007 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.057      ;
; 16.007 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.057      ;
; 16.007 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.057      ;
; 16.007 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 4.055      ;
; 16.007 ; y[2]      ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 4.057      ;
; 16.011 ; py[3]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 4.037      ;
; 16.012 ; rg[0]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.023      ;
; 16.012 ; bg[2]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 4.033      ;
; 16.015 ; py[1]     ; y[4]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 4.033      ;
; 16.017 ; py[4]     ; y[6]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.025      ;
; 16.038 ; bf[4]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 4.005      ;
; 16.041 ; bg[0]     ; x[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 3.984      ;
; 16.044 ; rg[1]     ; x[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.991      ;
; 16.049 ; px[0]     ; x[4]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.991      ;
; 16.059 ; rf[6]     ; x[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 3.961      ;
; 16.063 ; px[0]     ; px[6]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.969      ;
+--------+-----------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 36.725 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.328      ;
; 36.725 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.328      ;
; 36.725 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.328      ;
; 36.725 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.328      ;
; 36.725 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.328      ;
; 36.725 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.328      ;
; 36.725 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.328      ;
; 36.725 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.328      ;
; 36.725 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.328      ;
; 36.725 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.328      ;
; 36.725 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.328      ;
; 36.725 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.328      ;
; 36.748 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.305      ;
; 36.748 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.305      ;
; 36.748 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.305      ;
; 36.748 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.305      ;
; 36.748 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.305      ;
; 36.748 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.305      ;
; 36.748 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.305      ;
; 36.748 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.305      ;
; 36.748 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.305      ;
; 36.748 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.305      ;
; 36.748 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.305      ;
; 36.748 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.305      ;
; 36.767 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.281      ;
; 36.767 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.281      ;
; 36.767 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.281      ;
; 36.767 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.281      ;
; 36.767 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.281      ;
; 36.767 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.281      ;
; 36.767 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.281      ;
; 36.767 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.281      ;
; 36.767 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.281      ;
; 36.767 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.281      ;
; 36.767 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.281      ;
; 36.767 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.281      ;
; 36.777 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.276      ;
; 36.777 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.276      ;
; 36.777 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.276      ;
; 36.777 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.276      ;
; 36.777 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.276      ;
; 36.777 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.276      ;
; 36.777 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.276      ;
; 36.777 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.276      ;
; 36.777 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.276      ;
; 36.777 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.276      ;
; 36.777 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.276      ;
; 36.777 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.276      ;
; 36.787 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.271      ;
; 36.787 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.271      ;
; 36.787 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.271      ;
; 36.787 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.271      ;
; 36.787 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.271      ;
; 36.787 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.271      ;
; 36.787 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.271      ;
; 36.787 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.271      ;
; 36.787 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.271      ;
; 36.787 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.271      ;
; 36.787 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.271      ;
; 36.787 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 3.271      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.254      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.254      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.254      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.254      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.254      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.254      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.254      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.254      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.254      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.254      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.254      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.254      ;
; 36.800 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.253      ;
; 36.800 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.253      ;
; 36.800 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.253      ;
; 36.800 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.253      ;
; 36.800 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.253      ;
; 36.800 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.253      ;
; 36.800 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.253      ;
; 36.800 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.253      ;
; 36.800 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.253      ;
; 36.800 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.253      ;
; 36.800 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.253      ;
; 36.800 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.054      ; 3.253      ;
; 36.810 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg11  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.244      ;
; 36.810 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg10  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.244      ;
; 36.810 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg9   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.244      ;
; 36.810 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg8   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.244      ;
; 36.810 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg7   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.244      ;
; 36.810 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg6   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.244      ;
; 36.810 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg5   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.244      ;
; 36.810 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg4   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.244      ;
; 36.810 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg3   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.244      ;
; 36.810 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg2   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.244      ;
; 36.810 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg1   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.244      ;
; 36.810 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3~porta_address_reg0   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.244      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.229      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.229      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.229      ;
; 36.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 3.229      ;
+--------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                        ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; state.draw    ; state.draw                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; py[2]         ; py[2]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; py[3]         ; py[3]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; py[4]         ; py[4]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; py[5]         ; py[5]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; py[6]         ; py[6]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; py[1]         ; py[1]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; px[7]         ; px[7]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; px[5]         ; px[5]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; speed[4]      ; speed[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.delay   ; state.delay                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.drawrg  ; state.drawrg                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.erasep  ; state.erasep                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; colour[2]     ; colour[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; plot          ; plot                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; colour[1]     ; colour[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; colour[0]     ; colour[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; speed[31]     ; speed[31]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.243 ; i[31]         ; i[31]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.247 ; state.init    ; plot                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.254 ; bf[6]         ; bf[6]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; bg[6]         ; bg[6]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; state.delay   ; speed[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; state.delay   ; LEDR[6]~reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.261 ; state.movep   ; state.moverg                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.413      ;
; 0.261 ; state.movep   ; colour[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.413      ;
; 0.263 ; state.init    ; LEDR[0]~reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.265 ; state.movebf  ; LEDR[16]~reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.417      ;
; 0.271 ; state.erasebf ; LEDR[11]~reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.423      ;
; 0.289 ; x[2]          ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~portb_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.497      ;
; 0.322 ; rf[6]         ; rf[6]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.474      ;
; 0.341 ; state.drawrg  ; LEDR[2]~reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.493      ;
; 0.355 ; speed[18]     ; speed[18]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; i[0]          ; i[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; i[16]         ; i[16]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; speed[11]     ; speed[11]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; speed[13]     ; speed[13]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; i[1]          ; i[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; i[17]         ; i[17]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; i[2]          ; i[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; i[9]          ; i[9]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; i[11]         ; i[11]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; i[18]         ; i[18]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; i[25]         ; i[25]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; i[27]         ; i[27]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; speed[15]     ; speed[15]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; speed[16]     ; speed[16]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; speed[17]     ; speed[17]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; speed[19]     ; speed[19]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; i[4]          ; i[4]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; i[7]          ; i[7]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; i[13]         ; i[13]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; i[14]         ; i[14]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; i[15]         ; i[15]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; i[20]         ; i[20]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; i[23]         ; i[23]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; i[29]         ; i[29]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; i[30]         ; i[30]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; tempx[6]      ; tempx[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; bf[2]         ; bf[2]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; bg[3]         ; bg[3]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; speed[29]     ; speed[29]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; rf[1]         ; rf[1]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; speed[27]     ; speed[27]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; speed[20]     ; speed[20]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; speed[22]     ; speed[22]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; tempx[1]      ; tempx[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; speed[6]      ; speed[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; speed[9]      ; speed[9]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; tempx[3]      ; tempx[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; rf[3]         ; rf[3]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; speed[25]     ; speed[25]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; rg[6]         ; rg[6]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; bg[5]         ; bg[5]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; i[3]          ; i[3]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; i[8]          ; i[8]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; i[10]         ; i[10]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; i[19]         ; i[19]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; i[24]         ; i[24]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; i[26]         ; i[26]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; i[5]          ; i[5]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; i[6]          ; i[6]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; i[12]         ; i[12]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; i[21]         ; i[21]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; i[22]         ; i[22]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; i[28]         ; i[28]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; speed[12]     ; speed[12]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; speed[14]     ; speed[14]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; speed[28]     ; speed[28]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; speed[30]     ; speed[30]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; speed[10]     ; speed[10]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; colour[1]     ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.579      ;
; 0.375 ; tempx[4]      ; tempx[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; tempx[2]      ; tempx[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; bf[4]         ; bf[4]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; speed[26]     ; speed[26]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; speed[21]     ; speed[21]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; speed[23]     ; speed[23]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; bf[3]         ; bf[3]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; speed[24]     ; speed[24]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
+-------+---------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK                                                                                ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.324 ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.476      ;
; 0.332 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.484      ;
; 0.360 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.371 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.435 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 0.563      ;
; 0.440 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 0.568      ;
; 0.477 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.629      ;
; 0.484 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.636      ;
; 0.496 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 0.624      ;
; 0.498 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 0.626      ;
; 0.500 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 0.628      ;
; 0.500 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 0.628      ;
; 0.504 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.656      ;
; 0.511 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.533 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.539 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.691      ;
; 0.546 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS                                                                                   ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 0.691      ;
; 0.564 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg4 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.763      ;
; 0.567 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.766      ;
; 0.568 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.581 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.583 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.589 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.612 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.764      ;
; 0.616 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.768      ;
; 0.621 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14~porta_address_reg2 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.820      ;
; 0.624 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.641 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.644 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.657 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.658 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[2]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.802      ;
; 0.662 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[1]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.806      ;
; 0.665 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[0]             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.809      ;
; 0.665 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.665 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.676 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.676 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.697 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.849      ;
; 0.699 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 0.894      ;
; 0.699 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 0.827      ;
; 0.701 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.853      ;
; 0.701 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 0.829      ;
; 0.702 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.854      ;
; 0.706 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.907      ;
; 0.710 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.913      ;
; 0.711 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.863      ;
; 0.715 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.916      ;
; 0.719 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.924      ;
; 0.724 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 0.852      ;
; 0.726 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 0.916      ;
; 0.727 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.930      ;
; 0.732 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.732 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.884      ;
; 0.739 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.944      ;
; 0.740 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.892      ;
; 0.741 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.893      ;
; 0.744 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 0.939      ;
; 0.745 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.897      ;
; 0.747 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 0.937      ;
; 0.747 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.899      ;
; 0.748 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.949      ;
; 0.749 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.901      ;
; 0.755 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 0.883      ;
; 0.760 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.912      ;
; 0.760 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.912      ;
; 0.762 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.965      ;
; 0.763 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.767 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.773 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 0.963      ;
; 0.775 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.980      ;
; 0.780 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.932      ;
; 0.786 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 0.914      ;
; 0.791 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.943      ;
; 0.794 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.999      ;
; 0.797 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.949      ;
; 0.800 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.952      ;
; 0.804 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.956      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.942 ; 3.942 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 3.702 ; 3.702 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; 3.942 ; 3.942 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 4.843 ; 4.843 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 1.971 ; 1.971 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 2.085 ; 2.085 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 4.843 ; 4.843 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 4.581 ; 4.581 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.350 ; -2.350 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -2.350 ; -2.350 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; -2.515 ; -2.515 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.338  ; 0.338  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.338  ; 0.338  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.193  ; 0.193  ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -2.319 ; -2.319 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.313 ; -2.313 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; LEDR[*]   ; CLOCK_50   ; 5.491 ; 5.491 ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]  ; CLOCK_50   ; 4.828 ; 4.828 ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]  ; CLOCK_50   ; 5.345 ; 5.345 ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]  ; CLOCK_50   ; 4.879 ; 4.879 ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]  ; CLOCK_50   ; 5.491 ; 5.491 ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]  ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]  ; CLOCK_50   ; 4.861 ; 4.861 ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]  ; CLOCK_50   ; 5.047 ; 5.047 ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]  ; CLOCK_50   ; 5.450 ; 5.450 ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]  ; CLOCK_50   ; 4.851 ; 4.851 ; Rise       ; CLOCK_50                                 ;
;  LEDR[9]  ; CLOCK_50   ; 4.728 ; 4.728 ; Rise       ; CLOCK_50                                 ;
;  LEDR[10] ; CLOCK_50   ; 4.697 ; 4.697 ; Rise       ; CLOCK_50                                 ;
;  LEDR[11] ; CLOCK_50   ; 4.446 ; 4.446 ; Rise       ; CLOCK_50                                 ;
;  LEDR[12] ; CLOCK_50   ; 4.603 ; 4.603 ; Rise       ; CLOCK_50                                 ;
;  LEDR[13] ; CLOCK_50   ; 4.592 ; 4.592 ; Rise       ; CLOCK_50                                 ;
;  LEDR[14] ; CLOCK_50   ; 4.501 ; 4.501 ; Rise       ; CLOCK_50                                 ;
;  LEDR[15] ; CLOCK_50   ; 4.658 ; 4.658 ; Rise       ; CLOCK_50                                 ;
;  LEDR[16] ; CLOCK_50   ; 4.630 ; 4.630 ; Rise       ; CLOCK_50                                 ;
;  LEDR[17] ; CLOCK_50   ; 4.649 ; 4.649 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 4.581 ; 4.581 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 4.581 ; 4.581 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.581 ; 4.581 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.543 ; 4.543 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.533 ; 4.533 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.505 ; 4.505 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.495 ; 4.495 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.475 ; 4.475 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.475 ; 4.475 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.555 ; 4.555 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.555 ; 4.555 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.173 ; 3.173 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.632 ; 4.632 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.632 ; 4.632 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 4.632 ; 4.632 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.622 ; 4.622 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.622 ; 4.622 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 4.629 ; 4.629 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 4.629 ; 4.629 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 4.589 ; 4.589 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 4.609 ; 4.609 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.511 ; 4.511 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.511 ; 4.511 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.136 ; 3.136 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.051 ; 5.051 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.815 ; 4.815 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.969 ; 4.969 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.969 ; 4.969 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.979 ; 4.979 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.979 ; 4.979 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.051 ; 5.051 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.031 ; 5.031 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.041 ; 5.041 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.017 ; 5.017 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.017 ; 5.017 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.807 ; 2.807 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; LEDR[*]   ; CLOCK_50   ; 4.446 ; 4.446 ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]  ; CLOCK_50   ; 4.828 ; 4.828 ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]  ; CLOCK_50   ; 5.345 ; 5.345 ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]  ; CLOCK_50   ; 4.879 ; 4.879 ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]  ; CLOCK_50   ; 5.491 ; 5.491 ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]  ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]  ; CLOCK_50   ; 4.861 ; 4.861 ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]  ; CLOCK_50   ; 5.047 ; 5.047 ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]  ; CLOCK_50   ; 5.450 ; 5.450 ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]  ; CLOCK_50   ; 4.851 ; 4.851 ; Rise       ; CLOCK_50                                 ;
;  LEDR[9]  ; CLOCK_50   ; 4.728 ; 4.728 ; Rise       ; CLOCK_50                                 ;
;  LEDR[10] ; CLOCK_50   ; 4.697 ; 4.697 ; Rise       ; CLOCK_50                                 ;
;  LEDR[11] ; CLOCK_50   ; 4.446 ; 4.446 ; Rise       ; CLOCK_50                                 ;
;  LEDR[12] ; CLOCK_50   ; 4.603 ; 4.603 ; Rise       ; CLOCK_50                                 ;
;  LEDR[13] ; CLOCK_50   ; 4.592 ; 4.592 ; Rise       ; CLOCK_50                                 ;
;  LEDR[14] ; CLOCK_50   ; 4.501 ; 4.501 ; Rise       ; CLOCK_50                                 ;
;  LEDR[15] ; CLOCK_50   ; 4.658 ; 4.658 ; Rise       ; CLOCK_50                                 ;
;  LEDR[16] ; CLOCK_50   ; 4.630 ; 4.630 ; Rise       ; CLOCK_50                                 ;
;  LEDR[17] ; CLOCK_50   ; 4.649 ; 4.649 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.732 ; 2.732 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.732 ; 2.732 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.684 ; 2.684 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.656 ; 2.656 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.646 ; 2.646 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.706 ; 2.706 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.706 ; 2.706 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.173 ; 3.173 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.802 ; 2.802 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.923 ; 2.923 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.923 ; 2.923 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.913 ; 2.913 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.913 ; 2.913 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.920 ; 2.920 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.920 ; 2.920 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.880 ; 2.880 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.900 ; 2.900 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.802 ; 2.802 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.802 ; 2.802 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.136 ; 3.136 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.881 ; 2.881 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.881 ; 2.881 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.035 ; 3.035 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.035 ; 3.035 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.045 ; 3.045 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.045 ; 3.045 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.117 ; 3.117 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.097 ; 3.097 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.107 ; 3.107 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.083 ; 3.083 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.083 ; 3.083 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.807 ; 2.807 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                          ; 8.855  ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  CLOCK_50                                 ; 8.855  ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  vga_u0|mypll|altpll_component|pll|clk[0] ; 32.785 ; 0.215 ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 7.570 ; 7.570 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 7.190 ; 7.190 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; 7.570 ; 7.570 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 9.805 ; 9.805 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.894 ; 4.894 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 5.302 ; 5.302 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 9.805 ; 9.805 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 9.370 ; 9.370 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.350 ; -2.350 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -2.350 ; -2.350 ; Rise       ; CLOCK_50        ;
;  KEY[3]   ; CLOCK_50   ; -2.515 ; -2.515 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.338  ; 0.338  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.338  ; 0.338  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.193  ; 0.193  ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -2.319 ; -2.319 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.313 ; -2.313 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------+--------+--------+------------+------------------------------------------+
; LEDR[*]   ; CLOCK_50   ; 10.313 ; 10.313 ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]  ; CLOCK_50   ; 8.568  ; 8.568  ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]  ; CLOCK_50   ; 9.972  ; 9.972  ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]  ; CLOCK_50   ; 8.747  ; 8.747  ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]  ; CLOCK_50   ; 10.313 ; 10.313 ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]  ; CLOCK_50   ; 9.364  ; 9.364  ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]  ; CLOCK_50   ; 8.798  ; 8.798  ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]  ; CLOCK_50   ; 9.196  ; 9.196  ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]  ; CLOCK_50   ; 10.168 ; 10.168 ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]  ; CLOCK_50   ; 8.910  ; 8.910  ; Rise       ; CLOCK_50                                 ;
;  LEDR[9]  ; CLOCK_50   ; 8.644  ; 8.644  ; Rise       ; CLOCK_50                                 ;
;  LEDR[10] ; CLOCK_50   ; 8.587  ; 8.587  ; Rise       ; CLOCK_50                                 ;
;  LEDR[11] ; CLOCK_50   ; 7.895  ; 7.895  ; Rise       ; CLOCK_50                                 ;
;  LEDR[12] ; CLOCK_50   ; 8.369  ; 8.369  ; Rise       ; CLOCK_50                                 ;
;  LEDR[13] ; CLOCK_50   ; 8.354  ; 8.354  ; Rise       ; CLOCK_50                                 ;
;  LEDR[14] ; CLOCK_50   ; 8.142  ; 8.142  ; Rise       ; CLOCK_50                                 ;
;  LEDR[15] ; CLOCK_50   ; 8.453  ; 8.453  ; Rise       ; CLOCK_50                                 ;
;  LEDR[16] ; CLOCK_50   ; 8.406  ; 8.406  ; Rise       ; CLOCK_50                                 ;
;  LEDR[17] ; CLOCK_50   ; 8.442  ; 8.442  ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 9.560  ; 9.560  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 9.560  ; 9.560  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 9.560  ; 9.560  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 9.504  ; 9.504  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 9.494  ; 9.494  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 9.346  ; 9.346  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 9.336  ; 9.336  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 9.316  ; 9.316  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 9.316  ; 9.316  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 9.498  ; 9.498  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 9.498  ; 9.498  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 6.387  ; 6.387  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 9.605  ; 9.605  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 9.605  ; 9.605  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 9.605  ; 9.605  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 9.595  ; 9.595  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 9.595  ; 9.595  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 9.601  ; 9.601  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 9.601  ; 9.601  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 9.561  ; 9.561  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 9.581  ; 9.581  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 9.357  ; 9.357  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 9.357  ; 9.357  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 6.251  ; 6.251  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 10.511 ; 10.511 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 10.009 ; 10.009 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 10.346 ; 10.346 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 10.346 ; 10.346 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 10.356 ; 10.356 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 10.356 ; 10.356 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 10.511 ; 10.511 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 10.491 ; 10.491 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 10.501 ; 10.501 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 10.474 ; 10.474 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 10.474 ; 10.474 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.596  ; 5.596  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------+-------+-------+------------+------------------------------------------+
; LEDR[*]   ; CLOCK_50   ; 4.446 ; 4.446 ; Rise       ; CLOCK_50                                 ;
;  LEDR[0]  ; CLOCK_50   ; 4.828 ; 4.828 ; Rise       ; CLOCK_50                                 ;
;  LEDR[1]  ; CLOCK_50   ; 5.345 ; 5.345 ; Rise       ; CLOCK_50                                 ;
;  LEDR[2]  ; CLOCK_50   ; 4.879 ; 4.879 ; Rise       ; CLOCK_50                                 ;
;  LEDR[3]  ; CLOCK_50   ; 5.491 ; 5.491 ; Rise       ; CLOCK_50                                 ;
;  LEDR[4]  ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50                                 ;
;  LEDR[5]  ; CLOCK_50   ; 4.861 ; 4.861 ; Rise       ; CLOCK_50                                 ;
;  LEDR[6]  ; CLOCK_50   ; 5.047 ; 5.047 ; Rise       ; CLOCK_50                                 ;
;  LEDR[7]  ; CLOCK_50   ; 5.450 ; 5.450 ; Rise       ; CLOCK_50                                 ;
;  LEDR[8]  ; CLOCK_50   ; 4.851 ; 4.851 ; Rise       ; CLOCK_50                                 ;
;  LEDR[9]  ; CLOCK_50   ; 4.728 ; 4.728 ; Rise       ; CLOCK_50                                 ;
;  LEDR[10] ; CLOCK_50   ; 4.697 ; 4.697 ; Rise       ; CLOCK_50                                 ;
;  LEDR[11] ; CLOCK_50   ; 4.446 ; 4.446 ; Rise       ; CLOCK_50                                 ;
;  LEDR[12] ; CLOCK_50   ; 4.603 ; 4.603 ; Rise       ; CLOCK_50                                 ;
;  LEDR[13] ; CLOCK_50   ; 4.592 ; 4.592 ; Rise       ; CLOCK_50                                 ;
;  LEDR[14] ; CLOCK_50   ; 4.501 ; 4.501 ; Rise       ; CLOCK_50                                 ;
;  LEDR[15] ; CLOCK_50   ; 4.658 ; 4.658 ; Rise       ; CLOCK_50                                 ;
;  LEDR[16] ; CLOCK_50   ; 4.630 ; 4.630 ; Rise       ; CLOCK_50                                 ;
;  LEDR[17] ; CLOCK_50   ; 4.649 ; 4.649 ; Rise       ; CLOCK_50                                 ;
; VGA_B[*]  ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.732 ; 2.732 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.732 ; 2.732 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.694 ; 2.694 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.684 ; 2.684 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.656 ; 2.656 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.646 ; 2.646 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.626 ; 2.626 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.706 ; 2.706 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.706 ; 2.706 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.173 ; 3.173 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.802 ; 2.802 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.923 ; 2.923 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.923 ; 2.923 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.913 ; 2.913 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.913 ; 2.913 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.920 ; 2.920 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.920 ; 2.920 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.880 ; 2.880 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.900 ; 2.900 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.802 ; 2.802 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.802 ; 2.802 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 3.136 ; 3.136 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.881 ; 2.881 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.881 ; 2.881 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.035 ; 3.035 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.035 ; 3.035 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.045 ; 3.045 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.045 ; 3.045 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.117 ; 3.117 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.097 ; 3.097 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.107 ; 3.107 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.083 ; 3.083 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.083 ; 3.083 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.807 ; 2.807 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                 ; CLOCK_50                                 ; 66048    ; 0        ; 0        ; 0        ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                 ; CLOCK_50                                 ; 66048    ; 0        ; 0        ; 0        ;
; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 33648    ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 456   ; 456  ;
; Unconstrained Output Ports      ; 52    ; 52   ;
; Unconstrained Output Port Paths ; 682   ; 682  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 16 18:42:29 2015
Info: Command: quartus_sta lab5 -c lab5
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {vga_u0|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {vga_u0|mypll|altpll_component|pll|clk[0]} {vga_u0|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 8.855
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.855         0.000 CLOCK_50 
    Info (332119):    32.785         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 15.094
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.094         0.000 CLOCK_50 
    Info (332119):    36.725         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 421 megabytes
    Info: Processing ended: Mon Mar 16 18:42:31 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


