---
layout: page
permalink: /products/tools
---


<div class="hero--small">
   <div class="hero__wrap">
      <h1 class="hero__title">Design and Analysis Tools</h1>
   </div>
</div>
<div>
   <content></content>
</div>
<div>
   <content></content>
</div>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">
<article class="new">
   <p>We offer three Design & Evaluation Tools as follows:</p>
   <a id="first"></a>
   <ul style="list-style-type:none; padding-left: 0;">
      <li>(1) <a class="link" href="#first">Side-Channel Attack (SCA) Evaluation Tool & FPGA Evaluation Boards</a></li>
      <li>(2) <a class="link" href="#second">Camouflage Design/Analysis Tool</a></li>
      <li>(3) <a class="link" href="#third">Asynchronous-logic Design Tool</a></li>
   </ul>
   <br>
   <h3>Side-Channel Attack (SCA) Evaluation Tool & FPGA Evaluation Boards</h3>
   <p>
      To perform efficient SCA evaluations on Advanced Encryption Standard (AES) designs on the basis of simulations or measurements, we offer a user-friendly <strong>SCA Evaluation Tool</strong>. FPGA evaluation boards are available for AES implementations and their SCA evaluations.
   </p>
   <br>
   <div class="col-sm-auto">
      <img class="mx-auto d-block" src="/assets/products/evaluation/sca_evaluation.jpeg" style="width:500px;">
   </div>
   <br>
   <p class="temp01_title">KEY FEATURES</p>
   <div class="container">
      <div class="row">
         <div class="col-sm">
            <div class="lnd_checks">
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> Graphical-User-Interface (GUI)</p>
               </div>
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> Ease of Use</p>
               </div>
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> Fast analysis and pre-qualification</p>
               </div>
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> Applicable to AES</p>
               </div>
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> Applicable to both simulation & measurement data)</p>
               </div>
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> SCA for power and electromagnetic (EM) method</p>
               </div>
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> State-of-the art attacks – Correlation Power Analysis, Differential Power Analysis, and Machine Learning</p>
               </div>
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> Configurable points of attack</p>
               </div>
            </div>
         </div>
         <div class="col-sm">
            <div class="lnd_checks">
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> Configurable power models (Hamming Weight, Hamming Distance, Weight Model, Bit Model, Zero Model, etc.)</p>
               </div>
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> Trace management</p>
               </div>
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> Pre-analysing, pre-processing and digital signal processing features available</p>
               </div>
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> Data acquisition possible</p>
               </div>
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> FPGA hardware evaluation board available</p>
               </div>
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> Trace management</p>
               </div>
               <div class="lnd_check_wrap">
                  <img class="check-icon" src="/assets/common/check.svg" width="55">
                  <p class="lnd_paragraph_02"> Technical support available</p>
               </div>
            </div>
         </div>
      </div>
   </div>
   <br>
   <a id="second"></a>
   <p>For more information, please download our product brochures as follows.</p>
   <a class="btn btn-brochure" href="/assets/products/evaluation/SCA Platform Brochure.pdf">
   <i class="fa fa-file-pdf-o" aria-hidden="true" style="font-size:24px;"></i> Brochure for the SCA Evaluation Platform</a>
   <br>
   <br>
   <a class="btn btn-brochure" href="/assets/products/evaluation/FPGA Evaluation Boards for Side-Channel-Attack (SCA).pdf">
   <i class="fa fa-file-pdf-o" aria-hidden="true" style="font-size:24px;"></i> Brochure for the FPGA Evaluation Boards</a>

   <br>
   <br>
   <br>
   <h3> Camouflage Design/Analysis Tool</h3>
   <p>To mitigate Reverse Engineering on ASICs, we offer <strong>Camouflage Design/Analysis Tool</strong> to
      provide camouflage cells replacement in a netlist and to analyse the security level of the
      camouflaged netlist.
   </p>
   <br>
   <p class="temp01_title">KEY FEATURES</p>
   <div class="lnd_checks">
      <div class="lnd_check_wrap">
         <img class="check-icon" src="/assets/common/check.svg" width="55">
         <p class="lnd_paragraph_02"> Camouflaged netlist generation to prevent from netlist analysis</p>
      </div>
      <div class="lnd_check_wrap">
         <img class="check-icon" src="/assets/common/check.svg" width="55">
         <p class="lnd_paragraph_02"> Simple design flow (compatible with commercial design flows)</p>
      </div>
      <div class="lnd_check_wrap">
         <img class="check-icon" src="/assets/common/check.svg" width="55">
         <p class="lnd_paragraph_02"> Graphical-user-interface – easy for use</p>
      </div>
      <div class="lnd_check_wrap">
         <img class="check-icon" src="/assets/common/check.svg" width="55">
         <p class="lnd_paragraph_02"> Options for power/area/speed trade-offs</p>
      </div>
      <div class="lnd_check_wrap">
         <img class="check-icon" src="/assets/common/check.svg" width="55">
         <p class="lnd_paragraph_02"> Comprehensive analysis report</p>
      </div>
      <div class="lnd_check_wrap">
         <img class="check-icon" src="/assets/common/check.svg" width="55">
         <p class="lnd_paragraph_02"> Technical support available</p>
      </div>
   </div>
   <a id="third"></a>
   <br>
   <h3>Asynchronous-logic Design Tool</h3>
   <p>To provide the design solution for asynchronous-logic in netlist level, we offer <strong>Asynchronous-
      logic Design Tool</strong> with high compatibility of standard design flow.
   </p>
   <br>
   <p class="temp01_title">KEY FEATURES</p>
   <div class="lnd_checks">
      <div class="lnd_check_wrap">
         <img class="check-icon" src="/assets/common/check.svg" width="55">
         <p class="lnd_paragraph_02"> Single-rail to dual-rail conversion</p>
      </div>
      <div class="lnd_check_wrap">
         <img class="check-icon" src="/assets/common/check.svg" width="55">
         <p class="lnd_paragraph_02"> Dual-rail logic implementation</p>
      </div>
      <div class="lnd_check_wrap">
         <img class="check-icon" src="/assets/common/check.svg" width="55">
         <p class="lnd_paragraph_02"> Self-timed handshake operation</p>
      </div>
      <div class="lnd_check_wrap">
         <img class="check-icon" src="/assets/common/check.svg" width="55">
         <p class="lnd_paragraph_02"> Applicable to FPGA/ASIC</p>
      </div>
      <div class="lnd_check_wrap">
         <img class="check-icon" src="/assets/common/check.svg" width="55">
         <p class="lnd_paragraph_02"> Optimization for power/area/speed</p>
      </div>
   </div>
</article>

