// Seed: 4180009858
module module_0;
  reg  id_1;
  reg  id_3;
  wire id_4;
  task id_5(input id_6);
    begin
      #1 begin
        id_3 <= 1;
      end
      id_1 = id_3;
      disable id_7;
    end
  endtask
  assign id_3 = id_5;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    input wand id_3,
    input wand id_4,
    output tri0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri id_9,
    output logic id_10,
    input tri0 id_11,
    input supply0 id_12,
    output supply1 id_13,
    input supply0 id_14,
    input supply0 id_15,
    input wand id_16
);
  always @(posedge id_2 & id_1 - 1'b0 != 1'h0) begin
    id_10 <= #1 1;
  end
  assign id_13 = 1 - id_16 * "";
  module_0();
endmodule
