{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628033484400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628033484400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 16:31:24 2021 " "Processing started: Tue Aug 03 16:31:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628033484400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033484400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off coco3fpga_dw -c coco3fpga_dw " "Command: quartus_map --read_settings_files=on --write_settings_files=off coco3fpga_dw -c coco3fpga_dw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033484400 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1628033485275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/sram/coco_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/sram/coco_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COCO_SRAM-RTL " "Found design unit 1: COCO_SRAM-RTL" {  } { { "../CoCO3FPGA_Common/sram/coco_ram.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/sram/coco_ram.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496589 ""} { "Info" "ISGN_ENTITY_NAME" "1 COCO_SRAM " "Found entity 1: COCO_SRAM" {  } { { "../CoCO3FPGA_Common/sram/coco_ram.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/sram/coco_ram.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/rom/coco_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/rom/coco_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COCO_ROM-RTL " "Found design unit 1: COCO_ROM-RTL" {  } { { "../CoCO3FPGA_Common/rom/coco_rom.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/rom/coco_rom.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496760 ""} { "Info" "ISGN_ENTITY_NAME" "1 COCO_ROM " "Found entity 1: COCO_ROM" {  } { { "../CoCO3FPGA_Common/rom/coco_rom.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/rom/coco_rom.vhd" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/counter_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/counter_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_Display-arch " "Found design unit 1: Counter_Display-arch" {  } { { "../CoCO3FPGA_Common/Counter_Display.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/Counter_Display.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_Display " "Found entity 1: Counter_Display" {  } { { "../CoCO3FPGA_Common/Counter_Display.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/Counter_Display.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/coco3gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/coco3gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 COCO3GEN " "Found entity 1: COCO3GEN" {  } { { "../CoCO3FPGA_Common/COCO3GEN.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/COCO3GEN.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/ps2_key/ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/ps2_key/ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "../CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/disk02.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/disk02.v" { { "Info" "ISGN_ENTITY_NAME" "1 disk02 " "Found entity 1: disk02" {  } { { "../CoCO3FPGA_Common/disk02.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/disk02.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/buffer_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/buffer_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_dp " "Found entity 1: buffer_dp" {  } { { "../CoCO3FPGA_Common/buffer_dp.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/buffer_dp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/fifo_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/fifo_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_1024 " "Found entity 1: FIFO_1024" {  } { { "../CoCO3FPGA_Common/FIFO_1024.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_1024.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/vdac.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/vdac.v" { { "Info" "ISGN_ENTITY_NAME" "1 VDAC " "Found entity 1: VDAC" {  } { { "../CoCO3FPGA_Common/VDAC.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/fifo_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/fifo_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_WRITE " "Found entity 1: FIFO_WRITE" {  } { { "../CoCO3FPGA_Common/FIFO_WRITE.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_WRITE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/fifo_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/fifo_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_READ " "Found entity 1: FIFO_READ" {  } { { "../CoCO3FPGA_Common/FIFO_READ.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_READ.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/t65/t65_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /coco3_mister/coco3fpga_common/t65/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "../CoCO3FPGA_Common/T65/T65_Pack.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_Pack.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/t65/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/t65/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "../CoCO3FPGA_Common/T65/T65_MCode.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_MCode.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496964 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "../CoCO3FPGA_Common/T65/T65_MCode.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_MCode.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/t65/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/t65/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "../CoCO3FPGA_Common/T65/T65_ALU.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_ALU.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496979 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "../CoCO3FPGA_Common/T65/T65_ALU.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_ALU.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/t65/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/t65/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496995 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033496995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033496995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/coco3vid.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/coco3vid.v" { { "Info" "ISGN_ENTITY_NAME" "1 COCO3VIDEO " "Found entity 1: COCO3VIDEO" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/cocokey.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/cocokey.v" { { "Info" "ISGN_ENTITY_NAME" "1 COCOKEY " "Found entity 1: COCOKEY" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/uart_6850/uart_6850.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/uart_6850/uart_6850.v" { { "Info" "ISGN_ENTITY_NAME" "1 glb6850 " "Found entity 1: glb6850" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/uart_6850/6850tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/uart_6850/6850tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../CoCO3FPGA_Common/UART_6850/6850TX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850TX.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/uart_6850/6850rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/uart_6850/6850rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../CoCO3FPGA_Common/UART_6850/6850RX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850RX.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/uart_6551/uart_6551.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/uart_6551/uart_6551.v" { { "Info" "ISGN_ENTITY_NAME" "1 glb6551 " "Found entity 1: glb6551" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/uart_6551/6551tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/uart_6551/6551tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart51_tx " "Found entity 1: uart51_tx" {  } { { "../CoCO3FPGA_Common/UART_6551/6551tx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551tx.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/uart_6551/6551rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/uart_6551/6551rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart51_rx " "Found entity 1: uart51_rx" {  } { { "../CoCO3FPGA_Common/UART_6551/6551rx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551rx.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/spi/sdcard.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/spi/sdcard.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard " "Found entity 1: SDCard" {  } { { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/cpu09/cpu09l_128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/cpu09/cpu09l_128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09-rtl " "Found design unit 1: cpu09-rtl" {  } { { "../CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" 279 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497245 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09 " "Found entity 1: cpu09" {  } { { "../CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/sdram_controller/sdramcntl.vhd 5 2 " "Found 5 design units, including 2 entities, in source file /coco3_mister/coco3fpga_common/sdram_controller/sdramcntl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram " "Found design unit 1: sdram" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497260 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdramCntl-arch " "Found design unit 2: sdramCntl-arch" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 206 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497260 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dualport-arch " "Found design unit 3: dualport-arch" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 864 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497260 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdramCntl " "Found entity 1: sdramCntl" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497260 ""} { "Info" "ISGN_ENTITY_NAME" "2 dualport " "Found entity 2: dualport" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/sdram_controller/common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /coco3_mister/coco3fpga_common/sdram_controller/common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/common.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/common.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497276 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 common-body " "Found design unit 2: common-body" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/common.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/common.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coco3fpga_dw.v 1 1 " "Found 1 design units, including 1 entities, in source file coco3fpga_dw.v" { { "Info" "ISGN_ENTITY_NAME" "1 coco3fpga_dw " "Found entity 1: coco3fpga_dw" {  } { { "coco3fpga_dw.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA/coco3fpga_dw.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/uart_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/uart_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_CLK " "Found entity 1: UART_CLK" {  } { { "../CoCO3FPGA_Common/UART_CLK.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_CLK.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/disk02_02.v 1 1 " "Found 1 design units, including 1 entities, in source file /coco3_mister/coco3fpga_common/disk02_02.v" { { "Info" "ISGN_ENTITY_NAME" "1 disk02_02 " "Found entity 1: disk02_02" {  } { { "../CoCo3FPGA_Common/disk02_02.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/disk02_02.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/coco3_mister/coco3fpga_common/ph2_clk.v 2 2 " "Found 2 design units, including 2 entities, in source file /coco3_mister/coco3fpga_common/ph2_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 PH2_CLK_altclkctrl_7ji " "Found entity 1: PH2_CLK_altclkctrl_7ji" {  } { { "../CoCO3FPGA_Common/PH2_CLK.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PH2_CLK.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497385 ""} { "Info" "ISGN_ENTITY_NAME" "2 PH2_CLK " "Found entity 2: PH2_CLK" {  } { { "../CoCO3FPGA_Common/PH2_CLK.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PH2_CLK.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033497385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033497385 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAM1_BE0 coco3fpga_top.v(1181) " "Verilog HDL Implicit Net warning at coco3fpga_top.v(1181): created implicit net for \"RAM1_BE0\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033497511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAM1_CS0_N coco3fpga_top.v(1214) " "Verilog HDL Implicit Net warning at coco3fpga_top.v(1214): created implicit net for \"RAM1_CS0_N\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033497511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAM1_CS1_N coco3fpga_top.v(1215) " "Verilog HDL Implicit Net warning at coco3fpga_top.v(1215): created implicit net for \"RAM1_CS1_N\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033497511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLASH_WP_N coco3fpga_top.v(1336) " "Verilog HDL Implicit Net warning at coco3fpga_top.v(1336): created implicit net for \"FLASH_WP_N\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1336 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033497511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLASH_WE_N coco3fpga_top.v(1338) " "Verilog HDL Implicit Net warning at coco3fpga_top.v(1338): created implicit net for \"FLASH_WE_N\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1338 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033497511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLASH_CE_N coco3fpga_top.v(1339) " "Verilog HDL Implicit Net warning at coco3fpga_top.v(1339): created implicit net for \"FLASH_CE_N\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1339 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033497511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLASH_OE_N coco3fpga_top.v(1340) " "Verilog HDL Implicit Net warning at coco3fpga_top.v(1340): created implicit net for \"FLASH_OE_N\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1340 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033497511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLASH_RESET_N coco3fpga_top.v(1365) " "Verilog HDL Implicit Net warning at coco3fpga_top.v(1365): created implicit net for \"FLASH_RESET_N\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1365 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033497511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coco3fpga_dw " "Elaborating entity \"coco3fpga_dw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_CS0_N coco3fpga_top.v(1214) " "Verilog HDL or VHDL warning at coco3fpga_top.v(1214): object \"RAM1_CS0_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_CS1_N coco3fpga_top.v(1215) " "Verilog HDL or VHDL warning at coco3fpga_top.v(1215): object \"RAM1_CS1_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLASH_WP_N coco3fpga_top.v(1336) " "Verilog HDL or VHDL warning at coco3fpga_top.v(1336): object \"FLASH_WP_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLASH_WE_N coco3fpga_top.v(1338) " "Verilog HDL or VHDL warning at coco3fpga_top.v(1338): object \"FLASH_WE_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1338 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLASH_CE_N coco3fpga_top.v(1339) " "Verilog HDL or VHDL warning at coco3fpga_top.v(1339): object \"FLASH_CE_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLASH_OE_N coco3fpga_top.v(1340) " "Verilog HDL or VHDL warning at coco3fpga_top.v(1340): object \"FLASH_OE_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLASH_RESET_N coco3fpga_top.v(1365) " "Verilog HDL or VHDL warning at coco3fpga_top.v(1365): object \"FLASH_RESET_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1365 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM0_CS_N coco3fpga_top.v(160) " "Verilog HDL or VHDL warning at coco3fpga_top.v(160): object \"RAM0_CS_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM0_OE_N coco3fpga_top.v(166) " "Verilog HDL or VHDL warning at coco3fpga_top.v(166): object \"RAM0_OE_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SEGMENT_N coco3fpga_top.v(378) " "Verilog HDL or VHDL information at coco3fpga_top.v(378): object \"SEGMENT_N\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 378 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DIGIT_N coco3fpga_top.v(379) " "Verilog HDL or VHDL information at coco3fpga_top.v(379): object \"DIGIT_N\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 379 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_ADDRESS coco3fpga_top.v(446) " "Verilog HDL or VHDL warning at coco3fpga_top.v(446): object \"RAM1_ADDRESS\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_ADDRESS9_1 coco3fpga_top.v(447) " "Verilog HDL or VHDL warning at coco3fpga_top.v(447): object \"RAM1_ADDRESS9_1\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 447 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_ADDRESS10_1 coco3fpga_top.v(448) " "Verilog HDL or VHDL warning at coco3fpga_top.v(448): object \"RAM1_ADDRESS10_1\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_RW0_N coco3fpga_top.v(449) " "Verilog HDL or VHDL warning at coco3fpga_top.v(449): object \"RAM1_RW0_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 449 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_RW1_N coco3fpga_top.v(450) " "Verilog HDL or VHDL warning at coco3fpga_top.v(450): object \"RAM1_RW1_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_BE0_N coco3fpga_top.v(454) " "Verilog HDL or VHDL warning at coco3fpga_top.v(454): object \"RAM1_BE0_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_BE1_N coco3fpga_top.v(455) " "Verilog HDL or VHDL warning at coco3fpga_top.v(455): object \"RAM1_BE1_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 455 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_BE2_N coco3fpga_top.v(457) " "Verilog HDL or VHDL warning at coco3fpga_top.v(457): object \"RAM1_BE2_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_BE3_N coco3fpga_top.v(459) " "Verilog HDL or VHDL warning at coco3fpga_top.v(459): object \"RAM1_BE3_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 459 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RAM1_CS0 coco3fpga_top.v(461) " "Verilog HDL or VHDL information at coco3fpga_top.v(461): object \"RAM1_CS0\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 461 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RAM1_CS1 coco3fpga_top.v(462) " "Verilog HDL or VHDL information at coco3fpga_top.v(462): object \"RAM1_CS1\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 462 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_OE0_N coco3fpga_top.v(463) " "Verilog HDL or VHDL warning at coco3fpga_top.v(463): object \"RAM1_OE0_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 463 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM1_OE1_N coco3fpga_top.v(464) " "Verilog HDL or VHDL warning at coco3fpga_top.v(464): object \"RAM1_OE1_N\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 464 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498182 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CPU_RESET_SM coco3fpga_top.v(471) " "Verilog HDL or VHDL information at coco3fpga_top.v(471): object \"CPU_RESET_SM\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 471 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "VMAX coco3fpga_top.v(482) " "Verilog HDL or VHDL information at coco3fpga_top.v(482): object \"VMAX\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 482 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TMR_RST coco3fpga_top.v(502) " "Verilog HDL or VHDL information at coco3fpga_top.v(502): object \"TMR_RST\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 502 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DESCEN coco3fpga_top.v(506) " "Verilog HDL or VHDL warning at coco3fpga_top.v(506): object \"DESCEN\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MONO coco3fpga_top.v(508) " "Verilog HDL or VHDL warning at coco3fpga_top.v(508): object \"MONO\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 508 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "VU coco3fpga_top.v(587) " "Verilog HDL or VHDL information at coco3fpga_top.v(587): object \"VU\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 587 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "VUM coco3fpga_top.v(588) " "Verilog HDL or VHDL information at coco3fpga_top.v(588): object \"VUM\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 588 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADCLRCLK coco3fpga_top.v(602) " "Verilog HDL or VHDL warning at coco3fpga_top.v(602): object \"ADCLRCLK\" assigned a value but never read" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 602 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TICK0 coco3fpga_top.v(654) " "Verilog HDL or VHDL information at coco3fpga_top.v(654): object \"TICK0\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 654 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TICK1 coco3fpga_top.v(655) " "Verilog HDL or VHDL information at coco3fpga_top.v(655): object \"TICK1\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 655 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TICK2 coco3fpga_top.v(656) " "Verilog HDL or VHDL information at coco3fpga_top.v(656): object \"TICK2\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 656 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "HEXX coco3fpga_top.v(736) " "Verilog HDL or VHDL information at coco3fpga_top.v(736): object \"HEXX\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 736 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SPI_TRACE coco3fpga_top.v(798) " "Verilog HDL or VHDL information at coco3fpga_top.v(798): object \"SPI_TRACE\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 798 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SPI_T coco3fpga_top.v(799) " "Verilog HDL or VHDL information at coco3fpga_top.v(799): object \"SPI_T\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 799 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ODD_LINE coco3fpga_top.v(808) " "Verilog HDL or VHDL information at coco3fpga_top.v(808): object \"ODD_LINE\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 808 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ANALOG coco3fpga_top.v(820) " "Verilog HDL or VHDL information at coco3fpga_top.v(820): object \"ANALOG\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 820 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "COM2_CLK coco3fpga_top.v(824) " "Verilog HDL or VHDL information at coco3fpga_top.v(824): object \"COM2_CLK\" declared but not used" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 824 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(1048) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(1048): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1048 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498198 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "coco3fpga_top.v(1763) " "Verilog HDL warning at coco3fpga_top.v(1763): extended using \"x\" or \"z\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1763 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1628033498229 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(1869) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(1869): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1869 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498229 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(1982) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(1982): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1982 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498229 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(2026) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(2026): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2026 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498229 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(2070) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(2070): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2070 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498229 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(2105) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(2105): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2105 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498229 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(2454) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(2454): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2454 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498229 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(2546) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(2546): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2546 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498229 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MUGS coco3fpga_top.v(2522) " "Verilog HDL Always Construct warning at coco3fpga_top.v(2522): inferring latch(es) for variable \"MUGS\", which holds its previous value in one or more paths through the always construct" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628033498229 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "CoCo3IO.v(376) " "Verilog HDL or VHDL arithmetic warning at CoCo3IO.v(376): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 376 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498245 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "CoCo3IO.v(426) " "Verilog HDL or VHDL arithmetic warning at CoCo3IO.v(426): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 426 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498245 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "CoCo3IO.v(699) " "Verilog HDL or VHDL arithmetic warning at CoCo3IO.v(699): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 699 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498245 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "CoCo3IO.v(777) " "Verilog HDL or VHDL arithmetic warning at CoCo3IO.v(777): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 777 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498245 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(3230) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(3230): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3230 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498261 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(3270) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(3270): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3270 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498261 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(4045) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(4045): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4045 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498261 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(4580) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(4580): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4580 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498292 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(4586) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(4586): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4586 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498292 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(4588) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(4588): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4588 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498292 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3fpga_top.v(4591) " "Verilog HDL or VHDL arithmetic warning at coco3fpga_top.v(4591): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4591 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498292 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(90) " "Verilog HDL or VHDL arithmetic warning at paddles.v(90): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 90 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498292 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(106) " "Verilog HDL or VHDL arithmetic warning at paddles.v(106): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 106 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498292 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(126) " "Verilog HDL or VHDL arithmetic warning at paddles.v(126): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 126 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498307 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(138) " "Verilog HDL or VHDL arithmetic warning at paddles.v(138): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 138 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498307 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(179) " "Verilog HDL or VHDL arithmetic warning at paddles.v(179): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 179 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498307 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(195) " "Verilog HDL or VHDL arithmetic warning at paddles.v(195): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 195 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498307 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(215) " "Verilog HDL or VHDL arithmetic warning at paddles.v(215): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 215 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498307 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(227) " "Verilog HDL or VHDL arithmetic warning at paddles.v(227): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 227 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498307 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(268) " "Verilog HDL or VHDL arithmetic warning at paddles.v(268): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 268 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498307 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(284) " "Verilog HDL or VHDL arithmetic warning at paddles.v(284): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 284 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498307 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(304) " "Verilog HDL or VHDL arithmetic warning at paddles.v(304): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 304 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498307 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(316) " "Verilog HDL or VHDL arithmetic warning at paddles.v(316): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 316 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498307 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(357) " "Verilog HDL or VHDL arithmetic warning at paddles.v(357): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 357 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498307 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(373) " "Verilog HDL or VHDL arithmetic warning at paddles.v(373): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 373 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498307 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(393) " "Verilog HDL or VHDL arithmetic warning at paddles.v(393): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 393 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498307 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "paddles.v(405) " "Verilog HDL or VHDL arithmetic warning at paddles.v(405): loss of carry in addition or borrow in subtraction" {  } { { "..\\CoCo3FPGA_Common\\paddles.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/paddles.v" 405 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033498307 "|coco3fpga_dw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUGS coco3fpga_top.v(2522) " "Inferred latch for \"MUGS\" at coco3fpga_top.v(2522)" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033498417 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir SDRAM_DATA\[31..16\] coco3fpga_top.v(252) " "bidir port \"SDRAM_DATA\[31..16\]\" at coco3fpga_top.v(252) has no fan-out" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1628033498464 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input CLK27MHZ coco3fpga_top.v(112) " "input port \"CLK27MHZ\" at coco3fpga_top.v(112) has no fan-out" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 112 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1628033498464 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input AUD_ADCDAT coco3fpga_top.v(363) " "input port \"AUD_ADCDAT\" at coco3fpga_top.v(363) has no fan-out" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 363 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1628033498464 "|coco3fpga_dw"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input AUD_ADCLRCK coco3fpga_top.v(364) " "input port \"AUD_ADCLRCK\" at coco3fpga_top.v(364) has no fan-out" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 364 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1628033498464 "|coco3fpga_dw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Display Counter_Display:DC " "Elaborating entity \"Counter_Display\" for hierarchy \"Counter_Display:DC\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "DC" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COCO_ROM COCO_ROM:CC3_ROM " "Elaborating entity \"COCO_ROM\" for hierarchy \"COCO_ROM:CC3_ROM\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "CC3_ROM" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COCO_SRAM COCO_SRAM:CC3_SRAM0 " "Elaborating entity \"COCO_SRAM\" for hierarchy \"COCO_SRAM:CC3_SRAM0\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "CC3_SRAM0" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499261 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK coco_ram.vhd(102) " "VHDL Process Statement warning at coco_ram.vhd(102): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/sram/coco_ram.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/sram/coco_ram.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499276 "|coco3fpga_dw|COCO_SRAM:CC3_SRAM0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdramCntl sdramCntl:SDRAM " "Elaborating entity \"sdramCntl\" for hierarchy \"sdramCntl:SDRAM\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "SDRAM" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 1754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499276 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activeBank_r sdramcntl.vhd(364) " "VHDL Process Statement warning at sdramcntl.vhd(364): signal \"activeBank_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499354 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ba_x sdramcntl.vhd(377) " "VHDL Process Statement warning at sdramcntl.vhd(377): signal \"ba_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499354 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col sdramcntl.vhd(387) " "VHDL Process Statement warning at sdramcntl.vhd(387): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499354 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "col sdramcntl.vhd(388) " "VHDL Process Statement warning at sdramcntl.vhd(388): signal \"col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499354 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdInProgress sdramcntl.vhd(401) " "VHDL Process Statement warning at sdramcntl.vhd(401): signal \"rdInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499354 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank sdramcntl.vhd(434) " "VHDL Process Statement warning at sdramcntl.vhd(434): signal \"bank\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activeBank_r sdramcntl.vhd(434) " "VHDL Process Statement warning at sdramcntl.vhd(434): signal \"activeBank_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row sdramcntl.vhd(434) " "VHDL Process Statement warning at sdramcntl.vhd(434): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bankIndex sdramcntl.vhd(434) " "VHDL Process Statement warning at sdramcntl.vhd(434): signal \"bankIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activateInProgress sdramcntl.vhd(572) " "VHDL Process Statement warning at sdramcntl.vhd(572): signal \"activateInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrInProgress sdramcntl.vhd(572) " "VHDL Process Statement warning at sdramcntl.vhd(572): signal \"wrInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdInProgress sdramcntl.vhd(572) " "VHDL Process Statement warning at sdramcntl.vhd(572): signal \"rdInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ba_x sdramcntl.vhd(586) " "VHDL Process Statement warning at sdramcntl.vhd(586): signal \"ba_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 586 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ba_r sdramcntl.vhd(586) " "VHDL Process Statement warning at sdramcntl.vhd(586): signal \"ba_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 586 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "doActivate sdramcntl.vhd(588) " "VHDL Process Statement warning at sdramcntl.vhd(588): signal \"doActivate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 588 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activateInProgress sdramcntl.vhd(590) " "VHDL Process Statement warning at sdramcntl.vhd(590): signal \"activateInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrInProgress sdramcntl.vhd(590) " "VHDL Process Statement warning at sdramcntl.vhd(590): signal \"wrInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdInProgress sdramcntl.vhd(590) " "VHDL Process Statement warning at sdramcntl.vhd(590): signal \"rdInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bankIndex sdramcntl.vhd(594) " "VHDL Process Statement warning at sdramcntl.vhd(594): signal \"bankIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 594 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdInProgress sdramcntl.vhd(600) " "VHDL Process Statement warning at sdramcntl.vhd(600): signal \"rdInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 600 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ba_x sdramcntl.vhd(615) " "VHDL Process Statement warning at sdramcntl.vhd(615): signal \"ba_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 615 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ba_r sdramcntl.vhd(615) " "VHDL Process Statement warning at sdramcntl.vhd(615): signal \"ba_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 615 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "doActivate sdramcntl.vhd(617) " "VHDL Process Statement warning at sdramcntl.vhd(617): signal \"doActivate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 617 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activateInProgress sdramcntl.vhd(619) " "VHDL Process Statement warning at sdramcntl.vhd(619): signal \"activateInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrInProgress sdramcntl.vhd(619) " "VHDL Process Statement warning at sdramcntl.vhd(619): signal \"wrInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdInProgress sdramcntl.vhd(619) " "VHDL Process Statement warning at sdramcntl.vhd(619): signal \"rdInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bankIndex sdramcntl.vhd(623) " "VHDL Process Statement warning at sdramcntl.vhd(623): signal \"bankIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 623 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdInProgress sdramcntl.vhd(627) " "VHDL Process Statement warning at sdramcntl.vhd(627): signal \"rdInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 627 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "doSelfRfsh sdramcntl.vhd(643) " "VHDL Process Statement warning at sdramcntl.vhd(643): signal \"doSelfRfsh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 643 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activateInProgress sdramcntl.vhd(645) " "VHDL Process Statement warning at sdramcntl.vhd(645): signal \"activateInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrInProgress sdramcntl.vhd(645) " "VHDL Process Statement warning at sdramcntl.vhd(645): signal \"wrInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdInProgress sdramcntl.vhd(645) " "VHDL Process Statement warning at sdramcntl.vhd(645): signal \"rdInProgress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row sdramcntl.vhd(667) " "VHDL Process Statement warning at sdramcntl.vhd(667): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 667 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bank sdramcntl.vhd(668) " "VHDL Process Statement warning at sdramcntl.vhd(668): signal \"bank\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 668 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row sdramcntl.vhd(669) " "VHDL Process Statement warning at sdramcntl.vhd(669): signal \"row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 669 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bankIndex sdramcntl.vhd(669) " "VHDL Process Statement warning at sdramcntl.vhd(669): signal \"bankIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 669 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bankIndex sdramcntl.vhd(670) " "VHDL Process Statement warning at sdramcntl.vhd(670): signal \"bankIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 670 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "doSelfRfsh sdramcntl.vhd(690) " "VHDL Process Statement warning at sdramcntl.vhd(690): signal \"doSelfRfsh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 690 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "sdramcntl.vhd(707) " "VHDL Case Statement information at sdramcntl.vhd(707): OTHERS choice is never selected" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 707 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1628033499370 "|coco3fpga_dw|sdramCntl:SDRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PH2_CLK PH2_CLK:PH2_CLK_inst " "Elaborating entity \"PH2_CLK\" for hierarchy \"PH2_CLK:PH2_CLK_inst\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "PH2_CLK_inst" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PH2_CLK_altclkctrl_7ji PH2_CLK:PH2_CLK_inst\|PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component " "Elaborating entity \"PH2_CLK_altclkctrl_7ji\" for hierarchy \"PH2_CLK:PH2_CLK_inst\|PH2_CLK_altclkctrl_7ji:PH2_CLK_altclkctrl_7ji_component\"" {  } { { "../CoCO3FPGA_Common/PH2_CLK.v" "PH2_CLK_altclkctrl_7ji_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PH2_CLK.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu09 cpu09:GLBCPU09 " "Elaborating entity \"cpu09\" for hierarchy \"cpu09:GLBCPU09\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "GLBCPU09" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499432 ""}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu09l_128.vhd(2517) " "VHDL Case Statement information at cpu09l_128.vhd(2517): OTHERS choice is never selected" {  } { { "../CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" 2517 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1628033499495 "|coco3fpga_dw|cpu09:GLBCPU09"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu09l_128.vhd(3726) " "VHDL Case Statement information at cpu09l_128.vhd(3726): OTHERS choice is never selected" {  } { { "../CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" 3726 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1628033499495 "|coco3fpga_dw|cpu09:GLBCPU09"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu09l_128.vhd(5779) " "VHDL Case Statement information at cpu09l_128.vhd(5779): OTHERS choice is never selected" {  } { { "../CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" 5779 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1628033499511 "|coco3fpga_dw|cpu09:GLBCPU09"}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu09l_128.vhd(5894) " "VHDL Case Statement information at cpu09l_128.vhd(5894): OTHERS choice is never selected" {  } { { "../CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/CPU09/cpu09l_128.vhd" 5894 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1628033499511 "|coco3fpga_dw|cpu09:GLBCPU09"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65 T65:GLB6502 " "Elaborating entity \"T65\" for hierarchy \"T65:GLB6502\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "GLB6502" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499526 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "Abort_n T65.vhd(78) " "Verilog HDL or VHDL information at T65.vhd(78): object \"Abort_n\" declared but not used" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 78 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033499557 "|coco3fpga_dw|T65:GLB6502"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D T65.vhd(100) " "Verilog HDL or VHDL warning at T65.vhd(100): object \"D\" assigned a value but never read" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628033499557 "|coco3fpga_dw|T65:GLB6502"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE T65.vhd(185) " "VHDL warning at T65.vhd(185): comparison between unequal length operands always returns TRUE" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 185 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033499557 "|coco3fpga_dw|T65:GLB6502"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input Abort_n T65.vhd(78) " "input port \"Abort_n\" at T65.vhd(78) has no fan-out" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 78 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1628033499557 "|coco3fpga_dw|T65:GLB6502"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_MCode T65:GLB6502\|T65_MCode:mcode " "Elaborating entity \"T65_MCode\" for hierarchy \"T65:GLB6502\|T65_MCode:mcode\"" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "mcode" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499557 ""}
{ "Info" "IVRFX_L3_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "T65_MCode.vhd(945) " "VHDL Case Statement information at T65_MCode.vhd(945): OTHERS choice is never selected" {  } { { "../CoCO3FPGA_Common/T65/T65_MCode.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_MCode.vhd" 945 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0 "Analysis & Synthesis" 0 -1 1628033499573 "|coco3fpga_dw|T65:GLB6502|T65_MCode:mcode"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input P\[5..2\] T65_MCode.vhd(74) " "input port \"P\[5..2\]\" at T65_MCode.vhd(74) has no fan-out" {  } { { "../CoCO3FPGA_Common/T65/T65_MCode.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_MCode.vhd" 74 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1628033499573 "|coco3fpga_dw|T65:GLB6502|T65_MCode:mcode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_ALU T65:GLB6502\|T65_ALU:alu " "Elaborating entity \"T65_ALU\" for hierarchy \"T65:GLB6502\|T65_ALU:alu\"" {  } { { "../CoCO3FPGA_Common/T65/T65.vhd" "alu" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499573 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "Mode T65_ALU.vhd(66) " "Verilog HDL or VHDL information at T65_ALU.vhd(66): object \"Mode\" declared but not used" {  } { { "../CoCO3FPGA_Common/T65/T65_ALU.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_ALU.vhd" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033499589 "|coco3fpga_dw|T65:GLB6502|T65_ALU:alu"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input Mode T65_ALU.vhd(66) " "input port \"Mode\" at T65_ALU.vhd(66) has no fan-out" {  } { { "../CoCO3FPGA_Common/T65/T65_ALU.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65_ALU.vhd" 66 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1628033499589 "|coco3fpga_dw|T65:GLB6502|T65_ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disk02 disk02:disk02_inst " "Elaborating entity \"disk02\" for hierarchy \"disk02:disk02_inst\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "disk02_inst" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram disk02:disk02_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"disk02:disk02_inst\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/disk02.v" "altsyncram_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/disk02.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disk02:disk02_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"disk02:disk02_inst\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/disk02.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/disk02.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disk02:disk02_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"disk02:disk02_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file disk02.mif " "Parameter \"init_file\" = \"disk02.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499698 ""}  } { { "../CoCO3FPGA_Common/disk02.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/disk02.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628033499698 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_vcg1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_vcg1.tdf" 246 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033499761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vcg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vcg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vcg1 " "Found entity 1: altsyncram_vcg1" {  } { { "db/altsyncram_vcg1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_vcg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033499761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033499761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vcg1 disk02:disk02_inst\|altsyncram:altsyncram_component\|altsyncram_vcg1:auto_generated " "Elaborating entity \"altsyncram_vcg1\" for hierarchy \"disk02:disk02_inst\|altsyncram:altsyncram_component\|altsyncram_vcg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disk02_02 disk02_02:disk02_02_inst " "Elaborating entity \"disk02_02\" for hierarchy \"disk02_02:disk02_02_inst\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "disk02_02_inst" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram disk02_02:disk02_02_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"disk02_02:disk02_02_inst\|altsyncram:altsyncram_component\"" {  } { { "../CoCo3FPGA_Common/disk02_02.v" "altsyncram_component" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/disk02_02.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disk02_02:disk02_02_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"disk02_02:disk02_02_inst\|altsyncram:altsyncram_component\"" {  } { { "../CoCo3FPGA_Common/disk02_02.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/disk02_02.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disk02_02:disk02_02_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"disk02_02:disk02_02_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file disk02_02.mif " "Parameter \"init_file\" = \"disk02_02.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033499839 ""}  } { { "../CoCo3FPGA_Common/disk02_02.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/disk02_02.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628033499839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3fn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3fn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3fn1 " "Found entity 1: altsyncram_3fn1" {  } { { "db/altsyncram_3fn1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_3fn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033499901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033499901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3fn1 disk02_02:disk02_02_inst\|altsyncram:altsyncram_component\|altsyncram_3fn1:auto_generated " "Elaborating entity \"altsyncram_3fn1\" for hierarchy \"disk02_02:disk02_02_inst\|altsyncram:altsyncram_component\|altsyncram_3fn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_dp buffer_dp:buffer_dp_read " "Elaborating entity \"buffer_dp\" for hierarchy \"buffer_dp:buffer_dp_read\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "buffer_dp_read" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033499979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/buffer_dp.v" "altsyncram_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/buffer_dp.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/buffer_dp.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/buffer_dp.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component " "Instantiated megafunction \"buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500026 ""}  } { { "../CoCO3FPGA_Common/buffer_dp.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/buffer_dp.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628033500026 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_cjo1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_cjo1.tdf" 308 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033500104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjo1 " "Found entity 1: altsyncram_cjo1" {  } { { "db/altsyncram_cjo1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_cjo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033500104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033500104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjo1 buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component\|altsyncram_cjo1:auto_generated " "Elaborating entity \"altsyncram_cjo1\" for hierarchy \"buffer_dp:buffer_dp_read\|altsyncram:altsyncram_component\|altsyncram_cjo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_READ FIFO_READ:FIFO_READ_inst " "Elaborating entity \"FIFO_READ\" for hierarchy \"FIFO_READ:FIFO_READ_inst\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "FIFO_READ_inst" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\"" {  } { { "../CoCO3FPGA_Common/FIFO_READ.v" "dcfifo_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_READ.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\"" {  } { { "../CoCO3FPGA_Common/FIFO_READ.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_READ.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033500511 ""}  } { { "../CoCO3FPGA_Common/FIFO_READ.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_READ.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628033500511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_m6m1 " "Found entity 1: dcfifo_m6m1" {  } { { "db/dcfifo_m6m1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_m6m1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033500573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033500573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_m6m1 FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated " "Elaborating entity \"dcfifo_m6m1\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033500636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033500636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_m6m1.tdf" "rdptr_g1p" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_m6m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033500698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033500698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_m6m1.tdf" "wrptr_g1p" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_m6m1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hs61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hs61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hs61 " "Found entity 1: altsyncram_hs61" {  } { { "db/altsyncram_hs61.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_hs61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033500792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033500792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hs61 FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|altsyncram_hs61:fifo_ram " "Elaborating entity \"altsyncram_hs61\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|altsyncram_hs61:fifo_ram\"" {  } { { "db/dcfifo_m6m1.tdf" "fifo_ram" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_m6m1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033500823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033500823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_m6m1.tdf" "rs_dgwp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_m6m1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033500854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033500854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe12 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe12" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033500886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033500886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_m6m1.tdf" "ws_dgrp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_m6m1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033500901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033500901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe15 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe15" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033500979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033500979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"FIFO_READ:FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_m6m1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_m6m1.tdf" "rdempty_eq_comp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_m6m1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033500979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_WRITE FIFO_WRITE:FIFO_WRITE_inst " "Elaborating entity \"FIFO_WRITE\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "FIFO_WRITE_inst" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033501011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\"" {  } { { "../CoCO3FPGA_Common/FIFO_WRITE.v" "dcfifo_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_WRITE.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033501354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\"" {  } { { "../CoCO3FPGA_Common/FIFO_WRITE.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_WRITE.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033501370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033501370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033501370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033501370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033501370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033501370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033501370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033501370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033501370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033501370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033501370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033501370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033501370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033501370 ""}  } { { "../CoCO3FPGA_Common/FIFO_WRITE.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_WRITE.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628033501370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_s6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_s6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_s6m1 " "Found entity 1: dcfifo_s6m1" {  } { { "db/dcfifo_s6m1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_s6m1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033501448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033501448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_s6m1 FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated " "Elaborating entity \"dcfifo_s6m1\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033501448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033501479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033501479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_s6m1.tdf" "rs_dgwp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_s6m1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033501479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033501495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033501495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe5" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033501511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033501542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033501542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_s6m1.tdf" "ws_dgrp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_s6m1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033501542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033501557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033501557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe8" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033501573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/cmpr_b66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033501636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033501636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_s6m1.tdf" "rdempty_eq_comp1_lsb" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_s6m1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033501636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033501714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033501714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"FIFO_WRITE:FIFO_WRITE_inst\|dcfifo:dcfifo_component\|dcfifo_s6m1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_s6m1.tdf" "rdemp_eq_comp_lsb_mux" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_s6m1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033501714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_1024 FIFO_1024:WF_FIFO_READ_inst " "Elaborating entity \"FIFO_1024\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "WF_FIFO_READ_inst" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033501745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\"" {  } { { "../CoCO3FPGA_Common/FIFO_1024.v" "dcfifo_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_1024.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033502089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\"" {  } { { "../CoCO3FPGA_Common/FIFO_1024.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_1024.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033502104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033502104 ""}  } { { "../CoCO3FPGA_Common/FIFO_1024.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/FIFO_1024.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628033502104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_14i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_14i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_14i1 " "Found entity 1: dcfifo_14i1" {  } { { "db/dcfifo_14i1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_14i1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033502151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033502151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_14i1 FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated " "Elaborating entity \"dcfifo_14i1\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033502151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033502245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033502245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_14i1.tdf" "rdptr_g1p" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_14i1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033502245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_2lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033502323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033502323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_14i1.tdf" "wrptr_g1p" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_14i1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033502323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1v61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1v61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1v61 " "Found entity 1: altsyncram_1v61" {  } { { "db/altsyncram_1v61.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_1v61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033502401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033502401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1v61 FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|altsyncram_1v61:fifo_ram " "Elaborating entity \"altsyncram_1v61\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|altsyncram_1v61:fifo_ram\"" {  } { { "db/dcfifo_14i1.tdf" "fifo_ram" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_14i1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033502401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033502417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033502417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\"" {  } { { "db/dcfifo_14i1.tdf" "rs_dgwp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_14i1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033502417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033502448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033502448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe12 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe12\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe12" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033502448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_dpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033502479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033502479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\"" {  } { { "db/dcfifo_14i1.tdf" "ws_dgrp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_14i1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033502479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033502495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033502495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe15 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe15\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe15" { Text "X:/COCO3_Mister/CoCo3FPGA/db/alt_synch_pipe_dpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033502495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033502573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033502573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"FIFO_1024:WF_FIFO_READ_inst\|dcfifo:dcfifo_component\|dcfifo_14i1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_14i1.tdf" "rdempty_eq_comp" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_14i1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033502573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glb6850 glb6850:COM1 " "Elaborating entity \"glb6850\" for hierarchy \"glb6850:COM1\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "COM1" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033502932 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart_6850.v(138) " "Verilog HDL or VHDL arithmetic warning at uart_6850.v(138): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 138 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033502979 "|coco3fpga_dw|glb6850:COM1"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart_6850.v(141) " "Verilog HDL or VHDL arithmetic warning at uart_6850.v(141): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 141 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033502979 "|coco3fpga_dw|glb6850:COM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX glb6850:COM1\|UART_TX:TX " "Elaborating entity \"UART_TX\" for hierarchy \"glb6850:COM1\|UART_TX:TX\"" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "TX" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033502979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 6850TX.v(147) " "Verilog HDL assignment warning at 6850TX.v(147): truncated value with size 32 to match size of target (3)" {  } { { "../CoCO3FPGA_Common/UART_6850/6850TX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850TX.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628033503011 "|coco3fpga_dw|glb6850:COM1|UART_TX:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 6850TX.v(181) " "Verilog HDL assignment warning at 6850TX.v(181): truncated value with size 32 to match size of target (7)" {  } { { "../CoCO3FPGA_Common/UART_6850/6850TX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850TX.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628033503011 "|coco3fpga_dw|glb6850:COM1|UART_TX:TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX glb6850:COM1\|UART_RX:RX " "Elaborating entity \"UART_RX\" for hierarchy \"glb6850:COM1\|UART_RX:RX\"" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "RX" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 6850RX.v(154) " "Verilog HDL assignment warning at 6850RX.v(154): truncated value with size 32 to match size of target (3)" {  } { { "../CoCO3FPGA_Common/UART_6850/6850RX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850RX.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628033503026 "|coco3fpga_dw|glb6850:COM1|UART_RX:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 6850RX.v(187) " "Verilog HDL assignment warning at 6850RX.v(187): truncated value with size 32 to match size of target (6)" {  } { { "../CoCO3FPGA_Common/UART_6850/6850RX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850RX.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628033503026 "|coco3fpga_dw|glb6850:COM1|UART_RX:RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:GLB_I2C " "Elaborating entity \"I2C\" for hierarchy \"I2C:GLB_I2C\"" {  } { { "..\\CoCo3FPGA_Common\\CoCo3IO.v" "GLB_I2C" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/CoCo3IO.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503042 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "i2c.v(148) " "Verilog HDL or VHDL arithmetic warning at i2c.v(148): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 148 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503057 "|coco3fpga_dw|I2C:GLB_I2C"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "i2c.v(200) " "Verilog HDL or VHDL arithmetic warning at i2c.v(200): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 200 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503057 "|coco3fpga_dw|I2C:GLB_I2C"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "i2c.v(258) " "Verilog HDL or VHDL arithmetic warning at i2c.v(258): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 258 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503057 "|coco3fpga_dw|I2C:GLB_I2C"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "i2c.v(319) " "Verilog HDL or VHDL arithmetic warning at i2c.v(319): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 319 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503057 "|coco3fpga_dw|I2C:GLB_I2C"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "i2c.v(410) " "Verilog HDL or VHDL arithmetic warning at i2c.v(410): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 410 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503057 "|coco3fpga_dw|I2C:GLB_I2C"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "i2c.v(470) " "Verilog HDL or VHDL arithmetic warning at i2c.v(470): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 470 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503057 "|coco3fpga_dw|I2C:GLB_I2C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COCOKEY COCOKEY:coco_keyboard " "Elaborating entity \"COCOKEY\" for hierarchy \"COCOKEY:coco_keyboard\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "coco_keyboard" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503057 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "cocokey.v(198) " "Verilog HDL or VHDL arithmetic warning at cocokey.v(198): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 198 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503089 "|coco3fpga_dw|COCOKEY:coco_keyboard"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "cocokey.v(704) " "Verilog HDL or VHDL arithmetic warning at cocokey.v(704): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/cocokey.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 704 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503089 "|coco3fpga_dw|COCOKEY:coco_keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard COCOKEY:coco_keyboard\|ps2_keyboard:KEYBOARD " "Elaborating entity \"ps2_keyboard\" for hierarchy \"COCOKEY:coco_keyboard\|ps2_keyboard:KEYBOARD\"" {  } { { "../CoCO3FPGA_Common/cocokey.v" "KEYBOARD" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/cocokey.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503089 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "ps2_keyboard.v(144) " "Verilog HDL or VHDL arithmetic warning at ps2_keyboard.v(144): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" 144 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503104 "|coco3fpga_dw|COCOKEY:coco_keyboard|ps2_keyboard:KEYBOARD"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "ps2_keyboard.v(183) " "Verilog HDL or VHDL arithmetic warning at ps2_keyboard.v(183): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" 183 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503104 "|coco3fpga_dw|COCOKEY:coco_keyboard|ps2_keyboard:KEYBOARD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDAC VDAC:VDAC_inst " "Elaborating entity \"VDAC\" for hierarchy \"VDAC:VDAC_inst\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "VDAC_inst" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VDAC:VDAC_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/VDAC.v" "altsyncram_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VDAC:VDAC_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/VDAC.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VDAC:VDAC_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file VDAC.mif " "Parameter \"init_file\" = \"VDAC.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503151 ""}  } { { "../CoCO3FPGA_Common/VDAC.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628033503151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rbm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rbm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rbm1 " "Found entity 1: altsyncram_rbm1" {  } { { "db/altsyncram_rbm1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_rbm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033503214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033503214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rbm1 VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated " "Elaborating entity \"altsyncram_rbm1\" for hierarchy \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COCO3VIDEO COCO3VIDEO:COCOVID " "Elaborating entity \"COCO3VIDEO\" for hierarchy \"COCO3VIDEO:COCOVID\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "COCOVID" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503276 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RAM_ADDRESS_X coco3vid.v(164) " "Verilog HDL or VHDL information at coco3vid.v(164): object \"RAM_ADDRESS_X\" declared but not used" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 164 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(259) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(259): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 259 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(295) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(295): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 295 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(301) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(301): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 301 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(338) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(338): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 338 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(344) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(344): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 344 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(357) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(357): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 357 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(363) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(363): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 363 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(372) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(372): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 372 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(378) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(378): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 378 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "coco3vid.v(1611) " "Verilog HDL Case Statement information at coco3vid.v(1611): all case item expressions in this case statement are onehot" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1611 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "coco3vid.v(1666) " "Verilog HDL Case Statement information at coco3vid.v(1666): all case item expressions in this case statement are onehot" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1666 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1856) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1856): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1856 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1905) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1905): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1905 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1907) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1907): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1907 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1908) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1908): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1908 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1909) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1909): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1909 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1910) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1910): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1910 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1911) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1911): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1911 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1912) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1912): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1912 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1913) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1913): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1913 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1914) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1914): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1914 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1921) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1921): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1921 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1922) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1922): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1922 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1923) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1923): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1923 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1924) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1924): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1924 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1925) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1925): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1925 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1926) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1926): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1926 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503339 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1927) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1927): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1927 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1928) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1928): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1928 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1929) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1929): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1929 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1930) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1930): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1930 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1931) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1931): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1931 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1932) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1932): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1932 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1934) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1934): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1934 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1936) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1936): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1936 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(1986) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(1986): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1986 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(2000) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(2000): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 2000 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(2032) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(2032): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 2032 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(2055) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(2055): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 2055 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(2150) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(2150): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 2150 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "coco3vid.v(2325) " "Verilog HDL or VHDL arithmetic warning at coco3vid.v(2325): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 2325 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 "|coco3fpga_dw|COCO3VIDEO:COCOVID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COCO3GEN COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen " "Elaborating entity \"COCO3GEN\" for hierarchy \"COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "coco3gen" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/COCO3GEN.v" "altsyncram_component" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/COCO3GEN.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component\"" {  } { { "../CoCO3FPGA_Common/COCO3GEN.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/COCO3GEN.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component " "Instantiated megafunction \"COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file coco3gen.mif " "Parameter \"init_file\" = \"coco3gen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628033503401 ""}  } { { "../CoCO3FPGA_Common/COCO3GEN.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/COCO3GEN.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628033503401 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_lmb1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_lmb1.tdf" 203 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033503479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lmb1 " "Found entity 1: altsyncram_lmb1" {  } { { "db/altsyncram_lmb1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_lmb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628033503479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628033503479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lmb1 COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component\|altsyncram_lmb1:auto_generated " "Elaborating entity \"altsyncram_lmb1\" for hierarchy \"COCO3VIDEO:COCOVID\|COCO3GEN:coco3gen\|altsyncram:altsyncram_component\|altsyncram_lmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glb6551 glb6551:RS232 " "Elaborating entity \"glb6551\" for hierarchy \"glb6551:RS232\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "RS232" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503526 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "uart_6551.v(283) " "Verilog HDL or VHDL arithmetic warning at uart_6551.v(283): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 283 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503542 "|coco3fpga_dw|glb6551:RS232"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart51_tx glb6551:RS232\|uart51_tx:tx " "Elaborating entity \"uart51_tx\" for hierarchy \"glb6551:RS232\|uart51_tx:tx\"" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "tx" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 6551tx.v(155) " "Verilog HDL assignment warning at 6551tx.v(155): truncated value with size 32 to match size of target (3)" {  } { { "../CoCO3FPGA_Common/UART_6551/6551tx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551tx.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628033503557 "|coco3fpga_dw|glb6551:RS232|uart51_tx:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 6551tx.v(221) " "Verilog HDL assignment warning at 6551tx.v(221): truncated value with size 32 to match size of target (7)" {  } { { "../CoCO3FPGA_Common/UART_6551/6551tx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551tx.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628033503557 "|coco3fpga_dw|glb6551:RS232|uart51_tx:tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart51_rx glb6551:RS232\|uart51_rx:rx " "Elaborating entity \"uart51_rx\" for hierarchy \"glb6551:RS232\|uart51_rx:rx\"" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "rx" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 6551rx.v(211) " "Verilog HDL assignment warning at 6551rx.v(211): truncated value with size 32 to match size of target (3)" {  } { { "../CoCO3FPGA_Common/UART_6551/6551rx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551rx.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628033503573 "|coco3fpga_dw|glb6551:RS232|uart51_rx:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 6551rx.v(253) " "Verilog HDL assignment warning at 6551rx.v(253): truncated value with size 32 to match size of target (6)" {  } { { "../CoCO3FPGA_Common/UART_6551/6551rx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551rx.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628033503573 "|coco3fpga_dw|glb6551:RS232|uart51_rx:rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDCard SDCard:SPI_09 " "Elaborating entity \"SDCard\" for hierarchy \"SDCard:SPI_09\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "SPI_09" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628033503573 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "halt_buf0 SDCard.v(105) " "Verilog HDL or VHDL information at SDCard.v(105): object \"halt_buf0\" declared but not used" {  } { { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 105 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033503589 "|coco3fpga_dw|SDCard:SPI_09"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "halt_buf1 SDCard.v(106) " "Verilog HDL or VHDL information at SDCard.v(106): object \"halt_buf1\" declared but not used" {  } { { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 106 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033503589 "|coco3fpga_dw|SDCard:SPI_09"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "halt_state SDCard.v(107) " "Verilog HDL or VHDL information at SDCard.v(107): object \"halt_state\" declared but not used" {  } { { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 107 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1628033503589 "|coco3fpga_dw|SDCard:SPI_09"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "SDCard.v(282) " "Verilog HDL or VHDL arithmetic warning at SDCard.v(282): loss of carry in addition or borrow in subtraction" {  } { { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 282 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1628033503589 "|coco3fpga_dw|SDCard:SPI_09"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SDCard.v(238) " "Verilog HDL Case Statement information at SDCard.v(238): all case item expressions in this case statement are onehot" {  } { { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 238 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1628033503589 "|coco3fpga_dw|SDCard:SPI_09"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[12\] " "Synthesized away node \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_rbm1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_rbm1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../CoCO3FPGA_Common/VDAC.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 90 0 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4856 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1628033505026 "|coco3fpga_dw|VDAC:VDAC_inst|altsyncram:altsyncram_component|altsyncram_rbm1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[13\] " "Synthesized away node \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_rbm1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_rbm1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../CoCO3FPGA_Common/VDAC.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 90 0 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4856 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1628033505026 "|coco3fpga_dw|VDAC:VDAC_inst|altsyncram:altsyncram_component|altsyncram_rbm1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[14\] " "Synthesized away node \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_rbm1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_rbm1.tdf" 529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../CoCO3FPGA_Common/VDAC.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 90 0 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4856 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1628033505026 "|coco3fpga_dw|VDAC:VDAC_inst|altsyncram:altsyncram_component|altsyncram_rbm1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[15\] " "Synthesized away node \"VDAC:VDAC_inst\|altsyncram:altsyncram_component\|altsyncram_rbm1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_rbm1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_rbm1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../CoCO3FPGA_Common/VDAC.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/VDAC.v" 90 0 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 4856 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1628033505026 "|coco3fpga_dw|VDAC:VDAC_inst|altsyncram:altsyncram_component|altsyncram_rbm1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1628033505026 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1628033505026 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "JSTICK " "Found clock multiplexer JSTICK" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1628033505245 "|coco3fpga_dw|JSTICK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "JSTICK~0 " "Found clock multiplexer JSTICK~0" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1628033505245 "|coco3fpga_dw|JSTICK~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "JSTICK~1 " "Found clock multiplexer JSTICK~1" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1628033505245 "|coco3fpga_dw|JSTICK~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "TMR_CLK " "Found clock multiplexer TMR_CLK" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 613 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1628033505245 "|coco3fpga_dw|TMR_CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "glb6551:RS232\|TX_CLK " "Found clock multiplexer glb6551:RS232\|TX_CLK" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 128 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1628033505245 "|coco3fpga_dw|glb6551:RS232|TX_CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "glb6551:RS232\|RX_CLK " "Found clock multiplexer glb6551:RS232\|RX_CLK" {  } { { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 92 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1628033505245 "|coco3fpga_dw|glb6551:RS232|RX_CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "WF_CLOCK " "Found clock multiplexer WF_CLOCK" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 825 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1628033505245 "|coco3fpga_dw|WF_CLOCK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "glb6850:COM2\|RX_CLK_X " "Found clock multiplexer glb6850:COM2\|RX_CLK_X" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 124 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1628033505245 "|coco3fpga_dw|glb6850:COM2|RX_CLK_X"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "glb6850:COM2\|TX_CLK_X " "Found clock multiplexer glb6850:COM2\|TX_CLK_X" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 123 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1628033505245 "|coco3fpga_dw|glb6850:COM2|TX_CLK_X"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "glb6850:COM1\|RX_CLK_X " "Found clock multiplexer glb6850:COM1\|RX_CLK_X" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 124 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1628033505245 "|coco3fpga_dw|glb6850:COM1|RX_CLK_X"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "glb6850:COM1\|TX_CLK_X " "Found clock multiplexer glb6850:COM1\|TX_CLK_X" {  } { { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 123 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1628033505245 "|coco3fpga_dw|glb6850:COM1|TX_CLK_X"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1628033505245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628033526073 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "COCO_SRAM:CC3_SRAM1\|SRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"COCO_SRAM:CC3_SRAM1\|SRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "COCO_SRAM:CC3_SRAM0\|SRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"COCO_SRAM:CC3_SRAM0\|SRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "LEFT_BUF2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"LEFT_BUF2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628034898502 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628034898502 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1628034898502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COCO_SRAM:CC3_SRAM1\|altsyncram:SRAM_rtl_0 " "Elaborated megafunction instantiation \"COCO_SRAM:CC3_SRAM1\|altsyncram:SRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628034898596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COCO_SRAM:CC3_SRAM1\|altsyncram:SRAM_rtl_0 " "Instantiated megafunction \"COCO_SRAM:CC3_SRAM1\|altsyncram:SRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034898596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034898596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034898596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034898596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034898596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034898596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034898596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034898596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034898596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034898596 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628034898596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0h81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0h81 " "Found entity 1: altsyncram_0h81" {  } { { "db/altsyncram_0h81.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_0h81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628034898658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628034898658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628034898736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628034898736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628034898830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628034898830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:LEFT_BUF2_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:LEFT_BUF2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628034899018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:LEFT_BUF2_rtl_0 " "Instantiated megafunction \"altshift_taps:LEFT_BUF2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034899018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034899018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034899018 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628034899018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_56m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_56m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_56m " "Found entity 1: shift_taps_56m" {  } { { "db/shift_taps_56m.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/shift_taps_56m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628034899065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628034899065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uk31 " "Found entity 1: altsyncram_uk31" {  } { { "db/altsyncram_uk31.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/altsyncram_uk31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628034899143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628034899143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628034899221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628034899221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628034899299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628034899299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628034899393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628034899393 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1628034930549 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[16\] SDRAM_DATA\[16\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[16\]\" to the node \"SDRAM_DATA\[16\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[17\] SDRAM_DATA\[17\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[17\]\" to the node \"SDRAM_DATA\[17\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[18\] SDRAM_DATA\[18\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[18\]\" to the node \"SDRAM_DATA\[18\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[19\] SDRAM_DATA\[19\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[19\]\" to the node \"SDRAM_DATA\[19\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[20\] SDRAM_DATA\[20\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[20\]\" to the node \"SDRAM_DATA\[20\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[21\] SDRAM_DATA\[21\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[21\]\" to the node \"SDRAM_DATA\[21\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[22\] SDRAM_DATA\[22\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[22\]\" to the node \"SDRAM_DATA\[22\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[23\] SDRAM_DATA\[23\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[23\]\" to the node \"SDRAM_DATA\[23\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[24\] SDRAM_DATA\[24\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[24\]\" to the node \"SDRAM_DATA\[24\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[25\] SDRAM_DATA\[25\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[25\]\" to the node \"SDRAM_DATA\[25\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[26\] SDRAM_DATA\[26\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[26\]\" to the node \"SDRAM_DATA\[26\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[27\] SDRAM_DATA\[27\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[27\]\" to the node \"SDRAM_DATA\[27\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[28\] SDRAM_DATA\[28\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[28\]\" to the node \"SDRAM_DATA\[28\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[29\] SDRAM_DATA\[29\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[29\]\" to the node \"SDRAM_DATA\[29\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[30\] SDRAM_DATA\[30\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[30\]\" to the node \"SDRAM_DATA\[30\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SDRAM_DATA\[31\] SDRAM_DATA\[31\] " "Removed fan-out from the always-disabled I/O buffer \"SDRAM_DATA\[31\]\" to the node \"SDRAM_DATA\[31\]\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 252 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1628034931002 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1628034931002 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 723 -1 0 } } { "../CoCO3FPGA_Common/UART_6850/6850TX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850TX.v" 85 -1 0 } } { "../CoCO3FPGA_Common/UART_6551/6551tx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551tx.v" 86 -1 0 } } { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 91 -1 0 } } { "../CoCO3FPGA_Common/Counter_Display.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/Counter_Display.vhd" 34 -1 0 } } { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 87 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 472 -1 0 } } { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 110 -1 0 } } { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 139 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2844 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2798 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2763 -1 0 } } { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 365 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 893 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 888 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 892 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 887 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3508 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 891 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 886 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 913 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 890 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 889 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 897 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 902 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 885 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 884 -1 0 } } { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 203 -1 0 } } { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 113 -1 0 } } { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 517 -1 0 } } { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 234 -1 0 } } { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 123 -1 0 } } { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 133 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_577.tdf" 33 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_677.tdf" 33 2 0 } } { "../CoCO3FPGA_Common/SPI/SDCard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SPI/SDCard.v" 189 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 148 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 164 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 162 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2948 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3116 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_1lc.tdf" 33 2 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2981 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3150 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2915 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3083 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 2882 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3014 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3050 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3183 -1 0 } } { "../CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/PS2_Key/ps2_keyboard.v" 102 -1 0 } } { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 94 -1 0 } } { "../CoCO3FPGA_Common/UART_6850/uart_6850.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/uart_6850.v" 112 -1 0 } } { "db/dcfifo_s6m1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_s6m1.tdf" 56 2 0 } } { "db/dcfifo_s6m1.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/dcfifo_s6m1.tdf" 60 2 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 706 -1 0 } } { "../CoCO3FPGA_Common/T65/T65.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/T65/T65.vhd" 121 -1 0 } } { "../CoCO3FPGA_Common/UART_6551/uart_6551.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/uart_6551.v" 122 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_577.tdf" 46 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_677.tdf" 47 2 0 } } { "../CoCO3FPGA_Common/i2c.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/i2c.v" 103 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 914 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 903 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 898 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_2lc.tdf" 33 2 0 } } { "../CoCO3FPGA_Common/UART_6551/6551rx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551rx.v" 110 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_1lc.tdf" 46 2 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 507 -1 0 } } { "../CoCO3FPGA_Common/UART_6850/6850TX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850TX.v" 88 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 705 -1 0 } } { "../CoCO3FPGA_Common/UART_6551/6551tx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551tx.v" 89 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 875 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 873 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 872 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "X:/COCO3_Mister/CoCo3FPGA/db/a_graycounter_2lc.tdf" 47 2 0 } } { "../CoCO3FPGA_Common/UART_6551/6551rx.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6551/6551rx.v" 109 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 923 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 938 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 926 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 941 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 920 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 935 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 917 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 929 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 932 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 944 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 3244 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 878 -1 0 } } { "../CoCO3FPGA_Common/UART_6850/6850RX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850RX.v" 106 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 704 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 894 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 877 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 876 -1 0 } } { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 882 -1 0 } } { "../CoCO3FPGA_Common/UART_6850/6850RX.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/UART_6850/6850RX.v" 105 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1628034931252 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1628034931252 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|VLPR\[3\] COCO3VIDEO:COCOVID\|VLPR\[3\]~_emulated COCO3VIDEO:COCOVID\|VLPR\[3\]~1 " "Register \"COCO3VIDEO:COCOVID\|VLPR\[3\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|VLPR\[3\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|VLPR\[3\]~1\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VLPR[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|VLPR\[2\] COCO3VIDEO:COCOVID\|VLPR\[2\]~_emulated COCO3VIDEO:COCOVID\|VLPR\[2\]~5 " "Register \"COCO3VIDEO:COCOVID\|VLPR\[2\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|VLPR\[2\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|VLPR\[2\]~5\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VLPR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|VLPR\[1\] COCO3VIDEO:COCOVID\|VLPR\[1\]~_emulated COCO3VIDEO:COCOVID\|VLPR\[1\]~9 " "Register \"COCO3VIDEO:COCOVID\|VLPR\[1\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|VLPR\[1\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|VLPR\[1\]~9\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VLPR[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[16\] COCO3VIDEO:COCOVID\|ROW_ADD\[16\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[16\]~15 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[16\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[16\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[16\]~15\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[15\] COCO3VIDEO:COCOVID\|ROW_ADD\[15\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[15\]~19 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[15\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[15\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[15\]~19\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[14\] COCO3VIDEO:COCOVID\|ROW_ADD\[14\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[14\]~23 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[14\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[14\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[14\]~23\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[13\] COCO3VIDEO:COCOVID\|ROW_ADD\[13\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[13\]~27 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[13\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[13\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[13\]~27\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[12\] COCO3VIDEO:COCOVID\|ROW_ADD\[12\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[12\]~31 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[12\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[12\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[12\]~31\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[11\] COCO3VIDEO:COCOVID\|ROW_ADD\[11\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[11\]~35 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[11\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[11\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[11\]~35\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[10\] COCO3VIDEO:COCOVID\|ROW_ADD\[10\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[10\]~39 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[10\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[10\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[10\]~39\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[9\] COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~43 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[9\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[9\]~43\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[8\] COCO3VIDEO:COCOVID\|ROW_ADD\[8\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[8\]~47 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[8\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[8\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[8\]~47\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[7\] COCO3VIDEO:COCOVID\|ROW_ADD\[7\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[7\]~51 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[7\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[7\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[7\]~51\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[6\] COCO3VIDEO:COCOVID\|ROW_ADD\[6\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[6\]~55 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[6\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[6\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[6\]~55\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[5\] COCO3VIDEO:COCOVID\|ROW_ADD\[5\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[5\]~59 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[5\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[5\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[5\]~59\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[4\] COCO3VIDEO:COCOVID\|ROW_ADD\[4\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[4\]~63 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[4\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[4\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[4\]~63\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[3\] COCO3VIDEO:COCOVID\|ROW_ADD\[3\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[3\]~67 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[3\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[3\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[3\]~67\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[21\] COCO3VIDEO:COCOVID\|ROW_ADD\[21\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[21\]~71 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[21\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[21\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[21\]~71\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[20\] COCO3VIDEO:COCOVID\|ROW_ADD\[20\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[20\]~75 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[20\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[20\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[20\]~75\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[19\] COCO3VIDEO:COCOVID\|ROW_ADD\[19\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[19\]~79 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[19\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[19\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[19\]~79\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[18\] COCO3VIDEO:COCOVID\|ROW_ADD\[18\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[18\]~83 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[18\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[18\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[18\]~83\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[17\] COCO3VIDEO:COCOVID\|ROW_ADD\[17\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[17\]~87 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[17\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[17\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[17\]~87\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|ROW_ADD\[22\] COCO3VIDEO:COCOVID\|ROW_ADD\[22\]~_emulated COCO3VIDEO:COCOVID\|ROW_ADD\[22\]~91 " "Register \"COCO3VIDEO:COCOVID\|ROW_ADD\[22\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|ROW_ADD\[22\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|ROW_ADD\[22\]~91\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|ROW_ADD[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|VLPR\[0\] COCO3VIDEO:COCOVID\|VLPR\[0\]~_emulated COCO3VIDEO:COCOVID\|VLPR\[0\]~13 " "Register \"COCO3VIDEO:COCOVID\|VLPR\[0\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|VLPR\[0\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|VLPR\[0\]~13\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|VLPR[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|NUM_ROW\[3\] COCO3VIDEO:COCOVID\|NUM_ROW\[3\]~_emulated COCO3VIDEO:COCOVID\|NUM_ROW\[3\]~5 " "Register \"COCO3VIDEO:COCOVID\|NUM_ROW\[3\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|NUM_ROW\[3\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|NUM_ROW\[3\]~5\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|NUM_ROW[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|NUM_ROW\[2\] COCO3VIDEO:COCOVID\|NUM_ROW\[2\]~_emulated COCO3VIDEO:COCOVID\|NUM_ROW\[2\]~9 " "Register \"COCO3VIDEO:COCOVID\|NUM_ROW\[2\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|NUM_ROW\[2\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|NUM_ROW\[2\]~9\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|NUM_ROW[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|NUM_ROW\[1\] COCO3VIDEO:COCOVID\|NUM_ROW\[1\]~_emulated COCO3VIDEO:COCOVID\|NUM_ROW\[1\]~13 " "Register \"COCO3VIDEO:COCOVID\|NUM_ROW\[1\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|NUM_ROW\[1\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|NUM_ROW\[1\]~13\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|NUM_ROW[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "COCO3VIDEO:COCOVID\|NUM_ROW\[0\] COCO3VIDEO:COCOVID\|NUM_ROW\[0\]~_emulated COCO3VIDEO:COCOVID\|NUM_ROW\[0\]~17 " "Register \"COCO3VIDEO:COCOVID\|NUM_ROW\[0\]\" is converted into an equivalent circuit using register \"COCO3VIDEO:COCOVID\|NUM_ROW\[0\]~_emulated\" and latch \"COCO3VIDEO:COCOVID\|NUM_ROW\[0\]~17\"" {  } { { "../CoCO3FPGA_Common/coco3vid.v" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/coco3vid.v" 1981 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628034931252 "|coco3fpga_dw|COCO3VIDEO:COCOVID|NUM_ROW[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1628034931252 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_ADDRESS\[12\] GND " "Pin \"SDRAM_ADDRESS\[12\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SDRAM_ADDRESS[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQM\[2\] VCC " "Pin \"SDRAM_DQM\[2\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SDRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQM\[3\] VCC " "Pin \"SDRAM_DQM\[3\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SDRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CS_N GND " "Pin \"SDRAM_CS_N\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SDRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED3 GND " "Pin \"RED3\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|RED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN3 GND " "Pin \"GREEN3\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|GREEN3"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE3 GND " "Pin \"BLUE3\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|BLUE3"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED2 GND " "Pin \"RED2\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 306 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|RED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN2 GND " "Pin \"GREEN2\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|GREEN2"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE2 GND " "Pin \"BLUE2\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|BLUE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED1 GND " "Pin \"RED1\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 312 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|RED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN1 GND " "Pin \"GREEN1\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 314 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|GREEN1"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE1 GND " "Pin \"BLUE1\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|BLUE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED0 GND " "Pin \"RED0\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|RED0"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN0 GND " "Pin \"GREEN0\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|GREEN0"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE0 GND " "Pin \"BLUE0\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|BLUE0"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 293 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 295 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT0_N\[0\] VCC " "Pin \"SEGMENT0_N\[0\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT0_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT0_N\[1\] VCC " "Pin \"SEGMENT0_N\[1\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT0_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT0_N\[2\] GND " "Pin \"SEGMENT0_N\[2\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT0_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT0_N\[3\] GND " "Pin \"SEGMENT0_N\[3\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT0_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT0_N\[4\] GND " "Pin \"SEGMENT0_N\[4\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT0_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT0_N\[5\] VCC " "Pin \"SEGMENT0_N\[5\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT0_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT0_N\[6\] GND " "Pin \"SEGMENT0_N\[6\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 367 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT0_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT1_N\[0\] GND " "Pin \"SEGMENT1_N\[0\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT1_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT1_N\[1\] VCC " "Pin \"SEGMENT1_N\[1\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT1_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT1_N\[2\] VCC " "Pin \"SEGMENT1_N\[2\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT1_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT1_N\[3\] GND " "Pin \"SEGMENT1_N\[3\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT1_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT1_N\[4\] GND " "Pin \"SEGMENT1_N\[4\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT1_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT1_N\[5\] GND " "Pin \"SEGMENT1_N\[5\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT1_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT1_N\[6\] VCC " "Pin \"SEGMENT1_N\[6\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT1_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT2_N\[0\] VCC " "Pin \"SEGMENT2_N\[0\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT2_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT2_N\[1\] VCC " "Pin \"SEGMENT2_N\[1\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT2_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT2_N\[2\] GND " "Pin \"SEGMENT2_N\[2\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT2_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT2_N\[3\] GND " "Pin \"SEGMENT2_N\[3\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT2_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT2_N\[4\] GND " "Pin \"SEGMENT2_N\[4\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT2_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT2_N\[5\] VCC " "Pin \"SEGMENT2_N\[5\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT2_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT2_N\[6\] GND " "Pin \"SEGMENT2_N\[6\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT2_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT3_N\[0\] GND " "Pin \"SEGMENT3_N\[0\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT3_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT3_N\[1\] VCC " "Pin \"SEGMENT3_N\[1\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT3_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT3_N\[2\] VCC " "Pin \"SEGMENT3_N\[2\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT3_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT3_N\[3\] GND " "Pin \"SEGMENT3_N\[3\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT3_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT3_N\[4\] GND " "Pin \"SEGMENT3_N\[4\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT3_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT3_N\[5\] GND " "Pin \"SEGMENT3_N\[5\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT3_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENT3_N\[6\] VCC " "Pin \"SEGMENT3_N\[6\]\" is stuck at VCC" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|SEGMENT3_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628035066675 "|coco3fpga_dw|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628035066675 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdramCntl:SDRAM\|refTimer_r\[9\] High " "Register sdramCntl:SDRAM\|refTimer_r\[9\] will power up to High" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 723 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1628035127284 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdramCntl:SDRAM\|refTimer_r\[8\] High " "Register sdramCntl:SDRAM\|refTimer_r\[8\] will power up to High" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 723 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1628035127284 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdramCntl:SDRAM\|refTimer_r\[3\] High " "Register sdramCntl:SDRAM\|refTimer_r\[3\] will power up to High" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 723 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1628035127284 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdramCntl:SDRAM\|refTimer_r\[2\] High " "Register sdramCntl:SDRAM\|refTimer_r\[2\] will power up to High" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 723 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1628035127284 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sdramCntl:SDRAM\|refTimer_r\[1\] High " "Register sdramCntl:SDRAM\|refTimer_r\[1\] will power up to High" {  } { { "../CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" "" { Text "X:/COCO3_Mister/CoCO3FPGA_Common/SDRAM_CONTROLLER/sdramcntl.vhd" 723 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1628035127284 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1628035127284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1628035456911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628035461334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628035461334 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK27MHZ " "No output dependent on input pin \"CLK27MHZ\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628035465084 "|coco3fpga_dw|CLK27MHZ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628035465084 "|coco3fpga_dw|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "..\\CoCo3FPGA_Common\\coco3fpga_top.v" "" { Text "X:/COCO3_Mister/CoCo3FPGA_Common/coco3fpga_top.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628035465084 "|coco3fpga_dw|AUD_ADCLRCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628035465084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48109 " "Implemented 48109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628035465084 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628035465084 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "43 " "Implemented 43 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1628035465084 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47655 " "Implemented 47655 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628035465084 ""} { "Info" "ICUT_CUT_TM_RAMS" "238 " "Implemented 238 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1628035465084 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628035465084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 316 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 316 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5859 " "Peak virtual memory: 5859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628035465851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 17:04:25 2021 " "Processing ended: Tue Aug 03 17:04:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628035465851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:33:01 " "Elapsed time: 00:33:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628035465851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:33:11 " "Total CPU time (on all processors): 00:33:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628035465851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628035465851 ""}
