$date
	Sat May 13 23:26:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module simple_ALU_tb $end
$var wire 8 ! out [7:0] $end
$var reg 8 " in1 [7:0] $end
$var reg 8 # in2 [7:0] $end
$var reg 2 $ operation [1:0] $end
$scope module DUT $end
$var wire 8 % in1 [7:0] $end
$var wire 8 & in2 [7:0] $end
$var wire 2 ' operation [1:0] $end
$var reg 8 ( out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10
b10110 !
b10110 (
b0 $
b0 '
b1011 #
b1011 &
b1011 "
b1011 %
#20
b0 !
b0 (
b1 $
b1 '
#30
b1111001 !
b1111001 (
b10 $
b10 '
#40
b10 !
b10 (
b11 $
b11 '
b10110 "
b10110 %
#90
