<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=ISO-8859-1" http-equiv="Content-Type"/><title>AArch64 Instructions</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="alphindextitle">AArch64 System Instructions</h1><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s12e0r.html" id="AT S12E0R" name="AT S12E0R">AT S12E0R</a></span>:
        Address Translate Stages 1 and 2 EL0 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s12e0w.html" id="AT S12E0W" name="AT S12E0W">AT S12E0W</a></span>:
        Address Translate Stages 1 and 2 EL0 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s12e1r.html" id="AT S12E1R" name="AT S12E1R">AT S12E1R</a></span>:
        Address Translate Stages 1 and 2 EL1 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s12e1w.html" id="AT S12E1W" name="AT S12E1W">AT S12E1W</a></span>:
        Address Translate Stages 1 and 2 EL1 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s1e0r.html" id="AT S1E0R" name="AT S1E0R">AT S1E0R</a></span>:
        Address Translate Stage 1 EL0 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s1e0w.html" id="AT S1E0W" name="AT S1E0W">AT S1E0W</a></span>:
        Address Translate Stage 1 EL0 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s1e1r.html" id="AT S1E1R" name="AT S1E1R">AT S1E1R</a></span>:
        Address Translate Stage 1 EL1 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s1e1rp.html unchanged">AT S1E1RP</span>:
        Address Translate Stage 1 EL1 Read PAN</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s1e1w.html" id="AT S1E1W" name="AT S1E1W">AT S1E1W</a></span>:
        Address Translate Stage 1 EL1 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-at-s1e1wp.html unchanged">AT S1E1WP</span>:
        Address Translate Stage 1 EL1 Write PAN</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s1e2r.html" id="AT S1E2R" name="AT S1E2R">AT S1E2R</a></span>:
        Address Translate Stage 1 EL2 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s1e2w.html" id="AT S1E2W" name="AT S1E2W">AT S1E2W</a></span>:
        Address Translate Stage 1 EL2 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s1e3r.html" id="AT S1E3R" name="AT S1E3R">AT S1E3R</a></span>:
        Address Translate Stage 1 EL3 Read</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-at-s1e3w.html" id="AT S1E3W" name="AT S1E3W">AT S1E3W</a></span>:
        Address Translate Stage 1 EL3 Write</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-cfp-rctx.html unchanged">CFP RCTX</span>:
        Control Flow Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-cpp-rctx.html unchanged">CPP RCTX</span>:
        Cache Prefetch Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgdsw.html unchanged">DC CGDSW</span>:
        Data, Allocation Tag or unified Cache line Clean of Data and Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgdvac.html unchanged">DC CGDVAC</span>:
        Data, Allocation Tag or unified Cache line Clean of Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-dc-cgdvadp.html" id="DC CGDVADP" name="DC CGDVADP">DC CGDVADP</a></span>:
        Data, Allocation Tag or unified Cache line Clean of Allocation Tags by VA to PoDP</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgdvap.html unchanged">DC CGDVAP</span>:
        Data, Allocation Tag or unified Cache line Clean of Data and Allocation Tags by VA to PoP</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgsw.html unchanged">DC CGSW</span>:
        Data, Allocation Tag or unified Cache line Clean of Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgvac.html unchanged">DC CGVAC</span>:
        Data, Allocation Tag or unified Cache line Clean of Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgvadp.html unchanged">DC CGVADP</span>:
        Data, Allocation Tag or unified Cache line Clean of Data and Allocation Tags by VA to PoDP</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cgvap.html unchanged">DC CGVAP</span>:
        Data, Allocation Tag or unified Cache line Clean of Allocation Tags by VA to PoP</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cigdsw.html unchanged">DC CIGDSW</span>:
        Data, Allocation Tag or unified Cache line Clean and Invalidate of Data and Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cigdvac.html unchanged">DC CIGDVAC</span>:
        Data, Allocation Tag or unified Cache line Clean and Invalidate of Data and Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cigsw.html unchanged">DC CIGSW</span>:
        Data, Allocation Tag or unified Cache line Clean and Invalidate of Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cigvac.html unchanged">DC CIGVAC</span>:
        Data, Allocation Tag or unified Cache line Clean and Invalidate of Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cisw.html unchanged">DC CISW</span>:
        Data or unified Cache line Clean and Invalidate by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-civac.html unchanged">DC CIVAC</span>:
        Data or unified Cache line Clean and Invalidate by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-csw.html unchanged">DC CSW</span>:
        Data or unified Cache line Clean by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cvac.html unchanged">DC CVAC</span>:
        Data or unified Cache line Clean by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cvadp.html unchanged">DC CVADP</span>:
        Data or unified Cache line Clean by VA to PoDP</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cvap.html unchanged">DC CVAP</span>:
        Data or unified Cache line Clean by VA to PoP</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-cvau.html unchanged">DC CVAU</span>:
        Data or unified Cache line Clean by VA to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-gva.html unchanged">DC GVA</span>:
        Data Cache set Allocation Tag by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-gzva.html unchanged">DC GZVA</span>:
        Data Cache set Allocation Tags and Zero by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-igdsw.html unchanged">DC IGDSW</span>:
        Data, Allocation Tag or unified Cache line Invalidate of Data and Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-igdvac.html unchanged">DC IGDVAC</span>:
        Data, Allocation Tag or unified Cache line Invalidate of Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-igsw.html unchanged">DC IGSW</span>:
        Data, Allocation Tag or unified Cache line Invalidate of Allocation Tags by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-igvac.html unchanged">DC IGVAC</span>:
        Data, Allocation Tag or unified Cache line Invalidate of Allocation Tags by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-isw.html unchanged">DC ISW</span>:
        Data or unified Cache line Invalidate by Set/Way</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dc-ivac.html unchanged">DC IVAC</span>:
        Data or unified Cache line Invalidate by VA to PoC</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-dc-zva.html" id="DC ZVA" name="DC ZVA">DC ZVA</a></span>:
        Data Cache Zero by VA</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-dvp-rctx.html unchanged">DVP RCTX</span>:
        Data Value Prediction Restriction by Context</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-ic-iallu.html unchanged">IC IALLU</span>:
        Instruction Cache Invalidate All to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-ic-ialluis.html unchanged">IC IALLUIS</span>:
        Instruction Cache Invalidate All to PoU, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-ic-ivau.html unchanged">IC IVAU</span>:
        Instruction Cache line Invalidate by VA to PoU</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-s1_op1_cn_cm_op2.html" id="S1_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2>" name="S1_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2>">S1_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2></a></span>:
        IMPLEMENTATION DEFINED maintenance instructions</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-alle1.html" id="TLBI ALLE1" name="TLBI ALLE1">TLBI ALLE1</a></span>:
        TLB Invalidate All, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-alle1is.html" id="TLBI ALLE1IS" name="TLBI ALLE1IS">TLBI ALLE1IS</a></span>:
        TLB Invalidate All, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-alle1os.html unchanged">TLBI ALLE1OS</span>:
        TLB Invalidate All, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-alle2.html" id="TLBI ALLE2" name="TLBI ALLE2">TLBI ALLE2</a></span>:
        TLB Invalidate All, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-alle2is.html" id="TLBI ALLE2IS" name="TLBI ALLE2IS">TLBI ALLE2IS</a></span>:
        TLB Invalidate All, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-alle2os.html unchanged">TLBI ALLE2OS</span>:
        TLB Invalidate All, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-alle3.html" id="TLBI ALLE3" name="TLBI ALLE3">TLBI ALLE3</a></span>:
        TLB Invalidate All, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-alle3is.html" id="TLBI ALLE3IS" name="TLBI ALLE3IS">TLBI ALLE3IS</a></span>:
        TLB Invalidate All, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-alle3os.html unchanged">TLBI ALLE3OS</span>:
        TLB Invalidate All, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-aside1.html" id="TLBI ASIDE1" name="TLBI ASIDE1">TLBI ASIDE1</a></span>:
        TLB Invalidate by ASID, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-aside1is.html" id="TLBI ASIDE1IS" name="TLBI ASIDE1IS">TLBI ASIDE1IS</a></span>:
        TLB Invalidate by ASID, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-aside1os.html unchanged">TLBI ASIDE1OS</span>:
        TLB Invalidate by ASID, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ipas2e1.html" id="TLBI IPAS2E1" name="TLBI IPAS2E1">TLBI IPAS2E1</a></span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ipas2e1is.html" id="TLBI IPAS2E1IS" name="TLBI IPAS2E1IS">TLBI IPAS2E1IS</a></span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-ipas2e1os.html unchanged">TLBI IPAS2E1OS</span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ipas2le1.html" id="TLBI IPAS2LE1" name="TLBI IPAS2LE1">TLBI IPAS2LE1</a></span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-ipas2le1is.html" id="TLBI IPAS2LE1IS" name="TLBI IPAS2LE1IS">TLBI IPAS2LE1IS</a></span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-ipas2le1os.html unchanged">TLBI IPAS2LE1OS</span>:
        TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-ripas2e1.html unchanged">TLBI RIPAS2E1</span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-ripas2e1is.html unchanged">TLBI RIPAS2E1IS</span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-ripas2e1os.html unchanged">TLBI RIPAS2E1OS</span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-ripas2le1.html unchanged">TLBI RIPAS2LE1</span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-ripas2le1is.html unchanged">TLBI RIPAS2LE1IS</span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-ripas2le1os.html unchanged">TLBI RIPAS2LE1OS</span>:
        TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvaae1.html unchanged">TLBI RVAAE1</span>:
        TLB Range Invalidate by VA, All ASID, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvaae1is.html unchanged">TLBI RVAAE1IS</span>:
        TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvaae1os.html unchanged">TLBI RVAAE1OS</span>:
        TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvaale1.html unchanged">TLBI RVAALE1</span>:
        TLB Range Invalidate by VA, All ASID, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvaale1is.html unchanged">TLBI RVAALE1IS</span>:
        TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvaale1os.html unchanged">TLBI RVAALE1OS</span>:
        TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae1.html unchanged">TLBI RVAE1</span>:
        TLB Range Invalidate by VA, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae1is.html unchanged">TLBI RVAE1IS</span>:
        TLB Range Invalidate by VA, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae1os.html unchanged">TLBI RVAE1OS</span>:
        TLB Range Invalidate by VA, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae2.html unchanged">TLBI RVAE2</span>:
        TLB Range Invalidate by VA, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae2is.html unchanged">TLBI RVAE2IS</span>:
        TLB Range Invalidate by VA, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae2os.html unchanged">TLBI RVAE2OS</span>:
        TLB Range Invalidate by VA, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae3.html unchanged">TLBI RVAE3</span>:
        TLB Range Invalidate by VA, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae3is.html unchanged">TLBI RVAE3IS</span>:
        TLB Range Invalidate by VA, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvae3os.html unchanged">TLBI RVAE3OS</span>:
        TLB Range Invalidate by VA, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale1.html unchanged">TLBI RVALE1</span>:
        TLB Range Invalidate by VA, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale1is.html unchanged">TLBI RVALE1IS</span>:
        TLB Range Invalidate by VA, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale1os.html unchanged">TLBI RVALE1OS</span>:
        TLB Range Invalidate by VA, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale2.html unchanged">TLBI RVALE2</span>:
        TLB Range Invalidate by VA, Last level, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale2is.html unchanged">TLBI RVALE2IS</span>:
        TLB Range Invalidate by VA, Last level, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale2os.html unchanged">TLBI RVALE2OS</span>:
        TLB Range Invalidate by VA, Last level, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale3.html unchanged">TLBI RVALE3</span>:
        TLB Range Invalidate by VA, Last level, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale3is.html unchanged">TLBI RVALE3IS</span>:
        TLB Range Invalidate by VA, Last level, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-rvale3os.html unchanged">TLBI RVALE3OS</span>:
        TLB Range Invalidate by VA, Last level, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vaae1.html" id="TLBI VAAE1" name="TLBI VAAE1">TLBI VAAE1</a></span>:
        TLB Invalidate by VA, All ASID, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vaae1is.html" id="TLBI VAAE1IS" name="TLBI VAAE1IS">TLBI VAAE1IS</a></span>:
        TLB Invalidate by VA, All ASID, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vaae1os.html unchanged">TLBI VAAE1OS</span>:
        TLB Invalidate by VA, All ASID, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vaale1.html" id="TLBI VAALE1" name="TLBI VAALE1">TLBI VAALE1</a></span>:
        TLB Invalidate by VA, All ASID, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vaale1is.html" id="TLBI VAALE1IS" name="TLBI VAALE1IS">TLBI VAALE1IS</a></span>:
        TLB Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vaale1os.html unchanged">TLBI VAALE1OS</span>:
        TLB Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vae1.html" id="TLBI VAE1" name="TLBI VAE1">TLBI VAE1</a></span>:
        TLB Invalidate by VA, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vae1is.html" id="TLBI VAE1IS" name="TLBI VAE1IS">TLBI VAE1IS</a></span>:
        TLB Invalidate by VA, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vae1os.html unchanged">TLBI VAE1OS</span>:
        TLB Invalidate by VA, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vae2.html" id="TLBI VAE2" name="TLBI VAE2">TLBI VAE2</a></span>:
        TLB Invalidate by VA, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vae2is.html" id="TLBI VAE2IS" name="TLBI VAE2IS">TLBI VAE2IS</a></span>:
        TLB Invalidate by VA, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vae2os.html unchanged">TLBI VAE2OS</span>:
        TLB Invalidate by VA, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vae3.html" id="TLBI VAE3" name="TLBI VAE3">TLBI VAE3</a></span>:
        TLB Invalidate by VA, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vae3is.html" id="TLBI VAE3IS" name="TLBI VAE3IS">TLBI VAE3IS</a></span>:
        TLB Invalidate by VA, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vae3os.html unchanged">TLBI VAE3OS</span>:
        TLB Invalidate by VA, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vale1.html" id="TLBI VALE1" name="TLBI VALE1">TLBI VALE1</a></span>:
        TLB Invalidate by VA, Last level, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vale1is.html" id="TLBI VALE1IS" name="TLBI VALE1IS">TLBI VALE1IS</a></span>:
        TLB Invalidate by VA, Last level, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vale1os.html unchanged">TLBI VALE1OS</span>:
        TLB Invalidate by VA, Last level, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vale2.html" id="TLBI VALE2" name="TLBI VALE2">TLBI VALE2</a></span>:
        TLB Invalidate by VA, Last level, EL2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vale2is.html" id="TLBI VALE2IS" name="TLBI VALE2IS">TLBI VALE2IS</a></span>:
        TLB Invalidate by VA, Last level, EL2, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vale2os.html unchanged">TLBI VALE2OS</span>:
        TLB Invalidate by VA, Last level, EL2, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vale3.html" id="TLBI VALE3" name="TLBI VALE3">TLBI VALE3</a></span>:
        TLB Invalidate by VA, Last level, EL3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vale3is.html" id="TLBI VALE3IS" name="TLBI VALE3IS">TLBI VALE3IS</a></span>:
        TLB Invalidate by VA, Last level, EL3, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vale3os.html unchanged">TLBI VALE3OS</span>:
        TLB Invalidate by VA, Last level, EL3, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vmalle1.html" id="TLBI VMALLE1" name="TLBI VMALLE1">TLBI VMALLE1</a></span>:
        TLB Invalidate by VMID, All at stage 1, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vmalle1is.html" id="TLBI VMALLE1IS" name="TLBI VMALLE1IS">TLBI VMALLE1IS</a></span>:
        TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vmalle1os.html unchanged">TLBI VMALLE1OS</span>:
        TLB Invalidate by VMID, All at stage 1, EL1, Outer Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vmalls12e1.html" id="TLBI VMALLS12E1" name="TLBI VMALLS12E1">TLBI VMALLS12E1</a></span>:
        TLB Invalidate by VMID, All at Stage 1 and 2, EL1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch64-tlbi-vmalls12e1is.html" id="TLBI VMALLS12E1IS" name="TLBI VMALLS12E1IS">TLBI VMALLS12E1IS</a></span>:
        TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch64-tlbi-vmalls12e1os.html unchanged">TLBI VMALLS12E1OS</span>:
        TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Outer Shareable</span></p></div><hr/><table align="center"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>49</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>