#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 14 00:27:01 2018
# Process ID: 31485
# Current directory: /home/user/Documents/final_project/final_project.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/user/Documents/final_project/final_project.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/user/Documents/final_project/final_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_1/design_1_axi_fifo_mm_s_0_1.dcp' for cell 'design_1_i/axi_fifo_mm_s_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.dcp' for cell 'design_1_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.dcp' for cell 'design_1_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0.dcp' for cell 'design_1_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for /home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.edf but preserved for implementation. [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.edf:297]
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_board.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_board.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0.xdc] for cell 'design_1_i/axi_gpio_4/U0'
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2075.637 ; gain = 526.594 ; free physical = 8439 ; free virtual = 26089
Finished Parsing XDC File [/home/user/Documents/final_project/final_project.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'switches_tri_o[0]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches_tri_o[0]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches_tri_o[0]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches_tri_o[0]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches_tri_o[0]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches_tri_o[0]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches_tri_o[0]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches_tri_o[0]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_bclk'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_bclk'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_mclk'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_mclk'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_muten'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_muten'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_pbdat'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_pbdat'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_pblrc'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_pblrc'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_recdat'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_recdat'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_reclrc'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_reclrc'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_scl'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_scl'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_sda'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ac_sda'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[0]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:297]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:297]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[0]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:298]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:298]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[1]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:301]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:301]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[1]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:302]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:302]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[2]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:305]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:305]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[2]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:306]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:306]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[3]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:309]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:309]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[3]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:310]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:310]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[4]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:313]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:313]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[4]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:314]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:314]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[5]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:317]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:317]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[5]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:318]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:318]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[6]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:321]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:321]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[6]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:322]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:322]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[7]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:325]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:325]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[7]'. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:326]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc:326]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/user/Downloads/LEDVisualizerFiles/ZYBO_Master.xdc]
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

23 Infos, 44 Warnings, 42 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 2227.711 ; gain = 1020.281 ; free physical = 8440 ; free virtual = 26089
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:01 . Memory (MB): peak = 2227.711 ; gain = 0.000 ; free physical = 8433 ; free virtual = 26082

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16d93e8ef

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2227.711 ; gain = 0.000 ; free physical = 8432 ; free virtual = 26081

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2212bcdfa

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2227.711 ; gain = 0.000 ; free physical = 8434 ; free virtual = 26084
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ebe561f8

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2227.711 ; gain = 0.000 ; free physical = 8434 ; free virtual = 26084
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 6 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2688feebf

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2227.711 ; gain = 0.000 ; free physical = 8434 ; free virtual = 26083
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 241 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2688feebf

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2227.711 ; gain = 0.000 ; free physical = 8434 ; free virtual = 26083
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19625f473

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2227.711 ; gain = 0.000 ; free physical = 8434 ; free virtual = 26083
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19625f473

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2227.711 ; gain = 0.000 ; free physical = 8434 ; free virtual = 26083
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2227.711 ; gain = 0.000 ; free physical = 8434 ; free virtual = 26083
Ending Logic Optimization Task | Checksum: 19625f473

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2227.711 ; gain = 0.000 ; free physical = 8434 ; free virtual = 26083

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.314 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 19625f473

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2419.867 ; gain = 0.000 ; free physical = 8427 ; free virtual = 26076
Ending Power Optimization Task | Checksum: 19625f473

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2419.867 ; gain = 192.156 ; free physical = 8432 ; free virtual = 26081

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19625f473

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.867 ; gain = 0.000 ; free physical = 8432 ; free virtual = 26081
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 44 Warnings, 42 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2419.867 ; gain = 0.000 ; free physical = 8427 ; free virtual = 26076
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/final_project/final_project.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/user/Documents/final_project/final_project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2419.867 ; gain = 0.000 ; free physical = 8416 ; free virtual = 26066
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ada95812

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2419.867 ; gain = 0.000 ; free physical = 8416 ; free virtual = 26066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.867 ; gain = 0.000 ; free physical = 8416 ; free virtual = 26066

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1eb99423b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2419.867 ; gain = 0.000 ; free physical = 8414 ; free virtual = 26063

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c9f71edd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2419.867 ; gain = 0.000 ; free physical = 8409 ; free virtual = 26058

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c9f71edd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2419.867 ; gain = 0.000 ; free physical = 8409 ; free virtual = 26058
Phase 1 Placer Initialization | Checksum: 1c9f71edd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2419.867 ; gain = 0.000 ; free physical = 8409 ; free virtual = 26058

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 173891fc7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8401 ; free virtual = 26051

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8401 ; free virtual = 26050

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: f288e13f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8401 ; free virtual = 26050
Phase 2 Global Placement | Checksum: 1834a1f9e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8402 ; free virtual = 26051

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1834a1f9e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8402 ; free virtual = 26052

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1be92db5c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8403 ; free virtual = 26052

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20cf5f0ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8403 ; free virtual = 26052

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20cf5f0ae

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8403 ; free virtual = 26052

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1dbd1ea28

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8400 ; free virtual = 26049

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2221c5b71

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8400 ; free virtual = 26050

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2221c5b71

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8400 ; free virtual = 26050
Phase 3 Detail Placement | Checksum: 2221c5b71

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8400 ; free virtual = 26050

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c642a1f9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c642a1f9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8402 ; free virtual = 26051
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.956. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22d8148e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8402 ; free virtual = 26051
Phase 4.1 Post Commit Optimization | Checksum: 22d8148e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8401 ; free virtual = 26051

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22d8148e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8401 ; free virtual = 26051

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22d8148e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8401 ; free virtual = 26051

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d65980d7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8401 ; free virtual = 26051
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d65980d7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8401 ; free virtual = 26051
Ending Placer Task | Checksum: 1375c1051

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8404 ; free virtual = 26054
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 44 Warnings, 42 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.879 ; gain = 24.012 ; free physical = 8404 ; free virtual = 26054
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8402 ; free virtual = 26051
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/final_project/final_project.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8356 ; free virtual = 26006
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8370 ; free virtual = 26020
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8345 ; free virtual = 25994
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c3c994f9 ConstDB: 0 ShapeSum: 73927b58 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c2a7dc8c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8299 ; free virtual = 25949
Post Restoration Checksum: NetGraph: 424f0782 NumContArr: 8058d50a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c2a7dc8c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8299 ; free virtual = 25949

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c2a7dc8c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8270 ; free virtual = 25920

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c2a7dc8c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8270 ; free virtual = 25920
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12200a9ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8263 ; free virtual = 25912
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.972  | TNS=0.000  | WHS=-0.185 | THS=-37.741|

Phase 2 Router Initialization | Checksum: e3349650

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8264 ; free virtual = 25914

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ba9916ad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8266 ; free virtual = 25915

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 265
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.293  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1090971f7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8265 ; free virtual = 25915

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.293  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a9aa66dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8265 ; free virtual = 25915
Phase 4 Rip-up And Reroute | Checksum: 1a9aa66dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8265 ; free virtual = 25915

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a9aa66dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8265 ; free virtual = 25915

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a9aa66dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8265 ; free virtual = 25915
Phase 5 Delay and Skew Optimization | Checksum: 1a9aa66dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8265 ; free virtual = 25915

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2045a179d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8265 ; free virtual = 25915
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.408  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21240cc59

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8265 ; free virtual = 25915
Phase 6 Post Hold Fix | Checksum: 21240cc59

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8265 ; free virtual = 25915

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.07461 %
  Global Horizontal Routing Utilization  = 1.6659 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2368cc5b2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8265 ; free virtual = 25915

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2368cc5b2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8265 ; free virtual = 25914

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26a2ceec1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8263 ; free virtual = 25913

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.408  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 26a2ceec1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8263 ; free virtual = 25913
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8294 ; free virtual = 25944

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 44 Warnings, 42 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8294 ; free virtual = 25944
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8292 ; free virtual = 25941
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/final_project/final_project.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/user/Documents/final_project/final_project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/user/Documents/final_project/final_project.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 44 Warnings, 42 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 86 out of 216 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: LDATA_tri_i[23:0], LDATA_RDY_tri_i[0], gpio_rtl_tri_o[0], ready_tri_i[0], AXI_STR_TXD_0_tdata[31:0], AXI_STR_TXD_0_tlast, AXI_STR_TXD_0_tready, AXI_STR_TXD_0_tvalid, Addr_tri_o[6:0], SWITCHES_tri_o[3:0], clk_out1, data_tri_o[8:0], reset_rtl, reset_tri_o[0], and timer_gpio_tri_o[0].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 86 out of 216 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: LDATA_tri_i[23:0], LDATA_RDY_tri_i[0], gpio_rtl_tri_o[0], ready_tri_i[0], AXI_STR_TXD_0_tdata[31:0], AXI_STR_TXD_0_tlast, AXI_STR_TXD_0_tready, AXI_STR_TXD_0_tvalid, Addr_tri_o[6:0], SWITCHES_tri_o[3:0], clk_out1, data_tri_o[8:0], reset_rtl, reset_tri_o[0], and timer_gpio_tri_o[0].
WARNING: [DRC RTSTAT-10] No routable loads: 5 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i, and design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 45 Warnings, 42 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2443.879 ; gain = 0.000 ; free physical = 8265 ; free virtual = 25914
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Dec 14 00:28:30 2018...
