===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.8615 seconds

  ----Wall Time----  ----Name----
    4.5616 ( 12.4%)  FIR Parser
   17.5738 ( 47.7%)  'firrtl.circuit' Pipeline
    0.6064 (  1.6%)    EmitMetadata
    1.6022 (  4.3%)    'firrtl.module' Pipeline
    1.4425 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1597 (  0.4%)      LowerCHIRRTL
    0.1098 (  0.3%)    InferWidths
    0.7773 (  2.1%)    InferResets
    0.0222 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0453 (  0.1%)    PrefixModules
    0.0225 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.7671 (  2.1%)    LowerFIRRTLTypes
    7.2434 ( 19.7%)    'firrtl.module' Pipeline
    1.0051 (  2.7%)      ExpandWhens
    6.2383 ( 16.9%)      Canonicalizer
    0.4470 (  1.2%)    Inliner
    1.2701 (  3.4%)    IMConstProp
    0.0338 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.7049 ( 12.8%)    'firrtl.module' Pipeline
    4.7049 ( 12.8%)      Canonicalizer
    2.8513 (  7.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    8.2080 ( 22.3%)  'hw.module' Pipeline
    0.0906 (  0.2%)    HWCleanup
    1.1576 (  3.1%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.8675 ( 18.6%)    Canonicalizer
    0.0922 (  0.3%)    HWLegalizeModules
    0.4404 (  1.2%)  HWLegalizeNames
    1.0452 (  2.8%)  'hw.module' Pipeline
    1.0452 (  2.8%)    PrettifyVerilog
    2.1790 (  5.9%)  ExportVerilog emission
    0.0021 (  0.0%)  Rest
   36.8615 (100.0%)  Total

{
  totalTime: 36.892,
  maxMemory: 599035904
}
