/* bench 11465.1.0 25a5bb31e524 */
/* bench 11465.1.1 6e564b3b48cf */
/* bench 11465.1.2 227535b9d34b */
/* bench 11465.1.3 e8de3717f72c */
/* bench 11465.1.4 01df0fedfd17 */
/* bench 11465.1.5 1e4ff240956e */
 * Copyright (c) 2015 HiSilicon Technologies Co., Ltd.
 */

#ifndef	__HISI_RESET_H
#define	__HISI_RESET_H

struct device_node;
struct hisi_reset_controller;

#ifdef CONFIG_RESET_CONTROLLER
struct hisi_reset_controller *hisi_reset_init(struct platform_device *pdev);
void hisi_reset_exit(struct hisi_reset_controller *rstc);
#else
static inline
struct hisi_reset_controller *hisi_reset_init(struct platform_device *pdev)
{
	return 0;
}
static inline void hisi_reset_exit(struct hisi_reset_controller *rstc)
{}
#endif

#endif	/* __HISI_RESET_H */
