#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e6f5df86b90 .scope module, "mux3" "mux3" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 8 "y";
P_0x5e6f5deb0ce0 .param/l "WIDTH" 0 2 4, +C4<00000000000000000000000000001000>;
v0x5e6f5def5140_0 .net *"_ivl_1", 0 0, L_0x5e6f5dfb2800;  1 drivers
v0x5e6f5df18b40_0 .net *"_ivl_3", 0 0, L_0x5e6f5dfb28a0;  1 drivers
v0x5e6f5deb0480_0 .net *"_ivl_4", 7 0, L_0x5e6f5dfb2940;  1 drivers
o0x7490258bb0a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5e6f5deb02e0_0 .net "d0", 7 0, o0x7490258bb0a8;  0 drivers
o0x7490258bb0d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5e6f5df0f7c0_0 .net "d1", 7 0, o0x7490258bb0d8;  0 drivers
o0x7490258bb108 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5e6f5df671e0_0 .net "d2", 7 0, o0x7490258bb108;  0 drivers
o0x7490258bb138 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5e6f5df18020_0 .net "sel", 1 0, o0x7490258bb138;  0 drivers
v0x5e6f5df9fbc0_0 .net "y", 7 0, L_0x5e6f5dfb29e0;  1 drivers
L_0x5e6f5dfb2800 .part o0x7490258bb138, 1, 1;
L_0x5e6f5dfb28a0 .part o0x7490258bb138, 0, 1;
L_0x5e6f5dfb2940 .functor MUXZ 8, o0x7490258bb0a8, o0x7490258bb0d8, L_0x5e6f5dfb28a0, C4<>;
L_0x5e6f5dfb29e0 .functor MUXZ 8, L_0x5e6f5dfb2940, o0x7490258bb108, L_0x5e6f5dfb2800, C4<>;
S_0x5e6f5df67970 .scope module, "tb" "tb" 3 45;
 .timescale -9 -9;
v0x5e6f5dfb1470_0 .net "DataAdr", 31 0, L_0x5e6f5dfc71c0;  1 drivers
v0x5e6f5dfb1550_0 .var "EP", 4 0;
v0x5e6f5dfb1630_0 .var "Ext_DataAdr", 31 0;
v0x5e6f5dfb16d0_0 .var "Ext_MemWrite", 0 0;
v0x5e6f5dfb1770_0 .var "Ext_WriteData", 31 0;
v0x5e6f5dfb1810_0 .net "MemWrite", 0 0, L_0x5e6f5dfc6ef0;  1 drivers
v0x5e6f5dfb18b0_0 .net "PC", 31 0, v0x5e6f5dfa96c0_0;  1 drivers
v0x5e6f5dfb1950_0 .net "ReadData", 31 0, v0x5e6f5dfa13d0_0;  1 drivers
v0x5e6f5dfb19f0_0 .net "Result", 31 0, v0x5e6f5dfaa200_0;  1 drivers
v0x5e6f5dfb1ab0_0 .var "SP", 4 0;
v0x5e6f5dfb1b90_0 .net "WriteData", 31 0, L_0x5e6f5dfc7050;  1 drivers
v0x5e6f5dfb1c50_0 .var "clk", 0 0;
v0x5e6f5dfb1cf0_0 .var/i "cpu_data", 31 0;
v0x5e6f5dfb1dd0_0 .var/i "data_1", 31 0;
v0x5e6f5dfb1eb0_0 .var/i "data_2", 31 0;
v0x5e6f5dfb1f90_0 .var/i "error_count", 31 0;
v0x5e6f5dfb2070_0 .var/i "fd", 31 0;
v0x5e6f5dfb2260_0 .var "flag", 0 0;
v0x5e6f5dfb2320_0 .var/i "fw", 31 0;
v0x5e6f5dfb2400_0 .var/i "i", 31 0;
v0x5e6f5dfb24e0_0 .var/i "num_values", 31 0;
v0x5e6f5dfb25c0 .array "register_array", 15 0, 4 0;
v0x5e6f5dfb2680_0 .var "reset", 0 0;
v0x5e6f5dfb2720_0 .var/i "value", 31 0;
E_0x5e6f5df04a60 .event negedge, v0x5e6f5dfa0920_0;
S_0x5e6f5df9fd80 .scope module, "uut" "t1c_riscv_cpu" 3 69, 4 4 0, S_0x5e6f5df67970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Ext_MemWrite";
    .port_info 3 /INPUT 32 "Ext_WriteData";
    .port_info 4 /INPUT 32 "Ext_DataAdr";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "DataAdr";
    .port_info 8 /OUTPUT 32 "ReadData";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /OUTPUT 32 "Result";
L_0x5e6f5dfc6890 .functor AND 1, v0x5e6f5dfb16d0_0, v0x5e6f5dfb2680_0, C4<1>, C4<1>;
L_0x5e6f5dfc6bd0 .functor AND 1, v0x5e6f5dfb16d0_0, v0x5e6f5dfb2680_0, C4<1>, C4<1>;
L_0x5e6f5dfc6fe0 .functor AND 1, v0x5e6f5dfb16d0_0, v0x5e6f5dfb2680_0, C4<1>, C4<1>;
v0x5e6f5dfafd30_0 .net "DataAdr", 31 0, L_0x5e6f5dfc71c0;  alias, 1 drivers
v0x5e6f5dfafe10_0 .net "DataAdr_rv32", 31 0, L_0x5e6f5dfc62b0;  1 drivers
v0x5e6f5dfafeb0_0 .net "Ext_DataAdr", 31 0, v0x5e6f5dfb1630_0;  1 drivers
v0x5e6f5dfaff70_0 .net "Ext_MemWrite", 0 0, v0x5e6f5dfb16d0_0;  1 drivers
v0x5e6f5dfb0030_0 .net "Ext_WriteData", 31 0, v0x5e6f5dfb1770_0;  1 drivers
v0x5e6f5dfb0110_0 .net "Instr", 31 0, L_0x5e6f5dfc64b0;  1 drivers
v0x5e6f5dfb01d0_0 .net "MemWrite", 0 0, L_0x5e6f5dfc6ef0;  alias, 1 drivers
v0x5e6f5dfb0270_0 .net "MemWrite_rv32", 0 0, L_0x5e6f5dfb2cb0;  1 drivers
v0x5e6f5dfb0310_0 .net "PC", 31 0, v0x5e6f5dfa96c0_0;  alias, 1 drivers
v0x5e6f5dfb0440_0 .net "ReadData", 31 0, v0x5e6f5dfa13d0_0;  alias, 1 drivers
v0x5e6f5dfb0590_0 .net "Result", 31 0, v0x5e6f5dfaa200_0;  alias, 1 drivers
v0x5e6f5dfb06e0_0 .net "Store", 2 0, L_0x5e6f5dfc69f0;  1 drivers
v0x5e6f5dfb07a0_0 .net "WriteData", 31 0, L_0x5e6f5dfc7050;  alias, 1 drivers
v0x5e6f5dfb0840_0 .net "WriteData_rv32", 31 0, L_0x5e6f5dfc5960;  1 drivers
v0x5e6f5dfb08e0_0 .net *"_ivl_1", 0 0, L_0x5e6f5dfc6890;  1 drivers
L_0x749025872528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfb09a0_0 .net/2u *"_ivl_10", 1 0, L_0x749025872528;  1 drivers
v0x5e6f5dfb0a80_0 .net *"_ivl_12", 1 0, L_0x5e6f5dfc6c40;  1 drivers
L_0x749025872570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfb0c70_0 .net *"_ivl_15", 0 0, L_0x749025872570;  1 drivers
v0x5e6f5dfb0d50_0 .net *"_ivl_16", 1 0, L_0x5e6f5dfc6d30;  1 drivers
L_0x7490258724e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfb0e30_0 .net/2u *"_ivl_2", 2 0, L_0x7490258724e0;  1 drivers
v0x5e6f5dfb0f10_0 .net *"_ivl_21", 0 0, L_0x5e6f5dfc6fe0;  1 drivers
v0x5e6f5dfb0fd0_0 .net *"_ivl_5", 2 0, L_0x5e6f5dfc6950;  1 drivers
v0x5e6f5dfb10b0_0 .net *"_ivl_9", 0 0, L_0x5e6f5dfc6bd0;  1 drivers
v0x5e6f5dfb1170_0 .net "clk", 0 0, v0x5e6f5dfb1c50_0;  1 drivers
v0x5e6f5dfb1210_0 .net "reset", 0 0, v0x5e6f5dfb2680_0;  1 drivers
L_0x5e6f5dfc6950 .part L_0x5e6f5dfc64b0, 12, 3;
L_0x5e6f5dfc69f0 .functor MUXZ 3, L_0x5e6f5dfc6950, L_0x7490258724e0, L_0x5e6f5dfc6890, C4<>;
L_0x5e6f5dfc6c40 .concat [ 1 1 0 0], L_0x5e6f5dfb2cb0, L_0x749025872570;
L_0x5e6f5dfc6d30 .functor MUXZ 2, L_0x5e6f5dfc6c40, L_0x749025872528, L_0x5e6f5dfc6bd0, C4<>;
L_0x5e6f5dfc6ef0 .part L_0x5e6f5dfc6d30, 0, 1;
L_0x5e6f5dfc7050 .functor MUXZ 32, L_0x5e6f5dfc5960, v0x5e6f5dfb1770_0, L_0x5e6f5dfc6fe0, C4<>;
L_0x5e6f5dfc71c0 .functor MUXZ 32, L_0x5e6f5dfc62b0, v0x5e6f5dfb1630_0, v0x5e6f5dfb2680_0, C4<>;
S_0x5e6f5df9ff80 .scope module, "dmem" "data_mem" 4 25, 5 2 0, S_0x5e6f5df9fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "rd_data_mem";
P_0x5e6f5df8d7a0 .param/l "ADDR_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
P_0x5e6f5df8d7e0 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
P_0x5e6f5df8d820 .param/l "MEM_SIZE" 0 5 2, +C4<00000000000000000000000001000000>;
v0x5e6f5dfa0570_0 .net *"_ivl_1", 29 0, L_0x5e6f5dfc6570;  1 drivers
v0x5e6f5dfa0670_0 .net *"_ivl_2", 31 0, L_0x5e6f5dfc6610;  1 drivers
L_0x749025872450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfa0750_0 .net *"_ivl_5", 1 0, L_0x749025872450;  1 drivers
L_0x749025872498 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfa0840_0 .net/2u *"_ivl_6", 31 0, L_0x749025872498;  1 drivers
v0x5e6f5dfa0920_0 .net "clk", 0 0, v0x5e6f5dfb1c50_0;  alias, 1 drivers
v0x5e6f5dfa0a30 .array "data_ram", 63 0, 31 0;
v0x5e6f5dfa12f0_0 .net "funct3", 2 0, L_0x5e6f5dfc69f0;  alias, 1 drivers
v0x5e6f5dfa13d0_0 .var "rd_data_mem", 31 0;
v0x5e6f5dfa14b0_0 .net "word_address", 31 0, L_0x5e6f5dfc6750;  1 drivers
v0x5e6f5dfa1590_0 .net "wr_addr", 31 0, L_0x5e6f5dfc71c0;  alias, 1 drivers
v0x5e6f5dfa1670_0 .net "wr_data", 31 0, L_0x5e6f5dfc7050;  alias, 1 drivers
v0x5e6f5dfa1750_0 .net "wr_en", 0 0, L_0x5e6f5dfc6ef0;  alias, 1 drivers
E_0x5e6f5ded3e30 .event posedge, v0x5e6f5dfa0920_0;
v0x5e6f5dfa0a30_0 .array/port v0x5e6f5dfa0a30, 0;
E_0x5e6f5df8d980/0 .event edge, v0x5e6f5dfa12f0_0, v0x5e6f5dfa1590_0, v0x5e6f5dfa14b0_0, v0x5e6f5dfa0a30_0;
v0x5e6f5dfa0a30_1 .array/port v0x5e6f5dfa0a30, 1;
v0x5e6f5dfa0a30_2 .array/port v0x5e6f5dfa0a30, 2;
v0x5e6f5dfa0a30_3 .array/port v0x5e6f5dfa0a30, 3;
v0x5e6f5dfa0a30_4 .array/port v0x5e6f5dfa0a30, 4;
E_0x5e6f5df8d980/1 .event edge, v0x5e6f5dfa0a30_1, v0x5e6f5dfa0a30_2, v0x5e6f5dfa0a30_3, v0x5e6f5dfa0a30_4;
v0x5e6f5dfa0a30_5 .array/port v0x5e6f5dfa0a30, 5;
v0x5e6f5dfa0a30_6 .array/port v0x5e6f5dfa0a30, 6;
v0x5e6f5dfa0a30_7 .array/port v0x5e6f5dfa0a30, 7;
v0x5e6f5dfa0a30_8 .array/port v0x5e6f5dfa0a30, 8;
E_0x5e6f5df8d980/2 .event edge, v0x5e6f5dfa0a30_5, v0x5e6f5dfa0a30_6, v0x5e6f5dfa0a30_7, v0x5e6f5dfa0a30_8;
v0x5e6f5dfa0a30_9 .array/port v0x5e6f5dfa0a30, 9;
v0x5e6f5dfa0a30_10 .array/port v0x5e6f5dfa0a30, 10;
v0x5e6f5dfa0a30_11 .array/port v0x5e6f5dfa0a30, 11;
v0x5e6f5dfa0a30_12 .array/port v0x5e6f5dfa0a30, 12;
E_0x5e6f5df8d980/3 .event edge, v0x5e6f5dfa0a30_9, v0x5e6f5dfa0a30_10, v0x5e6f5dfa0a30_11, v0x5e6f5dfa0a30_12;
v0x5e6f5dfa0a30_13 .array/port v0x5e6f5dfa0a30, 13;
v0x5e6f5dfa0a30_14 .array/port v0x5e6f5dfa0a30, 14;
v0x5e6f5dfa0a30_15 .array/port v0x5e6f5dfa0a30, 15;
v0x5e6f5dfa0a30_16 .array/port v0x5e6f5dfa0a30, 16;
E_0x5e6f5df8d980/4 .event edge, v0x5e6f5dfa0a30_13, v0x5e6f5dfa0a30_14, v0x5e6f5dfa0a30_15, v0x5e6f5dfa0a30_16;
v0x5e6f5dfa0a30_17 .array/port v0x5e6f5dfa0a30, 17;
v0x5e6f5dfa0a30_18 .array/port v0x5e6f5dfa0a30, 18;
v0x5e6f5dfa0a30_19 .array/port v0x5e6f5dfa0a30, 19;
v0x5e6f5dfa0a30_20 .array/port v0x5e6f5dfa0a30, 20;
E_0x5e6f5df8d980/5 .event edge, v0x5e6f5dfa0a30_17, v0x5e6f5dfa0a30_18, v0x5e6f5dfa0a30_19, v0x5e6f5dfa0a30_20;
v0x5e6f5dfa0a30_21 .array/port v0x5e6f5dfa0a30, 21;
v0x5e6f5dfa0a30_22 .array/port v0x5e6f5dfa0a30, 22;
v0x5e6f5dfa0a30_23 .array/port v0x5e6f5dfa0a30, 23;
v0x5e6f5dfa0a30_24 .array/port v0x5e6f5dfa0a30, 24;
E_0x5e6f5df8d980/6 .event edge, v0x5e6f5dfa0a30_21, v0x5e6f5dfa0a30_22, v0x5e6f5dfa0a30_23, v0x5e6f5dfa0a30_24;
v0x5e6f5dfa0a30_25 .array/port v0x5e6f5dfa0a30, 25;
v0x5e6f5dfa0a30_26 .array/port v0x5e6f5dfa0a30, 26;
v0x5e6f5dfa0a30_27 .array/port v0x5e6f5dfa0a30, 27;
v0x5e6f5dfa0a30_28 .array/port v0x5e6f5dfa0a30, 28;
E_0x5e6f5df8d980/7 .event edge, v0x5e6f5dfa0a30_25, v0x5e6f5dfa0a30_26, v0x5e6f5dfa0a30_27, v0x5e6f5dfa0a30_28;
v0x5e6f5dfa0a30_29 .array/port v0x5e6f5dfa0a30, 29;
v0x5e6f5dfa0a30_30 .array/port v0x5e6f5dfa0a30, 30;
v0x5e6f5dfa0a30_31 .array/port v0x5e6f5dfa0a30, 31;
v0x5e6f5dfa0a30_32 .array/port v0x5e6f5dfa0a30, 32;
E_0x5e6f5df8d980/8 .event edge, v0x5e6f5dfa0a30_29, v0x5e6f5dfa0a30_30, v0x5e6f5dfa0a30_31, v0x5e6f5dfa0a30_32;
v0x5e6f5dfa0a30_33 .array/port v0x5e6f5dfa0a30, 33;
v0x5e6f5dfa0a30_34 .array/port v0x5e6f5dfa0a30, 34;
v0x5e6f5dfa0a30_35 .array/port v0x5e6f5dfa0a30, 35;
v0x5e6f5dfa0a30_36 .array/port v0x5e6f5dfa0a30, 36;
E_0x5e6f5df8d980/9 .event edge, v0x5e6f5dfa0a30_33, v0x5e6f5dfa0a30_34, v0x5e6f5dfa0a30_35, v0x5e6f5dfa0a30_36;
v0x5e6f5dfa0a30_37 .array/port v0x5e6f5dfa0a30, 37;
v0x5e6f5dfa0a30_38 .array/port v0x5e6f5dfa0a30, 38;
v0x5e6f5dfa0a30_39 .array/port v0x5e6f5dfa0a30, 39;
v0x5e6f5dfa0a30_40 .array/port v0x5e6f5dfa0a30, 40;
E_0x5e6f5df8d980/10 .event edge, v0x5e6f5dfa0a30_37, v0x5e6f5dfa0a30_38, v0x5e6f5dfa0a30_39, v0x5e6f5dfa0a30_40;
v0x5e6f5dfa0a30_41 .array/port v0x5e6f5dfa0a30, 41;
v0x5e6f5dfa0a30_42 .array/port v0x5e6f5dfa0a30, 42;
v0x5e6f5dfa0a30_43 .array/port v0x5e6f5dfa0a30, 43;
v0x5e6f5dfa0a30_44 .array/port v0x5e6f5dfa0a30, 44;
E_0x5e6f5df8d980/11 .event edge, v0x5e6f5dfa0a30_41, v0x5e6f5dfa0a30_42, v0x5e6f5dfa0a30_43, v0x5e6f5dfa0a30_44;
v0x5e6f5dfa0a30_45 .array/port v0x5e6f5dfa0a30, 45;
v0x5e6f5dfa0a30_46 .array/port v0x5e6f5dfa0a30, 46;
v0x5e6f5dfa0a30_47 .array/port v0x5e6f5dfa0a30, 47;
v0x5e6f5dfa0a30_48 .array/port v0x5e6f5dfa0a30, 48;
E_0x5e6f5df8d980/12 .event edge, v0x5e6f5dfa0a30_45, v0x5e6f5dfa0a30_46, v0x5e6f5dfa0a30_47, v0x5e6f5dfa0a30_48;
v0x5e6f5dfa0a30_49 .array/port v0x5e6f5dfa0a30, 49;
v0x5e6f5dfa0a30_50 .array/port v0x5e6f5dfa0a30, 50;
v0x5e6f5dfa0a30_51 .array/port v0x5e6f5dfa0a30, 51;
v0x5e6f5dfa0a30_52 .array/port v0x5e6f5dfa0a30, 52;
E_0x5e6f5df8d980/13 .event edge, v0x5e6f5dfa0a30_49, v0x5e6f5dfa0a30_50, v0x5e6f5dfa0a30_51, v0x5e6f5dfa0a30_52;
v0x5e6f5dfa0a30_53 .array/port v0x5e6f5dfa0a30, 53;
v0x5e6f5dfa0a30_54 .array/port v0x5e6f5dfa0a30, 54;
v0x5e6f5dfa0a30_55 .array/port v0x5e6f5dfa0a30, 55;
v0x5e6f5dfa0a30_56 .array/port v0x5e6f5dfa0a30, 56;
E_0x5e6f5df8d980/14 .event edge, v0x5e6f5dfa0a30_53, v0x5e6f5dfa0a30_54, v0x5e6f5dfa0a30_55, v0x5e6f5dfa0a30_56;
v0x5e6f5dfa0a30_57 .array/port v0x5e6f5dfa0a30, 57;
v0x5e6f5dfa0a30_58 .array/port v0x5e6f5dfa0a30, 58;
v0x5e6f5dfa0a30_59 .array/port v0x5e6f5dfa0a30, 59;
v0x5e6f5dfa0a30_60 .array/port v0x5e6f5dfa0a30, 60;
E_0x5e6f5df8d980/15 .event edge, v0x5e6f5dfa0a30_57, v0x5e6f5dfa0a30_58, v0x5e6f5dfa0a30_59, v0x5e6f5dfa0a30_60;
v0x5e6f5dfa0a30_61 .array/port v0x5e6f5dfa0a30, 61;
v0x5e6f5dfa0a30_62 .array/port v0x5e6f5dfa0a30, 62;
v0x5e6f5dfa0a30_63 .array/port v0x5e6f5dfa0a30, 63;
E_0x5e6f5df8d980/16 .event edge, v0x5e6f5dfa0a30_61, v0x5e6f5dfa0a30_62, v0x5e6f5dfa0a30_63;
E_0x5e6f5df8d980 .event/or E_0x5e6f5df8d980/0, E_0x5e6f5df8d980/1, E_0x5e6f5df8d980/2, E_0x5e6f5df8d980/3, E_0x5e6f5df8d980/4, E_0x5e6f5df8d980/5, E_0x5e6f5df8d980/6, E_0x5e6f5df8d980/7, E_0x5e6f5df8d980/8, E_0x5e6f5df8d980/9, E_0x5e6f5df8d980/10, E_0x5e6f5df8d980/11, E_0x5e6f5df8d980/12, E_0x5e6f5df8d980/13, E_0x5e6f5df8d980/14, E_0x5e6f5df8d980/15, E_0x5e6f5df8d980/16;
L_0x5e6f5dfc6570 .part L_0x5e6f5dfc71c0, 2, 30;
L_0x5e6f5dfc6610 .concat [ 30 2 0 0], L_0x5e6f5dfc6570, L_0x749025872450;
L_0x5e6f5dfc6750 .arith/mod 32, L_0x5e6f5dfc6610, L_0x749025872498;
S_0x5e6f5dfa18d0 .scope module, "instrmem" "instr_mem" 4 21, 6 4 0, S_0x5e6f5df9fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x5e6f5dfa1a80 .param/l "ADDR_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x5e6f5dfa1ac0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x5e6f5dfa1b00 .param/l "MEM_SIZE" 0 6 4, +C4<00000000000000000000001000000000>;
L_0x5e6f5dfc64b0 .functor BUFZ 32, L_0x5e6f5dfc6320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e6f5dfa1ca0_0 .net *"_ivl_0", 31 0, L_0x5e6f5dfc6320;  1 drivers
v0x5e6f5dfa1da0_0 .net *"_ivl_3", 29 0, L_0x5e6f5dfc63c0;  1 drivers
v0x5e6f5dfa1e80_0 .net "instr", 31 0, L_0x5e6f5dfc64b0;  alias, 1 drivers
v0x5e6f5dfa1f70_0 .net "instr_addr", 31 0, v0x5e6f5dfa96c0_0;  alias, 1 drivers
v0x5e6f5dfa2050 .array "instr_ram", 511 0, 31 0;
L_0x5e6f5dfc6320 .array/port v0x5e6f5dfa2050, L_0x5e6f5dfc63c0;
L_0x5e6f5dfc63c0 .part v0x5e6f5dfa96c0_0, 2, 30;
S_0x5e6f5dfa21c0 .scope module, "rvcpu" "riscv_cpu" 4 18, 7 4 0, S_0x5e6f5df9fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "Mem_WrAddr";
    .port_info 6 /OUTPUT 32 "Mem_WrData";
    .port_info 7 /INPUT 32 "ReadData";
    .port_info 8 /OUTPUT 32 "Result";
v0x5e6f5dfa5400_0 .net "ALUControl", 3 0, v0x5e6f5dfa2910_0;  1 drivers
v0x5e6f5dfae970_0 .net "ALUSrc", 0 0, L_0x5e6f5dfb2c10;  1 drivers
v0x5e6f5dfaeac0_0 .net "ImmSrc", 2 0, L_0x5e6f5dfb2b20;  1 drivers
v0x5e6f5dfaebf0_0 .net "Instr", 31 0, L_0x5e6f5dfc64b0;  alias, 1 drivers
v0x5e6f5dfaec90_0 .net "Jump", 0 0, L_0x5e6f5dfb3020;  1 drivers
v0x5e6f5dfaed30_0 .net "LT", 0 0, L_0x5e6f5dfc60b0;  1 drivers
v0x5e6f5dfaee60_0 .net "LTU", 0 0, L_0x5e6f5dfc6210;  1 drivers
v0x5e6f5dfaef90_0 .net "MemWrite", 0 0, L_0x5e6f5dfb2cb0;  alias, 1 drivers
v0x5e6f5dfaf030_0 .net "Mem_WrAddr", 31 0, L_0x5e6f5dfc62b0;  alias, 1 drivers
v0x5e6f5dfaf180_0 .net "Mem_WrData", 31 0, L_0x5e6f5dfc5960;  alias, 1 drivers
v0x5e6f5dfaf220_0 .net "PC", 31 0, v0x5e6f5dfa96c0_0;  alias, 1 drivers
v0x5e6f5dfaf2c0_0 .net "PCSrc", 0 0, L_0x5e6f5dfb33c0;  1 drivers
v0x5e6f5dfaf360_0 .net "ReadData", 31 0, v0x5e6f5dfa13d0_0;  alias, 1 drivers
v0x5e6f5dfaf420_0 .net "RegWrite", 0 0, L_0x5e6f5dfb2a80;  1 drivers
v0x5e6f5dfaf550_0 .net "Result", 31 0, v0x5e6f5dfaa200_0;  alias, 1 drivers
v0x5e6f5dfaf610_0 .net "ResultSrc", 1 0, L_0x5e6f5dfb2ea0;  1 drivers
v0x5e6f5dfaf760_0 .net "Zero", 0 0, L_0x5e6f5dfc5f70;  1 drivers
v0x5e6f5dfaf910_0 .net "clk", 0 0, v0x5e6f5dfb1c50_0;  alias, 1 drivers
v0x5e6f5dfafa40_0 .net "jalr", 0 0, v0x5e6f5dfa3fc0_0;  1 drivers
v0x5e6f5dfafb70_0 .net "reset", 0 0, v0x5e6f5dfb2680_0;  alias, 1 drivers
L_0x5e6f5dfb34c0 .part L_0x5e6f5dfc64b0, 0, 7;
L_0x5e6f5dfb35f0 .part L_0x5e6f5dfc64b0, 12, 3;
L_0x5e6f5dfb3690 .part L_0x5e6f5dfc64b0, 30, 1;
S_0x5e6f5dfa24d0 .scope module, "c" "controller" 7 19, 8 4 0, S_0x5e6f5dfa21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /INPUT 1 "LT";
    .port_info 5 /INPUT 1 "LTU";
    .port_info 6 /OUTPUT 2 "ResultSrc";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "Jump";
    .port_info 12 /OUTPUT 1 "jalr";
    .port_info 13 /OUTPUT 3 "ImmSrc";
    .port_info 14 /OUTPUT 4 "ALUControl";
L_0x5e6f5dfb33c0 .functor OR 1, v0x5e6f5dfa3a40_0, L_0x5e6f5dfb3020, C4<0>, C4<0>;
v0x5e6f5dfa42c0_0 .net "ALUControl", 3 0, v0x5e6f5dfa2910_0;  alias, 1 drivers
v0x5e6f5dfa43d0_0 .net "ALUOp", 1 0, L_0x5e6f5dfb2f40;  1 drivers
v0x5e6f5dfa4470_0 .net "ALUSrc", 0 0, L_0x5e6f5dfb2c10;  alias, 1 drivers
v0x5e6f5dfa4540_0 .net "Branch", 0 0, v0x5e6f5dfa3a40_0;  1 drivers
v0x5e6f5dfa4610_0 .net "ImmSrc", 2 0, L_0x5e6f5dfb2b20;  alias, 1 drivers
v0x5e6f5dfa4700_0 .net "Jump", 0 0, L_0x5e6f5dfb3020;  alias, 1 drivers
v0x5e6f5dfa47d0_0 .net "LT", 0 0, L_0x5e6f5dfc60b0;  alias, 1 drivers
v0x5e6f5dfa48a0_0 .net "LTU", 0 0, L_0x5e6f5dfc6210;  alias, 1 drivers
v0x5e6f5dfa4970_0 .net "MemWrite", 0 0, L_0x5e6f5dfb2cb0;  alias, 1 drivers
v0x5e6f5dfa4a40_0 .net "PCSrc", 0 0, L_0x5e6f5dfb33c0;  alias, 1 drivers
v0x5e6f5dfa4ae0_0 .net "RegWrite", 0 0, L_0x5e6f5dfb2a80;  alias, 1 drivers
v0x5e6f5dfa4bb0_0 .net "ResultSrc", 1 0, L_0x5e6f5dfb2ea0;  alias, 1 drivers
v0x5e6f5dfa4c80_0 .net "Zero", 0 0, L_0x5e6f5dfc5f70;  alias, 1 drivers
v0x5e6f5dfa4d50_0 .net "funct3", 2 0, L_0x5e6f5dfb35f0;  1 drivers
v0x5e6f5dfa4df0_0 .net "funct7b5", 0 0, L_0x5e6f5dfb3690;  1 drivers
v0x5e6f5dfa4e90_0 .net "jalr", 0 0, v0x5e6f5dfa3fc0_0;  alias, 1 drivers
v0x5e6f5dfa4f60_0 .net "op", 6 0, L_0x5e6f5dfb34c0;  1 drivers
L_0x5e6f5dfb3320 .part L_0x5e6f5dfb34c0, 5, 1;
S_0x5e6f5dfa26b0 .scope module, "ad" "alu_decoder" 8 23, 9 3 0, S_0x5e6f5dfa24d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 4 "ALUControl";
v0x5e6f5dfa2910_0 .var "ALUControl", 3 0;
v0x5e6f5dfa2a10_0 .net "ALUOp", 1 0, L_0x5e6f5dfb2f40;  alias, 1 drivers
v0x5e6f5dfa2af0_0 .net "funct3", 2 0, L_0x5e6f5dfb35f0;  alias, 1 drivers
v0x5e6f5dfa2be0_0 .net "funct7b5", 0 0, L_0x5e6f5dfb3690;  alias, 1 drivers
v0x5e6f5dfa2ca0_0 .net "opb5", 0 0, L_0x5e6f5dfb3320;  1 drivers
E_0x5e6f5df8e0c0 .event edge, v0x5e6f5dfa2a10_0, v0x5e6f5dfa2af0_0, v0x5e6f5dfa2be0_0, v0x5e6f5dfa2ca0_0;
S_0x5e6f5dfa2e50 .scope module, "md" "main_decoder" 8 20, 10 2 0, S_0x5e6f5dfa24d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 1 "Zero";
    .port_info 2 /INPUT 1 "LT";
    .port_info 3 /INPUT 1 "LTU";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "Jump";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 3 "ImmSrc";
    .port_info 13 /OUTPUT 2 "ALUOp";
v0x5e6f5dfa3220_0 .net "ALUOp", 1 0, L_0x5e6f5dfb2f40;  alias, 1 drivers
v0x5e6f5dfa3300_0 .net "ALUSrc", 0 0, L_0x5e6f5dfb2c10;  alias, 1 drivers
v0x5e6f5dfa33a0_0 .net "Branch", 0 0, v0x5e6f5dfa3a40_0;  alias, 1 drivers
v0x5e6f5dfa3470_0 .net "ImmSrc", 2 0, L_0x5e6f5dfb2b20;  alias, 1 drivers
v0x5e6f5dfa3550_0 .net "Jump", 0 0, L_0x5e6f5dfb3020;  alias, 1 drivers
v0x5e6f5dfa3660_0 .net "LT", 0 0, L_0x5e6f5dfc60b0;  alias, 1 drivers
v0x5e6f5dfa3720_0 .net "LTU", 0 0, L_0x5e6f5dfc6210;  alias, 1 drivers
v0x5e6f5dfa37e0_0 .net "MemWrite", 0 0, L_0x5e6f5dfb2cb0;  alias, 1 drivers
v0x5e6f5dfa38a0_0 .net "RegWrite", 0 0, L_0x5e6f5dfb2a80;  alias, 1 drivers
v0x5e6f5dfa3960_0 .net "ResultSrc", 1 0, L_0x5e6f5dfb2ea0;  alias, 1 drivers
v0x5e6f5dfa3a40_0 .var "TakeBranch", 0 0;
v0x5e6f5dfa3b00_0 .net "Zero", 0 0, L_0x5e6f5dfc5f70;  alias, 1 drivers
v0x5e6f5dfa3bc0_0 .net *"_ivl_9", 10 0, v0x5e6f5dfa3ca0_0;  1 drivers
v0x5e6f5dfa3ca0_0 .var "controls", 10 0;
v0x5e6f5dfa3d80_0 .net "funct3", 2 0, L_0x5e6f5dfb35f0;  alias, 1 drivers
v0x5e6f5dfa3e40_0 .net "jalr", 0 0, v0x5e6f5dfa3fc0_0;  alias, 1 drivers
v0x5e6f5dfa3ee0_0 .net "op", 6 0, L_0x5e6f5dfb34c0;  alias, 1 drivers
v0x5e6f5dfa3fc0_0 .var "takejalr", 0 0;
E_0x5e6f5dfa31b0/0 .event edge, v0x5e6f5dfa3ee0_0, v0x5e6f5dfa2af0_0, v0x5e6f5dfa3b00_0, v0x5e6f5dfa3660_0;
E_0x5e6f5dfa31b0/1 .event edge, v0x5e6f5dfa3720_0;
E_0x5e6f5dfa31b0 .event/or E_0x5e6f5dfa31b0/0, E_0x5e6f5dfa31b0/1;
L_0x5e6f5dfb2a80 .part v0x5e6f5dfa3ca0_0, 10, 1;
L_0x5e6f5dfb2b20 .part v0x5e6f5dfa3ca0_0, 7, 3;
L_0x5e6f5dfb2c10 .part v0x5e6f5dfa3ca0_0, 6, 1;
L_0x5e6f5dfb2cb0 .part v0x5e6f5dfa3ca0_0, 5, 1;
L_0x5e6f5dfb2ea0 .part v0x5e6f5dfa3ca0_0, 3, 2;
L_0x5e6f5dfb2f40 .part v0x5e6f5dfa3ca0_0, 1, 2;
L_0x5e6f5dfb3020 .part v0x5e6f5dfa3ca0_0, 0, 1;
S_0x5e6f5dfa5200 .scope module, "dp" "datapath" 7 23, 11 3 0, S_0x5e6f5dfa21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 3 "ImmSrc";
    .port_info 7 /INPUT 4 "ALUControl";
    .port_info 8 /INPUT 1 "jalr";
    .port_info 9 /OUTPUT 1 "Zero";
    .port_info 10 /OUTPUT 1 "LT";
    .port_info 11 /OUTPUT 1 "LTU";
    .port_info 12 /OUTPUT 32 "PC";
    .port_info 13 /INPUT 32 "Instr";
    .port_info 14 /OUTPUT 32 "Mem_WrAddr";
    .port_info 15 /OUTPUT 32 "Mem_WrData";
    .port_info 16 /INPUT 32 "ReadData";
    .port_info 17 /OUTPUT 32 "Result";
L_0x5e6f5dfc5960 .functor BUFZ 32, L_0x5e6f5dfc4860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e6f5dfc62b0 .functor BUFZ 32, v0x5e6f5dfa6ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e6f5dface10_0 .net "ALUControl", 3 0, v0x5e6f5dfa2910_0;  alias, 1 drivers
v0x5e6f5dfacef0_0 .net "ALUResult", 31 0, v0x5e6f5dfa6ac0_0;  1 drivers
v0x5e6f5dfacfb0_0 .net "ALUSrc", 0 0, L_0x5e6f5dfb2c10;  alias, 1 drivers
v0x5e6f5dfad050_0 .net "ImmExt", 31 0, v0x5e6f5dfa7480_0;  1 drivers
v0x5e6f5dfad0f0_0 .net "ImmSrc", 2 0, L_0x5e6f5dfb2b20;  alias, 1 drivers
v0x5e6f5dfad1b0_0 .net "Instr", 31 0, L_0x5e6f5dfc64b0;  alias, 1 drivers
v0x5e6f5dfad270_0 .net "LT", 0 0, L_0x5e6f5dfc60b0;  alias, 1 drivers
v0x5e6f5dfad310_0 .net "LTU", 0 0, L_0x5e6f5dfc6210;  alias, 1 drivers
v0x5e6f5dfad3b0_0 .net "Mem_WrAddr", 31 0, L_0x5e6f5dfc62b0;  alias, 1 drivers
v0x5e6f5dfad500_0 .net "Mem_WrData", 31 0, L_0x5e6f5dfc5960;  alias, 1 drivers
v0x5e6f5dfad5e0_0 .net "PC", 31 0, v0x5e6f5dfa96c0_0;  alias, 1 drivers
v0x5e6f5dfad730_0 .net "PCJalr", 31 0, L_0x5e6f5dfc3b50;  1 drivers
v0x5e6f5dfad7f0_0 .net "PCNext", 31 0, L_0x5e6f5dfc3a90;  1 drivers
v0x5e6f5dfad8b0_0 .net "PCPlus4", 31 0, L_0x5e6f5dfb3730;  1 drivers
v0x5e6f5dfad970_0 .net "PCSrc", 0 0, L_0x5e6f5dfb33c0;  alias, 1 drivers
v0x5e6f5dfada60_0 .net "PCTarget", 31 0, L_0x5e6f5dfc39f0;  1 drivers
v0x5e6f5dfadb20_0 .net "ReadData", 31 0, v0x5e6f5dfa13d0_0;  alias, 1 drivers
v0x5e6f5dfadd40_0 .net "RegWrite", 0 0, L_0x5e6f5dfb2a80;  alias, 1 drivers
v0x5e6f5dfadde0_0 .net "Result", 31 0, v0x5e6f5dfaa200_0;  alias, 1 drivers
v0x5e6f5dfadef0_0 .net "ResultSrc", 1 0, L_0x5e6f5dfb2ea0;  alias, 1 drivers
v0x5e6f5dfadfb0_0 .net "SrcA", 31 0, L_0x5e6f5dfc4150;  1 drivers
v0x5e6f5dfae0c0_0 .net "SrcB", 31 0, L_0x5e6f5dfc4f00;  1 drivers
v0x5e6f5dfae1d0_0 .net "WriteData", 31 0, L_0x5e6f5dfc4860;  1 drivers
v0x5e6f5dfae2e0_0 .net "Zero", 0 0, L_0x5e6f5dfc5f70;  alias, 1 drivers
v0x5e6f5dfae380_0 .net "clk", 0 0, v0x5e6f5dfb1c50_0;  alias, 1 drivers
v0x5e6f5dfae420_0 .net "jalr", 0 0, v0x5e6f5dfa3fc0_0;  alias, 1 drivers
v0x5e6f5dfae4c0_0 .net "laui", 31 0, L_0x5e6f5dfc4d70;  1 drivers
v0x5e6f5dfae5d0_0 .net "reset", 0 0, v0x5e6f5dfb2680_0;  alias, 1 drivers
L_0x5e6f5dfc49b0 .part L_0x5e6f5dfc64b0, 15, 5;
L_0x5e6f5dfc4a50 .part L_0x5e6f5dfc64b0, 20, 5;
L_0x5e6f5dfc4c00 .part L_0x5e6f5dfc64b0, 7, 5;
L_0x5e6f5dfc4ca0 .part L_0x5e6f5dfc64b0, 7, 25;
L_0x5e6f5dfc4e10 .part L_0x5e6f5dfc64b0, 5, 1;
S_0x5e6f5dfa5660 .scope module, "alu" "alu" 11 37, 12 3 0, S_0x5e6f5dfa5200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "alu_out";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "LT";
    .port_info 6 /OUTPUT 1 "LTU";
P_0x5e6f5dfa5840 .param/l "WIDTH" 0 12 3, +C4<00000000000000000000000000100000>;
L_0x5e6f5dfb37d0 .functor XOR 32, L_0x5e6f5dfc4f00, L_0x5e6f5dfc5040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e6f5dfa5aa0_0 .net "LT", 0 0, L_0x5e6f5dfc60b0;  alias, 1 drivers
v0x5e6f5dfa5bb0_0 .net "LTU", 0 0, L_0x5e6f5dfc6210;  alias, 1 drivers
v0x5e6f5dfa5cc0_0 .net *"_ivl_1", 0 0, L_0x5e6f5dfc4fa0;  1 drivers
v0x5e6f5dfa5d60_0 .net *"_ivl_10", 32 0, L_0x5e6f5dfc5640;  1 drivers
L_0x7490258722e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfa5e40_0 .net/2u *"_ivl_12", 0 0, L_0x7490258722e8;  1 drivers
v0x5e6f5dfa5f70_0 .net *"_ivl_14", 32 0, L_0x5e6f5dfc57a0;  1 drivers
v0x5e6f5dfa6050_0 .net *"_ivl_16", 32 0, L_0x5e6f5dfc58c0;  1 drivers
v0x5e6f5dfa6130_0 .net *"_ivl_18", 32 0, L_0x5e6f5dfc5ab0;  1 drivers
v0x5e6f5dfa6210_0 .net *"_ivl_2", 31 0, L_0x5e6f5dfc5040;  1 drivers
L_0x749025872330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfa62f0_0 .net *"_ivl_21", 31 0, L_0x749025872330;  1 drivers
L_0x749025872378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfa63d0_0 .net/2u *"_ivl_26", 31 0, L_0x749025872378;  1 drivers
v0x5e6f5dfa64b0_0 .net *"_ivl_28", 0 0, L_0x5e6f5dfc5e20;  1 drivers
L_0x7490258723c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfa6570_0 .net/2u *"_ivl_30", 0 0, L_0x7490258723c0;  1 drivers
L_0x749025872408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfa6650_0 .net/2u *"_ivl_32", 0 0, L_0x749025872408;  1 drivers
L_0x7490258722a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfa6730_0 .net/2u *"_ivl_8", 0 0, L_0x7490258722a0;  1 drivers
v0x5e6f5dfa6810_0 .net "a", 31 0, L_0x5e6f5dfc4150;  alias, 1 drivers
v0x5e6f5dfa68f0_0 .net "alu_ctrl", 3 0, v0x5e6f5dfa2910_0;  alias, 1 drivers
v0x5e6f5dfa6ac0_0 .var "alu_out", 31 0;
v0x5e6f5dfa6ba0_0 .net "b", 31 0, L_0x5e6f5dfc4f00;  alias, 1 drivers
v0x5e6f5dfa6c80_0 .net "b5", 4 0, L_0x5e6f5dfc5d80;  1 drivers
v0x5e6f5dfa6d60_0 .net "bxorc", 31 0, L_0x5e6f5dfb37d0;  1 drivers
v0x5e6f5dfa6e40_0 .net "c", 0 0, L_0x5e6f5dfc55a0;  1 drivers
v0x5e6f5dfa6f00_0 .net "result", 32 0, L_0x5e6f5dfc5bf0;  1 drivers
v0x5e6f5dfa6fe0_0 .net "zero", 0 0, L_0x5e6f5dfc5f70;  alias, 1 drivers
E_0x5e6f5dfa5a00/0 .event edge, v0x5e6f5dfa2910_0, v0x5e6f5dfa6f00_0, v0x5e6f5dfa6810_0, v0x5e6f5dfa6c80_0;
E_0x5e6f5dfa5a00/1 .event edge, v0x5e6f5dfa3660_0, v0x5e6f5dfa3720_0, v0x5e6f5dfa6ba0_0;
E_0x5e6f5dfa5a00 .event/or E_0x5e6f5dfa5a00/0, E_0x5e6f5dfa5a00/1;
L_0x5e6f5dfc4fa0 .part v0x5e6f5dfa2910_0, 0, 1;
LS_0x5e6f5dfc5040_0_0 .concat [ 1 1 1 1], L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0;
LS_0x5e6f5dfc5040_0_4 .concat [ 1 1 1 1], L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0;
LS_0x5e6f5dfc5040_0_8 .concat [ 1 1 1 1], L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0;
LS_0x5e6f5dfc5040_0_12 .concat [ 1 1 1 1], L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0;
LS_0x5e6f5dfc5040_0_16 .concat [ 1 1 1 1], L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0;
LS_0x5e6f5dfc5040_0_20 .concat [ 1 1 1 1], L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0;
LS_0x5e6f5dfc5040_0_24 .concat [ 1 1 1 1], L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0;
LS_0x5e6f5dfc5040_0_28 .concat [ 1 1 1 1], L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0, L_0x5e6f5dfc4fa0;
LS_0x5e6f5dfc5040_1_0 .concat [ 4 4 4 4], LS_0x5e6f5dfc5040_0_0, LS_0x5e6f5dfc5040_0_4, LS_0x5e6f5dfc5040_0_8, LS_0x5e6f5dfc5040_0_12;
LS_0x5e6f5dfc5040_1_4 .concat [ 4 4 4 4], LS_0x5e6f5dfc5040_0_16, LS_0x5e6f5dfc5040_0_20, LS_0x5e6f5dfc5040_0_24, LS_0x5e6f5dfc5040_0_28;
L_0x5e6f5dfc5040 .concat [ 16 16 0 0], LS_0x5e6f5dfc5040_1_0, LS_0x5e6f5dfc5040_1_4;
L_0x5e6f5dfc55a0 .part v0x5e6f5dfa2910_0, 0, 1;
L_0x5e6f5dfc5640 .concat [ 32 1 0 0], L_0x5e6f5dfc4150, L_0x7490258722a0;
L_0x5e6f5dfc57a0 .concat [ 32 1 0 0], L_0x5e6f5dfb37d0, L_0x7490258722e8;
L_0x5e6f5dfc58c0 .arith/sum 33, L_0x5e6f5dfc5640, L_0x5e6f5dfc57a0;
L_0x5e6f5dfc5ab0 .concat [ 1 32 0 0], L_0x5e6f5dfc55a0, L_0x749025872330;
L_0x5e6f5dfc5bf0 .arith/sum 33, L_0x5e6f5dfc58c0, L_0x5e6f5dfc5ab0;
L_0x5e6f5dfc5d80 .part L_0x5e6f5dfc4f00, 0, 5;
L_0x5e6f5dfc5e20 .cmp/eq 32, v0x5e6f5dfa6ac0_0, L_0x749025872378;
L_0x5e6f5dfc5f70 .functor MUXZ 1, L_0x749025872408, L_0x7490258723c0, L_0x5e6f5dfc5e20, C4<>;
L_0x5e6f5dfc60b0 .part L_0x5e6f5dfc5bf0, 31, 1;
L_0x5e6f5dfc6210 .part L_0x5e6f5dfc5bf0, 32, 1;
S_0x5e6f5dfa71f0 .scope module, "ext" "imm_extend" 11 31, 13 2 0, S_0x5e6f5dfa5200;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x5e6f5dfa7480_0 .var "immext", 31 0;
v0x5e6f5dfa7580_0 .net "immsrc", 2 0, L_0x5e6f5dfb2b20;  alias, 1 drivers
v0x5e6f5dfa7690_0 .net "instr", 31 7, L_0x5e6f5dfc4ca0;  1 drivers
E_0x5e6f5dfa5910 .event edge, v0x5e6f5dfa3470_0, v0x5e6f5dfa7690_0;
S_0x5e6f5dfa77d0 .scope module, "jalrmux" "mux2" 11 27, 14 4 0, S_0x5e6f5dfa5200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x5e6f5dfa79b0 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x5e6f5dfa7a50_0 .net "d0", 31 0, L_0x5e6f5dfc3a90;  alias, 1 drivers
v0x5e6f5dfa7b10_0 .net "d1", 31 0, v0x5e6f5dfa6ac0_0;  alias, 1 drivers
v0x5e6f5dfa7bd0_0 .net "sel", 0 0, v0x5e6f5dfa3fc0_0;  alias, 1 drivers
v0x5e6f5dfa7cf0_0 .net "y", 31 0, L_0x5e6f5dfc3b50;  alias, 1 drivers
L_0x5e6f5dfc3b50 .functor MUXZ 32, L_0x5e6f5dfc3a90, v0x5e6f5dfa6ac0_0, v0x5e6f5dfa3fc0_0, C4<>;
S_0x5e6f5dfa7e10 .scope module, "pcadd4" "adder" 11 24, 15 4 0, S_0x5e6f5dfa5200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x5e6f5dfa7ff0 .param/l "WIDTH" 0 15 4, +C4<00000000000000000000000000100000>;
v0x5e6f5dfa8100_0 .net "a", 31 0, v0x5e6f5dfa96c0_0;  alias, 1 drivers
L_0x749025872018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfa8210_0 .net "b", 31 0, L_0x749025872018;  1 drivers
v0x5e6f5dfa82d0_0 .net "sum", 31 0, L_0x5e6f5dfb3730;  alias, 1 drivers
L_0x5e6f5dfb3730 .arith/sum 32, v0x5e6f5dfa96c0_0, L_0x749025872018;
S_0x5e6f5dfa8440 .scope module, "pcaddbranch" "adder" 11 25, 15 4 0, S_0x5e6f5dfa5200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x5e6f5dfa8670 .param/l "WIDTH" 0 15 4, +C4<00000000000000000000000000100000>;
v0x5e6f5dfa8760_0 .net "a", 31 0, v0x5e6f5dfa96c0_0;  alias, 1 drivers
v0x5e6f5dfa8890_0 .net "b", 31 0, v0x5e6f5dfa7480_0;  alias, 1 drivers
v0x5e6f5dfa8950_0 .net "sum", 31 0, L_0x5e6f5dfc39f0;  alias, 1 drivers
L_0x5e6f5dfc39f0 .arith/sum 32, v0x5e6f5dfa96c0_0, v0x5e6f5dfa7480_0;
S_0x5e6f5dfa8aa0 .scope module, "pcmux" "mux2" 11 26, 14 4 0, S_0x5e6f5dfa5200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x5e6f5dfa8c80 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x5e6f5dfa8d80_0 .net "d0", 31 0, L_0x5e6f5dfb3730;  alias, 1 drivers
v0x5e6f5dfa8e70_0 .net "d1", 31 0, L_0x5e6f5dfc39f0;  alias, 1 drivers
v0x5e6f5dfa8f40_0 .net "sel", 0 0, L_0x5e6f5dfb33c0;  alias, 1 drivers
v0x5e6f5dfa9040_0 .net "y", 31 0, L_0x5e6f5dfc3a90;  alias, 1 drivers
L_0x5e6f5dfc3a90 .functor MUXZ 32, L_0x5e6f5dfb3730, L_0x5e6f5dfc39f0, L_0x5e6f5dfb33c0, C4<>;
S_0x5e6f5dfa9160 .scope module, "pcreg" "reset_ff" 11 23, 16 4 0, S_0x5e6f5dfa5200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5e6f5dfa9340 .param/l "WIDTH" 0 16 4, +C4<00000000000000000000000000100000>;
v0x5e6f5dfa9500_0 .net "clk", 0 0, v0x5e6f5dfb1c50_0;  alias, 1 drivers
v0x5e6f5dfa95f0_0 .net "d", 31 0, L_0x5e6f5dfc3b50;  alias, 1 drivers
v0x5e6f5dfa96c0_0 .var "q", 31 0;
v0x5e6f5dfa9790_0 .net "rst", 0 0, v0x5e6f5dfb2680_0;  alias, 1 drivers
E_0x5e6f5dfa9480 .event posedge, v0x5e6f5dfa9790_0, v0x5e6f5dfa0920_0;
S_0x5e6f5dfa98e0 .scope module, "resultmux" "mux4" 11 38, 17 16 0, S_0x5e6f5dfa5200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x5e6f5dfa9ac0 .param/l "WIDTH" 0 17 16, +C4<00000000000000000000000000100000>;
v0x5e6f5dfa9cd0_0 .net "d0", 31 0, v0x5e6f5dfa6ac0_0;  alias, 1 drivers
v0x5e6f5dfa9e00_0 .net "d1", 31 0, v0x5e6f5dfa13d0_0;  alias, 1 drivers
v0x5e6f5dfa9ec0_0 .net "d2", 31 0, L_0x5e6f5dfb3730;  alias, 1 drivers
v0x5e6f5dfa9fe0_0 .net "d3", 31 0, L_0x5e6f5dfc4d70;  alias, 1 drivers
v0x5e6f5dfaa0a0_0 .net "sel", 1 0, L_0x5e6f5dfb2ea0;  alias, 1 drivers
v0x5e6f5dfaa200_0 .var "y", 31 0;
E_0x5e6f5dfa9c40/0 .event edge, v0x5e6f5dfa3960_0, v0x5e6f5dfa6ac0_0, v0x5e6f5dfa13d0_0, v0x5e6f5dfa82d0_0;
E_0x5e6f5dfa9c40/1 .event edge, v0x5e6f5dfa9fe0_0;
E_0x5e6f5dfa9c40 .event/or E_0x5e6f5dfa9c40/0, E_0x5e6f5dfa9c40/1;
S_0x5e6f5dfaa3e0 .scope module, "rf" "reg_file" 11 30, 18 8 0, S_0x5e6f5dfa5200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 5 "rd_addr1";
    .port_info 3 /INPUT 5 "rd_addr2";
    .port_info 4 /INPUT 5 "wr_addr";
    .port_info 5 /INPUT 32 "wr_data";
    .port_info 6 /OUTPUT 32 "rd_data1";
    .port_info 7 /OUTPUT 32 "rd_data2";
P_0x5e6f5dfa8620 .param/l "DATA_WIDTH" 0 18 8, +C4<00000000000000000000000000100000>;
v0x5e6f5dfaa7c0_0 .net *"_ivl_0", 31 0, L_0x5e6f5dfc3d50;  1 drivers
v0x5e6f5dfaa8c0_0 .net *"_ivl_10", 6 0, L_0x5e6f5dfc3fe0;  1 drivers
L_0x7490258720f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfaa9a0_0 .net *"_ivl_13", 1 0, L_0x7490258720f0;  1 drivers
L_0x749025872138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfaaa60_0 .net/2u *"_ivl_14", 31 0, L_0x749025872138;  1 drivers
v0x5e6f5dfaab40_0 .net *"_ivl_18", 31 0, L_0x5e6f5dfc42e0;  1 drivers
L_0x749025872180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfaac70_0 .net *"_ivl_21", 26 0, L_0x749025872180;  1 drivers
L_0x7490258721c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfaad50_0 .net/2u *"_ivl_22", 31 0, L_0x7490258721c8;  1 drivers
v0x5e6f5dfaae30_0 .net *"_ivl_24", 0 0, L_0x5e6f5dfc4410;  1 drivers
v0x5e6f5dfaaef0_0 .net *"_ivl_26", 31 0, L_0x5e6f5dfc4550;  1 drivers
v0x5e6f5dfaafd0_0 .net *"_ivl_28", 6 0, L_0x5e6f5dfc4640;  1 drivers
L_0x749025872060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfab0b0_0 .net *"_ivl_3", 26 0, L_0x749025872060;  1 drivers
L_0x749025872210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfab190_0 .net *"_ivl_31", 1 0, L_0x749025872210;  1 drivers
L_0x749025872258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfab270_0 .net/2u *"_ivl_32", 31 0, L_0x749025872258;  1 drivers
L_0x7490258720a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e6f5dfab350_0 .net/2u *"_ivl_4", 31 0, L_0x7490258720a8;  1 drivers
v0x5e6f5dfab430_0 .net *"_ivl_6", 0 0, L_0x5e6f5dfc3e70;  1 drivers
v0x5e6f5dfab4f0_0 .net *"_ivl_8", 31 0, L_0x5e6f5dfc3f40;  1 drivers
v0x5e6f5dfab5d0_0 .net "clk", 0 0, v0x5e6f5dfb1c50_0;  alias, 1 drivers
v0x5e6f5dfab780_0 .var/i "i", 31 0;
v0x5e6f5dfab860_0 .net "rd_addr1", 4 0, L_0x5e6f5dfc49b0;  1 drivers
v0x5e6f5dfab940_0 .net "rd_addr2", 4 0, L_0x5e6f5dfc4a50;  1 drivers
v0x5e6f5dfaba20_0 .net "rd_data1", 31 0, L_0x5e6f5dfc4150;  alias, 1 drivers
v0x5e6f5dfabae0_0 .net "rd_data2", 31 0, L_0x5e6f5dfc4860;  alias, 1 drivers
v0x5e6f5dfabba0 .array "reg_file_arr", 31 0, 31 0;
v0x5e6f5dfabc60_0 .net "wr_addr", 4 0, L_0x5e6f5dfc4c00;  1 drivers
v0x5e6f5dfabd40_0 .net "wr_data", 31 0, v0x5e6f5dfaa200_0;  alias, 1 drivers
v0x5e6f5dfabe00_0 .net "wr_en", 0 0, L_0x5e6f5dfb2a80;  alias, 1 drivers
L_0x5e6f5dfc3d50 .concat [ 5 27 0 0], L_0x5e6f5dfc49b0, L_0x749025872060;
L_0x5e6f5dfc3e70 .cmp/ne 32, L_0x5e6f5dfc3d50, L_0x7490258720a8;
L_0x5e6f5dfc3f40 .array/port v0x5e6f5dfabba0, L_0x5e6f5dfc3fe0;
L_0x5e6f5dfc3fe0 .concat [ 5 2 0 0], L_0x5e6f5dfc49b0, L_0x7490258720f0;
L_0x5e6f5dfc4150 .functor MUXZ 32, L_0x749025872138, L_0x5e6f5dfc3f40, L_0x5e6f5dfc3e70, C4<>;
L_0x5e6f5dfc42e0 .concat [ 5 27 0 0], L_0x5e6f5dfc4a50, L_0x749025872180;
L_0x5e6f5dfc4410 .cmp/ne 32, L_0x5e6f5dfc42e0, L_0x7490258721c8;
L_0x5e6f5dfc4550 .array/port v0x5e6f5dfabba0, L_0x5e6f5dfc4640;
L_0x5e6f5dfc4640 .concat [ 5 2 0 0], L_0x5e6f5dfc4a50, L_0x749025872210;
L_0x5e6f5dfc4860 .functor MUXZ 32, L_0x749025872258, L_0x5e6f5dfc4550, L_0x5e6f5dfc4410, C4<>;
S_0x5e6f5dfac020 .scope module, "srcbmux" "mux2" 11 36, 14 4 0, S_0x5e6f5dfa5200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x5e6f5dfac1b0 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x5e6f5dfac2c0_0 .net "d0", 31 0, L_0x5e6f5dfc4860;  alias, 1 drivers
v0x5e6f5dfac3d0_0 .net "d1", 31 0, v0x5e6f5dfa7480_0;  alias, 1 drivers
v0x5e6f5dfac4c0_0 .net "sel", 0 0, L_0x5e6f5dfb2c10;  alias, 1 drivers
v0x5e6f5dfac5b0_0 .net "y", 31 0, L_0x5e6f5dfc4f00;  alias, 1 drivers
L_0x5e6f5dfc4f00 .functor MUXZ 32, L_0x5e6f5dfc4860, v0x5e6f5dfa7480_0, L_0x5e6f5dfb2c10, C4<>;
S_0x5e6f5dfac6e0 .scope module, "utypemux" "mux2" 11 33, 14 4 0, S_0x5e6f5dfa5200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x5e6f5dfac8c0 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x5e6f5dfaca00_0 .net "d0", 31 0, L_0x5e6f5dfc39f0;  alias, 1 drivers
v0x5e6f5dfacb30_0 .net "d1", 31 0, v0x5e6f5dfa7480_0;  alias, 1 drivers
v0x5e6f5dfacbf0_0 .net "sel", 0 0, L_0x5e6f5dfc4e10;  1 drivers
v0x5e6f5dfacc90_0 .net "y", 31 0, L_0x5e6f5dfc4d70;  alias, 1 drivers
L_0x5e6f5dfc4d70 .functor MUXZ 32, L_0x5e6f5dfc39f0, v0x5e6f5dfa7480_0, L_0x5e6f5dfc4e10, C4<>;
    .scope S_0x5e6f5dfa2e50;
T_0 ;
    %wait E_0x5e6f5dfa31b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e6f5dfa3a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e6f5dfa3fc0_0, 0, 1;
    %load/vec4 v0x5e6f5dfa3ee0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 23, 32, 7;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_0.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 8, 7;
    %cmp/z;
    %jmp/1 T_0.6, 4;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0x5e6f5dfa3ca0_0, 0, 11;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1096, 0, 11;
    %store/vec4 v0x5e6f5dfa3ca0_0, 0, 11;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 248, 24, 11;
    %store/vec4 v0x5e6f5dfa3ca0_0, 0, 11;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1028, 0, 11;
    %store/vec4 v0x5e6f5dfa3ca0_0, 0, 11;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 1092, 0, 11;
    %store/vec4 v0x5e6f5dfa3ca0_0, 0, 11;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1560, 0, 11;
    %store/vec4 v0x5e6f5dfa3ca0_0, 0, 11;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 282, 24, 11;
    %store/vec4 v0x5e6f5dfa3ca0_0, 0, 11;
    %load/vec4 v0x5e6f5dfa3d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e6f5dfa3a40_0, 0, 1;
    %jmp T_0.16;
T_0.9 ;
    %load/vec4 v0x5e6f5dfa3b00_0;
    %store/vec4 v0x5e6f5dfa3a40_0, 0, 1;
    %jmp T_0.16;
T_0.10 ;
    %load/vec4 v0x5e6f5dfa3b00_0;
    %nor/r;
    %store/vec4 v0x5e6f5dfa3a40_0, 0, 1;
    %jmp T_0.16;
T_0.11 ;
    %load/vec4 v0x5e6f5dfa3660_0;
    %store/vec4 v0x5e6f5dfa3a40_0, 0, 1;
    %jmp T_0.16;
T_0.12 ;
    %load/vec4 v0x5e6f5dfa3660_0;
    %nor/r;
    %store/vec4 v0x5e6f5dfa3a40_0, 0, 1;
    %jmp T_0.16;
T_0.13 ;
    %load/vec4 v0x5e6f5dfa3720_0;
    %store/vec4 v0x5e6f5dfa3a40_0, 0, 1;
    %jmp T_0.16;
T_0.14 ;
    %load/vec4 v0x5e6f5dfa3720_0;
    %nor/r;
    %store/vec4 v0x5e6f5dfa3a40_0, 0, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x5e6f5dfa3ee0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e6f5dfa3ee0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 2, 0, 2;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x5e6f5dfa3ee0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa3ca0_0, 0, 11;
    %load/vec4 v0x5e6f5dfa3ee0_0;
    %parti/s 1, 3, 3;
    %inv;
    %store/vec4 v0x5e6f5dfa3fc0_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5e6f5dfa26b0;
T_1 ;
    %wait E_0x5e6f5df8e0c0;
    %load/vec4 v0x5e6f5dfa2a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x5e6f5dfa2af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5e6f5dfa2910_0, 0, 4;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v0x5e6f5dfa2be0_0;
    %load/vec4 v0x5e6f5dfa2ca0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e6f5dfa2910_0, 0, 4;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e6f5dfa2910_0, 0, 4;
T_1.15 ;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e6f5dfa2910_0, 0, 4;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e6f5dfa2910_0, 0, 4;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e6f5dfa2910_0, 0, 4;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e6f5dfa2910_0, 0, 4;
    %jmp T_1.13;
T_1.9 ;
    %load/vec4 v0x5e6f5dfa2be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5e6f5dfa2910_0, 0, 4;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5e6f5dfa2910_0, 0, 4;
T_1.17 ;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e6f5dfa2910_0, 0, 4;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5e6f5dfa2910_0, 0, 4;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e6f5dfa2910_0, 0, 4;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e6f5dfa2910_0, 0, 4;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5e6f5dfa9160;
T_2 ;
    %wait E_0x5e6f5dfa9480;
    %load/vec4 v0x5e6f5dfa9790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e6f5dfa96c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5e6f5dfa95f0_0;
    %assign/vec4 v0x5e6f5dfa96c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5e6f5dfaa3e0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfab780_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5e6f5dfab780_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5e6f5dfab780_0;
    %store/vec4a v0x5e6f5dfabba0, 4, 0;
    %load/vec4 v0x5e6f5dfab780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e6f5dfab780_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x5e6f5dfaa3e0;
T_4 ;
    %wait E_0x5e6f5ded3e30;
    %load/vec4 v0x5e6f5dfabe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5e6f5dfabd40_0;
    %load/vec4 v0x5e6f5dfabc60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e6f5dfabba0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e6f5dfa71f0;
T_5 ;
    %wait E_0x5e6f5dfa5910;
    %load/vec4 v0x5e6f5dfa7580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5e6f5dfa7480_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x5e6f5dfa7690_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5e6f5dfa7690_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa7480_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x5e6f5dfa7690_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5e6f5dfa7690_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e6f5dfa7690_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa7480_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x5e6f5dfa7690_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5e6f5dfa7690_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e6f5dfa7690_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e6f5dfa7690_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5e6f5dfa7480_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x5e6f5dfa7690_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x5e6f5dfa7690_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e6f5dfa7690_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e6f5dfa7690_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5e6f5dfa7480_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x5e6f5dfa7690_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5e6f5dfa7480_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5e6f5dfa5660;
T_6 ;
    %wait E_0x5e6f5dfa5a00;
    %load/vec4 v0x5e6f5dfa68f0_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 4;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/z;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/z;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/z;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/z;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/z;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/z;
    %jmp/1 T_6.8, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e6f5dfa6ac0_0, 0;
    %jmp T_6.10;
T_6.0 ;
    %load/vec4 v0x5e6f5dfa6f00_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x5e6f5dfa6ac0_0, 0;
    %jmp T_6.10;
T_6.1 ;
    %load/vec4 v0x5e6f5dfa6810_0;
    %ix/getv 4, v0x5e6f5dfa6c80_0;
    %shiftl 4;
    %assign/vec4 v0x5e6f5dfa6ac0_0, 0;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5e6f5dfa5aa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e6f5dfa6ac0_0, 0;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5e6f5dfa5bb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e6f5dfa6ac0_0, 0;
    %jmp T_6.10;
T_6.4 ;
    %load/vec4 v0x5e6f5dfa6810_0;
    %load/vec4 v0x5e6f5dfa6ba0_0;
    %xor;
    %assign/vec4 v0x5e6f5dfa6ac0_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0x5e6f5dfa6810_0;
    %ix/getv 4, v0x5e6f5dfa6c80_0;
    %shiftr 4;
    %load/vec4 v0x5e6f5dfa6810_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x5e6f5dfa6c80_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x5e6f5dfa6ac0_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x5e6f5dfa6810_0;
    %ix/getv 4, v0x5e6f5dfa6c80_0;
    %shiftr 4;
    %assign/vec4 v0x5e6f5dfa6ac0_0, 0;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x5e6f5dfa6810_0;
    %load/vec4 v0x5e6f5dfa6ba0_0;
    %or;
    %assign/vec4 v0x5e6f5dfa6ac0_0, 0;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x5e6f5dfa6810_0;
    %load/vec4 v0x5e6f5dfa6ba0_0;
    %and;
    %assign/vec4 v0x5e6f5dfa6ac0_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5e6f5dfa98e0;
T_7 ;
    %wait E_0x5e6f5dfa9c40;
    %load/vec4 v0x5e6f5dfaa0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5e6f5dfaa200_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x5e6f5dfa9cd0_0;
    %store/vec4 v0x5e6f5dfaa200_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x5e6f5dfa9e00_0;
    %store/vec4 v0x5e6f5dfaa200_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x5e6f5dfa9ec0_0;
    %store/vec4 v0x5e6f5dfaa200_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x5e6f5dfa9fe0_0;
    %store/vec4 v0x5e6f5dfaa200_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5e6f5dfa18d0;
T_8 ;
    %vpi_call 6 14 "$readmemh", "program.hex", v0x5e6f5dfa2050 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5e6f5df9ff80;
T_9 ;
    %wait E_0x5e6f5df8d980;
    %load/vec4 v0x5e6f5dfa12f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfa13d0_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x5e6f5dfa1590_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %jmp T_9.11;
T_9.7 ;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa13d0_0, 0, 32;
    %jmp T_9.11;
T_9.8 ;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 1, 15, 5;
    %replicate 24;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa13d0_0, 0, 32;
    %jmp T_9.11;
T_9.9 ;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 1, 23, 6;
    %replicate 24;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa13d0_0, 0, 32;
    %jmp T_9.11;
T_9.10 ;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 1, 31, 6;
    %replicate 24;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa13d0_0, 0, 32;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x5e6f5dfa1590_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %jmp T_9.14;
T_9.12 ;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa13d0_0, 0, 32;
    %jmp T_9.14;
T_9.13 ;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 1, 31, 6;
    %replicate 16;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa13d0_0, 0, 32;
    %jmp T_9.14;
T_9.14 ;
    %pop/vec4 1;
    %jmp T_9.6;
T_9.2 ;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %store/vec4 v0x5e6f5dfa13d0_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x5e6f5dfa1590_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %jmp T_9.19;
T_9.15 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa13d0_0, 0, 32;
    %jmp T_9.19;
T_9.16 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa13d0_0, 0, 32;
    %jmp T_9.19;
T_9.17 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa13d0_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa13d0_0, 0, 32;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x5e6f5dfa1590_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %jmp T_9.22;
T_9.20 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa13d0_0, 0, 32;
    %jmp T_9.22;
T_9.21 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x5e6f5dfa14b0_0;
    %load/vec4a v0x5e6f5dfa0a30, 4;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e6f5dfa13d0_0, 0, 32;
    %jmp T_9.22;
T_9.22 ;
    %pop/vec4 1;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5e6f5df9ff80;
T_10 ;
    %wait E_0x5e6f5ded3e30;
    %load/vec4 v0x5e6f5dfa1750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5e6f5dfa12f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x5e6f5dfa1590_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v0x5e6f5dfa1670_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5e6f5dfa14b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e6f5dfa0a30, 0, 4;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0x5e6f5dfa1670_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5e6f5dfa14b0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e6f5dfa0a30, 4, 5;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0x5e6f5dfa1670_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5e6f5dfa14b0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e6f5dfa0a30, 4, 5;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x5e6f5dfa1670_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5e6f5dfa14b0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e6f5dfa0a30, 4, 5;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x5e6f5dfa1590_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.12 ;
    %load/vec4 v0x5e6f5dfa1670_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x5e6f5dfa14b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e6f5dfa0a30, 0, 4;
    %jmp T_10.14;
T_10.13 ;
    %load/vec4 v0x5e6f5dfa1670_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x5e6f5dfa14b0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e6f5dfa0a30, 4, 5;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x5e6f5dfa1670_0;
    %ix/getv 3, v0x5e6f5dfa14b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e6f5dfa0a30, 0, 4;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5e6f5df67970;
T_11 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5e6f5dfb1ab0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5e6f5dfb1550_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb2400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb2320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb2070_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5e6f5dfb24e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb2720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1cf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e6f5dfb2260_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5e6f5df67970;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb2400_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x5e6f5dfb2400_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x5e6f5dfb2400_0;
    %store/vec4a v0x5e6f5dfb25c0, 4, 0;
    %load/vec4 v0x5e6f5dfb2400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e6f5dfb2400_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x5e6f5df67970;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e6f5dfb1c50_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e6f5dfb1c50_0, 0;
    %delay 5, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5e6f5df67970;
T_14 ;
    %vpi_call 3 176 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 3 177 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e6f5df9fd80 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb2400_0, 0, 32;
    %vpi_func 3 179 "$fopen" 32, "dump_txt.txt", "r" {0 0 0};
    %store/vec4 v0x5e6f5dfb2070_0, 0, 32;
T_14.0 ;
    %vpi_func 3 180 "$feof" 32, v0x5e6f5dfb2070_0 {0 0 0};
    %nor/r;
    %load/vec4 v0x5e6f5dfb2400_0;
    %load/vec4 v0x5e6f5dfb24e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_14.1, 8;
    %vpi_func 3 181 "$fscanf" 32, v0x5e6f5dfb2070_0, "%d", v0x5e6f5dfb2720_0 {0 0 0};
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x5e6f5dfb2720_0;
    %pad/s 5;
    %ix/getv/s 4, v0x5e6f5dfb2400_0;
    %store/vec4a v0x5e6f5dfb25c0, 4, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5e6f5dfb2720_0;
    %pad/s 5;
    %store/vec4 v0x5e6f5dfb1550_0, 0, 5;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5e6f5dfb24e0_0, 0, 32;
T_14.3 ;
    %load/vec4 v0x5e6f5dfb2400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e6f5dfb2400_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %vpi_call 3 187 "$fclose", v0x5e6f5dfb2070_0 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e6f5dfb25c0, 4;
    %store/vec4 v0x5e6f5dfb1ab0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e6f5dfb2680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e6f5dfb16d0_0, 0, 1;
    %load/vec4 v0x5e6f5dfb1ab0_0;
    %pad/u 32;
    %store/vec4 v0x5e6f5dfb1770_0, 0, 32;
    %pushi/vec4 33554432, 0, 32;
    %store/vec4 v0x5e6f5dfb1630_0, 0, 32;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e6f5dfb16d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1630_0, 0, 32;
    %delay 11, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e6f5dfb16d0_0, 0, 1;
    %load/vec4 v0x5e6f5dfb1550_0;
    %pad/u 32;
    %store/vec4 v0x5e6f5dfb1770_0, 0, 32;
    %pushi/vec4 33554436, 0, 32;
    %store/vec4 v0x5e6f5dfb1630_0, 0, 32;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e6f5dfb16d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1630_0, 0, 32;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e6f5dfb16d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1770_0, 0, 32;
    %pushi/vec4 33554440, 0, 32;
    %store/vec4 v0x5e6f5dfb1630_0, 0, 32;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e6f5dfb16d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1630_0, 0, 32;
    %delay 11, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e6f5dfb16d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1770_0, 0, 32;
    %pushi/vec4 33554444, 0, 32;
    %store/vec4 v0x5e6f5dfb1630_0, 0, 32;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e6f5dfb16d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1630_0, 0, 32;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e6f5dfb2680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e6f5dfb16d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb1630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e6f5dfb2400_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x5e6f5df67970;
T_15 ;
    %wait E_0x5e6f5df04a60;
    %load/vec4 v0x5e6f5dfb1810_0;
    %load/vec4 v0x5e6f5dfb2680_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5e6f5dfb1470_0;
    %cmpi/e 33554440, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_call 3 243 "$display", "Expected NODE POINT = %d, Actual NODE POINT = %d", &A<v0x5e6f5dfb25c0, v0x5e6f5dfb2400_0 >, v0x5e6f5dfb1b90_0 {0 0 0};
    %ix/getv/s 4, v0x5e6f5dfb2400_0;
    %load/vec4a v0x5e6f5dfb25c0, 4;
    %pad/u 32;
    %load/vec4 v0x5e6f5dfb1b90_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v0x5e6f5dfb1b90_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 1, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0x5e6f5dfb1f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e6f5dfb1f90_0, 0, 32;
    %vpi_call 3 246 "$display", "Error Count  %d -> Mismatch in Node Points, Check your design.\012", v0x5e6f5dfb1f90_0 {0 0 0};
    %jmp T_15.5;
T_15.4 ;
    %vpi_call 3 248 "$display", "No Error in this Node Point.\012" {0 0 0};
T_15.5 ;
    %load/vec4 v0x5e6f5dfb2400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e6f5dfb2400_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x5e6f5dfb1470_0;
    %pushi/vec4 33554444, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5e6f5dfb1b90_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %vpi_func 3 252 "$fopen" 32, "results.txt", "w" {0 0 0};
    %store/vec4 v0x5e6f5dfb2320_0, 0, 32;
    %load/vec4 v0x5e6f5dfb1f90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5e6f5dfb2400_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %vpi_call 3 254 "$fdisplay", v0x5e6f5dfb2320_0, "%02h", "No Errors" {0 0 0};
    %vpi_call 3 255 "$display", "No errors encountered, congratulations!" {0 0 0};
    %jmp T_15.9;
T_15.8 ;
    %vpi_call 3 258 "$fdisplay", v0x5e6f5dfb2320_0, "%02h", "Errors" {0 0 0};
    %vpi_call 3 259 "$display", "Error(s) encountered, please check your design!" {0 0 0};
T_15.9 ;
    %vpi_call 3 261 "$fclose", v0x5e6f5dfb2320_0 {0 0 0};
    %vpi_call 3 262 "$stop" {0 0 0};
T_15.6 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/components/mux3.v";
    "tb.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/t1c_riscv_cpu.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/data_mem.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/instr_mem.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/riscv_cpu.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/components/controller.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/components/alu_decoder.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/components/main_decoder.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/components/datapath.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/components/alu.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/components/imm_extend.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/components/mux2.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/components/adder.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/components/reset_ff.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/components/mux4.v";
    "/home/abhay/Desktop/RISC_V_single_cycle/code/components/reg_file.v";
