
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Fastest Corner ===================================

Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.03    0.07    0.04   25.04 v clk (in)
                                         clk (net)
                  0.07    0.00   25.04 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.19   25.23 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   25.23 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17   25.40 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   25.40 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.17    0.11   25.51 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.17    0.00   25.51 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    0.89    0.66   26.16 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  0.89    0.00   26.17 ^ en_comp (out)
                                 26.17   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.17   data arrival time
-----------------------------------------------------------------------------
                                 13.58   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.16 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.24    0.00   11.16 ^ _319_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    0.40    0.26   11.42 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.40    0.00   11.42 v _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.43    0.39   11.81 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  0.43    0.00   11.81 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   12.16 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.22    0.00   12.16 ^ vss_p_o[7] (out)
                                 12.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.16   data arrival time
-----------------------------------------------------------------------------
                                 27.59   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.25    0.19   11.01 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.25    0.00   11.01 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.33   11.34 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.23    0.00   11.34 v _262_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.02    0.84    0.32   11.66 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  0.84    0.00   11.66 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.42   12.08 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.24    0.00   12.08 ^ vss_n_o[3] (out)
                                 12.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.08   data arrival time
-----------------------------------------------------------------------------
                                 27.67   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.25    0.19   11.01 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.25    0.00   11.01 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.33   11.34 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.23    0.00   11.34 v _257_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.60    0.35   11.69 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  0.60    0.00   11.69 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.39   12.08 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.24    0.00   12.08 ^ vss_n_o[1] (out)
                                 12.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.08   data arrival time
-----------------------------------------------------------------------------
                                 27.67   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    0.64    0.47   11.05 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.64    0.00   11.05 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.24    0.14   11.19 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.24    0.00   11.19 v _365_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.33    0.28   11.47 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.33    0.00   11.47 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.23    0.20   11.67 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.23    0.00   11.67 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.99 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.22    0.00   11.99 v vref_z_p_o[8] (out)
                                 11.99   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.99   data arrival time
-----------------------------------------------------------------------------
                                 27.76   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    0.64    0.47   11.05 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.64    0.00   11.05 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.12   11.17 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _116_ (net)
                  0.23    0.00   11.17 v _356_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.39    0.31   11.48 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.39    0.00   11.48 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.22    0.18   11.67 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.22    0.00   11.67 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.99 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.22    0.00   11.99 v vref_z_p_o[5] (out)
                                 11.99   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.99   data arrival time
-----------------------------------------------------------------------------
                                 27.76   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.25    0.19   11.01 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.25    0.00   11.01 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.33   11.34 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.23    0.00   11.34 v _253_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.42    0.28   11.62 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.42    0.00   11.62 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.36   11.98 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.24    0.00   11.98 ^ vss_n_o[0] (out)
                                 11.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.98   data arrival time
-----------------------------------------------------------------------------
                                 27.77   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    0.64    0.47   11.05 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.64    0.00   11.05 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.21    0.10   11.15 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _119_ (net)
                  0.21    0.00   11.15 v _360_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.36    0.29   11.44 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  0.36    0.00   11.44 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.23    0.19   11.64 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.23    0.00   11.64 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.96 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.22    0.00   11.96 v vref_z_p_o[6] (out)
                                 11.96   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.96   data arrival time
-----------------------------------------------------------------------------
                                 27.79   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.25    0.19   11.01 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.25    0.00   11.01 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.33   11.34 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.23    0.00   11.34 v _270_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.41    0.27   11.61 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.41    0.00   11.61 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.35   11.96 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.23    0.00   11.96 ^ vss_n_o[5] (out)
                                 11.96   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.96   data arrival time
-----------------------------------------------------------------------------
                                 27.79   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.25    0.19   11.01 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.25    0.00   11.01 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.33   11.34 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.23    0.00   11.34 v _260_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.02    0.48    0.24   11.58 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.48    0.00   11.58 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.37   11.95 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.24    0.00   11.95 ^ vss_n_o[2] (out)
                                 11.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.95   data arrival time
-----------------------------------------------------------------------------
                                 27.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.25    0.19   11.01 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.25    0.00   11.01 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.33   11.34 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.23    0.00   11.34 v _266_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.39    0.26   11.60 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.39    0.00   11.60 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   11.95 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.22    0.00   11.95 ^ vss_n_o[4] (out)
                                 11.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.95   data arrival time
-----------------------------------------------------------------------------
                                 27.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.25    0.19   11.01 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.25    0.00   11.01 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.33   11.34 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.23    0.00   11.34 v _277_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.39    0.26   11.60 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.39    0.00   11.60 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   11.95 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.22    0.00   11.95 ^ vss_n_o[7] (out)
                                 11.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.95   data arrival time
-----------------------------------------------------------------------------
                                 27.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.27    0.18   11.00 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.27    0.00   11.00 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.26    0.36   11.36 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.26    0.00   11.36 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.32    0.25   11.61 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.32    0.00   11.61 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.33   11.94 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.22    0.00   11.95 ^ vcm_o[4] (out)
                                 11.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.95   data arrival time
-----------------------------------------------------------------------------
                                 27.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.27    0.18   11.00 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.27    0.00   11.00 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.26    0.36   11.36 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.26    0.00   11.36 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.31    0.24   11.60 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.31    0.00   11.60 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.33   11.93 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.22    0.00   11.93 ^ vcm_o[6] (out)
                                 11.93   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                 27.82   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.27    0.18   11.00 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.27    0.00   11.00 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.26    0.36   11.36 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.26    0.00   11.36 v _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.24   11.60 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.29    0.00   11.60 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.33   11.93 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.23    0.00   11.93 ^ vcm_o[5] (out)
                                 11.93   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                 27.82   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.27    0.18   11.00 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.27    0.00   11.00 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.26    0.36   11.36 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.26    0.00   11.36 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.28    0.23   11.59 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.28    0.00   11.59 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.33   11.92 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.24    0.00   11.93 ^ vcm_o[9] (out)
                                 11.93   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                 27.82   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.16 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.24    0.00   11.16 ^ _314_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.32    0.21   11.37 v _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.32    0.00   11.37 v _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.25    0.24   11.61 ^ _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.25    0.00   11.61 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.93 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.22    0.00   11.93 ^ vss_p_o[6] (out)
                                 11.93   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                 27.82   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.16 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.24    0.00   11.16 ^ _305_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.25    0.19   11.35 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.25    0.00   11.35 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.28    0.25   11.60 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.28    0.00   11.60 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.92 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.22    0.00   11.92 ^ vss_p_o[3] (out)
                                 11.92   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.92   data arrival time
-----------------------------------------------------------------------------
                                 27.83   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.27    0.18   11.00 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.27    0.00   11.00 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.26    0.36   11.36 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.26    0.00   11.36 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.23   11.59 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.29    0.00   11.59 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.32   11.92 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.22    0.00   11.92 ^ vcm_o[3] (out)
                                 11.92   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.92   data arrival time
-----------------------------------------------------------------------------
                                 27.83   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.25    0.19   11.01 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.25    0.00   11.01 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.33   11.34 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.23    0.00   11.34 v _274_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.34    0.24   11.58 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.34    0.00   11.58 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.34   11.91 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.22    0.00   11.91 ^ vss_n_o[6] (out)
                                 11.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.91   data arrival time
-----------------------------------------------------------------------------
                                 27.84   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.12    0.07   10.07 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.12    0.00   10.07 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.11    0.18   10.24 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.11    0.00   10.24 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.29    0.53   10.78 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.29    0.00   10.78 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.10    0.30   11.07 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.10    0.00   11.07 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.25    0.27   11.34 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.25    0.00   11.34 v _326_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.29    0.24   11.58 ^ _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.29    0.00   11.58 ^ output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   11.91 ^ output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.22    0.00   11.91 ^ vss_p_o[8] (out)
                                 11.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.91   data arrival time
-----------------------------------------------------------------------------
                                 27.84   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.27    0.18   11.00 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.27    0.00   11.00 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.26    0.36   11.36 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.26    0.00   11.36 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.27    0.22   11.58 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.27    0.00   11.58 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.22    0.32   11.91 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.22    0.00   11.91 ^ vcm_o[1] (out)
                                 11.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.91   data arrival time
-----------------------------------------------------------------------------
                                 27.84   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.27    0.18   11.00 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.27    0.00   11.00 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.26    0.36   11.36 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.26    0.00   11.36 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.27    0.22   11.59 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.27    0.00   11.59 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.32   11.91 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.22    0.00   11.91 ^ vcm_o[2] (out)
                                 11.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.91   data arrival time
-----------------------------------------------------------------------------
                                 27.84   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    0.64    0.47   11.05 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.64    0.00   11.05 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.20    0.09   11.14 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _121_ (net)
                  0.20    0.00   11.14 v _363_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.30    0.26   11.40 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.30    0.00   11.40 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.21    0.18   11.58 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.21    0.00   11.58 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.90 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.22    0.00   11.90 v vref_z_p_o[7] (out)
                                 11.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.90   data arrival time
-----------------------------------------------------------------------------
                                 27.85   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.27    0.18   11.00 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.27    0.00   11.00 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.26    0.36   11.36 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.26    0.00   11.36 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.27    0.21   11.58 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.27    0.00   11.58 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.32   11.90 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.22    0.00   11.90 ^ vcm_o[0] (out)
                                 11.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.90   data arrival time
-----------------------------------------------------------------------------
                                 27.85   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.25    0.19   11.01 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.25    0.00   11.01 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.01    0.61    0.27   11.28 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.61    0.00   11.28 ^ _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.34    0.26   11.54 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.34    0.00   11.55 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   11.89 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.22    0.00   11.90 v vref_z_p_o[10] (out)
                                 11.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.90   data arrival time
-----------------------------------------------------------------------------
                                 27.85   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.16 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.24    0.00   11.16 ^ _308_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.25    0.17   11.33 v _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.25    0.00   11.33 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.26    0.24   11.57 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.26    0.00   11.57 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.89 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.22    0.00   11.89 ^ vss_p_o[4] (out)
                                 11.89   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.89   data arrival time
-----------------------------------------------------------------------------
                                 27.86   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    0.64    0.47   11.05 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.64    0.00   11.05 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.23    0.13   11.18 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.23    0.00   11.18 v _337_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.30    0.26   11.44 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.30    0.00   11.44 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.17    0.14   11.58 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.17    0.00   11.58 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.31   11.89 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.22    0.00   11.89 v vref_z_p_o[0] (out)
                                 11.89   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.89   data arrival time
-----------------------------------------------------------------------------
                                 27.86   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.27    0.18   11.00 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.27    0.00   11.00 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.26    0.36   11.36 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.26    0.00   11.36 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.24    0.20   11.56 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.24    0.00   11.56 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.32   11.88 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.23    0.00   11.88 ^ vcm_o[7] (out)
                                 11.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.88   data arrival time
-----------------------------------------------------------------------------
                                 27.87   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.27    0.18   11.00 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.27    0.00   11.00 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.26    0.36   11.36 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.26    0.00   11.36 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.23    0.19   11.56 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.23    0.00   11.56 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.32   11.87 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.23    0.00   11.88 ^ vcm_o[8] (out)
                                 11.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.88   data arrival time
-----------------------------------------------------------------------------
                                 27.87   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.16 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.24    0.00   11.16 ^ _301_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.23    0.17   11.33 v _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.23    0.00   11.33 v _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.25    0.22   11.56 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.25    0.00   11.56 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.87 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.22    0.00   11.88 ^ vss_p_o[2] (out)
                                 11.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.88   data arrival time
-----------------------------------------------------------------------------
                                 27.87   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.16 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.24    0.00   11.16 ^ _311_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.26    0.19   11.35 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.26    0.00   11.35 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.21    0.20   11.55 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.21    0.00   11.56 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.31   11.87 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.22    0.00   11.87 ^ vss_p_o[5] (out)
                                 11.87   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.87   data arrival time
-----------------------------------------------------------------------------
                                 27.88   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    0.64    0.47   11.05 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.64    0.00   11.05 ^ _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.19    0.08   11.13 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _113_ (net)
                  0.19    0.00   11.13 v _352_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.30    0.25   11.39 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.30    0.00   11.39 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.20    0.16   11.55 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.20    0.00   11.55 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.86 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.22    0.00   11.87 v vref_z_p_o[4] (out)
                                 11.87   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.87   data arrival time
-----------------------------------------------------------------------------
                                 27.88   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.25    0.19   11.01 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.25    0.00   11.01 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.33   11.34 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.23    0.00   11.34 v _283_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.24    0.20   11.54 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.24    0.00   11.54 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.86 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.22    0.00   11.86 ^ vss_n_o[9] (out)
                                 11.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.86   data arrival time
-----------------------------------------------------------------------------
                                 27.89   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.16 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.24    0.00   11.16 ^ _296_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.21    0.18   11.34 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.21    0.00   11.34 v _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.21    0.19   11.53 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.21    0.00   11.53 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.32   11.85 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.24    0.00   11.85 ^ vss_p_o[1] (out)
                                 11.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.85   data arrival time
-----------------------------------------------------------------------------
                                 27.90   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.25    0.19   11.01 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.25    0.00   11.01 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.33   11.34 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.23    0.00   11.34 v _280_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.23    0.19   11.53 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.23    0.00   11.53 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.22    0.31   11.85 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.22    0.00   11.85 ^ vss_n_o[8] (out)
                                 11.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.85   data arrival time
-----------------------------------------------------------------------------
                                 27.90   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.25    0.19   11.01 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.25    0.00   11.01 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.63    0.44   11.45 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  0.63    0.00   11.45 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.23    0.38   11.84 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.23    0.00   11.84 ^ vss_p_o[10] (out)
                                 11.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.84   data arrival time
-----------------------------------------------------------------------------
                                 27.91   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.16 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.24    0.00   11.16 ^ _291_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.21    0.17   11.33 v _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.21    0.00   11.33 v _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.22    0.19   11.52 ^ _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.22    0.00   11.52 ^ output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.31   11.84 ^ output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.23    0.00   11.84 ^ vss_p_o[0] (out)
                                 11.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.84   data arrival time
-----------------------------------------------------------------------------
                                 27.91   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.06   10.06 ^ vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.13    0.00   10.06 ^ input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.20    0.22   10.29 ^ input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.20    0.00   10.29 ^ _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.24    0.27   10.55 ^ _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.56 ^ _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.19    0.16   10.71 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.19    0.00   10.71 v _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.30    0.25   10.96 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.30    0.00   10.96 ^ _348_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.19    0.16   11.12 v _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _111_ (net)
                  0.19    0.00   11.12 v _350_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.46    0.31   11.43 ^ _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.46    0.00   11.43 ^ output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.23    0.36   11.78 ^ output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.23    0.00   11.79 ^ vref_z_p_o[3] (out)
                                 11.79   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.79   data arrival time
-----------------------------------------------------------------------------
                                 27.96   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    0.64    0.47   11.05 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.64    0.00   11.05 ^ _341_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.20    0.09   11.15 v _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _106_ (net)
                  0.20    0.00   11.15 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.15    0.15   11.30 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _107_ (net)
                  0.15    0.00   11.30 ^ _344_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.20    0.17   11.47 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.20    0.00   11.47 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.31   11.78 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.22    0.00   11.78 v vref_z_p_o[1] (out)
                                 11.78   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.78   data arrival time
-----------------------------------------------------------------------------
                                 27.97   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.25    0.19   11.01 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.25    0.00   11.01 v _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.23   11.24 ^ _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _125_ (net)
                  0.29    0.00   11.24 ^ _370_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.24    0.20   11.44 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.24    0.00   11.44 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   11.77 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.22    0.00   11.77 v vref_z_p_o[9] (out)
                                 11.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.77   data arrival time
-----------------------------------------------------------------------------
                                 27.98   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.06   10.06 ^ vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.13    0.00   10.06 ^ input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.20    0.22   10.29 ^ input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.20    0.00   10.29 ^ _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.24    0.27   10.55 ^ _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.24    0.00   10.56 ^ _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.19    0.16   10.71 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.19    0.00   10.71 v _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.30    0.25   10.96 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.30    0.00   10.96 ^ _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.18    0.15   11.11 v _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _109_ (net)
                  0.18    0.00   11.11 v _347_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.43    0.29   11.41 ^ _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.43    0.00   11.41 ^ output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   11.76 ^ output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.22    0.00   11.76 ^ vref_z_p_o[2] (out)
                                 11.76   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.76   data arrival time
-----------------------------------------------------------------------------
                                 27.99   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.12    0.07   10.07 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.12    0.00   10.07 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.11    0.18   10.24 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.11    0.00   10.24 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.29    0.53   10.78 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.29    0.00   10.78 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.10    0.30   11.07 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.10    0.00   11.07 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.25    0.27   11.34 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.25    0.00   11.34 v output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   11.67 v output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.22    0.00   11.67 v vref_z_n_o[8] (out)
                                 11.67   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.67   data arrival time
-----------------------------------------------------------------------------
                                 28.08   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.25    0.19   11.01 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.25    0.00   11.01 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.01    0.61    0.27   11.28 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.61    0.00   11.28 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.38   11.66 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.22    0.00   11.66 ^ vss_n_o[10] (out)
                                 11.66   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.66   data arrival time
-----------------------------------------------------------------------------
                                 28.09   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.08    0.00   10.04 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.18   10.23 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.14    0.00   10.23 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.18    0.33   10.56 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.18    0.00   10.56 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.11    0.28   10.84 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.11    0.00   10.84 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.21    0.24   11.08 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.21    0.00   11.08 v _332_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.30    0.24   11.32 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.30    0.00   11.32 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   11.65 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.22    0.00   11.65 ^ vss_p_o[9] (out)
                                 11.65   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.65   data arrival time
-----------------------------------------------------------------------------
                                 28.10   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.35   10.83 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.83 ^ _405_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.16    0.26   11.10 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.16    0.00   11.10 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.22   11.31 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.18    0.00   11.31 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.31   11.62 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.24    0.00   11.62 ^ en_offset_cal_o (out)
                                 11.62   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.62   data arrival time
-----------------------------------------------------------------------------
                                 28.13   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.27    0.18   11.00 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.27    0.00   11.00 v _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.34    0.27   11.27 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  0.34    0.00   11.27 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.34   11.62 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.24    0.00   11.62 ^ vcm_o[10] (out)
                                 11.62   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.62   data arrival time
-----------------------------------------------------------------------------
                                 28.13   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.08    0.00   10.04 v input15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.11    0.16   10.20 v input15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net15 (net)
                  0.11    0.00   10.20 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.25    0.49   10.69 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.25    0.00   10.69 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.10    0.29   10.98 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.10    0.00   10.98 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.29    0.29   11.27 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.29    0.00   11.27 v output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.34   11.61 v output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.22    0.00   11.61 v vref_z_n_o[7] (out)
                                 11.61   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.61   data arrival time
-----------------------------------------------------------------------------
                                 28.14   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.18    0.21   10.25 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.18    0.00   10.25 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.58 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.58 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.82 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.16 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.24    0.00   11.16 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.32   11.48 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.24    0.00   11.48 ^ vcm_dummy_o (out)
                                 11.48   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.48   data arrival time
-----------------------------------------------------------------------------
                                 28.27   slack (MET)


Startpoint: en_vcm_sw_o_i (input port clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.19    0.10   10.10 ^ en_vcm_sw_o_i (in)
                                         en_vcm_sw_o_i (net)
                  0.19    0.00   10.10 ^ input3/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.24   10.35 ^ input3/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net3 (net)
                  0.21    0.00   10.35 ^ _403_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.04    0.43    0.33   10.68 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _143_ (net)
                  0.43    0.00   10.68 v _404_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.02    0.52    0.42   11.11 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.52    0.00   11.11 ^ output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.23    0.37   11.47 ^ output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.23    0.00   11.47 ^ sample_o (out)
                                 11.47   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.47   data arrival time
-----------------------------------------------------------------------------
                                 28.28   slack (MET)


Startpoint: vcm_o_i[1] (input port clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.05   10.05 v vcm_o_i[1] (in)
                                         vcm_o_i[1] (net)
                  0.09    0.00   10.05 v input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.15   10.20 v input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net9 (net)
                  0.08    0.00   10.20 v _256_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.18    0.32   10.51 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _054_ (net)
                  0.18    0.00   10.51 v _293_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.10    0.27   10.78 v _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.10    0.00   10.78 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.31    0.30   11.09 v _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.31    0.00   11.09 v output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.34   11.43 v output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.22    0.00   11.43 v vref_z_n_o[1] (out)
                                 11.43   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.43   data arrival time
-----------------------------------------------------------------------------
                                 28.32   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.08    0.00   10.04 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.18   10.23 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.14    0.00   10.23 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.18    0.33   10.56 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.18    0.00   10.56 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.11    0.28   10.84 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.11    0.00   10.84 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.21    0.24   11.08 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.21    0.00   11.08 v output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.22    0.32   11.40 v output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.22    0.00   11.40 v vref_z_n_o[9] (out)
                                 11.40   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.40   data arrival time
-----------------------------------------------------------------------------
                                 28.35   slack (MET)


Startpoint: vcm_o_i[6] (input port clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.07    0.03   10.03 v vcm_o_i[6] (in)
                                         vcm_o_i[6] (net)
                  0.07    0.00   10.03 v input14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.11    0.16   10.19 v input14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net14 (net)
                  0.11    0.00   10.19 v _272_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    0.68    0.46   10.65 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _065_ (net)
                  0.68    0.00   10.65 ^ _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.40    0.28   10.93 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.40    0.00   10.93 v output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.36   11.29 v output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.22    0.00   11.29 v vref_z_n_o[6] (out)
                                 11.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                 28.46   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.11    0.05   10.05 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.11    0.00   10.05 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    0.41    0.35   10.41 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  0.41    0.00   10.41 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.15    0.32   10.73 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.15    0.00   10.73 ^ _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.13    0.18   10.91 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.13    0.00   10.92 ^ output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.30   11.21 ^ output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.24    0.00   11.21 ^ offset_cal_cycle (out)
                                 11.21   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                 28.54   slack (MET)


Startpoint: vcm_o_i[5] (input port clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vcm_o_i[5] (in)
                                         vcm_o_i[5] (net)
                  0.11    0.00   10.06 v input13/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.10    0.17   10.23 v input13/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net13 (net)
                  0.10    0.00   10.23 v _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.50    0.35   10.58 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _062_ (net)
                  0.50    0.00   10.58 ^ _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.37    0.25   10.83 v _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  0.37    0.00   10.83 v output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.36   11.19 v output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.22    0.00   11.19 v vref_z_n_o[5] (out)
                                 11.19   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.19   data arrival time
-----------------------------------------------------------------------------
                                 28.56   slack (MET)


Startpoint: vcm_o_i[10] (input port clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vcm_o_i[10] (in)
                                         vcm_o_i[10] (net)
                  0.11    0.00   10.06 v input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.11    0.17   10.23 v input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net8 (net)
                  0.11    0.00   10.23 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.00    0.14    0.37   10.60 v _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.14    0.00   10.60 v _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.22    0.25   10.85 v _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.22    0.00   10.85 v output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.17 v output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.22    0.00   11.18 v vref_z_n_o[10] (out)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 28.57   slack (MET)


Startpoint: vcm_o_i[0] (input port clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.05   10.05 v vcm_o_i[0] (in)
                                         vcm_o_i[0] (net)
                  0.08    0.00   10.05 v input7/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.20 v input7/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net7 (net)
                  0.09    0.00   10.20 v _249_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.44    0.31   10.51 ^ _249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _048_ (net)
                  0.44    0.00   10.51 ^ _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    0.39    0.28   10.79 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  0.39    0.00   10.79 v output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.36   11.15 v output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.22    0.00   11.15 v vref_z_n_o[0] (out)
                                 11.15   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.15   data arrival time
-----------------------------------------------------------------------------
                                 28.60   slack (MET)


Startpoint: vcm_o_i[2] (input port clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.15    0.08   10.08 ^ vcm_o_i[2] (in)
                                         vcm_o_i[2] (net)
                  0.15    0.00   10.08 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.23    0.25   10.33 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net10 (net)
                  0.23    0.00   10.33 ^ _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.23    0.16   10.49 v _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _082_ (net)
                  0.23    0.00   10.49 v _299_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.37    0.30   10.79 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.37    0.00   10.79 ^ output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.34   11.13 ^ output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.22    0.00   11.13 ^ vref_z_n_o[2] (out)
                                 11.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.13   data arrival time
-----------------------------------------------------------------------------
                                 28.62   slack (MET)


Startpoint: vcm_o_i[4] (input port clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.05   10.05 v vcm_o_i[4] (in)
                                         vcm_o_i[4] (net)
                  0.09    0.00   10.05 v input12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.11    0.17   10.22 v input12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net12 (net)
                  0.11    0.00   10.22 v _264_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.50    0.34   10.56 ^ _264_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _059_ (net)
                  0.50    0.00   10.56 ^ _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.30    0.22   10.78 v _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.30    0.00   10.78 v output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.34   11.12 v output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.22    0.00   11.12 v vref_z_n_o[4] (out)
                                 11.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.12   data arrival time
-----------------------------------------------------------------------------
                                 28.63   slack (MET)


Startpoint: vcm_o_i[3] (input port clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.05   10.05 v vcm_o_i[3] (in)
                                         vcm_o_i[3] (net)
                  0.09    0.00   10.05 v input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.16    0.20   10.25 v input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net11 (net)
                  0.16    0.00   10.25 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.39    0.27   10.52 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _085_ (net)
                  0.39    0.00   10.52 ^ _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.32    0.22   10.74 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.32    0.00   10.74 v output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.34   11.08 v output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.22    0.00   11.08 v vref_z_n_o[3] (out)
                                 11.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.08   data arrival time
-----------------------------------------------------------------------------
                                 28.67   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.43 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.43 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.42    0.80    1.23 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.42    0.00    1.23 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.10    0.28    0.39    1.62 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.28    0.00    1.62 ^ _238_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.43    0.37    2.00 ^ _238_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _039_ (net)
                  0.43    0.00    2.00 ^ _239_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.07    0.39    0.36    2.36 ^ _239_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _040_ (net)
                  0.39    0.00    2.36 ^ _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.25    0.16    2.51 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.25    0.00    2.52 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.19    0.33    2.85 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.19    0.00    2.85 v data[5] (out)
                                  2.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.85   data arrival time
-----------------------------------------------------------------------------
                                 36.90   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.43 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.43 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.57    0.87    1.30 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.57    0.00    1.30 ^ _248_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.35    0.30    1.60 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _047_ (net)
                  0.35    0.00    1.60 v _407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.03    0.43    0.37    1.97 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _145_ (net)
                  0.43    0.00    1.97 ^ _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.24    0.16    2.13 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _146_ (net)
                  0.24    0.00    2.13 v _415_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.37    0.28    2.41 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.37    0.00    2.41 ^ output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.34    2.76 ^ output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.23    0.00    2.76 ^ en_vcm_sw_o (out)
                                  2.76   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                 36.99   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.17    0.43 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.06    0.37    0.77    1.20 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.37    0.00    1.20 ^ _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.04    0.25    0.22    1.43 v _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _140_ (net)
                  0.25    0.00    1.43 v _399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     7    0.07    0.44    0.34    1.77 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _141_ (net)
                  0.44    0.00    1.77 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.18    0.11    1.88 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.18    0.00    1.88 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.22    0.26    2.15 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.22    0.00    2.15 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.20    0.33    2.47 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.20    0.00    2.48 v clk_data (out)
                                  2.48   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 37.27   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.43 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.43 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.61    1.04 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.04 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.31    1.35 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.23    0.00    1.35 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.32    1.67 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.23    0.00    1.67 ^ _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.12    0.10    1.76 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _029_ (net)
                  0.12    0.00    1.76 v _224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.24    0.16    1.93 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.24    0.00    1.93 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.30    0.32    2.25 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.30    0.00    2.25 ^ data[0] (out)
                                  2.25   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.25   data arrival time
-----------------------------------------------------------------------------
                                 37.50   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.43 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.43 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.61    1.04 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.04 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.31    1.35 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.23    0.00    1.35 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.32    1.67 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.23    0.00    1.67 ^ _227_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.28    0.13    1.80 v _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.28    0.00    1.80 v output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.19    0.34    2.14 v output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.19    0.00    2.14 v data[1] (out)
                                  2.14   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                 37.61   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.43 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.43 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.41    0.76    1.20 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.41    0.00    1.20 ^ _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.33    0.29    1.49 v _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.33    0.00    1.49 v _229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.18    1.68 ^ _229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _033_ (net)
                  0.17    0.00    1.68 ^ _230_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.19    0.12    1.79 v _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.19    0.00    1.79 v output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.19    0.31    2.10 v output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.19    0.00    2.11 v data[2] (out)
                                  2.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                 37.64   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.43 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.43 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.61    1.04 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.04 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.31    1.35 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.23    0.00    1.35 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.32    1.67 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.23    0.00    1.67 ^ _233_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.23    0.11    1.78 v _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.23    0.00    1.78 v output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.19    0.33    2.10 v output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.19    0.00    2.10 v data[3] (out)
                                  2.10   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                 37.65   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.43 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.43 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.61    1.04 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.04 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.31    1.35 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.23    0.00    1.35 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.23    0.32    1.67 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.23    0.00    1.67 ^ _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.22    0.10    1.77 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.22    0.00    1.77 v output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.19    0.32    2.09 v output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.19    0.00    2.09 v data[4] (out)
                                  2.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                 37.66   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.08   10.08 ^ comp_p (in)
                                         comp_p (net)
                  0.16    0.00   10.08 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.35    0.32   10.40 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.35    0.00   10.40 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.22    0.20   10.60 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.22    0.00   10.60 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.45    0.34   10.94 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.45    0.00   10.94 ^ _494_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20   11.14 ^ _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.07    0.00   11.14 ^ _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.13   11.28 ^ _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.08    0.00   11.28 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00   50.39 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                         -0.19   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -11.28   data arrival time
-----------------------------------------------------------------------------
                                 38.68   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.08   10.08 ^ comp_p (in)
                                         comp_p (net)
                  0.16    0.00   10.08 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.35    0.32   10.40 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.35    0.00   10.40 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.22    0.20   10.60 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.22    0.00   10.60 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.45    0.34   10.94 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.45    0.00   10.94 ^ _429_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20   11.14 ^ _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.07    0.00   11.14 ^ _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   11.27 ^ _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.07    0.00   11.27 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.15   50.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.39 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                         -0.18   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 38.68   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.08   10.08 ^ comp_p (in)
                                         comp_p (net)
                  0.16    0.00   10.08 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.35    0.32   10.40 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.35    0.00   10.40 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.22    0.20   10.60 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.22    0.00   10.60 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.45    0.34   10.94 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.45    0.00   10.94 ^ _506_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20   11.14 ^ _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.07    0.00   11.14 ^ _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   11.27 ^ _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.07    0.00   11.27 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00   50.39 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                         -0.18   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 38.69   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.08   10.08 ^ comp_p (in)
                                         comp_p (net)
                  0.16    0.00   10.08 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.35    0.32   10.40 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.35    0.00   10.40 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.22    0.20   10.60 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.22    0.00   10.60 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.45    0.34   10.94 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.45    0.00   10.94 ^ _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.20    0.12   11.06 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _155_ (net)
                  0.20    0.00   11.06 v _421_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.19    0.16   11.22 ^ _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.19    0.00   11.22 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.15   50.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.39 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                         -0.21   49.93   library setup time
                                 49.93   data required time
-----------------------------------------------------------------------------
                                 49.93   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                 38.71   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.08   10.08 ^ comp_p (in)
                                         comp_p (net)
                  0.16    0.00   10.08 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.35    0.32   10.40 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.35    0.00   10.40 ^ _484_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.18   10.58 v _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _200_ (net)
                  0.29    0.00   10.58 v _485_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.36    0.22   10.80 ^ _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.36    0.00   10.80 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.23   49.91   library setup time
                                 49.91   data required time
-----------------------------------------------------------------------------
                                 49.91   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                 39.11   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.08   10.08 ^ comp_p (in)
                                         comp_p (net)
                  0.16    0.00   10.08 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.35    0.32   10.40 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.35    0.00   10.40 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.22    0.20   10.60 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.22    0.00   10.60 v _425_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.20    0.17   10.77 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.20    0.00   10.77 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.15   50.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.39 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                         -0.21   49.93   library setup time
                                 49.93   data required time
-----------------------------------------------------------------------------
                                 49.93   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                 39.16   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.08   10.08 ^ comp_p (in)
                                         comp_p (net)
                  0.16    0.00   10.08 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.35    0.32   10.40 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.35    0.00   10.40 ^ _448_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20   10.60 ^ _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.07    0.00   10.60 ^ _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.10    0.15   10.75 ^ _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.10    0.00   10.75 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.15   50.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.39 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                         -0.19   49.95   library setup time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                -10.75   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.08   10.08 ^ comp_p (in)
                                         comp_p (net)
                  0.16    0.00   10.08 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.35    0.32   10.40 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.35    0.00   10.40 ^ _453_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.09    0.21   10.61 ^ _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.09    0.00   10.61 ^ _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.14   10.75 ^ _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.08    0.00   10.75 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                         -0.19   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -10.75   data arrival time
-----------------------------------------------------------------------------
                                 39.21   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.08   10.08 ^ comp_p (in)
                                         comp_p (net)
                  0.16    0.00   10.08 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.35    0.32   10.40 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.35    0.00   10.40 ^ _489_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.20   10.60 ^ _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.08    0.00   10.60 ^ _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.14   10.75 ^ _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.09    0.00   10.75 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                         -0.19   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -10.75   data arrival time
-----------------------------------------------------------------------------
                                 39.21   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.08   10.08 ^ comp_p (in)
                                         comp_p (net)
                  0.16    0.00   10.08 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.35    0.32   10.40 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.35    0.00   10.40 ^ _436_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.20   10.60 ^ _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.08    0.00   10.60 ^ _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.14   10.74 ^ _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.08    0.00   10.74 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.74   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00   50.39 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                         -0.19   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -10.74   data arrival time
-----------------------------------------------------------------------------
                                 39.22   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.08   10.08 ^ comp_p (in)
                                         comp_p (net)
                  0.16    0.00   10.08 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.35    0.32   10.40 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.35    0.00   10.40 ^ _502_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.21   10.61 ^ _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.08    0.00   10.61 ^ _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   10.74 ^ _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.07    0.00   10.74 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.74   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00   50.39 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                         -0.18   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -10.74   data arrival time
-----------------------------------------------------------------------------
                                 39.22   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.08   10.08 ^ comp_p (in)
                                         comp_p (net)
                  0.16    0.00   10.08 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.35    0.32   10.40 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.35    0.00   10.40 ^ _442_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20   10.60 ^ _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.07    0.00   10.60 ^ _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   10.73 ^ _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.07    0.00   10.73 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.73   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00   50.39 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                         -0.18   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -10.73   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.47 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.38    0.38   10.86 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.38    0.00   10.86 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.15   50.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.39 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.47 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.38    0.38   10.86 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.38    0.00   10.86 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.15   50.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.39 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.47 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.38    0.38   10.86 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.38    0.00   10.86 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.15   50.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.39 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.47 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.38    0.38   10.86 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.38    0.00   10.86 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.15   50.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.39 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.47 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.38    0.38   10.86 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.38    0.00   10.86 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00   50.39 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.47 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.38    0.38   10.86 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.38    0.00   10.86 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00   50.39 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.47 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.38    0.38   10.86 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.38    0.00   10.86 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00   50.39 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.47 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.38    0.38   10.86 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.38    0.00   10.86 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00   50.39 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.47 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.38    0.38   10.86 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.38    0.00   10.86 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00   50.39 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.47 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.38    0.38   10.86 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.38    0.00   10.86 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00   50.39 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.39    0.36   10.83 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.39    0.00   10.84 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.06   50.21   library recovery time
                                 50.21   data required time
-----------------------------------------------------------------------------
                                 50.21   data required time
                                -10.84   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.39    0.36   10.83 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.39    0.00   10.84 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.06   50.21   library recovery time
                                 50.21   data required time
-----------------------------------------------------------------------------
                                 50.21   data required time
                                -10.84   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.39    0.36   10.83 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.39    0.00   10.84 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.06   50.21   library recovery time
                                 50.21   data required time
-----------------------------------------------------------------------------
                                 50.21   data required time
                                -10.84   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.39    0.36   10.83 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.39    0.00   10.84 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.06   50.21   library recovery time
                                 50.21   data required time
-----------------------------------------------------------------------------
                                 50.21   data required time
                                -10.84   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.39    0.36   10.83 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.39    0.00   10.84 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.06   50.21   library recovery time
                                 50.21   data required time
-----------------------------------------------------------------------------
                                 50.21   data required time
                                -10.84   data arrival time
-----------------------------------------------------------------------------
                                 39.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.35   10.83 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.83 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.83   data arrival time
-----------------------------------------------------------------------------
                                 39.39   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.35   10.83 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.83 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.83   data arrival time
-----------------------------------------------------------------------------
                                 39.39   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.39    0.36   10.83 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.39    0.00   10.84 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.84   data arrival time
-----------------------------------------------------------------------------
                                 39.39   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.39    0.36   10.83 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.39    0.00   10.84 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.84   data arrival time
-----------------------------------------------------------------------------
                                 39.39   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.35   10.83 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.83 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.83   data arrival time
-----------------------------------------------------------------------------
                                 39.39   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.35   10.83 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.83 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.09   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.83   data arrival time
-----------------------------------------------------------------------------
                                 39.40   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.35   10.83 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.83 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.09   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.83   data arrival time
-----------------------------------------------------------------------------
                                 39.40   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.35   10.83 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.83 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.09   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.83   data arrival time
-----------------------------------------------------------------------------
                                 39.40   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.35   10.83 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.83 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.09   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.83   data arrival time
-----------------------------------------------------------------------------
                                 39.40   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.35   10.83 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.83 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.09   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.83   data arrival time
-----------------------------------------------------------------------------
                                 39.40   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.35   10.83 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.83 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.09   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.83   data arrival time
-----------------------------------------------------------------------------
                                 39.40   slack (MET)


Startpoint: start (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ start (in)
                                         start (net)
                  0.09    0.00   10.04 ^ input6/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.11    0.16   10.20 ^ input6/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net6 (net)
                  0.11    0.00   10.20 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.20    0.12   10.32 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _131_ (net)
                  0.20    0.00   10.32 v _389_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.21    0.18   10.49 ^ _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.21    0.00   10.49 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.49   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.21   49.94   library setup time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -10.49   data arrival time
-----------------------------------------------------------------------------
                                 39.44   slack (MET)


Startpoint: single_ended (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.10    0.05   10.05 ^ single_ended (in)
                                         single_ended (net)
                  0.10    0.00   10.05 ^ input5/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.17   10.21 ^ input5/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net5 (net)
                  0.12    0.00   10.21 ^ _496_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.09   10.31 v _496_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _209_ (net)
                  0.16    0.00   10.31 v _497_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.19    0.15   10.46 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.19    0.00   10.46 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.46   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.15   50.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.39 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                         -0.21   49.93   library setup time
                                 49.93   data required time
-----------------------------------------------------------------------------
                                 49.93   data required time
                                -10.46   data arrival time
-----------------------------------------------------------------------------
                                 39.47   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.48   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.15   50.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.39 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.48   data arrival time
-----------------------------------------------------------------------------
                                 39.75   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.48 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.48   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.15   50.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.39 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.48   data arrival time
-----------------------------------------------------------------------------
                                 39.75   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.17    0.43 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.41    0.79    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.41    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.25    0.20    1.43 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.25    0.00    1.43 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.24    0.36    1.79 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.24    0.00    1.80 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.50    0.36    2.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.50    0.00    2.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.37    2.53 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.24    0.00    2.53 ^ _471_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.35    0.22    2.75 v _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.35    0.00    2.75 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.31    0.28    3.03 ^ _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.31    0.00    3.03 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.02   50.17   clock reconvergence pessimism
                         -0.22   49.94   library setup time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                 46.91   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.17    0.43 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.41    0.79    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.41    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.25    0.20    1.43 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.25    0.00    1.43 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.24    0.36    1.79 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.24    0.00    1.80 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.50    0.36    2.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.50    0.00    2.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.37    2.53 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.24    0.00    2.53 ^ _473_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.20    0.12    2.65 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.20    0.00    2.65 v _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.38    0.30    2.95 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.38    0.00    2.95 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.04   50.19   clock reconvergence pessimism
                         -0.24   49.95   library setup time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                 47.00   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.17    0.43 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.41    0.79    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.41    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.25    0.20    1.43 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.25    0.00    1.43 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.24    0.36    1.79 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.24    0.00    1.80 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.50    0.36    2.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.50    0.00    2.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.37    2.53 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.24    0.00    2.53 ^ _463_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.27    0.21    2.74 v _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.27    0.00    2.74 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.20    0.19    2.92 ^ _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.20    0.00    2.92 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.92   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.02   50.17   clock reconvergence pessimism
                         -0.21   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                 47.04   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.17    0.43 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.41    0.79    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.41    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.25    0.20    1.43 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.25    0.00    1.43 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.24    0.36    1.79 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.24    0.00    1.80 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.50    0.36    2.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.50    0.00    2.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.37    2.53 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.24    0.00    2.53 ^ _457_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.30    0.20    2.73 v _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.30    0.00    2.73 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.18    0.17    2.90 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.18    0.00    2.90 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.02   50.17   clock reconvergence pessimism
                         -0.20   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                 -2.90   data arrival time
-----------------------------------------------------------------------------
                                 47.06   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.17    0.43 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.41    0.79    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.41    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.25    0.20    1.43 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.25    0.00    1.43 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.24    0.36    1.79 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.24    0.00    1.80 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.50    0.36    2.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.50    0.00    2.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.37    2.53 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.24    0.00    2.53 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.26    0.19    2.72 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.26    0.00    2.72 v _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.17    0.16    2.88 ^ _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.17    0.00    2.88 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.04   50.19   clock reconvergence pessimism
                         -0.20   49.98   library setup time
                                 49.98   data required time
-----------------------------------------------------------------------------
                                 49.98   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                 47.10   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.17    0.43 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.41    0.79    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.41    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.25    0.20    1.43 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.25    0.00    1.43 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.24    0.36    1.79 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.24    0.00    1.80 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.50    0.36    2.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.50    0.00    2.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.37    2.53 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.24    0.00    2.53 ^ _461_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.23    0.17    2.70 v _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.23    0.00    2.70 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.13    0.12    2.82 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.13    0.00    2.82 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.82   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.14   clock uncertainty
                          0.02   50.17   clock reconvergence pessimism
                         -0.20   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                 -2.82   data arrival time
-----------------------------------------------------------------------------
                                 47.15   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.17    0.43 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.41    0.79    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.41    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.25    0.20    1.43 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.25    0.00    1.43 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.24    0.36    1.79 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.24    0.00    1.80 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.50    0.36    2.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.50    0.00    2.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.37    2.53 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.24    0.00    2.53 ^ _467_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.15    0.10    2.63 v _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.15    0.00    2.63 v _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.21    0.17    2.80 ^ _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.21    0.00    2.80 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.80   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.14   clock uncertainty
                          0.02   50.17   clock reconvergence pessimism
                         -0.21   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                 47.16   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.17    0.43 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.41    0.79    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.41    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.25    0.20    1.43 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.25    0.00    1.43 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.24    0.36    1.79 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.24    0.00    1.80 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.50    0.36    2.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.50    0.00    2.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.37    2.53 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.24    0.00    2.53 ^ _469_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.26    0.17    2.70 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.26    0.00    2.70 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.14    0.13    2.83 ^ _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.14    0.00    2.83 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.04   50.19   clock reconvergence pessimism
                         -0.20   49.99   library setup time
                                 49.99   data required time
-----------------------------------------------------------------------------
                                 49.99   data required time
                                 -2.83   data arrival time
-----------------------------------------------------------------------------
                                 47.16   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.17    0.43 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.41    0.79    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.41    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.25    0.20    1.43 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.25    0.00    1.43 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.24    0.36    1.79 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.24    0.00    1.80 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.50    0.36    2.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.50    0.00    2.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.37    2.53 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.24    0.00    2.53 ^ _459_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.18    0.08    2.61 v _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.18    0.00    2.61 v _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.19    0.17    2.78 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.19    0.00    2.78 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.78   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.39 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.39 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.02   50.17   clock reconvergence pessimism
                         -0.21   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                 47.18   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.17    0.43 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.41    0.79    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.41    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.25    0.20    1.43 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.25    0.00    1.43 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.24    0.36    1.79 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.24    0.00    1.80 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.50    0.36    2.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.50    0.00    2.16 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.37    2.53 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.24    0.00    2.53 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.19    0.09    2.63 v _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.19    0.00    2.63 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.10    0.09    2.72 ^ _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.10    0.00    2.72 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.72   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.39 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00   50.39 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.02   50.17   clock reconvergence pessimism
                         -0.19   49.98   library setup time
                                 49.98   data required time
-----------------------------------------------------------------------------
                                 49.98   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                 47.26   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.17    0.43 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.41    0.79    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.41    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.25    0.20    1.43 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.25    0.00    1.43 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.24    0.36    1.79 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.24    0.00    1.80 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.50    0.36    2.16 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.50    0.00    2.16 ^ _477_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.35    0.27    2.42 v _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.35    0.00    2.42 v _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.26    0.24    2.67 ^ _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.26    0.00    2.67 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.67   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.04   50.19   clock reconvergence pessimism
                         -0.22   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                 47.30   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.43 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.43 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.42    0.80    1.23 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.42    0.00    1.23 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.10    0.28    0.39    1.62 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.28    0.01    1.62 ^ _392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.14    1.76 v _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _134_ (net)
                  0.17    0.00    1.76 v _394_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.25    0.19    1.95 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _136_ (net)
                  0.25    0.00    1.95 ^ _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     1    0.01    0.22    0.15    2.10 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                                         _139_ (net)
                  0.22    0.00    2.10 v _400_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    0.40    0.28    2.38 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.40    0.00    2.38 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.02   50.17   clock reconvergence pessimism
                         -0.24   49.93   library setup time
                                 49.93   data required time
-----------------------------------------------------------------------------
                                 49.93   data required time
                                 -2.38   data arrival time
-----------------------------------------------------------------------------
                                 47.55   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.17    0.43 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.41    0.79    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.41    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.25    0.20    1.43 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.25    0.00    1.43 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.24    0.36    1.79 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.24    0.00    1.79 v _479_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.21    0.18    1.98 ^ _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.21    0.00    1.98 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.15   50.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.39 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.14   clock uncertainty
                          0.02   50.17   clock reconvergence pessimism
                         -0.21   49.95   library setup time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 47.98   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.11    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.26 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.17    0.43 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.41    0.79    1.23 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.41    0.00    1.23 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.05    0.25    0.20    1.43 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.25    0.00    1.43 v _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.06    0.39    0.32    1.75 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.39    0.00    1.75 ^ _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.23    0.18    1.93 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.23    0.00    1.93 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.93   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.08    0.16   50.39 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.04   50.19   clock reconvergence pessimism
                         -0.13   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                 48.13   slack (MET)



worst slack corner Fastest: 13.5827
======================= Slowest Corner ===================================

Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.04    0.17    0.09   25.09 v clk (in)
                                         clk (net)
                  0.17    0.00   25.09 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.53   25.62 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   25.62 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.20    0.49   26.11 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.20    0.00   26.11 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.49    0.32   26.43 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.49    0.00   26.43 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    2.29    1.71   28.13 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  2.29    0.00   28.13 ^ en_comp (out)
                                 28.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -28.13   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    0.94   13.34 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.64    0.00   13.34 ^ _319_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    1.12    0.81   14.15 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  1.12    0.00   14.15 v _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    1.13    1.05   15.20 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  1.13    0.00   15.20 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.94   16.14 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.59    0.00   16.14 ^ vss_p_o[7] (out)
                                 16.14   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -16.14   data arrival time
-----------------------------------------------------------------------------
                                 23.61   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.06    1.57   13.19 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.06    0.00   13.19 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.71    0.41   13.60 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.71    0.00   13.60 v _365_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.97    0.86   14.46 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.97    0.00   14.46 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.66    0.58   15.05 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.66    0.00   15.05 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.91   15.96 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.60    0.00   15.96 v vref_z_p_o[8] (out)
                                 15.96   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.96   data arrival time
-----------------------------------------------------------------------------
                                 23.79   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.06    1.57   13.19 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.06    0.00   13.19 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.64    0.35   13.54 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _116_ (net)
                  0.64    0.00   13.54 v _356_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    1.13    0.95   14.49 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  1.13    0.00   14.49 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.63    0.55   15.03 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.63    0.00   15.03 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.90   15.94 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.60    0.00   15.94 v vref_z_p_o[5] (out)
                                 15.94   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.94   data arrival time
-----------------------------------------------------------------------------
                                 23.81   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.62    0.94   13.89 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.62    0.00   13.89 v _262_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.02    2.61    0.86   14.76 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  2.61    0.00   14.76 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.63    1.14   15.90 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.63    0.00   15.90 ^ vss_n_o[3] (out)
                                 15.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.90   data arrival time
-----------------------------------------------------------------------------
                                 23.85   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.62    0.94   13.89 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.62    0.00   13.89 v _257_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    1.77    0.93   14.82 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  1.77    0.00   14.82 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.63    1.06   15.88 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.63    0.00   15.89 ^ vss_n_o[1] (out)
                                 15.89   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.89   data arrival time
-----------------------------------------------------------------------------
                                 23.86   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.06    1.57   13.19 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.06    0.00   13.19 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.61    0.30   13.49 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _119_ (net)
                  0.61    0.00   13.49 v _360_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    1.05    0.89   14.38 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  1.05    0.00   14.38 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.65    0.57   14.95 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.65    0.00   14.95 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.91   15.86 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.60    0.00   15.86 v vref_z_p_o[6] (out)
                                 15.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.86   data arrival time
-----------------------------------------------------------------------------
                                 23.89   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.06    1.57   13.19 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.06    0.00   13.19 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.57    0.27   13.46 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _121_ (net)
                  0.57    0.00   13.46 v _363_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.89    0.79   14.25 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.89    0.00   14.25 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.61    0.54   14.79 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.61    0.00   14.79 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.90   15.69 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.60    0.00   15.69 v vref_z_p_o[7] (out)
                                 15.69   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.69   data arrival time
-----------------------------------------------------------------------------
                                 24.06   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.06    1.57   13.19 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.06    0.00   13.19 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.68    0.38   13.57 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.68    0.00   13.57 v _337_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.90    0.81   14.37 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.90    0.00   14.37 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.47    0.42   14.79 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.47    0.00   14.79 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.86   15.65 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.60    0.00   15.65 v vref_z_p_o[0] (out)
                                 15.65   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.65   data arrival time
-----------------------------------------------------------------------------
                                 24.10   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.62    0.94   13.89 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.62    0.00   13.89 v _253_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.25    0.75   14.65 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  1.25    0.00   14.65 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.64    0.98   15.63 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.64    0.00   15.63 ^ vss_n_o[0] (out)
                                 15.63   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.63   data arrival time
-----------------------------------------------------------------------------
                                 24.12   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.06    1.57   13.19 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.06    0.00   13.19 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.71    0.41   13.60 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.71    0.00   13.60 v _325_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.76    0.58   14.18 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.76    0.00   14.18 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.66    0.51   14.69 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.66    0.00   14.69 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.91   15.60 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.60    0.00   15.60 v vss_p_o[8] (out)
                                 15.60   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.60   data arrival time
-----------------------------------------------------------------------------
                                 24.15   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.62    0.94   13.89 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.62    0.00   13.89 v _260_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.02    1.51    0.68   14.57 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  1.51    0.00   14.57 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.63    1.02   15.59 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.63    0.00   15.59 ^ vss_n_o[2] (out)
                                 15.59   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.59   data arrival time
-----------------------------------------------------------------------------
                                 24.16   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.62    0.94   13.89 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.62    0.00   13.89 v _270_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.19    0.73   14.62 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  1.19    0.00   14.62 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.60    0.96   15.58 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.60    0.00   15.58 ^ vss_n_o[5] (out)
                                 15.58   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.58   data arrival time
-----------------------------------------------------------------------------
                                 24.17   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.06    1.57   13.19 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.06    0.00   13.19 ^ _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.55    0.24   13.43 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _113_ (net)
                  0.55    0.00   13.43 v _352_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.89    0.78   14.21 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.89    0.00   14.21 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.56    0.49   14.69 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.56    0.00   14.69 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.88   15.58 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.60    0.00   15.58 v vref_z_p_o[4] (out)
                                 15.58   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.58   data arrival time
-----------------------------------------------------------------------------
                                 24.17   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.62    0.94   13.89 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.62    0.00   13.89 v _266_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.16    0.72   14.61 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  1.16    0.00   14.61 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.95   15.56 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.59    0.00   15.57 ^ vss_n_o[4] (out)
                                 15.57   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.57   data arrival time
-----------------------------------------------------------------------------
                                 24.18   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.62    0.94   13.89 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.62    0.00   13.89 v _277_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.16    0.72   14.61 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  1.16    0.00   14.61 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.95   15.56 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.59    0.00   15.56 ^ vss_n_o[7] (out)
                                 15.56   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.56   data arrival time
-----------------------------------------------------------------------------
                                 24.19   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.75    0.54   12.93 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.75    0.00   12.93 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.67    0.96   13.89 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.67    0.00   13.89 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.93    0.74   14.63 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.93    0.00   14.63 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.90   15.53 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.59    0.00   15.53 ^ vcm_o[4] (out)
                                 15.53   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.53   data arrival time
-----------------------------------------------------------------------------
                                 24.22   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    0.94   13.34 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.64    0.00   13.34 ^ _314_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.88    0.65   13.99 v _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.88    0.00   13.99 v _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.66    0.66   14.65 ^ _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.66    0.00   14.65 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.85   15.50 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.58    0.00   15.50 ^ vss_p_o[6] (out)
                                 15.50   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.50   data arrival time
-----------------------------------------------------------------------------
                                 24.25   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    1.98    0.76   13.71 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  1.98    0.00   13.71 ^ _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.00    0.79   14.49 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  1.00    0.00   14.49 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    1.00   15.50 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.60    0.00   15.50 v vref_z_p_o[10] (out)
                                 15.50   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.50   data arrival time
-----------------------------------------------------------------------------
                                 24.25   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    0.94   13.34 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.64    0.00   13.34 ^ _305_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.71    0.59   13.93 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.71    0.00   13.93 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.75    0.69   14.62 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.75    0.00   14.62 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.87   15.49 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.58    0.00   15.49 ^ vss_p_o[3] (out)
                                 15.49   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.49   data arrival time
-----------------------------------------------------------------------------
                                 24.26   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.75    0.54   12.93 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.75    0.00   12.93 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.67    0.96   13.89 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.67    0.00   13.89 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.89    0.70   14.59 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.89    0.00   14.59 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.89   15.48 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.59    0.00   15.48 ^ vcm_o[6] (out)
                                 15.48   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.48   data arrival time
-----------------------------------------------------------------------------
                                 24.27   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.75    0.54   12.93 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.75    0.00   12.93 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.67    0.96   13.89 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.67    0.00   13.89 v _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.86    0.69   14.58 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.86    0.00   14.58 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.89   15.47 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.59    0.00   15.48 ^ vcm_o[5] (out)
                                 15.48   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.48   data arrival time
-----------------------------------------------------------------------------
                                 24.27   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.62    0.94   13.89 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.62    0.00   13.89 v _274_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    1.00    0.66   14.55 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  1.00    0.00   14.55 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.92   15.47 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.58    0.00   15.47 ^ vss_n_o[6] (out)
                                 15.47   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.47   data arrival time
-----------------------------------------------------------------------------
                                 24.28   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.75    0.54   12.93 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.75    0.00   12.93 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.67    0.96   13.89 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.67    0.00   13.89 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.83    0.67   14.57 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.83    0.00   14.57 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.62    0.90   15.47 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.62    0.00   15.47 ^ vcm_o[9] (out)
                                 15.47   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.47   data arrival time
-----------------------------------------------------------------------------
                                 24.28   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.75    0.54   12.93 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.75    0.00   12.93 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.67    0.96   13.89 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.67    0.00   13.89 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.86    0.68   14.57 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.86    0.00   14.57 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.89   15.46 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.59    0.00   15.46 ^ vcm_o[3] (out)
                                 15.46   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.46   data arrival time
-----------------------------------------------------------------------------
                                 24.29   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.75    0.54   12.93 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.75    0.00   12.93 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.67    0.96   13.89 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.67    0.00   13.89 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.82    0.65   14.54 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.82    0.00   14.54 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.58    0.88   15.42 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.58    0.00   15.42 ^ vcm_o[2] (out)
                                 15.42   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.42   data arrival time
-----------------------------------------------------------------------------
                                 24.33   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.75    0.54   12.93 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.75    0.00   12.93 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.67    0.96   13.89 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.67    0.00   13.89 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.81    0.65   14.54 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.81    0.00   14.54 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.88   15.42 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.59    0.00   15.42 ^ vcm_o[1] (out)
                                 15.42   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.42   data arrival time
-----------------------------------------------------------------------------
                                 24.33   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.06    1.57   13.19 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.06    0.00   13.19 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.68    0.38   13.57 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.68    0.00   13.57 v _291_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.76    0.58   14.15 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.76    0.00   14.15 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.59    0.37   14.52 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.59    0.00   14.52 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.61    0.90   15.42 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.61    0.00   15.42 v vss_p_o[0] (out)
                                 15.42   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.42   data arrival time
-----------------------------------------------------------------------------
                                 24.33   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    0.94   13.34 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.64    0.00   13.34 ^ _308_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.68    0.54   13.88 v _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.68    0.00   13.88 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.70    0.65   14.53 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.70    0.00   14.53 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.86   15.39 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.59    0.00   15.40 ^ vss_p_o[4] (out)
                                 15.40   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.40   data arrival time
-----------------------------------------------------------------------------
                                 24.35   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.75    0.54   12.93 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.75    0.00   12.93 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.67    0.96   13.89 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.67    0.00   13.89 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.78    0.62   14.51 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.78    0.00   14.51 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.87   15.39 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.59    0.00   15.39 ^ vcm_o[0] (out)
                                 15.39   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.39   data arrival time
-----------------------------------------------------------------------------
                                 24.36   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    0.94   13.34 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.64    0.00   13.34 ^ _301_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.66    0.55   13.89 v _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.66    0.00   13.89 v _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.65    0.61   14.50 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.65    0.00   14.50 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.85   15.35 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.58    0.00   15.35 ^ vss_p_o[2] (out)
                                 15.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.35   data arrival time
-----------------------------------------------------------------------------
                                 24.40   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    0.94   13.34 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.64    0.00   13.34 ^ _311_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.73    0.61   13.95 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.73    0.00   13.95 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.57    0.56   14.51 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.57    0.00   14.51 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.84   15.35 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.58    0.00   15.35 ^ vss_p_o[5] (out)
                                 15.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.35   data arrival time
-----------------------------------------------------------------------------
                                 24.40   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.75    0.54   12.93 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.75    0.00   12.93 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.67    0.96   13.89 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.67    0.00   13.89 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.58   14.47 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.69    0.00   14.47 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.86   15.33 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.59    0.00   15.33 ^ vcm_o[7] (out)
                                 15.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.33   data arrival time
-----------------------------------------------------------------------------
                                 24.42   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.06    1.57   13.19 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.06    0.00   13.19 ^ _341_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.57    0.27   13.46 v _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _106_ (net)
                  0.57    0.00   13.46 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.41    0.43   13.89 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _107_ (net)
                  0.41    0.00   13.89 ^ _344_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.59    0.54   14.43 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.59    0.00   14.43 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.89   15.32 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.60    0.00   15.33 v vref_z_p_o[1] (out)
                                 15.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.33   data arrival time
-----------------------------------------------------------------------------
                                 24.42   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.75    0.54   12.93 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.75    0.00   12.93 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.67    0.96   13.89 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.67    0.00   13.89 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.66    0.57   14.46 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.66    0.00   14.46 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.61    0.86   15.32 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.61    0.00   15.32 ^ vcm_o[8] (out)
                                 15.32   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.32   data arrival time
-----------------------------------------------------------------------------
                                 24.43   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.62    0.94   13.89 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.62    0.00   13.89 v _283_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.72    0.56   14.45 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.72    0.00   14.45 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.87   15.32 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.58    0.00   15.32 ^ vss_n_o[9] (out)
                                 15.32   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.32   data arrival time
-----------------------------------------------------------------------------
                                 24.43   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    1.84    1.32   14.27 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  1.84    0.00   14.27 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    1.05   15.31 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.60    0.00   15.31 ^ vss_p_o[10] (out)
                                 15.31   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.31   data arrival time
-----------------------------------------------------------------------------
                                 24.44   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    0.94   13.34 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.64    0.00   13.34 ^ _296_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.62    0.56   13.90 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.62    0.00   13.90 v _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.55    0.54   14.43 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.55    0.00   14.43 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.63    0.86   15.29 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.63    0.00   15.30 ^ vss_p_o[1] (out)
                                 15.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.30   data arrival time
-----------------------------------------------------------------------------
                                 24.45   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.62    0.94   13.89 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.62    0.00   13.89 v _280_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.67    0.54   14.43 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.67    0.00   14.43 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.59    0.86   15.29 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.59    0.00   15.29 ^ vss_n_o[8] (out)
                                 15.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.29   data arrival time
-----------------------------------------------------------------------------
                                 24.46   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.89    0.71   13.66 ^ _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _125_ (net)
                  0.89    0.00   13.66 ^ _370_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.74    0.62   14.29 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.74    0.00   14.29 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.93   15.22 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.60    0.00   15.22 v vref_z_p_o[9] (out)
                                 15.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.22   data arrival time
-----------------------------------------------------------------------------
                                 24.53   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _348_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.85    0.68   13.63 ^ _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _111_ (net)
                  0.85    0.00   13.63 ^ _350_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.68    0.60   14.23 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.68    0.00   14.23 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.92   15.15 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.60    0.00   15.15 v vref_z_p_o[3] (out)
                                 15.15   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.15   data arrival time
-----------------------------------------------------------------------------
                                 24.60   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.80    0.65   13.60 ^ _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _109_ (net)
                  0.80    0.00   13.60 ^ _347_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.66    0.58   14.18 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.66    0.00   14.18 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.91   15.09 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.60    0.00   15.09 v vref_z_p_o[2] (out)
                                 15.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.09   data arrival time
-----------------------------------------------------------------------------
                                 24.66   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.29    0.16   10.16 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.29    0.00   10.16 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.31    0.48   10.64 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.31    0.00   10.64 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.82    1.73   12.37 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.82    0.00   12.37 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.29    0.91   13.29 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.29    0.00   13.29 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.68    0.73   14.02 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.68    0.00   14.02 v output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.92   14.93 v output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.60    0.00   14.93 v vref_z_n_o[8] (out)
                                 14.93   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.93   data arrival time
-----------------------------------------------------------------------------
                                 24.82   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.20    0.00   10.10 v input15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.29    0.44   10.54 v input15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net15 (net)
                  0.29    0.00   10.54 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.71    1.62   12.15 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.71    0.00   12.16 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.29    0.89   13.05 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.29    0.00   13.05 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.78    0.80   13.85 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.78    0.00   13.85 v output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.94   14.79 v output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.60    0.00   14.79 v vref_z_n_o[7] (out)
                                 14.79   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.79   data arrival time
-----------------------------------------------------------------------------
                                 24.96   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.71    0.55   12.95 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.71    0.00   12.95 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    1.98    0.76   13.71 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  1.98    0.00   13.71 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    1.06   14.77 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.60    0.00   14.77 ^ vss_n_o[10] (out)
                                 14.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.77   data arrival time
-----------------------------------------------------------------------------
                                 24.98   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.10   10.10 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.21    0.00   10.10 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.37    0.50   10.61 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.37    0.00   10.61 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.51    1.02   11.62 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.51    0.00   11.62 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.32    0.88   12.50 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.32    0.00   12.50 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.56    0.67   13.17 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.56    0.00   13.17 v _332_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.79    0.64   13.81 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.79    0.00   13.81 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.88   14.69 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.58    0.00   14.69 ^ vss_p_o[9] (out)
                                 14.69   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.69   data arrival time
-----------------------------------------------------------------------------
                                 25.06   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.75    0.54   12.93 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.75    0.00   12.93 v _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    1.01    0.80   13.73 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  1.01    0.00   13.73 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.63    0.94   14.67 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.63    0.00   14.67 ^ vcm_o[10] (out)
                                 14.67   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.67   data arrival time
-----------------------------------------------------------------------------
                                 25.08   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.28 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.88    0.94   12.22 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.88    0.00   12.22 ^ _405_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.44    0.78   12.99 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.44    0.00   12.99 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.47    0.60   13.59 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.47    0.00   13.59 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.62    0.83   14.42 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.62    0.00   14.42 ^ en_offset_cal_o (out)
                                 14.42   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.42   data arrival time
-----------------------------------------------------------------------------
                                 25.33   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.19    0.09   10.09 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.19    0.00   10.09 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.49    0.58   10.67 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.49    0.00   10.67 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.49    0.94   11.61 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.49    0.00   11.61 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.95    0.78   12.39 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.95    0.00   12.39 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    0.94   13.34 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.64    0.00   13.34 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.62    0.87   14.20 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.62    0.00   14.21 ^ vcm_dummy_o (out)
                                 14.21   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.21   data arrival time
-----------------------------------------------------------------------------
                                 25.54   slack (MET)


Startpoint: vcm_o_i[1] (input port clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.24    0.12   10.12 v vcm_o_i[1] (in)
                                         vcm_o_i[1] (net)
                  0.24    0.00   10.12 v input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.23    0.40   10.53 v input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net9 (net)
                  0.23    0.00   10.53 v _256_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.52    0.98   11.50 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _054_ (net)
                  0.52    0.00   11.50 v _293_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.29    0.84   12.34 v _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.29    0.00   12.34 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.83    0.83   13.17 v _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.83    0.00   13.17 v output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.95   14.12 v output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.60    0.00   14.13 v vref_z_n_o[1] (out)
                                 14.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.13   data arrival time
-----------------------------------------------------------------------------
                                 25.62   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.10   10.10 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.21    0.00   10.10 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.37    0.50   10.61 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.37    0.00   10.61 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.51    1.02   11.62 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.51    0.00   11.62 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.32    0.88   12.50 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.32    0.00   12.50 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.56    0.67   13.17 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.56    0.00   13.17 v output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.61    0.89   14.06 v output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.61    0.00   14.06 v vref_z_n_o[9] (out)
                                 14.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.06   data arrival time
-----------------------------------------------------------------------------
                                 25.69   slack (MET)


Startpoint: en_vcm_sw_o_i (input port clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.49    0.25   10.25 ^ en_vcm_sw_o_i (in)
                                         en_vcm_sw_o_i (net)
                  0.49    0.00   10.25 ^ input3/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.56    0.66   10.91 ^ input3/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net3 (net)
                  0.56    0.00   10.91 ^ _403_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.04    1.15    0.90   11.81 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _143_ (net)
                  1.15    0.00   11.81 v _404_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.02    1.60    1.24   13.05 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  1.60    0.00   13.05 ^ output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.60    1.00   14.06 ^ output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.60    0.00   14.06 ^ sample_o (out)
                                 14.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.06   data arrival time
-----------------------------------------------------------------------------
                                 25.69   slack (MET)


Startpoint: vcm_o_i[6] (input port clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.18    0.08   10.08 v vcm_o_i[6] (in)
                                         vcm_o_i[6] (net)
                  0.18    0.00   10.08 v input14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.29    0.44   10.52 v input14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net14 (net)
                  0.29    0.00   10.52 v _272_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    2.15    1.44   11.96 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _065_ (net)
                  2.15    0.00   11.96 ^ _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    1.12    0.81   12.77 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  1.12    0.00   12.77 v output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.61    1.03   13.80 v output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.61    0.00   13.80 v vref_z_n_o[6] (out)
                                 13.80   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.80   data arrival time
-----------------------------------------------------------------------------
                                 25.95   slack (MET)


Startpoint: vcm_o_i[5] (input port clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.27    0.15   10.15 v vcm_o_i[5] (in)
                                         vcm_o_i[5] (net)
                  0.27    0.00   10.15 v input13/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.29    0.46   10.61 v input13/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net13 (net)
                  0.29    0.00   10.61 v _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    1.61    1.12   11.73 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _062_ (net)
                  1.61    0.00   11.73 ^ _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    1.03    0.74   12.47 v _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  1.03    0.00   12.47 v output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    1.01   13.48 v output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.60    0.00   13.48 v vref_z_n_o[5] (out)
                                 13.48   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.48   data arrival time
-----------------------------------------------------------------------------
                                 26.27   slack (MET)


Startpoint: vcm_o_i[10] (input port clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.27    0.15   10.15 v vcm_o_i[10] (in)
                                         vcm_o_i[10] (net)
                  0.27    0.00   10.15 v input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.31    0.48   10.63 v input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net8 (net)
                  0.31    0.00   10.63 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.00    0.42    1.24   11.87 v _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.42    0.00   11.87 v _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.59    0.71   12.57 v _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.59    0.00   12.57 v output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.89   13.47 v output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.60    0.00   13.47 v vref_z_n_o[10] (out)
                                 13.47   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.47   data arrival time
-----------------------------------------------------------------------------
                                 26.28   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.30    0.13   10.13 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.30    0.00   10.13 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    1.06    0.93   11.06 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  1.06    0.00   11.06 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.43    0.99   12.05 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.43    0.00   12.05 ^ _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.35    0.52   12.58 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.35    0.00   12.58 ^ output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.62    0.80   13.37 ^ output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.62    0.00   13.38 ^ offset_cal_cycle (out)
                                 13.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.38   data arrival time
-----------------------------------------------------------------------------
                                 26.37   slack (MET)


Startpoint: vcm_o_i[0] (input port clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.22    0.11   10.11 v vcm_o_i[0] (in)
                                         vcm_o_i[0] (net)
                  0.22    0.00   10.11 v input7/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.43   10.54 v input7/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net7 (net)
                  0.26    0.00   10.54 v _249_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    1.39    0.98   11.51 ^ _249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _048_ (net)
                  1.39    0.00   11.51 ^ _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    1.10    0.83   12.34 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  1.10    0.00   12.35 v output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    1.03   13.37 v output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.60    0.00   13.37 v vref_z_n_o[0] (out)
                                 13.37   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.37   data arrival time
-----------------------------------------------------------------------------
                                 26.38   slack (MET)


Startpoint: vcm_o_i[4] (input port clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.23    0.12   10.12 v vcm_o_i[4] (in)
                                         vcm_o_i[4] (net)
                  0.23    0.00   10.12 v input12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.30    0.46   10.58 v input12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net12 (net)
                  0.30    0.00   10.58 v _264_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    1.57    1.09   11.67 ^ _264_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _059_ (net)
                  1.57    0.00   11.67 ^ _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.87    0.64   12.31 v _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.87    0.00   12.31 v output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.97   13.28 v output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.60    0.00   13.28 v vref_z_n_o[4] (out)
                                 13.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vcm_o_i[2] (input port clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.23    0.11   10.11 v vcm_o_i[2] (in)
                                         vcm_o_i[2] (net)
                  0.23    0.00   10.11 v input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.59    0.65   10.77 v input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net10 (net)
                  0.59    0.00   10.77 v _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.09    0.80   11.57 ^ _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _082_ (net)
                  1.09    0.00   11.57 ^ _299_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.90    0.66   12.23 v _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.90    0.00   12.23 v output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.98   13.21 v output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.60    0.00   13.21 v vref_z_n_o[2] (out)
                                 13.21   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.21   data arrival time
-----------------------------------------------------------------------------
                                 26.54   slack (MET)


Startpoint: vcm_o_i[3] (input port clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.23    0.12   10.12 v vcm_o_i[3] (in)
                                         vcm_o_i[3] (net)
                  0.23    0.00   10.12 v input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.43    0.55   10.66 v input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net11 (net)
                  0.43    0.00   10.66 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.19    0.82   11.48 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _085_ (net)
                  1.19    0.00   11.48 ^ _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.88    0.63   12.11 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.88    0.00   12.11 v output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.97   13.08 v output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.60    0.00   13.08 v vref_z_n_o[3] (out)
                                 13.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.08   data arrival time
-----------------------------------------------------------------------------
                                 26.67   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.18 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.19 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    1.13    2.42    3.61 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  1.13    0.00    3.61 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.10    0.75    1.04    4.65 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.75    0.00    4.66 ^ _238_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    1.12    1.00    5.66 ^ _238_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _039_ (net)
                  1.12    0.00    5.66 ^ _239_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.07    1.02    0.97    6.63 ^ _239_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _040_ (net)
                  1.02    0.00    6.63 ^ _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.68    0.48    7.11 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.68    0.00    7.11 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.50    0.89    8.00 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.50    0.00    8.01 v data[5] (out)
                                  8.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -8.01   data arrival time
-----------------------------------------------------------------------------
                                 31.74   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.19 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    1.51    2.57    3.77 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  1.51    0.00    3.77 ^ _248_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.93    0.82    4.59 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _047_ (net)
                  0.93    0.00    4.59 v _407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.03    1.12    0.99    5.58 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _145_ (net)
                  1.12    0.00    5.58 ^ _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.65    0.47    6.05 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _146_ (net)
                  0.65    0.00    6.05 v _415_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.08    0.83    6.88 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  1.08    0.00    6.88 ^ output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.60    0.94    7.82 ^ output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.60    0.00    7.82 ^ en_vcm_sw_o (out)
                                  7.82   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -7.82   data arrival time
-----------------------------------------------------------------------------
                                 31.93   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    1.20 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    1.01    2.34    3.54 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  1.01    0.00    3.54 ^ _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.04    0.69    0.62    4.17 v _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _140_ (net)
                  0.69    0.00    4.17 v _399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     7    0.07    1.17    0.91    5.08 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _141_ (net)
                  1.17    0.00    5.08 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.45    0.33    5.41 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.45    0.00    5.41 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.59    0.72    6.13 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.59    0.00    6.13 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.51    0.88    7.01 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.51    0.00    7.01 v clk_data (out)
                                  7.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -7.01   data arrival time
-----------------------------------------------------------------------------
                                 32.74   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.19 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.19 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.48    1.89    3.08 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.48    0.00    3.08 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.63    0.84    3.92 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.63    0.00    3.93 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.62    0.87    4.80 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.62    0.00    4.80 ^ _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.35    0.28    5.08 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _029_ (net)
                  0.35    0.00    5.08 v _224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.70    0.45    5.53 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.70    0.00    5.53 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.78    0.87    6.40 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.78    0.00    6.40 ^ data[0] (out)
                                  6.40   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -6.40   data arrival time
-----------------------------------------------------------------------------
                                 33.35   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.19 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.19 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.48    1.89    3.08 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.48    0.00    3.08 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.63    0.84    3.92 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.63    0.00    3.93 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.62    0.87    4.80 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.62    0.00    4.80 ^ _227_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.74    0.39    5.18 v _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.74    0.00    5.18 v output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.50    0.91    6.09 v output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.50    0.00    6.09 v data[1] (out)
                                  6.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -6.09   data arrival time
-----------------------------------------------------------------------------
                                 33.66   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.19 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.19 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    1.09    2.31    3.51 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  1.09    0.00    3.51 ^ _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.90    0.80    4.31 v _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.90    0.00    4.31 v _229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.47    0.50    4.81 ^ _229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _033_ (net)
                  0.47    0.00    4.81 ^ _230_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.50    0.35    5.17 v _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.50    0.00    5.17 v output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.49    0.83    6.00 v output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.49    0.00    6.00 v data[2] (out)
                                  6.00   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -6.00   data arrival time
-----------------------------------------------------------------------------
                                 33.75   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.19 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.19 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.48    1.89    3.08 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.48    0.00    3.08 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.63    0.84    3.92 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.63    0.00    3.93 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.62    0.87    4.80 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.62    0.00    4.80 ^ _233_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.61    0.32    5.12 v _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.61    0.00    5.12 v output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.49    0.87    5.98 v output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.49    0.00    5.98 v data[3] (out)
                                  5.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -5.98   data arrival time
-----------------------------------------------------------------------------
                                 33.77   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.19 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.19 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.48    1.89    3.08 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.48    0.00    3.08 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.63    0.84    3.92 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.63    0.00    3.93 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.62    0.87    4.80 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.62    0.00    4.80 ^ _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.58    0.31    5.11 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.58    0.00    5.11 v output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.49    0.86    5.96 v output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.49    0.00    5.96 v data[4] (out)
                                  5.96   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -5.96   data arrival time
-----------------------------------------------------------------------------
                                 33.79   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.41    0.20   10.20 ^ comp_p (in)
                                         comp_p (net)
                  0.41    0.00   10.20 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.92    0.84   11.04 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.92    0.00   11.04 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.60    0.54   11.58 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.60    0.00   11.58 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    1.34    1.03   12.61 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  1.34    0.00   12.61 ^ _494_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.19    0.59   13.20 ^ _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.19    0.00   13.20 ^ _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.22    0.38   13.58 ^ _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.22    0.00   13.58 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.58   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.08 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.08 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                         -0.59   50.24   library setup time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -13.58   data arrival time
-----------------------------------------------------------------------------
                                 36.65   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.41    0.20   10.20 ^ comp_p (in)
                                         comp_p (net)
                  0.41    0.00   10.20 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.92    0.84   11.04 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.92    0.00   11.04 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.60    0.54   11.58 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.60    0.00   11.58 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    1.34    1.03   12.61 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  1.34    0.00   12.61 ^ _429_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.19    0.59   13.20 ^ _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.19    0.00   13.20 ^ _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.37   13.57 ^ _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.20    0.00   13.57 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.57   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.07 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.07 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.82   clock uncertainty
                          0.00   50.82   clock reconvergence pessimism
                         -0.59   50.23   library setup time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -13.57   data arrival time
-----------------------------------------------------------------------------
                                 36.66   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.41    0.20   10.20 ^ comp_p (in)
                                         comp_p (net)
                  0.41    0.00   10.20 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.92    0.84   11.04 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.92    0.00   11.04 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.60    0.54   11.58 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.60    0.00   11.58 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    1.34    1.03   12.61 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  1.34    0.00   12.61 ^ _506_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.19    0.59   13.20 ^ _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.19    0.00   13.20 ^ _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.37   13.57 ^ _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.20    0.00   13.57 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.57   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.08 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.08 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                         -0.59   50.24   library setup time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -13.57   data arrival time
-----------------------------------------------------------------------------
                                 36.67   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.41    0.20   10.20 ^ comp_p (in)
                                         comp_p (net)
                  0.41    0.00   10.20 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.92    0.84   11.04 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.92    0.00   11.04 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.60    0.54   11.58 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.60    0.00   11.58 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    1.34    1.03   12.61 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  1.34    0.00   12.61 ^ _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.57    0.37   12.99 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _155_ (net)
                  0.57    0.00   12.99 v _421_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.50    0.47   13.45 ^ _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.50    0.00   13.45 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.45   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.07 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.07 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.82   clock uncertainty
                          0.00   50.82   clock reconvergence pessimism
                         -0.65   50.17   library setup time
                                 50.17   data required time
-----------------------------------------------------------------------------
                                 50.17   data required time
                                -13.45   data arrival time
-----------------------------------------------------------------------------
                                 36.72   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.41    0.20   10.20 ^ comp_p (in)
                                         comp_p (net)
                  0.41    0.00   10.20 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.92    0.84   11.04 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.92    0.00   11.04 ^ _484_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.83    0.53   11.56 v _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _200_ (net)
                  0.83    0.00   11.56 v _485_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    1.15    0.63   12.19 ^ _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  1.15    0.00   12.19 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.19   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                         -0.74   50.09   library setup time
                                 50.09   data required time
-----------------------------------------------------------------------------
                                 50.09   data required time
                                -12.19   data arrival time
-----------------------------------------------------------------------------
                                 37.90   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.41    0.20   10.20 ^ comp_p (in)
                                         comp_p (net)
                  0.41    0.00   10.20 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.92    0.84   11.04 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.92    0.00   11.04 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.60    0.54   11.58 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.60    0.00   11.58 v _425_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.57    0.51   12.09 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.57    0.00   12.09 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.07 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.07 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.82   clock uncertainty
                          0.00   50.82   clock reconvergence pessimism
                         -0.67   50.16   library setup time
                                 50.16   data required time
-----------------------------------------------------------------------------
                                 50.16   data required time
                                -12.09   data arrival time
-----------------------------------------------------------------------------
                                 38.07   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.41    0.20   10.20 ^ comp_p (in)
                                         comp_p (net)
                  0.41    0.00   10.20 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.92    0.84   11.04 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.92    0.00   11.04 ^ _453_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.25    0.61   11.65 ^ _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.25    0.00   11.65 ^ _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.23    0.40   12.05 ^ _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.23    0.00   12.05 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                         -0.60   50.23   library setup time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                 38.19   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.41    0.20   10.20 ^ comp_p (in)
                                         comp_p (net)
                  0.41    0.00   10.20 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.92    0.84   11.04 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.92    0.00   11.04 ^ _448_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.20    0.58   11.62 ^ _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.20    0.00   11.62 ^ _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.41   12.03 ^ _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.26    0.00   12.03 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.07 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.07 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.82   clock uncertainty
                          0.00   50.82   clock reconvergence pessimism
                         -0.60   50.22   library setup time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -12.03   data arrival time
-----------------------------------------------------------------------------
                                 38.19   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.41    0.20   10.20 ^ comp_p (in)
                                         comp_p (net)
                  0.41    0.00   10.20 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.92    0.84   11.04 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.92    0.00   11.04 ^ _489_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.22    0.59   11.62 ^ _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.22    0.00   11.62 ^ _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.24    0.41   12.03 ^ _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.24    0.00   12.03 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                         -0.60   50.23   library setup time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -12.03   data arrival time
-----------------------------------------------------------------------------
                                 38.20   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.41    0.20   10.20 ^ comp_p (in)
                                         comp_p (net)
                  0.41    0.00   10.20 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.92    0.84   11.04 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.92    0.00   11.04 ^ _436_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.21    0.58   11.62 ^ _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.21    0.00   11.62 ^ _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.22    0.39   12.01 ^ _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.22    0.00   12.01 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.08 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.08 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                         -0.59   50.23   library setup time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 38.22   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.41    0.20   10.20 ^ comp_p (in)
                                         comp_p (net)
                  0.41    0.00   10.20 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.92    0.84   11.04 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.92    0.00   11.04 ^ _502_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.22    0.59   11.63 ^ _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.22    0.00   11.63 ^ _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.38   12.01 ^ _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.20    0.00   12.01 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.08 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.08 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                         -0.59   50.24   library setup time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 38.23   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.41    0.20   10.20 ^ comp_p (in)
                                         comp_p (net)
                  0.41    0.00   10.20 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.92    0.84   11.04 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.92    0.00   11.04 ^ _442_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.18    0.57   11.60 ^ _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.18    0.00   11.60 ^ _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.37   11.97 ^ _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.20    0.00   11.97 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.97   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.08 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.08 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                         -0.59   50.24   library setup time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -11.97   data arrival time
-----------------------------------------------------------------------------
                                 38.27   slack (MET)


Startpoint: start (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ start (in)
                                         start (net)
                  0.24    0.00   10.09 ^ input6/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.29    0.45   10.54 ^ input6/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net6 (net)
                  0.29    0.00   10.54 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.56    0.35   10.89 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _131_ (net)
                  0.56    0.00   10.89 v _389_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.62    0.50   11.38 ^ _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.62    0.00   11.38 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                         -0.69   50.14   library setup time
                                 50.14   data required time
-----------------------------------------------------------------------------
                                 50.14   data required time
                                -11.38   data arrival time
-----------------------------------------------------------------------------
                                 38.76   slack (MET)


Startpoint: single_ended (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.26    0.11   10.11 ^ single_ended (in)
                                         single_ended (net)
                  0.26    0.00   10.11 ^ input5/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.33    0.47   10.58 ^ input5/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net5 (net)
                  0.33    0.00   10.58 ^ _496_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.44    0.27   10.85 v _496_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _209_ (net)
                  0.44    0.00   10.85 v _497_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.55    0.43   11.28 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.55    0.00   11.28 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.07 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.07 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.82   clock uncertainty
                          0.00   50.82   clock reconvergence pessimism
                         -0.68   50.14   library setup time
                                 50.14   data required time
-----------------------------------------------------------------------------
                                 50.14   data required time
                                -11.28   data arrival time
-----------------------------------------------------------------------------
                                 38.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.99    1.01   12.28 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.99    0.00   12.29 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.07 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.07 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.82   clock uncertainty
                          0.00   50.82   clock reconvergence pessimism
                          0.37   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -12.29   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.99    1.01   12.28 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.99    0.00   12.29 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.07 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.07 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.82   clock uncertainty
                          0.00   50.82   clock reconvergence pessimism
                          0.37   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -12.29   data arrival time
-----------------------------------------------------------------------------
                                 38.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.99    1.01   12.28 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.99    0.00   12.29 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.07 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.07 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.82   clock uncertainty
                          0.00   50.82   clock reconvergence pessimism
                          0.37   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -12.29   data arrival time
-----------------------------------------------------------------------------
                                 38.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.99    1.01   12.28 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.99    0.00   12.29 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.07 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.07 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.82   clock uncertainty
                          0.00   50.82   clock reconvergence pessimism
                          0.37   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -12.29   data arrival time
-----------------------------------------------------------------------------
                                 38.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.99    1.01   12.28 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.99    0.00   12.29 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.08 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.08 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.37   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.29   data arrival time
-----------------------------------------------------------------------------
                                 38.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.99    1.01   12.28 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.99    0.00   12.29 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.08 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.08 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.37   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.29   data arrival time
-----------------------------------------------------------------------------
                                 38.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.99    1.01   12.28 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.99    0.00   12.29 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.08 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.08 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.37   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.29   data arrival time
-----------------------------------------------------------------------------
                                 38.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.99    1.01   12.28 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.99    0.00   12.29 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.08 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.08 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.37   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.29   data arrival time
-----------------------------------------------------------------------------
                                 38.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.99    1.01   12.28 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.99    0.00   12.29 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.08 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.08 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.37   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.29   data arrival time
-----------------------------------------------------------------------------
                                 38.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.99    1.01   12.28 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.99    0.00   12.29 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.08 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.08 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.37   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.29   data arrival time
-----------------------------------------------------------------------------
                                 38.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.02    0.95   12.22 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.02    0.00   12.23 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.23   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.34   51.17   library recovery time
                                 51.17   data required time
-----------------------------------------------------------------------------
                                 51.17   data required time
                                -12.23   data arrival time
-----------------------------------------------------------------------------
                                 38.95   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.02    0.95   12.22 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.02    0.00   12.23 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.23   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.34   51.17   library recovery time
                                 51.17   data required time
-----------------------------------------------------------------------------
                                 51.17   data required time
                                -12.23   data arrival time
-----------------------------------------------------------------------------
                                 38.95   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.02    0.95   12.22 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.02    0.00   12.22 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.34   51.17   library recovery time
                                 51.17   data required time
-----------------------------------------------------------------------------
                                 51.17   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 38.95   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.02    0.95   12.22 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.02    0.00   12.22 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.34   51.17   library recovery time
                                 51.17   data required time
-----------------------------------------------------------------------------
                                 51.17   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 38.95   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.02    0.95   12.22 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.02    0.00   12.22 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.34   51.17   library recovery time
                                 51.17   data required time
-----------------------------------------------------------------------------
                                 51.17   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 38.95   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.28 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.88    0.94   12.22 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.88    0.00   12.22 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.36   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 38.97   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.28 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.88    0.94   12.22 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.88    0.00   12.22 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.36   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 38.97   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.28 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.88    0.94   12.22 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.88    0.00   12.22 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.36   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 38.97   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.02    0.95   12.22 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.02    0.00   12.22 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.37   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 38.98   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.02    0.95   12.22 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.02    0.00   12.22 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.37   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 38.98   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.28 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.88    0.94   12.22 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.88    0.00   12.22 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.38   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 38.99   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.28 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.88    0.94   12.22 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.88    0.00   12.22 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.38   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 38.99   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.28 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.88    0.94   12.22 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.88    0.00   12.22 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.38   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 38.99   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.28 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.88    0.94   12.22 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.88    0.00   12.22 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.38   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 38.99   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.28 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.88    0.94   12.22 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.88    0.00   12.22 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.38   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 38.99   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.28 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.88    0.94   12.22 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.88    0.00   12.22 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.00   50.83   clock reconvergence pessimism
                          0.38   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.22   data arrival time
-----------------------------------------------------------------------------
                                 38.99   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.07 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.07 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.82   clock uncertainty
                          0.00   50.82   clock reconvergence pessimism
                          0.36   51.18   library recovery time
                                 51.18   data required time
-----------------------------------------------------------------------------
                                 51.18   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 39.91   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.07 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.07 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.82   clock uncertainty
                          0.00   50.82   clock reconvergence pessimism
                          0.36   51.18   library recovery time
                                 51.18   data required time
-----------------------------------------------------------------------------
                                 51.18   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 39.91   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    1.20 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    1.11    2.41    3.61 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.11    0.00    3.61 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.66    0.55    4.16 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.66    0.00    4.16 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.61    0.97    5.13 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.61    0.00    5.14 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.47    1.06    6.20 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.47    0.00    6.20 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    1.02    7.22 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.64    0.00    7.22 ^ _471_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.93    0.64    7.86 v _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.93    0.00    7.86 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.80    0.74    8.61 ^ _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.80    0.00    8.61 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.61   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.07   50.89   clock reconvergence pessimism
                         -0.70   50.20   library setup time
                                 50.20   data required time
-----------------------------------------------------------------------------
                                 50.20   data required time
                                 -8.61   data arrival time
-----------------------------------------------------------------------------
                                 41.59   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    1.20 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    1.11    2.41    3.61 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.11    0.00    3.61 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.66    0.55    4.16 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.66    0.00    4.16 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.61    0.97    5.13 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.61    0.00    5.14 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.47    1.06    6.20 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.47    0.00    6.20 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    1.02    7.22 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.64    0.00    7.22 ^ _473_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.55    0.34    7.57 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.55    0.00    7.57 v _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.99    0.79    8.36 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.99    0.00    8.36 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.36   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.11   50.95   clock reconvergence pessimism
                         -0.74   50.20   library setup time
                                 50.20   data required time
-----------------------------------------------------------------------------
                                 50.20   data required time
                                 -8.36   data arrival time
-----------------------------------------------------------------------------
                                 41.84   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    1.20 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    1.11    2.41    3.61 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.11    0.00    3.61 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.66    0.55    4.16 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.66    0.00    4.16 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.61    0.97    5.13 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.61    0.00    5.14 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.47    1.06    6.20 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.47    0.00    6.20 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    1.02    7.22 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.64    0.00    7.22 ^ _463_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.75    0.59    7.82 v _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.75    0.00    7.82 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.53    0.51    8.33 ^ _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.53    0.00    8.33 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.07   50.89   clock reconvergence pessimism
                         -0.66   50.24   library setup time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                 -8.33   data arrival time
-----------------------------------------------------------------------------
                                 41.91   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    1.20 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    1.11    2.41    3.61 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.11    0.00    3.61 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.66    0.55    4.16 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.66    0.00    4.16 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.61    0.97    5.13 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.61    0.00    5.14 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.47    1.06    6.20 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.47    0.00    6.20 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    1.02    7.22 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.64    0.00    7.22 ^ _457_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.80    0.58    7.80 v _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.80    0.00    7.80 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.47    0.46    8.27 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.47    0.00    8.27 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.07   50.89   clock reconvergence pessimism
                         -0.65   50.25   library setup time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                 -8.27   data arrival time
-----------------------------------------------------------------------------
                                 41.98   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    1.20 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    1.11    2.41    3.61 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.11    0.00    3.61 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.66    0.55    4.16 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.66    0.00    4.16 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.61    0.97    5.13 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.61    0.00    5.14 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.47    1.06    6.20 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.47    0.00    6.20 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    1.02    7.22 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.64    0.00    7.22 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.72    0.56    7.78 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.72    0.00    7.78 v _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.45    0.44    8.22 ^ _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.45    0.00    8.22 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.11   50.95   clock reconvergence pessimism
                         -0.66   50.29   library setup time
                                 50.29   data required time
-----------------------------------------------------------------------------
                                 50.29   data required time
                                 -8.22   data arrival time
-----------------------------------------------------------------------------
                                 42.07   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    1.20 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    1.11    2.41    3.61 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.11    0.00    3.61 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.66    0.55    4.16 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.66    0.00    4.16 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.61    0.97    5.13 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.61    0.00    5.14 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.47    1.06    6.20 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.47    0.00    6.20 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    1.02    7.22 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.64    0.00    7.22 ^ _461_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.62    0.49    7.72 v _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.62    0.00    7.72 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.34    0.34    8.06 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.34    0.00    8.06 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.07   50.90   clock reconvergence pessimism
                         -0.64   50.26   library setup time
                                 50.26   data required time
-----------------------------------------------------------------------------
                                 50.26   data required time
                                 -8.06   data arrival time
-----------------------------------------------------------------------------
                                 42.20   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    1.20 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    1.11    2.41    3.61 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.11    0.00    3.61 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.66    0.55    4.16 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.66    0.00    4.16 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.61    0.97    5.13 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.61    0.00    5.14 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.47    1.06    6.20 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.47    0.00    6.20 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    1.02    7.22 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.64    0.00    7.22 ^ _469_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.68    0.48    7.70 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.68    0.00    7.70 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.37    0.36    8.07 ^ _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.37    0.00    8.07 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.07   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.11   50.95   clock reconvergence pessimism
                         -0.64   50.30   library setup time
                                 50.30   data required time
-----------------------------------------------------------------------------
                                 50.30   data required time
                                 -8.07   data arrival time
-----------------------------------------------------------------------------
                                 42.24   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    1.20 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    1.11    2.41    3.61 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.11    0.00    3.61 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.66    0.55    4.16 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.66    0.00    4.16 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.61    0.97    5.13 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.61    0.00    5.14 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.47    1.06    6.20 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.47    0.00    6.20 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    1.02    7.22 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.64    0.00    7.22 ^ _467_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.42    0.28    7.50 v _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.42    0.00    7.50 v _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.55    0.47    7.97 ^ _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.55    0.00    7.97 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  7.97   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.07   50.89   clock reconvergence pessimism
                         -0.68   50.21   library setup time
                                 50.21   data required time
-----------------------------------------------------------------------------
                                 50.21   data required time
                                 -7.97   data arrival time
-----------------------------------------------------------------------------
                                 42.24   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    1.20 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    1.11    2.41    3.61 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.11    0.00    3.61 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.66    0.55    4.16 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.66    0.00    4.16 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.61    0.97    5.13 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.61    0.00    5.14 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.47    1.06    6.20 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.47    0.00    6.20 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    1.02    7.22 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.64    0.00    7.22 ^ _459_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.49    0.24    7.47 v _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.49    0.00    7.47 v _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.48    0.46    7.92 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.48    0.00    7.92 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.92   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.08 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.07   50.90   clock reconvergence pessimism
                         -0.65   50.25   library setup time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                 -7.92   data arrival time
-----------------------------------------------------------------------------
                                 42.32   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    1.20 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    1.11    2.41    3.61 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.11    0.00    3.61 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.66    0.55    4.16 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.66    0.00    4.16 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.61    0.97    5.13 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.61    0.00    5.14 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.47    1.06    6.20 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.47    0.00    6.20 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.64    1.02    7.22 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.64    0.01    7.22 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.49    0.28    7.51 v _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.49    0.00    7.51 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.27    0.26    7.76 ^ _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.27    0.00    7.76 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.76   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.08 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.08 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.07   50.90   clock reconvergence pessimism
                         -0.60   50.29   library setup time
                                 50.29   data required time
-----------------------------------------------------------------------------
                                 50.29   data required time
                                 -7.76   data arrival time
-----------------------------------------------------------------------------
                                 42.53   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    1.20 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    1.11    2.41    3.61 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.11    0.00    3.61 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.66    0.55    4.16 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.66    0.00    4.16 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.61    0.97    5.13 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.61    0.00    5.14 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.47    1.06    6.20 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.47    0.00    6.20 ^ _477_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.98    0.79    6.99 v _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.98    0.00    6.99 v _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.69    0.67    7.66 ^ _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.69    0.00    7.66 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  7.66   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.11   50.95   clock reconvergence pessimism
                         -0.70   50.25   library setup time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                 -7.66   data arrival time
-----------------------------------------------------------------------------
                                 42.59   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.18 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.19 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    1.13    2.42    3.61 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  1.13    0.00    3.61 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.10    0.75    1.04    4.65 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.75    0.01    4.66 ^ _392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.48    0.39    5.05 v _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _134_ (net)
                  0.48    0.00    5.05 v _394_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.67    0.52    5.57 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _136_ (net)
                  0.67    0.00    5.57 ^ _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     1    0.01    0.58    0.44    6.02 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                                         _139_ (net)
                  0.58    0.00    6.02 v _400_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    1.17    0.84    6.85 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  1.17    0.00    6.85 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  6.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.83   clock uncertainty
                          0.07   50.90   clock reconvergence pessimism
                         -0.77   50.14   library setup time
                                 50.14   data required time
-----------------------------------------------------------------------------
                                 50.14   data required time
                                 -6.85   data arrival time
-----------------------------------------------------------------------------
                                 43.28   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    1.20 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    1.11    2.41    3.61 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.11    0.00    3.61 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.66    0.55    4.16 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.66    0.00    4.16 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.61    0.97    5.13 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.61    0.00    5.14 v _479_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.60    0.55    5.69 ^ _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.60    0.00    5.69 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  5.69   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.07 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.07 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.82   clock uncertainty
                          0.07   50.89   clock reconvergence pessimism
                         -0.69   50.20   library setup time
                                 50.20   data required time
-----------------------------------------------------------------------------
                                 50.20   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 44.51   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.15    0.15 ^ clk (in)
                                         clk (net)
                  0.30    0.00    0.15 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.55    0.70 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.70 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.19 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00    1.20 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.82    3.02 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    3.02 v _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.85    0.74    3.76 ^ _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.85    0.00    3.76 ^ _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.06    0.92    0.67    4.43 v _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.92    0.00    4.44 v _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.88    0.74    5.18 ^ _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.88    0.00    5.18 ^ _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  5.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.08 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.21    0.00   51.08 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.83   clock uncertainty
                          0.11   50.95   clock reconvergence pessimism
                         -0.71   50.24   library setup time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                 -5.18   data arrival time
-----------------------------------------------------------------------------
                                 45.06   slack (MET)



worst slack corner Slowest: 11.6163
======================= Typical Corner ===================================

Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.03    0.10    0.06   25.06 v clk (in)
                                         clk (net)
                  0.10    0.00   25.06 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.29   25.35 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   25.35 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.27   25.62 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   25.62 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.17   25.79 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.26    0.00   25.79 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    1.35    0.99   26.78 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  1.35    0.00   26.79 ^ en_comp (out)
                                 26.79   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.79   data arrival time
-----------------------------------------------------------------------------
                                 12.96   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.52   11.83 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.36    0.00   11.83 ^ _319_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    0.62    0.43   12.26 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.62    0.00   12.26 v _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.65    0.59   12.85 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  0.65    0.00   12.85 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.54   13.39 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.34    0.00   13.39 ^ vss_p_o[7] (out)
                                 13.39   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.39   data arrival time
-----------------------------------------------------------------------------
                                 26.36   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.35    0.52   12.13 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.35    0.00   12.13 v _262_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.02    1.40    0.49   12.62 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  1.40    0.00   12.62 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.36    0.64   13.26 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.36    0.00   13.26 ^ vss_n_o[3] (out)
                                 13.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.26   data arrival time
-----------------------------------------------------------------------------
                                 26.49   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.35    0.52   12.13 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.35    0.00   12.13 v _257_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.97    0.53   12.66 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  0.97    0.00   12.66 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.36    0.60   13.25 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.36    0.00   13.26 ^ vss_n_o[1] (out)
                                 13.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.26   data arrival time
-----------------------------------------------------------------------------
                                 26.49   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.08    0.81   11.71 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.08    0.00   11.71 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.38    0.22   11.93 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.38    0.00   11.93 v _365_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.54    0.46   12.39 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.54    0.00   12.39 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.37    0.32   12.71 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.37    0.00   12.71 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   13.21 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.34    0.00   13.21 v vref_z_p_o[8] (out)
                                 13.21   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.21   data arrival time
-----------------------------------------------------------------------------
                                 26.54   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.08    0.81   11.71 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.08    0.00   11.71 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.35    0.19   11.90 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _116_ (net)
                  0.35    0.00   11.90 v _356_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.62    0.51   12.41 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.62    0.00   12.41 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.35    0.29   12.70 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.35    0.00   12.70 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   13.21 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.34    0.00   13.21 v vref_z_p_o[5] (out)
                                 13.21   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.21   data arrival time
-----------------------------------------------------------------------------
                                 26.54   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.08    0.81   11.71 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.08    0.00   11.71 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.33    0.16   11.88 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _119_ (net)
                  0.33    0.00   11.88 v _360_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.58    0.47   12.35 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  0.58    0.00   12.35 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.36    0.31   12.66 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.36    0.00   12.66 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   13.16 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.34    0.00   13.16 v vref_z_p_o[6] (out)
                                 13.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.16   data arrival time
-----------------------------------------------------------------------------
                                 26.59   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.35    0.52   12.13 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.35    0.00   12.13 v _253_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.69    0.42   12.55 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.69    0.00   12.55 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.55   13.11 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.37    0.00   13.11 ^ vss_n_o[0] (out)
                                 13.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                 26.64   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.35    0.52   12.13 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.35    0.00   12.13 v _270_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.66    0.41   12.54 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.66    0.00   12.54 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.54   13.08 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.35    0.00   13.08 ^ vss_n_o[5] (out)
                                 13.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.08   data arrival time
-----------------------------------------------------------------------------
                                 26.67   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.35    0.52   12.13 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.35    0.00   12.13 v _260_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.02    0.80    0.38   12.51 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.80    0.00   12.51 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.36    0.57   13.08 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.36    0.00   13.08 ^ vss_n_o[2] (out)
                                 13.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.08   data arrival time
-----------------------------------------------------------------------------
                                 26.67   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.08    0.81   11.71 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.08    0.00   11.71 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.32    0.15   11.86 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _121_ (net)
                  0.32    0.00   11.86 v _363_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.49    0.42   12.28 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.49    0.00   12.28 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.34    0.29   12.57 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.34    0.00   12.57 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   13.07 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.34    0.00   13.07 v vref_z_p_o[7] (out)
                                 13.07   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 26.68   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.35    0.52   12.13 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.35    0.00   12.13 v _266_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.64    0.41   12.53 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.64    0.00   12.53 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.53   13.07 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.34    0.00   13.07 ^ vss_n_o[4] (out)
                                 13.07   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 26.68   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.35    0.52   12.13 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.35    0.00   12.13 v _277_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.63    0.41   12.53 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.63    0.00   12.53 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.53   13.07 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.34    0.00   13.07 ^ vss_n_o[7] (out)
                                 13.07   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 26.68   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.42    0.29   11.60 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.42    0.00   11.60 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.39    0.54   12.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.39    0.00   12.15 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.51    0.40   12.55 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.51    0.00   12.55 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.51   13.06 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.34    0.00   13.06 ^ vcm_o[4] (out)
                                 13.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 26.69   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.08    0.81   11.71 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.08    0.00   11.71 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.37    0.20   11.92 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.37    0.00   11.92 v _337_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.49    0.43   12.34 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.49    0.00   12.34 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.27    0.22   12.57 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.27    0.00   12.57 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   13.05 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.34    0.00   13.05 v vref_z_p_o[0] (out)
                                 13.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.05   data arrival time
-----------------------------------------------------------------------------
                                 26.70   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.17    0.10   10.10 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.17    0.00   10.10 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.27   10.37 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.18    0.00   10.37 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.46    0.90   11.27 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.46    0.00   11.27 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.49   11.75 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.16    0.00   11.75 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.39    0.41   12.17 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.39    0.00   12.17 v _326_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.44    0.37   12.54 ^ _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.44    0.00   12.54 ^ output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   13.04 ^ output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.34    0.00   13.04 ^ vss_p_o[8] (out)
                                 13.04   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.04   data arrival time
-----------------------------------------------------------------------------
                                 26.71   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.42    0.29   11.60 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.42    0.00   11.60 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.39    0.54   12.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.39    0.00   12.14 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.49    0.38   12.53 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.49    0.00   12.53 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.50   13.03 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.34    0.00   13.03 ^ vcm_o[6] (out)
                                 13.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.03   data arrival time
-----------------------------------------------------------------------------
                                 26.72   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.52   11.83 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.36    0.00   11.83 ^ _314_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.49    0.34   12.18 v _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.49    0.00   12.18 v _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.38    0.37   12.54 ^ _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.38    0.00   12.55 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   13.03 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.34    0.00   13.03 ^ vss_p_o[6] (out)
                                 13.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.03   data arrival time
-----------------------------------------------------------------------------
                                 26.72   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.42    0.29   11.60 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.42    0.00   11.60 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.39    0.54   12.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.39    0.00   12.15 v _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.47    0.38   12.53 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.47    0.00   12.53 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.50   13.03 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.35    0.00   13.03 ^ vcm_o[5] (out)
                                 13.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.03   data arrival time
-----------------------------------------------------------------------------
                                 26.72   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.42    0.29   11.60 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.42    0.00   11.60 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.39    0.54   12.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.39    0.00   12.15 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.46    0.37   12.52 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.46    0.00   12.52 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.51   13.03 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.36    0.00   13.03 ^ vcm_o[9] (out)
                                 13.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.03   data arrival time
-----------------------------------------------------------------------------
                                 26.72   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.52   11.83 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.36    0.00   11.84 ^ _305_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.39    0.31   12.14 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.39    0.00   12.14 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.43    0.39   12.53 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.43    0.00   12.53 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   13.02 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.34    0.00   13.02 ^ vss_p_o[3] (out)
                                 13.02   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.02   data arrival time
-----------------------------------------------------------------------------
                                 26.73   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.42    0.29   11.60 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.42    0.00   11.60 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.39    0.54   12.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.39    0.00   12.15 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.46    0.37   12.52 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.46    0.00   12.52 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.50   13.02 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.34    0.00   13.02 ^ vcm_o[3] (out)
                                 13.02   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.02   data arrival time
-----------------------------------------------------------------------------
                                 26.73   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.35    0.52   12.13 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.35    0.00   12.13 v _274_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.55    0.37   12.50 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.55    0.00   12.50 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.52   13.01 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.34    0.00   13.01 ^ vss_n_o[6] (out)
                                 13.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.01   data arrival time
-----------------------------------------------------------------------------
                                 26.74   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.08    0.81   11.71 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.08    0.00   11.71 ^ _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.31    0.13   11.84 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _113_ (net)
                  0.31    0.00   11.84 v _352_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.48    0.41   12.25 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.48    0.00   12.25 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.31    0.26   12.52 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.31    0.00   12.52 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   13.01 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.34    0.00   13.01 v vref_z_p_o[4] (out)
                                 13.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.01   data arrival time
-----------------------------------------------------------------------------
                                 26.74   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.01    1.05    0.42   12.03 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  1.05    0.00   12.03 ^ _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.55    0.43   12.45 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.55    0.00   12.46 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.55   13.01 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.34    0.00   13.01 v vref_z_p_o[10] (out)
                                 13.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.01   data arrival time
-----------------------------------------------------------------------------
                                 26.74   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.42    0.29   11.60 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.42    0.00   11.60 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.39    0.54   12.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.39    0.00   12.15 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.44    0.36   12.50 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.44    0.00   12.50 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.49   13.00 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.34    0.00   13.00 ^ vcm_o[1] (out)
                                 13.00   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.00   data arrival time
-----------------------------------------------------------------------------
                                 26.75   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.42    0.29   11.60 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.42    0.00   11.60 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.39    0.54   12.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.39    0.00   12.15 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.44    0.36   12.50 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.44    0.00   12.50 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.49   13.00 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.34    0.00   13.00 ^ vcm_o[2] (out)
                                 13.00   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.00   data arrival time
-----------------------------------------------------------------------------
                                 26.75   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.42    0.29   11.60 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.42    0.00   11.60 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.39    0.54   12.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.39    0.00   12.15 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.43    0.34   12.49 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.43    0.00   12.49 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.49   12.98 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.34    0.00   12.98 ^ vcm_o[0] (out)
                                 12.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.98   data arrival time
-----------------------------------------------------------------------------
                                 26.77   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.52   11.83 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.36    0.00   11.83 ^ _308_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.38    0.28   12.12 v _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.38    0.00   12.12 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.40    0.36   12.48 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.40    0.00   12.48 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   12.97 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.34    0.00   12.97 ^ vss_p_o[4] (out)
                                 12.97   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.97   data arrival time
-----------------------------------------------------------------------------
                                 26.78   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.42    0.29   11.60 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.42    0.00   11.60 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.39    0.54   12.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.39    0.00   12.15 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.38    0.32   12.46 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.38    0.00   12.47 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.48   12.95 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.34    0.00   12.95 ^ vcm_o[7] (out)
                                 12.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.95   data arrival time
-----------------------------------------------------------------------------
                                 26.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.52   11.83 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.36    0.00   11.84 ^ _301_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.36    0.29   12.12 v _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.36    0.00   12.12 v _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.38    0.34   12.46 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.38    0.00   12.46 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   12.95 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.34    0.00   12.95 ^ vss_p_o[2] (out)
                                 12.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.95   data arrival time
-----------------------------------------------------------------------------
                                 26.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.42    0.29   11.60 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.42    0.00   11.60 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.39    0.54   12.14 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.39    0.00   12.15 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.37    0.31   12.46 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.37    0.00   12.46 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.49   12.95 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.36    0.00   12.95 ^ vcm_o[8] (out)
                                 12.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.95   data arrival time
-----------------------------------------------------------------------------
                                 26.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.52   11.83 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.36    0.00   11.83 ^ _311_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.40    0.32   12.15 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.40    0.00   12.15 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.33    0.31   12.46 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.33    0.00   12.46 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47   12.94 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.34    0.00   12.94 ^ vss_p_o[5] (out)
                                 12.94   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.94   data arrival time
-----------------------------------------------------------------------------
                                 26.81   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.08    0.81   11.71 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.08    0.00   11.71 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.37    0.20   11.92 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.37    0.00   11.92 v _291_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.44    0.31   12.22 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.44    0.00   12.22 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.34    0.20   12.43 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.34    0.00   12.43 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.50   12.93 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.35    0.00   12.93 v vss_p_o[0] (out)
                                 12.93   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.93   data arrival time
-----------------------------------------------------------------------------
                                 26.82   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.35    0.52   12.13 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.35    0.00   12.13 v _283_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.39    0.31   12.44 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.39    0.00   12.44 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   12.93 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.34    0.00   12.93 ^ vss_n_o[9] (out)
                                 12.93   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.93   data arrival time
-----------------------------------------------------------------------------
                                 26.82   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    1.02    0.72   12.33 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  1.02    0.00   12.33 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.59   12.92 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.34    0.00   12.92 ^ vss_p_o[10] (out)
                                 12.92   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.92   data arrival time
-----------------------------------------------------------------------------
                                 26.83   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.52   11.83 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.36    0.00   11.84 ^ _296_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.34    0.29   12.13 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.34    0.00   12.13 v _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.32    0.30   12.42 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.32    0.00   12.42 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.36    0.49   12.91 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.36    0.00   12.91 ^ vss_p_o[1] (out)
                                 12.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.91   data arrival time
-----------------------------------------------------------------------------
                                 26.84   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.35    0.52   12.13 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.35    0.00   12.13 v _280_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.37    0.30   12.43 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.37    0.00   12.43 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.34    0.48   12.91 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.34    0.00   12.91 ^ vss_n_o[8] (out)
                                 12.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.91   data arrival time
-----------------------------------------------------------------------------
                                 26.84   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.08    0.81   11.71 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.08    0.00   11.71 ^ _341_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.32    0.15   11.86 v _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _106_ (net)
                  0.32    0.00   11.86 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.24    0.24   12.10 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _107_ (net)
                  0.24    0.00   12.10 ^ _344_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.32    0.28   12.38 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.32    0.00   12.38 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   12.87 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.34    0.00   12.87 v vref_z_p_o[1] (out)
                                 12.87   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.87   data arrival time
-----------------------------------------------------------------------------
                                 26.88   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.47    0.38   11.99 ^ _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _125_ (net)
                  0.47    0.00   11.99 ^ _370_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.39    0.33   12.31 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.39    0.00   12.32 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   12.83 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.34    0.00   12.83 v vref_z_p_o[9] (out)
                                 12.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.83   data arrival time
-----------------------------------------------------------------------------
                                 26.92   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _348_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.45    0.36   11.97 ^ _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _111_ (net)
                  0.45    0.00   11.97 ^ _350_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.37    0.31   12.28 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.37    0.00   12.28 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   12.79 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.34    0.00   12.79 v vref_z_p_o[3] (out)
                                 12.79   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.79   data arrival time
-----------------------------------------------------------------------------
                                 26.96   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.42    0.35   11.96 ^ _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _109_ (net)
                  0.42    0.00   11.96 ^ _347_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.36    0.30   12.25 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.36    0.00   12.25 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.76 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.34    0.00   12.76 v vref_z_p_o[2] (out)
                                 12.76   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.76   data arrival time
-----------------------------------------------------------------------------
                                 26.99   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.17    0.10   10.10 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.17    0.00   10.10 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.27   10.37 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.18    0.00   10.37 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.46    0.90   11.27 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.46    0.00   11.27 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.49   11.75 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.16    0.00   11.75 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.39    0.41   12.17 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.39    0.00   12.17 v output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   12.68 v output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.34    0.00   12.68 v vref_z_n_o[8] (out)
                                 12.68   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.68   data arrival time
-----------------------------------------------------------------------------
                                 27.07   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.39    0.30   11.61 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.39    0.00   11.61 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.01    1.05    0.42   12.03 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  1.05    0.00   12.03 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.59   12.62 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.34    0.00   12.62 ^ vss_n_o[10] (out)
                                 12.62   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.62   data arrival time
-----------------------------------------------------------------------------
                                 27.13   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.12    0.00   10.06 v input15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.25   10.31 v input15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net15 (net)
                  0.16    0.00   10.31 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.39    0.84   11.14 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.39    0.00   11.14 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.47   11.62 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.16    0.00   11.62 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.45    0.45   12.07 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.45    0.00   12.07 v output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.53   12.60 v output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.34    0.00   12.60 v vref_z_n_o[7] (out)
                                 12.60   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.60   data arrival time
-----------------------------------------------------------------------------
                                 27.15   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.12    0.00   10.06 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.35 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.21    0.00   10.35 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.29    0.54   10.89 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.29    0.00   10.89 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.18    0.47   11.36 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.18    0.00   11.36 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.32    0.37   11.73 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.32    0.00   11.73 v _332_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.46    0.36   12.09 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.46    0.00   12.10 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.60 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.34    0.00   12.60 ^ vss_p_o[9] (out)
                                 12.60   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.60   data arrival time
-----------------------------------------------------------------------------
                                 27.15   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.42    0.29   11.60 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.42    0.00   11.60 v _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.55    0.43   12.03 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  0.55    0.00   12.03 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.53   12.56 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.36    0.00   12.56 ^ vcm_o[10] (out)
                                 12.56   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.56   data arrival time
-----------------------------------------------------------------------------
                                 27.19   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.51    0.53   11.26 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.51    0.00   11.26 ^ _405_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.25    0.42   11.68 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.25    0.00   11.68 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.27    0.33   12.01 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.27    0.00   12.01 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.47   12.49 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.36    0.00   12.49 ^ en_offset_cal_o (out)
                                 12.49   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.49   data arrival time
-----------------------------------------------------------------------------
                                 27.26   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.11    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.33   10.39 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.28    0.00   10.39 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.90 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.90 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.40   11.31 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.31 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.52   11.83 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.36    0.00   11.83 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.49   12.33 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.36    0.00   12.33 ^ vcm_dummy_o (out)
                                 12.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.33   data arrival time
-----------------------------------------------------------------------------
                                 27.42   slack (MET)


Startpoint: en_vcm_sw_o_i (input port clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.29    0.15   10.15 ^ en_vcm_sw_o_i (in)
                                         en_vcm_sw_o_i (net)
                  0.29    0.00   10.15 ^ input3/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.32    0.37   10.52 ^ input3/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net3 (net)
                  0.32    0.00   10.52 ^ _403_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.04    0.66    0.51   11.04 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _143_ (net)
                  0.66    0.00   11.04 v _404_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.02    0.87    0.68   11.72 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.87    0.00   11.72 ^ output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.35    0.56   12.28 ^ output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.35    0.00   12.28 ^ sample_o (out)
                                 12.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.28   data arrival time
-----------------------------------------------------------------------------
                                 27.47   slack (MET)


Startpoint: vcm_o_i[1] (input port clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.14    0.07   10.07 v vcm_o_i[1] (in)
                                         vcm_o_i[1] (net)
                  0.14    0.00   10.07 v input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.13    0.23   10.30 v input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net9 (net)
                  0.13    0.00   10.30 v _256_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.29    0.52   10.82 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _054_ (net)
                  0.29    0.00   10.82 v _293_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.44   11.26 v _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.16    0.00   11.26 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.48    0.47   11.73 v _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.48    0.00   11.74 v output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.53   12.27 v output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.34    0.00   12.27 v vref_z_n_o[1] (out)
                                 12.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.27   data arrival time
-----------------------------------------------------------------------------
                                 27.48   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.12    0.00   10.06 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.28   10.35 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.21    0.00   10.35 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.29    0.54   10.89 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.29    0.00   10.89 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.18    0.47   11.36 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.18    0.00   11.36 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.32    0.37   11.73 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.32    0.00   11.73 v output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.50   12.23 v output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.35    0.00   12.23 v vref_z_n_o[9] (out)
                                 12.23   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.23   data arrival time
-----------------------------------------------------------------------------
                                 27.52   slack (MET)


Startpoint: vcm_o_i[6] (input port clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vcm_o_i[6] (in)
                                         vcm_o_i[6] (net)
                  0.10    0.00   10.05 v input14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.17    0.25   10.30 v input14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net14 (net)
                  0.17    0.00   10.30 v _272_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    1.12    0.76   11.06 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _065_ (net)
                  1.12    0.00   11.06 ^ _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.62    0.44   11.50 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.62    0.00   11.50 v output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.57   12.07 v output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.35    0.00   12.07 v vref_z_n_o[6] (out)
                                 12.07   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.07   data arrival time
-----------------------------------------------------------------------------
                                 27.68   slack (MET)


Startpoint: vcm_o_i[5] (input port clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.16    0.09   10.09 v vcm_o_i[5] (in)
                                         vcm_o_i[5] (net)
                  0.16    0.00   10.09 v input13/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.26   10.35 v input13/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net13 (net)
                  0.16    0.00   10.35 v _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.84    0.59   10.94 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _062_ (net)
                  0.84    0.00   10.94 ^ _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.58    0.40   11.34 v _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  0.58    0.00   11.34 v output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.56   11.90 v output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.35    0.00   11.90 v vref_z_n_o[5] (out)
                                 11.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.90   data arrival time
-----------------------------------------------------------------------------
                                 27.85   slack (MET)


Startpoint: vcm_o_i[10] (input port clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.16    0.09   10.09 v vcm_o_i[10] (in)
                                         vcm_o_i[10] (net)
                  0.16    0.00   10.09 v input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.17    0.27   10.36 v input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net8 (net)
                  0.17    0.00   10.36 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.00    0.23    0.63   10.99 v _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.23    0.00   10.99 v _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.34    0.40   11.39 v _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.34    0.00   11.39 v output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   11.89 v output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.34    0.00   11.89 v vref_z_n_o[10] (out)
                                 11.89   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.89   data arrival time
-----------------------------------------------------------------------------
                                 27.86   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.08   10.08 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.17    0.00   10.08 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    0.62    0.54   10.62 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  0.62    0.00   10.62 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.24    0.52   11.14 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.24    0.00   11.14 ^ _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.20    0.29   11.42 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.20    0.00   11.42 ^ output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.45   11.88 ^ output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.36    0.00   11.88 ^ offset_cal_cycle (out)
                                 11.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.88   data arrival time
-----------------------------------------------------------------------------
                                 27.87   slack (MET)


Startpoint: vcm_o_i[0] (input port clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.13    0.07   10.07 v vcm_o_i[0] (in)
                                         vcm_o_i[0] (net)
                  0.13    0.00   10.07 v input7/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.15    0.24   10.31 v input7/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net7 (net)
                  0.15    0.00   10.31 v _249_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.73    0.51   10.82 ^ _249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _048_ (net)
                  0.73    0.00   10.82 ^ _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    0.60    0.45   11.27 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  0.60    0.00   11.27 v output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.56   11.84 v output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.34    0.00   11.84 v vref_z_n_o[0] (out)
                                 11.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.84   data arrival time
-----------------------------------------------------------------------------
                                 27.91   slack (MET)


Startpoint: vcm_o_i[4] (input port clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.14    0.07   10.07 v vcm_o_i[4] (in)
                                         vcm_o_i[4] (net)
                  0.14    0.00   10.07 v input12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.17    0.26   10.33 v input12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net12 (net)
                  0.17    0.00   10.33 v _264_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.82    0.58   10.91 ^ _264_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _059_ (net)
                  0.82    0.00   10.91 ^ _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.47    0.34   11.25 v _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.47    0.00   11.25 v output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.53   11.79 v output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.34    0.00   11.79 v vref_z_n_o[4] (out)
                                 11.79   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.79   data arrival time
-----------------------------------------------------------------------------
                                 27.96   slack (MET)


Startpoint: vcm_o_i[2] (input port clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.13    0.07   10.07 v vcm_o_i[2] (in)
                                         vcm_o_i[2] (net)
                  0.13    0.00   10.07 v input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.33    0.37   10.44 v input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net10 (net)
                  0.33    0.00   10.44 v _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.59    0.43   10.87 ^ _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _082_ (net)
                  0.59    0.00   10.87 ^ _299_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.50    0.36   11.24 v _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.50    0.00   11.24 v output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.54   11.78 v output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.34    0.00   11.78 v vref_z_n_o[2] (out)
                                 11.78   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.78   data arrival time
-----------------------------------------------------------------------------
                                 27.97   slack (MET)


Startpoint: vcm_o_i[3] (input port clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.13    0.07   10.07 v vcm_o_i[3] (in)
                                         vcm_o_i[3] (net)
                  0.13    0.00   10.07 v input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.24    0.31   10.38 v input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net11 (net)
                  0.24    0.00   10.38 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.63    0.44   10.82 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _085_ (net)
                  0.63    0.00   10.82 ^ _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.49    0.34   11.17 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.49    0.00   11.17 v output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.54   11.70 v output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.34    0.00   11.70 v vref_z_n_o[3] (out)
                                 11.70   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.70   data arrival time
-----------------------------------------------------------------------------
                                 28.05   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.67 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.65    1.29    1.95 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.65    0.00    1.95 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.10    0.43    0.59    2.54 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.43    0.00    2.55 ^ _238_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.65    0.57    3.12 ^ _238_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _039_ (net)
                  0.65    0.00    3.12 ^ _239_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.07    0.59    0.55    3.67 ^ _239_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _040_ (net)
                  0.59    0.00    3.67 ^ _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.38    0.25    3.92 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.38    0.00    3.92 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.29    0.51    4.43 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.29    0.00    4.43 v data[5] (out)
                                  4.43   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                 35.32   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.27    0.67 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00    0.67 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.87    1.38    2.06 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.87    0.00    2.06 ^ _248_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.53    0.46    2.52 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _047_ (net)
                  0.53    0.00    2.52 v _407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.03    0.65    0.56    3.08 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _145_ (net)
                  0.65    0.00    3.08 ^ _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.37    0.26    3.34 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _146_ (net)
                  0.37    0.00    3.34 v _415_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.60    0.45    3.79 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.60    0.00    3.79 ^ output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.53    4.32 ^ output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.35    0.00    4.32 ^ en_vcm_sw_o (out)
                                  4.32   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -4.32   data arrival time
-----------------------------------------------------------------------------
                                 35.43   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.67 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.67 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.06    0.57    1.24    1.91 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.57    0.00    1.92 ^ _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.04    0.39    0.35    2.26 v _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _140_ (net)
                  0.39    0.00    2.26 v _399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     7    0.07    0.68    0.52    2.78 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _141_ (net)
                  0.68    0.00    2.78 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.18    2.96 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.26    0.00    2.96 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.34    0.41    3.37 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.34    0.00    3.37 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.30    0.50    3.87 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.30    0.00    3.87 v clk_data (out)
                                  3.87   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.87   data arrival time
-----------------------------------------------------------------------------
                                 35.88   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.67 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.67 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.26    0.99    1.66 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.26    0.00    1.66 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.47    2.13 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.36    0.00    2.13 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.49    2.62 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.36    0.00    2.63 ^ _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.19    0.15    2.78 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _029_ (net)
                  0.19    0.00    2.78 v _224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.39    0.25    3.03 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.39    0.00    3.03 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.46    0.49    3.52 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.46    0.00    3.52 ^ data[0] (out)
                                  3.52   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                 36.23   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.67 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.67 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.26    0.99    1.66 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.26    0.00    1.66 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.47    2.13 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.36    0.00    2.13 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.49    2.62 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.36    0.00    2.63 ^ _227_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.42    0.21    2.83 v _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.42    0.00    2.83 v output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.52    3.35 v output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.29    0.00    3.35 v data[1] (out)
                                  3.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                 36.40   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.67 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.67 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.62    1.23    1.90 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.62    0.00    1.90 ^ _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.51    0.45    2.35 v _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.51    0.00    2.35 v _229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.27    0.28    2.64 ^ _229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _033_ (net)
                  0.27    0.00    2.64 ^ _230_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.19    2.83 v _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.29    0.00    2.83 v output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.47    3.30 v output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.29    0.00    3.30 v data[2] (out)
                                  3.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.30   data arrival time
-----------------------------------------------------------------------------
                                 36.45   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.67 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.67 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.26    0.99    1.66 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.26    0.00    1.66 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.47    2.13 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.36    0.00    2.13 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.49    2.62 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.36    0.00    2.63 ^ _233_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.35    0.17    2.80 v _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.35    0.00    2.80 v output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.49    3.29 v output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.29    0.00    3.29 v data[3] (out)
                                  3.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.29   data arrival time
-----------------------------------------------------------------------------
                                 36.46   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.67 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.67 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.26    0.99    1.66 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.26    0.00    1.66 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.47    2.13 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.36    0.00    2.13 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.49    2.62 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.36    0.00    2.63 ^ _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.33    0.17    2.79 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.33    0.00    2.79 v output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.49    3.28 v output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.29    0.00    3.28 v data[4] (out)
                                  3.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                 36.47   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.12   10.12 ^ comp_p (in)
                                         comp_p (net)
                  0.24    0.00   10.12 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.53    0.48   10.60 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.53    0.00   10.60 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.34    0.30   10.91 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.34    0.00   10.91 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.74    0.55   11.46 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.74    0.00   11.46 ^ _494_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   11.78 ^ _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.11    0.00   11.78 ^ _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.21   11.99 ^ _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.12    0.00   11.99 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.99   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                -11.99   data arrival time
-----------------------------------------------------------------------------
                                 38.07   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.12   10.12 ^ comp_p (in)
                                         comp_p (net)
                  0.24    0.00   10.12 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.53    0.48   10.60 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.53    0.00   10.60 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.34    0.30   10.91 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.34    0.00   10.91 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.74    0.55   11.46 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.74    0.00   11.46 ^ _429_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   11.78 ^ _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.11    0.00   11.78 ^ _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.20   11.98 ^ _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.11    0.00   11.98 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.60 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.60 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.35   clock uncertainty
                          0.00   50.35   clock reconvergence pessimism
                         -0.30   50.05   library setup time
                                 50.05   data required time
-----------------------------------------------------------------------------
                                 50.05   data required time
                                -11.98   data arrival time
-----------------------------------------------------------------------------
                                 38.07   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.12   10.12 ^ comp_p (in)
                                         comp_p (net)
                  0.24    0.00   10.12 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.53    0.48   10.60 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.53    0.00   10.60 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.34    0.30   10.91 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.34    0.00   10.91 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.74    0.55   11.46 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.74    0.00   11.46 ^ _506_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   11.78 ^ _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.11    0.00   11.78 ^ _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.20   11.98 ^ _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.11    0.00   11.98 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                -11.98   data arrival time
-----------------------------------------------------------------------------
                                 38.08   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.12   10.12 ^ comp_p (in)
                                         comp_p (net)
                  0.24    0.00   10.12 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.53    0.48   10.60 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.53    0.00   10.60 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.34    0.30   10.91 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.34    0.00   10.91 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.74    0.55   11.46 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.74    0.00   11.46 ^ _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.32    0.19   11.65 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _155_ (net)
                  0.32    0.00   11.65 v _421_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.29    0.26   11.91 ^ _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.29    0.00   11.91 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.60 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.60 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.35   clock uncertainty
                          0.00   50.35   clock reconvergence pessimism
                         -0.33   50.02   library setup time
                                 50.02   data required time
-----------------------------------------------------------------------------
                                 50.02   data required time
                                -11.91   data arrival time
-----------------------------------------------------------------------------
                                 38.11   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.12   10.12 ^ comp_p (in)
                                         comp_p (net)
                  0.24    0.00   10.12 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.53    0.48   10.60 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.53    0.00   10.60 ^ _484_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.46    0.28   10.88 v _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _200_ (net)
                  0.46    0.00   10.88 v _485_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.61    0.35   11.23 ^ _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.61    0.00   11.23 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.23   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.38   49.98   library setup time
                                 49.98   data required time
-----------------------------------------------------------------------------
                                 49.98   data required time
                                -11.23   data arrival time
-----------------------------------------------------------------------------
                                 38.74   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.12   10.12 ^ comp_p (in)
                                         comp_p (net)
                  0.24    0.00   10.12 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.53    0.48   10.60 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.53    0.00   10.60 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.34    0.30   10.91 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.34    0.00   10.91 v _425_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.31    0.28   11.18 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.31    0.00   11.18 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.60 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.60 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.35   clock uncertainty
                          0.00   50.35   clock reconvergence pessimism
                         -0.34   50.02   library setup time
                                 50.02   data required time
-----------------------------------------------------------------------------
                                 50.02   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 38.83   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.12   10.12 ^ comp_p (in)
                                         comp_p (net)
                  0.24    0.00   10.12 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.53    0.48   10.60 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.53    0.00   10.60 ^ _448_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.31   10.92 ^ _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.11    0.00   10.92 ^ _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.15    0.23   11.15 ^ _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.15    0.00   11.15 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.15   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.60 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.60 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.35   clock uncertainty
                          0.00   50.35   clock reconvergence pessimism
                         -0.30   50.05   library setup time
                                 50.05   data required time
-----------------------------------------------------------------------------
                                 50.05   data required time
                                -11.15   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.12   10.12 ^ comp_p (in)
                                         comp_p (net)
                  0.24    0.00   10.12 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.53    0.48   10.60 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.53    0.00   10.60 ^ _453_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.14    0.33   10.93 ^ _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.14    0.00   10.93 ^ _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.13    0.22   11.15 ^ _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.13    0.00   11.15 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.15   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                -11.15   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.12   10.12 ^ comp_p (in)
                                         comp_p (net)
                  0.24    0.00   10.12 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.53    0.48   10.60 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.53    0.00   10.60 ^ _489_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.12    0.32   10.92 ^ _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.12    0.00   10.92 ^ _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.22   11.14 ^ _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.14    0.00   11.14 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.14   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.05   library setup time
                                 50.05   data required time
-----------------------------------------------------------------------------
                                 50.05   data required time
                                -11.14   data arrival time
-----------------------------------------------------------------------------
                                 38.91   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.12   10.12 ^ comp_p (in)
                                         comp_p (net)
                  0.24    0.00   10.12 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.53    0.48   10.60 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.53    0.00   10.60 ^ _436_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.12    0.32   10.92 ^ _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.12    0.00   10.92 ^ _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.21   11.13 ^ _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.12    0.00   11.13 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                -11.13   data arrival time
-----------------------------------------------------------------------------
                                 38.92   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.12   10.12 ^ comp_p (in)
                                         comp_p (net)
                  0.24    0.00   10.12 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.53    0.48   10.60 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.53    0.00   10.60 ^ _502_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.12    0.32   10.93 ^ _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.12    0.00   10.93 ^ _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.21   11.13 ^ _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.11    0.00   11.13 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                -11.13   data arrival time
-----------------------------------------------------------------------------
                                 38.93   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.12   10.12 ^ comp_p (in)
                                         comp_p (net)
                  0.24    0.00   10.12 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.53    0.48   10.60 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.53    0.00   10.60 ^ _442_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   10.91 ^ _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.10    0.00   10.91 ^ _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.20   11.11 ^ _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.11    0.00   11.11 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                -11.11   data arrival time
-----------------------------------------------------------------------------
                                 38.95   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.72 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.57    0.57   11.30 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.57    0.00   11.30 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.60 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.60 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.35   clock uncertainty
                          0.00   50.35   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.72 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.57    0.57   11.30 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.57    0.00   11.30 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.60 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.60 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.35   clock uncertainty
                          0.00   50.35   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.72 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.57    0.57   11.30 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.57    0.00   11.30 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.60 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.60 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.35   clock uncertainty
                          0.00   50.35   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.72 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.57    0.57   11.30 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.57    0.00   11.30 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.60 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.60 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.35   clock uncertainty
                          0.00   50.35   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.72 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.57    0.57   11.30 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.57    0.00   11.30 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.72 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.57    0.57   11.30 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.57    0.00   11.30 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.72 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.57    0.57   11.30 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.57    0.00   11.30 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.72 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.57    0.57   11.30 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.57    0.00   11.30 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.72 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.57    0.57   11.30 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.57    0.00   11.30 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.72 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.57    0.57   11.30 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.57    0.00   11.30 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: start (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ start (in)
                                         start (net)
                  0.14    0.00   10.06 ^ input6/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.17    0.25   10.30 ^ input6/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net6 (net)
                  0.17    0.00   10.30 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.31    0.19   10.50 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _131_ (net)
                  0.31    0.00   10.50 v _389_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.34    0.27   10.77 ^ _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.34    0.00   10.77 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.35   50.01   library setup time
                                 50.01   data required time
-----------------------------------------------------------------------------
                                 50.01   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                 39.24   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.59    0.54   11.27 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.59    0.00   11.27 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.15   50.51   library recovery time
                                 50.51   data required time
-----------------------------------------------------------------------------
                                 50.51   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 39.24   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.59    0.54   11.27 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.59    0.00   11.27 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.15   50.51   library recovery time
                                 50.51   data required time
-----------------------------------------------------------------------------
                                 50.51   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 39.24   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.59    0.54   11.27 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.59    0.00   11.27 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.15   50.51   library recovery time
                                 50.51   data required time
-----------------------------------------------------------------------------
                                 50.51   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 39.24   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.59    0.54   11.27 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.59    0.00   11.27 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.15   50.51   library recovery time
                                 50.51   data required time
-----------------------------------------------------------------------------
                                 50.51   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 39.24   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.59    0.54   11.27 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.59    0.00   11.27 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.15   50.51   library recovery time
                                 50.51   data required time
-----------------------------------------------------------------------------
                                 50.51   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 39.24   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.51    0.53   11.26 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.51    0.00   11.26 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.26   data arrival time
-----------------------------------------------------------------------------
                                 39.26   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.51    0.53   11.26 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.51    0.00   11.26 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.26   data arrival time
-----------------------------------------------------------------------------
                                 39.26   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.51    0.53   11.26 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.51    0.00   11.26 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.26   data arrival time
-----------------------------------------------------------------------------
                                 39.26   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.59    0.54   11.27 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.59    0.00   11.27 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 39.26   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.59    0.54   11.27 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.59    0.00   11.27 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 39.26   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.51    0.53   11.26 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.51    0.00   11.26 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.18   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.26   data arrival time
-----------------------------------------------------------------------------
                                 39.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.51    0.53   11.26 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.51    0.00   11.26 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.18   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.26   data arrival time
-----------------------------------------------------------------------------
                                 39.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.51    0.53   11.26 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.51    0.00   11.26 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.18   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.26   data arrival time
-----------------------------------------------------------------------------
                                 39.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.51    0.53   11.26 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.51    0.00   11.26 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.18   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.26   data arrival time
-----------------------------------------------------------------------------
                                 39.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.51    0.53   11.26 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.51    0.00   11.26 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.18   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.26   data arrival time
-----------------------------------------------------------------------------
                                 39.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.51    0.53   11.26 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.51    0.00   11.26 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.18   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.26   data arrival time
-----------------------------------------------------------------------------
                                 39.28   slack (MET)


Startpoint: single_ended (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.15    0.07   10.07 ^ single_ended (in)
                                         single_ended (net)
                  0.15    0.00   10.07 ^ input5/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.26   10.33 ^ input5/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net5 (net)
                  0.19    0.00   10.33 ^ _496_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.25    0.14   10.47 v _496_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _209_ (net)
                  0.25    0.00   10.48 v _497_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.30    0.24   10.72 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.30    0.00   10.72 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.72   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.60 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.60 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.35   clock uncertainty
                          0.00   50.35   clock reconvergence pessimism
                         -0.34   50.01   library setup time
                                 50.01   data required time
-----------------------------------------------------------------------------
                                 50.01   data required time
                                -10.72   data arrival time
-----------------------------------------------------------------------------
                                 39.29   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.73   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.60 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.60 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.35   clock uncertainty
                          0.00   50.35   clock reconvergence pessimism
                          0.17   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -10.73   data arrival time
-----------------------------------------------------------------------------
                                 39.79   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.73 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.73   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.60 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.60 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.35   clock uncertainty
                          0.00   50.35   clock reconvergence pessimism
                          0.17   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -10.73   data arrival time
-----------------------------------------------------------------------------
                                 39.80   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.67 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.67 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.63    1.28    1.95 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.63    0.00    1.95 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.38    0.31    2.26 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.38    0.00    2.26 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.36    0.55    2.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.36    0.00    2.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.81    0.58    3.40 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.81    0.00    3.40 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.57    3.97 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.36    0.00    3.97 ^ _471_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.53    0.35    4.32 v _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.53    0.00    4.33 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.47    0.42    4.75 ^ _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.47    0.00    4.75 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.04   50.39   clock reconvergence pessimism
                         -0.36   50.03   library setup time
                                 50.03   data required time
-----------------------------------------------------------------------------
                                 50.03   data required time
                                 -4.75   data arrival time
-----------------------------------------------------------------------------
                                 45.29   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.67 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.67 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.63    1.28    1.95 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.63    0.00    1.95 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.38    0.31    2.26 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.38    0.00    2.26 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.36    0.55    2.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.36    0.00    2.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.81    0.58    3.40 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.81    0.00    3.40 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.57    3.97 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.36    0.00    3.97 ^ _473_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.31    0.19    4.16 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.31    0.00    4.16 v _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.58    0.45    4.61 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.58    0.00    4.62 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.62   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.06   50.42   clock reconvergence pessimism
                         -0.39   50.04   library setup time
                                 50.04   data required time
-----------------------------------------------------------------------------
                                 50.04   data required time
                                 -4.62   data arrival time
-----------------------------------------------------------------------------
                                 45.42   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.67 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.67 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.63    1.28    1.95 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.63    0.00    1.95 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.38    0.31    2.26 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.38    0.00    2.26 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.36    0.55    2.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.36    0.00    2.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.81    0.58    3.40 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.81    0.00    3.40 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.57    3.97 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.36    0.00    3.97 ^ _463_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.42    0.32    4.30 v _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.42    0.00    4.30 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.31    0.29    4.58 ^ _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.31    0.00    4.58 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.58   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.04   50.39   clock reconvergence pessimism
                         -0.34   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                 45.47   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.67 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.67 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.63    1.28    1.95 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.63    0.00    1.95 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.38    0.31    2.26 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.38    0.00    2.26 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.36    0.55    2.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.36    0.00    2.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.81    0.58    3.40 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.81    0.00    3.40 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.57    3.97 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.36    0.00    3.97 ^ _457_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.46    0.32    4.29 v _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.46    0.00    4.29 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.27    0.26    4.55 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.27    0.00    4.55 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.55   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.04   50.39   clock reconvergence pessimism
                         -0.33   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                 -4.55   data arrival time
-----------------------------------------------------------------------------
                                 45.51   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.67 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.67 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.63    1.28    1.95 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.63    0.00    1.95 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.38    0.31    2.26 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.38    0.00    2.26 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.36    0.55    2.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.36    0.00    2.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.81    0.58    3.40 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.81    0.00    3.40 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.57    3.97 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.36    0.00    3.97 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.40    0.30    4.28 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.40    0.00    4.28 v _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.26    0.25    4.52 ^ _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.26    0.00    4.52 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.52   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.06   50.42   clock reconvergence pessimism
                         -0.33   50.09   library setup time
                                 50.09   data required time
-----------------------------------------------------------------------------
                                 50.09   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                 45.57   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.67 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.67 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.63    1.28    1.95 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.63    0.00    1.95 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.38    0.31    2.26 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.38    0.00    2.26 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.36    0.55    2.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.36    0.00    2.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.81    0.58    3.40 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.81    0.00    3.40 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.57    3.97 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.36    0.00    3.97 ^ _461_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.35    0.27    4.24 v _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.35    0.00    4.24 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.20    0.19    4.43 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.20    0.00    4.43 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.43   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.04   50.39   clock reconvergence pessimism
                         -0.32   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                 45.64   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.67 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.67 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.63    1.28    1.95 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.63    0.00    1.95 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.38    0.31    2.26 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.38    0.00    2.26 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.36    0.55    2.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.36    0.00    2.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.81    0.58    3.40 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.81    0.00    3.40 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.57    3.97 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.36    0.00    3.97 ^ _467_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.15    4.13 v _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.23    0.00    4.13 v _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.31    0.27    4.39 ^ _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.31    0.00    4.39 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.39   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.04   50.39   clock reconvergence pessimism
                         -0.35   50.05   library setup time
                                 50.05   data required time
-----------------------------------------------------------------------------
                                 50.05   data required time
                                 -4.39   data arrival time
-----------------------------------------------------------------------------
                                 45.66   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.67 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.67 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.63    1.28    1.95 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.63    0.00    1.95 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.38    0.31    2.26 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.38    0.00    2.26 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.36    0.55    2.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.36    0.00    2.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.81    0.58    3.40 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.81    0.00    3.40 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.57    3.97 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.36    0.00    3.97 ^ _469_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.39    0.26    4.23 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.39    0.00    4.24 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.21    0.20    4.44 ^ _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.21    0.00    4.44 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.44   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.06   50.42   clock reconvergence pessimism
                         -0.33   50.10   library setup time
                                 50.10   data required time
-----------------------------------------------------------------------------
                                 50.10   data required time
                                 -4.44   data arrival time
-----------------------------------------------------------------------------
                                 45.66   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.67 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.67 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.63    1.28    1.95 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.63    0.00    1.95 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.38    0.31    2.26 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.38    0.00    2.26 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.36    0.55    2.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.36    0.00    2.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.81    0.58    3.40 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.81    0.00    3.40 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.57    3.97 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.36    0.00    3.97 ^ _459_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.28    0.13    4.11 v _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.28    0.00    4.11 v _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.28    0.26    4.36 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.28    0.00    4.36 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.36   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.24   50.60 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   50.61 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.04   50.39   clock reconvergence pessimism
                         -0.33   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                 -4.36   data arrival time
-----------------------------------------------------------------------------
                                 45.70   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.67 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.67 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.63    1.28    1.95 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.63    0.00    1.95 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.38    0.31    2.26 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.38    0.00    2.26 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.36    0.55    2.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.36    0.00    2.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.81    0.58    3.40 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.81    0.00    3.40 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.36    0.57    3.97 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.36    0.00    3.98 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.29    0.15    4.13 v _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.29    0.00    4.13 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.15    0.14    4.27 ^ _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.15    0.00    4.27 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.24   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.04   50.39   clock reconvergence pessimism
                         -0.30   50.09   library setup time
                                 50.09   data required time
-----------------------------------------------------------------------------
                                 50.09   data required time
                                 -4.27   data arrival time
-----------------------------------------------------------------------------
                                 45.82   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.67 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.67 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.63    1.28    1.95 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.63    0.00    1.95 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.38    0.31    2.26 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.38    0.00    2.26 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.36    0.55    2.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.36    0.00    2.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.81    0.58    3.40 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.81    0.00    3.40 ^ _477_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.55    0.43    3.83 v _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.55    0.00    3.83 v _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.40    0.37    4.20 ^ _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.40    0.00    4.20 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.20   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.06   50.42   clock reconvergence pessimism
                         -0.36   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                 -4.20   data arrival time
-----------------------------------------------------------------------------
                                 45.86   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.67 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.65    1.29    1.95 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.65    0.00    1.95 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.10    0.43    0.59    2.54 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.43    0.01    2.55 ^ _392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.27    0.21    2.76 v _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _134_ (net)
                  0.27    0.00    2.76 v _394_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.39    0.29    3.06 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _136_ (net)
                  0.39    0.00    3.06 ^ _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     1    0.01    0.33    0.24    3.30 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                                         _139_ (net)
                  0.33    0.00    3.30 v _400_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    0.65    0.45    3.75 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.65    0.00    3.75 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.04   50.40   clock reconvergence pessimism
                         -0.39   50.00   library setup time
                                 50.00   data required time
-----------------------------------------------------------------------------
                                 50.00   data required time
                                 -3.75   data arrival time
-----------------------------------------------------------------------------
                                 46.25   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.67 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.67 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.63    1.28    1.95 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.63    0.00    1.95 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.38    0.31    2.26 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.38    0.00    2.26 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.36    0.55    2.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.36    0.00    2.82 v _479_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.33    0.30    3.12 ^ _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.33    0.00    3.12 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.60 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.60 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.35   clock uncertainty
                          0.04   50.39   clock reconvergence pessimism
                         -0.35   50.04   library setup time
                                 50.04   data required time
-----------------------------------------------------------------------------
                                 50.04   data required time
                                 -3.12   data arrival time
-----------------------------------------------------------------------------
                                 46.93   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.17    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.17    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.40 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.67 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.67 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.63    1.28    1.95 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.63    0.00    1.95 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.38    0.31    2.26 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.38    0.00    2.26 v _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.06    0.60    0.49    2.75 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.60    0.00    2.75 ^ _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.34    0.28    3.03 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.34    0.00    3.03 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.25   50.61 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.61 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.06   50.42   clock reconvergence pessimism
                         -0.20   50.22   library setup time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                 47.20   slack (MET)



worst slack corner Typical: 12.9646
