$date
	Thu Dec 23 16:05:25 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module machine_d_tb $end
$var wire 1 ! F $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module UUT $end
$var wire 1 ! F $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var wire 3 % next_st [2:0] $end
$var reg 3 & prs_st [2:0] $end
$scope module D_A $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # rst $end
$var reg 1 ( q $end
$upscope $end
$scope module D_B $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 # rst $end
$var reg 1 * q $end
$upscope $end
$scope module D_C $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 # rst $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
1+
0*
0)
0(
0'
b0 &
b0 %
0$
1#
0"
0!
$end
#5000
1"
#10000
0"
#15000
1)
0+
1$
1"
#20000
0"
#23000
0#
#25000
0)
1'
b10 &
b10 %
1*
1"
#30000
0"
#35000
b100 &
1(
b100 %
0*
1"
#40000
0"
#45000
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1+
0$
1"
#80000
0"
#85000
1!
b101 &
b101 %
1,
1+
1$
1"
#90000
0"
#95000
1"
#100000
0"
#105000
0+
0$
1"
#110000
0"
#115000
0!
b100 &
b100 %
0,
0+
1$
1"
#120000
1)
0'
b0 %
0(
b0 &
0"
1#
#122000
0#
#125000
0)
1'
b10 &
b10 %
1*
1"
#130000
0"
#135000
b100 &
0*
b100 %
1(
0)
1'
1+
0$
1"
#140000
0"
#145000
1!
b101 &
b101 %
1,
1+
1$
1"
#150000
0"
#155000
0+
0$
1"
#160000
0"
#165000
0!
b100 &
b100 %
0,
0+
1$
1"
#170000
0"
#175000
1+
0$
1"
#180000
0"
#185000
1!
b101 &
b101 %
1,
1+
1$
1"
#190000
0"
#195000
1"
#200000
0"
#205000
0+
0$
1"
#210000
0"
#215000
0!
b100 &
b100 %
0,
0+
1$
1"
#220000
0"
#225000
1+
0$
1"
#230000
0"
#235000
0+
1!
b101 &
b101 %
1,
1"
#240000
0"
#245000
1+
0!
b100 &
b100 %
0,
1"
#250000
0"
#255000
1!
b101 &
b101 %
1,
1+
1$
1"
#260000
0"
