{"Source Block": ["oh/src/common/hdl/oh_pwr_isolate.v@22:32@HdlStmAssign", "   \n`ifdef TARGET_SIM   \n   assign out = ((vdd===1'b1) && (vss===1'b0)) ? (niso & in) :\n\t\t                                 1'bX;\n`else\n   assign out = niso & in;\n`endif\n   \nendmodule // oh_buf\n\n///////////////////////////////////////////////////////////////////////////////\n"], "Clone Blocks": [["oh/src/common/hdl/oh_pwr_buf.v@20:30", "   output [DW-1:0] out;    // buffered output signal\n   \n`ifdef TARGET_SIM   \n   assign out = ((vdd===1'b1) && (vss===1'b0)) ? in : 1'bX;\n`else\n   assign out = in;\n`endif\n   \nendmodule // oh_buf\n\n///////////////////////////////////////////////////////////////////////////////\n"]], "Diff Content": {"Delete": [[27, "   assign out = niso & in;\n"]], "Add": [[27, "   assign out[DW-1:0] = {(DW){niso}} & in[DW-1:0];\n"]]}}