// Seed: 3999300323
module module_0 (
    output wand id_0,
    output tri0 id_1,
    input  tri0 id_2,
    output wand id_3
);
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    input wor id_6,
    output supply0 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_1,
      id_7
  );
endmodule
module module_2 (
    input  tri   id_0,
    output tri   id_1,
    output wire  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output logic id_6
);
  always @(*) begin : LABEL_0
    id_6 = #id_8 id_4;
  end
  nor primCall (id_2, id_0, id_3, id_4, id_5);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
