Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: CRC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CRC.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CRC"
Output Format                      : NGC
Target Device                      : xc2v8000-5-ff1152

---- Source Options
Top Module Name                    : CRC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : CRC.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../crc16.v" in library work
Module <CRC> compiled
No errors in compilation
Analysis of file <"CRC.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <CRC> in library <work>.

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <CRC>.
Module <CRC> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CRC>.
    Related source file is "../crc16.v".
    Found 1-bit xor2 for signal <$xor0001> created at line 14.
    Found 1-bit xor2 for signal <$xor0002> created at line 15.
    Found 1-bit xor2 for signal <$xor0003> created at line 15.
    Found 1-bit xor2 for signal <$xor0004> created at line 15.
    Found 1-bit xor2 for signal <$xor0005> created at line 15.
    Found 1-bit xor2 for signal <$xor0006> created at line 15.
    Found 1-bit xor2 for signal <$xor0007> created at line 15.
    Found 1-bit xor2 for signal <$xor0008> created at line 15.
    Found 1-bit xor9 for signal <lfsr_c<15>>.
    Found 1-bit xor2 for signal <lfsr_c<9>>.
    Found 1-bit xor3 for signal <lfsr_c<8>>.
    Found 6-bit xor7 for signal <lfsr_c<7:2>>.
    Found 6-bit xor7 for signal <lfsr_c<1>>.
    Found 1-bit xor2 for signal <lfsr_c<0>>.
    Found 16-bit register for signal <lfsr_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   3 Xor(s).
Unit <CRC> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 16-bit register                                       : 1
# Xors                                                 : 19
 1-bit xor2                                            : 16
 1-bit xor3                                            : 1
 1-bit xor7                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v8000.nph' in environment C:\Xilinx.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16
# Xors                                                 : 19
 1-bit xor2                                            : 16
 1-bit xor3                                            : 1
 1-bit xor7                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CRC> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CRC, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CRC.ngr
Top Level Output File Name         : CRC
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 21
#      LUT2                        : 3
#      LUT3                        : 3
#      LUT3_L                      : 1
#      LUT4                        : 12
#      LUT4_D                      : 1
#      LUT4_L                      : 1
# FlipFlops/Latches                : 16
#      FDPE                        : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 11
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v8000ff1152-5 

 Number of Slices:                      12  out of  46592     0%  
 Number of Slice Flip Flops:            16  out of  93184     0%  
 Number of 4 input LUTs:                21  out of  93184     0%  
 Number of IOs:                         28
 Number of bonded IOBs:                 28  out of    824     3%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.118ns (Maximum Frequency: 320.718MHz)
   Minimum input arrival time before clock: 5.294ns
   Maximum output required time after clock: 5.080ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.118ns (frequency: 320.718MHz)
  Total number of paths / destination ports: 46 / 16
-------------------------------------------------------------------------
Delay:               3.118ns (Levels of Logic = 2)
  Source:            lfsr_q_9 (FF)
  Destination:       lfsr_q_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: lfsr_q_9 to lfsr_q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             4   0.494   0.898  lfsr_q_9 (lfsr_q_9)
     LUT4_D:I0->O          2   0.382   0.640  lfsr_c<0>253 (lfsr_c<0>2_map38)
     LUT4:I2->O            1   0.382   0.000  lfsr_c<15> (lfsr_c<15>)
     FDPE:D                    0.322          lfsr_q_15
    ----------------------------------------
    Total                      3.118ns (1.580ns logic, 1.538ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 70 / 27
-------------------------------------------------------------------------
Offset:              5.294ns (Levels of Logic = 5)
  Source:            data_in<3> (PAD)
  Destination:       lfsr_q_0 (FF)
  Destination Clock: clk rising

  Data Path: data_in<3> to lfsr_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.718   0.878  data_in_3_IBUF (data_in_3_IBUF)
     LUT3:I0->O            1   0.382   0.485  lfsr_c<0>216_SW0 (N76)
     LUT4:I3->O            3   0.382   0.878  lfsr_c<0>216 (lfsr_c<0>2_map27)
     LUT4:I0->O            1   0.382   0.485  lfsr_c<0>254_SW0 (N70)
     LUT4:I3->O            1   0.382   0.000  lfsr_c<0> (lfsr_c<0>)
     FDPE:D                    0.322          lfsr_q_0
    ----------------------------------------
    Total                      5.294ns (2.568ns logic, 2.726ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              5.080ns (Levels of Logic = 1)
  Source:            lfsr_q_15 (FF)
  Destination:       crc_out<15> (PAD)
  Source Clock:      clk rising

  Data Path: lfsr_q_15 to crc_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             6   0.494   0.690  lfsr_q_15 (lfsr_q_15)
     OBUF:I->O                 3.896          crc_out_15_OBUF (crc_out<15>)
    ----------------------------------------
    Total                      5.080ns (4.390ns logic, 0.690ns route)
                                       (86.4% logic, 13.6% route)

=========================================================================
CPU : 5.39 / 5.45 s | Elapsed : 5.00 / 5.00 s
 
--> 

Total memory usage is 264908 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

