#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Wed Feb 24 15:37:19 2016
# Process ID: 23653
# Current directory: /home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/impl_1
# Command line: vivado -log ConvEngineWeightBankToMACDatapath_v4.vdi -applog -messageDb vivado.pb -mode batch -source ConvEngineWeightBankToMACDatapath_v4.tcl -notrace
# Log file: /home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/impl_1/ConvEngineWeightBankToMACDatapath_v4.vdi
# Journal file: /home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ConvEngineWeightBankToMACDatapath_v4.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[0].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[10].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[11].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[12].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[13].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[14].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[15].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[16].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[17].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[18].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[19].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[1].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[20].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[21].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[22].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[23].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[24].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[25].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[26].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[27].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[28].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[29].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[2].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[30].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[31].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[3].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[4].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[5].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[6].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[7].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[8].StreamBRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/edcn103/Dropbox/M.tech/Project/Hardware_Implementation/ConvEngine/ConvEngine.runs/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18_synth_1/blk_mem_gen_SDP_18KRAM_Awrite36depth512_Bread18.dcp' for cell 'StreamBRAMloop[9].StreamBRAM'
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ConvEngineWeightBankToMACDatapath_v4' is not ideal for floorplanning, since the cellview 'ConvEngineWeightBankToMACDatapath_v4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
