

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Thu Oct  3 12:36:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.694 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  6840018|  6840018|  22.777 ms|  22.777 ms|  6840018|  6840018|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop8_loop9_loop10  |  6840016|  6840016|        18|          1|          1|  6840000|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      296|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |       67|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|      766|      224|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       67|     8|     1227|      922|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  461|  276|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_8ns_16_4_1_U3  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_8ns_16_4_1_U4  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_8ns_16_4_1_U5  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v41_U  |node3_v41_RAM_AUTO_1R1W  |       67|  0|   0|    0|  34200|   32|     1|      1094400|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                         |       67|  0|   0|    0|  34200|   32|     1|      1094400|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln111_1_fu_201_p2               |         +|   0|  0|  30|          23|           1|
    |add_ln111_fu_344_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln112_1_fu_213_p2               |         +|   0|  0|  23|          16|           1|
    |add_ln112_fu_272_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln113_fu_325_p2                 |         +|   0|  0|  15|           8|           1|
    |and_ln111_fu_266_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter17  |       and|   0|  0|   2|           1|           1|
    |ap_condition_330                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_353                    |       and|   0|  0|   2|           1|           1|
    |cmp15_fu_309_p2                     |      icmp|   0|  0|  15|           8|           1|
    |cmp28_fu_315_p2                     |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln111_fu_195_p2                |      icmp|   0|  0|  30|          23|          22|
    |icmp_ln112_fu_207_p2                |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln113_fu_260_p2                |      icmp|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln111_fu_250_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln112_1_fu_284_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_278_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln111_1_fu_350_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln111_fu_243_p3              |    select|   0|  0|   8|           1|           1|
    |select_ln112_1_fu_297_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln112_2_fu_219_p3            |    select|   0|  0|  16|           1|           1|
    |select_ln112_fu_289_p3              |    select|   0|  0|   8|           1|           1|
    |v47_fu_395_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln111_fu_255_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 296|         142|          91|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|   23|         46|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   16|         32|
    |ap_sig_allocacmp_v42_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v43_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v44_load               |   9|          2|    8|         16|
    |indvar_flatten15_fu_82                  |   9|          2|   23|         46|
    |indvar_flatten_fu_74                    |   9|          2|   16|         32|
    |real_start                              |   9|          2|    1|          2|
    |v42_fu_78                               |   9|          2|    8|         16|
    |v43_fu_70                               |   9|          2|    8|         16|
    |v44_fu_66                               |   9|          2|    8|         16|
    |v58_blk_n                               |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|  130|        260|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln121_reg_526                                 |  16|   0|   16|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg                        |   1|   0|    1|          0|
    |cmp15_reg_495                                     |   1|   0|    1|          0|
    |cmp28_reg_500                                     |   1|   0|    1|          0|
    |icmp_ln111_reg_472                                |   1|   0|    1|          0|
    |icmp_ln112_reg_476                                |   1|   0|    1|          0|
    |indvar_flatten15_fu_82                            |  23|   0|   23|          0|
    |indvar_flatten_fu_74                              |  16|   0|   16|          0|
    |or_ln112_reg_485                                  |   1|   0|    1|          0|
    |select_ln112_1_cast_reg_489                       |   8|   0|   16|          8|
    |select_ln112_1_cast_reg_489_pp0_iter2_reg         |   8|   0|   16|          8|
    |start_once_reg                                    |   1|   0|    1|          0|
    |v41_addr_reg_546                                  |  16|   0|   16|          0|
    |v42_fu_78                                         |   8|   0|    8|          0|
    |v43_fu_70                                         |   8|   0|    8|          0|
    |v44_fu_66                                         |   8|   0|    8|          0|
    |v47_reg_552                                       |  32|   0|   32|          0|
    |v48_reg_557                                       |  32|   0|   32|          0|
    |v49_reg_562                                       |  32|   0|   32|          0|
    |v51_load_reg_531                                  |  32|   0|   32|          0|
    |v52_load1_fu_86                                   |  32|   0|   32|          0|
    |add_ln121_reg_526                                 |  64|  32|   16|          0|
    |cmp15_reg_495                                     |  64|  32|    1|          0|
    |cmp28_reg_500                                     |  64|  32|    1|          0|
    |icmp_ln111_reg_472                                |  64|  32|    1|          0|
    |icmp_ln112_reg_476                                |  64|  32|    1|          0|
    |or_ln112_reg_485                                  |  64|  32|    1|          0|
    |v41_addr_reg_546                                  |  64|  32|   16|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 766| 224|  371|         16|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node3|  return value|
|start_full_n        |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node3|  return value|
|start_out           |  out|    1|  ap_ctrl_hs|         node3|  return value|
|start_write         |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v58_din             |  out|   32|     ap_fifo|           v58|       pointer|
|v58_num_data_valid  |   in|   17|     ap_fifo|           v58|       pointer|
|v58_fifo_cap        |   in|   17|     ap_fifo|           v58|       pointer|
|v58_full_n          |   in|    1|     ap_fifo|           v58|       pointer|
|v58_write           |  out|    1|     ap_fifo|           v58|       pointer|
|v51_address0        |  out|   16|   ap_memory|           v51|         array|
|v51_ce0             |  out|    1|   ap_memory|           v51|         array|
|v51_q0              |   in|   32|   ap_memory|           v51|         array|
|v52_address0        |  out|   16|   ap_memory|           v52|         array|
|v52_ce0             |  out|    1|   ap_memory|           v52|         array|
|v52_q0              |   in|   32|   ap_memory|           v52|         array|
+--------------------+-----+-----+------------+--------------+--------------+

