

================================================================
== Vitis HLS Report for 'Rodrigues_5'
================================================================
* Date:           Sun Feb  5 17:05:33 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  43.050 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                     |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_826                                       |sin_or_cos_double_s                                       |       13|       16|  0.780 us|  0.960 us|   13|   16|       no|
        |grp_sin_or_cos_double_s_fu_845                                       |sin_or_cos_double_s                                       |       13|       16|  0.780 us|  0.960 us|   13|   16|       no|
        |grp_Rodrigues_5_Pipeline_VITIS_LOOP_163_2_fu_864                     |Rodrigues_5_Pipeline_VITIS_LOOP_163_2                     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Rodrigues_5_Pipeline_2_fu_877                                    |Rodrigues_5_Pipeline_2                                    |       20|       20|  1.200 us|  1.200 us|   20|   20|       no|
        |grp_Rodrigues_5_Pipeline_VITIS_LOOP_81_3_fu_882                      |Rodrigues_5_Pipeline_VITIS_LOOP_81_3                      |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Rodrigues_5_Pipeline_4_fu_895                                    |Rodrigues_5_Pipeline_4                                    |       20|       20|  1.200 us|  1.200 us|   20|   20|       no|
        |grp_Rodrigues_5_Pipeline_5_fu_900                                    |Rodrigues_5_Pipeline_5                                    |       20|       20|  1.200 us|  1.200 us|   20|   20|       no|
        |grp_operator_mul_fu_905                                              |operator_mul                                              |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Rodrigues_5_Pipeline_7_fu_912                                    |Rodrigues_5_Pipeline_7                                    |       20|       20|  1.200 us|  1.200 us|   20|   20|       no|
        |grp_Rodrigues_5_Pipeline_9_fu_917                                    |Rodrigues_5_Pipeline_9                                    |       20|       20|  1.200 us|  1.200 us|   20|   20|       no|
        |grp_Rodrigues_5_Pipeline_11_fu_923                                   |Rodrigues_5_Pipeline_11                                   |       29|       29|  1.740 us|  1.740 us|   29|   29|       no|
        |grp_Rodrigues_5_Pipeline_12_fu_928                                   |Rodrigues_5_Pipeline_12                                   |       56|       56|  3.360 us|  3.360 us|   56|   56|       no|
        |grp_Rodrigues_5_Pipeline_VITIS_LOOP_153_1_fu_933                     |Rodrigues_5_Pipeline_VITIS_LOOP_153_1                     |        5|        5|  0.300 us|  0.300 us|    5|    5|       no|
        |grp_Rodrigues_5_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2_fu_938    |Rodrigues_5_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Rodrigues_5_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_227_fu_947  |Rodrigues_5_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_227  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Rodrigues_5_Pipeline_13_fu_957                                   |Rodrigues_5_Pipeline_13                                   |        4|        ?|  0.240 us|         ?|    4|    ?|       no|
        |grp_Rodrigues_5_Pipeline_VITIS_LOOP_95_1_fu_967                      |Rodrigues_5_Pipeline_VITIS_LOOP_95_1                      |       21|       21|  1.260 us|  1.260 us|   21|   21|       no|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_162_1                 |        ?|        ?|         ?|          -|          -|     ?|        no|
        |- VITIS_LOOP_79_1_VITIS_LOOP_80_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        |- VITIS_LOOP_114_1                 |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     839|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|   327|     6453|   32722|    -|
|Memory               |        0|     -|      640|     650|    0|
|Multiplexer          |        -|     -|        -|    1748|    -|
|Register             |        -|     -|     4822|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|   327|    11915|   35959|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    10|        1|       8|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     5|       ~0|       4|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |                               Instance                              |                          Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |grp_Rodrigues_5_Pipeline_11_fu_923                                   |Rodrigues_5_Pipeline_11                                   |        0|   0|     7|    48|    0|
    |grp_Rodrigues_5_Pipeline_12_fu_928                                   |Rodrigues_5_Pipeline_12                                   |        0|   0|     8|    75|    0|
    |grp_Rodrigues_5_Pipeline_13_fu_957                                   |Rodrigues_5_Pipeline_13                                   |        0|   0|   106|   185|    0|
    |grp_Rodrigues_5_Pipeline_2_fu_877                                    |Rodrigues_5_Pipeline_2                                    |        0|   0|     7|    73|    0|
    |grp_Rodrigues_5_Pipeline_4_fu_895                                    |Rodrigues_5_Pipeline_4                                    |        0|   0|     7|    73|    0|
    |grp_Rodrigues_5_Pipeline_5_fu_900                                    |Rodrigues_5_Pipeline_5                                    |        0|   0|     7|    73|    0|
    |grp_Rodrigues_5_Pipeline_7_fu_912                                    |Rodrigues_5_Pipeline_7                                    |        0|   0|     7|    73|    0|
    |grp_Rodrigues_5_Pipeline_9_fu_917                                    |Rodrigues_5_Pipeline_9                                    |        0|   0|     7|    73|    0|
    |grp_Rodrigues_5_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2_fu_938    |Rodrigues_5_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2    |        0|   3|   136|  1084|    0|
    |grp_Rodrigues_5_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_227_fu_947  |Rodrigues_5_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_227  |        0|   3|   136|  1084|    0|
    |grp_Rodrigues_5_Pipeline_VITIS_LOOP_153_1_fu_933                     |Rodrigues_5_Pipeline_VITIS_LOOP_153_1                     |        0|   0|     4|    53|    0|
    |grp_Rodrigues_5_Pipeline_VITIS_LOOP_163_2_fu_864                     |Rodrigues_5_Pipeline_VITIS_LOOP_163_2                     |        0|   0|   326|  1539|    0|
    |grp_Rodrigues_5_Pipeline_VITIS_LOOP_81_3_fu_882                      |Rodrigues_5_Pipeline_VITIS_LOOP_81_3                      |        0|  11|   163|  1975|    0|
    |grp_Rodrigues_5_Pipeline_VITIS_LOOP_95_1_fu_967                      |Rodrigues_5_Pipeline_VITIS_LOOP_95_1                      |        0|  88|  2401|  7913|    0|
    |dadddsub_64ns_64ns_64_1_full_dsp_1_U4578                             |dadddsub_64ns_64ns_64_1_full_dsp_1                        |        0|   3|     0|   708|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U4584                                    |dcmp_64ns_64ns_1_1_no_dsp_1                               |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4580                                  |dmul_64ns_64ns_64_1_max_dsp_1                             |        0|   8|     0|   106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4581                                  |dmul_64ns_64ns_64_1_max_dsp_1                             |        0|   8|     0|   106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U4582                                  |dmul_64ns_64ns_64_1_max_dsp_1                             |        0|   8|     0|   106|    0|
    |dsub_64ns_64ns_64_1_full_dsp_1_U4579                                 |dsub_64ns_64ns_64_1_full_dsp_1                            |        0|   3|     0|   708|    0|
    |mul_32ns_32ns_64_1_1_U4586                                           |mul_32ns_32ns_64_1_1                                      |        0|   3|     0|    20|    0|
    |mul_32ns_32ns_64_1_1_U4587                                           |mul_32ns_32ns_64_1_1                                      |        0|   3|     0|    20|    0|
    |mul_32ns_32ns_64_1_1_U4588                                           |mul_32ns_32ns_64_1_1                                      |        0|   3|     0|    20|    0|
    |grp_operator_mul_fu_905                                              |operator_mul                                              |        0|  11|   275|   681|    0|
    |grp_sin_or_cos_double_s_fu_826                                       |sin_or_cos_double_s                                       |        0|  86|  1428|  7963|    0|
    |grp_sin_or_cos_double_s_fu_845                                       |sin_or_cos_double_s                                       |        0|  86|  1428|  7963|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                |                                                          |        0| 327|  6453| 32722|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |                Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |rrt_U        |ProjectPoints_R_RAM_AUTO_1R1W        |        0|  64|  65|    0|    10|   64|     1|          640|
    |drrt_U       |Rodrigues_5_drrt_RAM_1WNR_AUTO_1R1W  |        0|  64|  65|    0|    27|   64|     1|         1728|
    |d_r_x_s_U    |Rodrigues_5_drrt_RAM_1WNR_AUTO_1R1W  |        0|  64|  65|    0|    27|   64|     1|         1728|
    |ref_tmp67_U  |Rodrigues_5_ref_tmp67_RAM_AUTO_1R1W  |        0|  64|  65|    0|    28|   64|     1|         1792|
    |r_x_U        |compute_R_and_t_ABt_RAM_AUTO_1R1W    |        0|  64|  65|    0|    10|   64|     1|          640|
    |tmp_U        |svd_3_1_ref_tmp_RAM_AUTO_1R1W        |        0|  64|  65|    0|    10|   64|     1|          640|
    |tmp35_U      |svd_3_1_ref_tmp_RAM_AUTO_1R1W        |        0|  64|  65|    0|    10|   64|     1|          640|
    |ref_tmp36_U  |svd_3_1_ref_tmp_RAM_AUTO_1R1W        |        0|  64|  65|    0|    10|   64|     1|          640|
    |tmp37_U      |svd_3_1_ref_tmp_RAM_AUTO_1R1W        |        0|  64|  65|    0|    10|   64|     1|          640|
    |ref_tmp38_U  |svd_3_1_ref_tmp_RAM_AUTO_1R1W        |        0|  64|  65|    0|    10|   64|     1|          640|
    +-------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                                     |        0| 640| 650|    0|   152|  640|    10|         9728|
    +-------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_1563_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln162_fu_1167_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln79_12_fu_1293_p2            |         +|   0|  0|  71|          64|           1|
    |add_ln79_fu_1302_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_1430_p2               |         +|   0|  0|  39|          32|           1|
    |empty_4496_fu_1391_p2             |         +|   0|  0|  14|           7|           7|
    |empty_4492_fu_1282_p2             |         -|   0|  0|  14|           7|           7|
    |p_mid1_fu_1345_p2                 |         -|   0|  0|  14|           7|           7|
    |and_ln68_fu_1139_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state49_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |cmp31_i_fu_1153_p2                |      icmp|   0|  0|  20|          32|           1|
    |empty_4502_fu_1549_p2             |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln114_fu_1558_p2             |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln162_fu_1162_p2             |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln68_1_fu_1127_p2            |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln68_fu_1121_p2              |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln79_fu_1288_p2              |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln80_fu_1308_p2              |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state30_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state37_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln68_fu_1133_p2                |        or|   0|  0|   2|           1|           1|
    |itheta_fu_1145_p3                 |    select|   0|  0|  63|           1|           1|
    |select_ln79_4_fu_1351_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln79_5_fu_1359_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln79_fu_1313_p3            |    select|   0|  0|  32|           1|           1|
    |sub3_neg_fu_1602_p2               |       xor|   0|  0|  65|          64|          65|
    |xor_ln76_fu_1451_p2               |       xor|   0|  0|  65|          64|          65|
    |xor_ln79_fu_1474_p2               |       xor|   0|  0|  65|          64|          65|
    |xor_ln80_fu_1463_p2               |       xor|   0|  0|  65|          64|          65|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 839|         766|         498|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |C_fu_212                        |    9|          2|  256|        512|
    |R_address0                      |   20|          4|    4|         16|
    |R_ce0                           |   20|          4|    1|          4|
    |R_d0                            |   20|          4|   64|        256|
    |R_we0                           |   20|          4|    8|         32|
    |ap_NS_fsm                       |  241|         56|    1|         56|
    |dRdr_address0                   |   14|          3|    5|         15|
    |dRdr_ce0                        |   14|          3|    1|          3|
    |dRdr_ce1                        |    9|          2|    1|          2|
    |dRdr_d0                         |   14|          3|   64|        192|
    |dRdr_we0                        |   14|          3|    8|         24|
    |dRdr_we1                        |    9|          2|    8|         16|
    |d_r_x_s_address0                |   49|          9|    5|         45|
    |d_r_x_s_ce0                     |   20|          4|    1|          4|
    |d_r_x_s_ce1                     |    9|          2|    1|          2|
    |d_r_x_s_d0                      |   20|          4|   64|        256|
    |d_r_x_s_we0                     |   14|          3|    1|          3|
    |drrt_address0                   |  145|         29|    5|        145|
    |drrt_ce0                        |   14|          3|    1|          3|
    |drrt_ce1                        |    9|          2|    1|          2|
    |drrt_d0                         |   31|          6|   64|        384|
    |empty_fu_208                    |    9|          2|  256|        512|
    |grp_fu_1001_opcode              |   14|          3|    2|          6|
    |grp_fu_1001_p0                  |   37|          7|   64|        448|
    |grp_fu_1001_p1                  |   31|          6|   64|        384|
    |grp_fu_1012_p0                  |   31|          6|   64|        384|
    |grp_fu_1012_p1                  |   31|          6|   64|        384|
    |grp_fu_1018_p0                  |   20|          4|   64|        256|
    |grp_fu_1018_p1                  |   20|          4|   64|        256|
    |grp_fu_1026_p0                  |   14|          3|   64|        192|
    |grp_fu_1026_p1                  |   14|          3|   64|        192|
    |grp_operator_mul_fu_905_p_read  |   20|          4|   64|        256|
    |grp_operator_mul_fu_905_tmp_q0  |   20|          4|   64|        256|
    |i_21_fu_268                     |    9|          2|   32|         64|
    |i_25_fu_276                     |    9|          2|   32|         64|
    |i_fu_204                        |    9|          2|   32|         64|
    |indvar_flatten_fu_272           |    9|          2|   64|        128|
    |j_13_fu_264                     |    9|          2|   32|         64|
    |r_x_address0                    |   59|         11|    4|         44|
    |r_x_address1                    |   49|          9|    4|         36|
    |r_x_ce0                         |   20|          4|    1|          4|
    |r_x_d0                          |   31|          6|   64|        384|
    |r_x_d1                          |   20|          4|   64|        256|
    |r_x_we0                         |   14|          3|    8|         24|
    |r_x_we1                         |    9|          2|    8|         16|
    |ref_tmp36_address0              |   14|          3|    4|         12|
    |ref_tmp36_ce0                   |   14|          3|    1|          3|
    |ref_tmp36_we0                   |    9|          2|    8|         16|
    |ref_tmp38_address0              |   14|          3|    4|         12|
    |ref_tmp38_ce0                   |   14|          3|    1|          3|
    |ref_tmp38_we0                   |    9|          2|    8|         16|
    |ref_tmp67_address0              |   26|          5|    5|         25|
    |ref_tmp67_ce0                   |   20|          4|    1|          4|
    |ref_tmp67_d0                    |   14|          3|   64|        192|
    |ref_tmp67_we0                   |   14|          3|    8|         24|
    |rrt_address0                    |   59|         11|    4|         44|
    |rrt_address1                    |   26|          5|    4|         20|
    |rrt_ce0                         |   20|          4|    1|          4|
    |rrt_d0                          |   20|          4|   64|        256|
    |rrt_we0                         |   14|          3|    8|         24|
    |tmp35_address0                  |   20|          4|    4|         16|
    |tmp35_ce0                       |   20|          4|    1|          4|
    |tmp35_we0                       |    9|          2|    8|         16|
    |tmp37_address0                  |   31|          6|    4|         24|
    |tmp37_ce0                       |   26|          5|    1|          5|
    |tmp37_d0                        |   20|          4|   64|        256|
    |tmp37_we0                       |   20|          4|    8|         32|
    |tmp_address0                    |   26|          5|    4|         20|
    |tmp_ce0                         |   26|          5|    1|          5|
    |tmp_d0                          |   20|          4|   64|        256|
    |tmp_we0                         |   20|          4|    8|         32|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           | 1748|        358| 2159|       7967|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                       Name                                       |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+-----+----+-----+-----------+
    |C_fu_212                                                                          |  256|   0|  256|          0|
    |a2_reg_2084                                                                       |   64|   0|   64|          0|
    |a4_reg_2089                                                                       |   64|   0|   64|          0|
    |add_ln114_reg_2004                                                                |   32|   0|   32|          0|
    |add_ln162_reg_1804                                                                |   32|   0|   32|          0|
    |add_ln79_12_reg_1858                                                              |   64|   0|   64|          0|
    |ap_CS_fsm                                                                         |   55|   0|   55|          0|
    |bitcast_ln102_2_reg_2190                                                          |   64|   0|   64|          0|
    |bitcast_ln102_3_reg_2200                                                          |   64|   0|   64|          0|
    |bitcast_ln102_4_reg_2210                                                          |   64|   0|   64|          0|
    |bitcast_ln102_5_reg_2220                                                          |   64|   0|   64|          0|
    |bitcast_ln102_6_reg_2230                                                          |   64|   0|   64|          0|
    |bitcast_ln102_7_reg_2240                                                          |   64|   0|   64|          0|
    |bitcast_ln102_8_reg_2250                                                          |   64|   0|   64|          0|
    |bitcast_ln102_9_reg_2180                                                          |   64|   0|   64|          0|
    |bitcast_ln102_reg_2170                                                            |   64|   0|   64|          0|
    |bitcast_ln103_1_reg_2185                                                          |   64|   0|   64|          0|
    |bitcast_ln103_2_reg_2195                                                          |   64|   0|   64|          0|
    |bitcast_ln103_3_reg_2205                                                          |   64|   0|   64|          0|
    |bitcast_ln103_4_reg_2215                                                          |   64|   0|   64|          0|
    |bitcast_ln103_5_reg_2225                                                          |   64|   0|   64|          0|
    |bitcast_ln103_6_reg_2235                                                          |   64|   0|   64|          0|
    |bitcast_ln103_7_reg_2245                                                          |   64|   0|   64|          0|
    |bitcast_ln103_8_reg_2255                                                          |   64|   0|   64|          0|
    |bitcast_ln103_reg_2175                                                            |   64|   0|   64|          0|
    |bitcast_ln76_reg_1910                                                             |   64|   0|   64|          0|
    |bitcast_ln79_reg_1935                                                             |   64|   0|   64|          0|
    |bitcast_ln82_reg_1895                                                             |   64|   0|   64|          0|
    |bound11_reg_1982                                                                  |   64|   0|   64|          0|
    |bound4_reg_1966                                                                   |   64|   0|   64|          0|
    |bound_reg_1850                                                                    |   64|   0|   64|          0|
    |c_reg_1774                                                                        |   64|   0|   64|          0|
    |cmp31_i_reg_1797                                                                  |    1|   0|    1|          0|
    |empty_4498_reg_1955                                                               |   32|   0|   32|          0|
    |empty_4500_reg_1971                                                               |   32|   0|   32|          0|
    |empty_4501_reg_1987                                                               |   32|   0|   32|          0|
    |empty_4502_reg_1997                                                               |    1|   0|    1|          0|
    |empty_fu_208                                                                      |  256|   0|  256|          0|
    |grp_Rodrigues_5_Pipeline_11_fu_923_ap_start_reg                                   |    1|   0|    1|          0|
    |grp_Rodrigues_5_Pipeline_12_fu_928_ap_start_reg                                   |    1|   0|    1|          0|
    |grp_Rodrigues_5_Pipeline_13_fu_957_ap_start_reg                                   |    1|   0|    1|          0|
    |grp_Rodrigues_5_Pipeline_2_fu_877_ap_start_reg                                    |    1|   0|    1|          0|
    |grp_Rodrigues_5_Pipeline_4_fu_895_ap_start_reg                                    |    1|   0|    1|          0|
    |grp_Rodrigues_5_Pipeline_5_fu_900_ap_start_reg                                    |    1|   0|    1|          0|
    |grp_Rodrigues_5_Pipeline_7_fu_912_ap_start_reg                                    |    1|   0|    1|          0|
    |grp_Rodrigues_5_Pipeline_9_fu_917_ap_start_reg                                    |    1|   0|    1|          0|
    |grp_Rodrigues_5_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_227_fu_947_ap_start_reg  |    1|   0|    1|          0|
    |grp_Rodrigues_5_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2_fu_938_ap_start_reg    |    1|   0|    1|          0|
    |grp_Rodrigues_5_Pipeline_VITIS_LOOP_153_1_fu_933_ap_start_reg                     |    1|   0|    1|          0|
    |grp_Rodrigues_5_Pipeline_VITIS_LOOP_163_2_fu_864_ap_start_reg                     |    1|   0|    1|          0|
    |grp_Rodrigues_5_Pipeline_VITIS_LOOP_81_3_fu_882_ap_start_reg                      |    1|   0|    1|          0|
    |grp_Rodrigues_5_Pipeline_VITIS_LOOP_95_1_fu_967_ap_start_reg                      |    1|   0|    1|          0|
    |grp_operator_mul_fu_905_ap_start_reg                                              |    1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_826_ap_start_reg                                       |    1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_845_ap_start_reg                                       |    1|   0|    1|          0|
    |i_21_fu_268                                                                       |   32|   0|   32|          0|
    |i_25_fu_276                                                                       |   32|   0|   32|          0|
    |i_fu_204                                                                          |   32|   0|   32|          0|
    |indvar_flatten_fu_272                                                             |   64|   0|   64|          0|
    |itheta_reg_1752                                                                   |   64|   0|   64|          0|
    |j_13_fu_264                                                                       |   32|   0|   32|          0|
    |p_cast136_reg_1992                                                                |   32|   0|   32|          0|
    |p_cast_reg_1845                                                                   |   32|   0|   32|          0|
    |p_shl14_reg_2009                                                                  |    2|   0|    8|          6|
    |p_shl15_reg_2014                                                                  |    5|   0|    8|          3|
    |r_x_load_1_reg_2054                                                               |   64|   0|   64|          0|
    |r_x_load_2_reg_2064                                                               |   64|   0|   64|          0|
    |r_x_load_3_reg_2100                                                               |   64|   0|   64|          0|
    |r_x_load_4_reg_2110                                                               |   64|   0|   64|          0|
    |r_x_load_5_reg_2135                                                               |   64|   0|   64|          0|
    |r_x_load_6_reg_2145                                                               |   64|   0|   64|          0|
    |r_x_load_reg_2034                                                                 |   64|   0|   64|          0|
    |reg_1051                                                                          |   64|   0|   64|          0|
    |reg_1059                                                                          |   64|   0|   64|          0|
    |reg_1067                                                                          |   64|   0|   64|          0|
    |reg_1077                                                                          |  256|   0|  256|          0|
    |reg_1083                                                                          |   64|   0|   64|          0|
    |rrt_addr_1_reg_1883                                                               |    4|   0|    4|          0|
    |rrt_load_1_reg_2029                                                               |   64|   0|   64|          0|
    |rrt_load_2_reg_2049                                                               |   64|   0|   64|          0|
    |rrt_load_3_reg_2059                                                               |   64|   0|   64|          0|
    |rrt_load_4_reg_2095                                                               |   64|   0|   64|          0|
    |rrt_load_5_reg_2105                                                               |   64|   0|   64|          0|
    |rrt_load_6_reg_2130                                                               |   64|   0|   64|          0|
    |rrt_load_7_reg_2140                                                               |   64|   0|   64|          0|
    |rz_reg_1788                                                                       |   64|   0|   64|          0|
    |s_reg_1780                                                                        |   64|   0|   64|          0|
    |select_ln79_5_reg_1868                                                            |   32|   0|   32|          0|
    |select_ln79_reg_1863                                                              |   32|   0|   32|          0|
    |shl_ln164_reg_1819                                                                |   29|   0|   32|          3|
    |shl_ln_reg_1809                                                                   |   32|   0|   35|          3|
    |sub3_reg_2165                                                                     |   64|   0|   64|          0|
    |sub5_reg_2125                                                                     |   64|   0|   64|          0|
    |theta_reg_1743                                                                    |   64|   0|   64|          0|
    |tmp_s_reg_1878                                                                    |   32|   0|   35|          3|
    |trunc_ln123_2_reg_1976                                                            |   32|   0|   32|          0|
    |trunc_ln164_reg_1814                                                              |    2|   0|    2|          0|
    |trunc_ln79_reg_1873                                                               |    2|   0|    2|          0|
    |trunc_ln_reg_1960                                                                 |   32|   0|   32|          0|
    +----------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                             | 4822|   0| 4840|         18|
    +----------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|   Rodrigues.5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|   Rodrigues.5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|   Rodrigues.5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|   Rodrigues.5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|   Rodrigues.5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|   Rodrigues.5|  return value|
|grp_fu_1776_p_din0   |  out|   64|  ap_ctrl_hs|   Rodrigues.5|  return value|
|grp_fu_1776_p_din1   |  out|   64|  ap_ctrl_hs|   Rodrigues.5|  return value|
|grp_fu_1776_p_dout0  |   in|   64|  ap_ctrl_hs|   Rodrigues.5|  return value|
|grp_fu_1776_p_ce     |  out|    1|  ap_ctrl_hs|   Rodrigues.5|  return value|
|grp_fu_1780_p_din0   |  out|   64|  ap_ctrl_hs|   Rodrigues.5|  return value|
|grp_fu_1780_p_din1   |  out|   64|  ap_ctrl_hs|   Rodrigues.5|  return value|
|grp_fu_1780_p_dout0  |   in|   64|  ap_ctrl_hs|   Rodrigues.5|  return value|
|grp_fu_1780_p_ce     |  out|    1|  ap_ctrl_hs|   Rodrigues.5|  return value|
|R_address0           |  out|    4|   ap_memory|             R|         array|
|R_ce0                |  out|    1|   ap_memory|             R|         array|
|R_we0                |  out|    8|   ap_memory|             R|         array|
|R_d0                 |  out|   64|   ap_memory|             R|         array|
|p_read               |   in|   64|     ap_none|        p_read|        scalar|
|p_read1              |   in|   64|     ap_none|       p_read1|        scalar|
|p_read2              |   in|   64|     ap_none|       p_read2|        scalar|
|p_read3              |   in|   32|     ap_none|       p_read3|        scalar|
|p_read14             |   in|   32|     ap_none|      p_read14|        scalar|
|dRdr_address0        |  out|    5|   ap_memory|          dRdr|         array|
|dRdr_ce0             |  out|    1|   ap_memory|          dRdr|         array|
|dRdr_we0             |  out|    8|   ap_memory|          dRdr|         array|
|dRdr_d0              |  out|   64|   ap_memory|          dRdr|         array|
|dRdr_address1        |  out|    5|   ap_memory|          dRdr|         array|
|dRdr_ce1             |  out|    1|   ap_memory|          dRdr|         array|
|dRdr_we1             |  out|    8|   ap_memory|          dRdr|         array|
|dRdr_d1              |  out|   64|   ap_memory|          dRdr|         array|
+---------------------+-----+-----+------------+--------------+--------------+

