{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512350177649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512350177665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 20:16:17 2017 " "Processing started: Sun Dec 03 20:16:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512350177665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512350177665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512350177665 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1512350177930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfileinmux.v 1 1 " "Found 1 design units, including 1 entities, in source file regfileinmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegfileInMux " "Found entity 1: RegfileInMux" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350177961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350177961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardmux.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardMux " "Found entity 1: ForwardMux" {  } { { "ForwardMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ForwardMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350177961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350177961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3.v 1 1 " "Found 1 design units, including 1 entities, in source file project3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project3 " "Found entity 1: Project3" {  } { { "Project3.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350177961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350177961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memstage.v 1 1 " "Found 1 design units, including 1 entities, in source file memstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemStage " "Found entity 1: MemStage" {  } { { "MemStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/MemStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350177961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350177961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchstage.v 1 1 " "Found 1 design units, including 1 entities, in source file fetchstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 FetchStage " "Found entity 1: FetchStage" {  } { { "FetchStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/FetchStage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350177977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350177977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execstage.v 1 1 " "Found 1 design units, including 1 entities, in source file execstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExecStage " "Found entity 1: ExecStage" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350177977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350177977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodestage.v 1 1 " "Found 1 design units, including 1 entities, in source file decodestage.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeStage " "Found entity 1: DecodeStage" {  } { { "DecodeStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350177977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350177977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350177977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350177977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iocontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file iocontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 IoController " "Found entity 1: IoController" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350177993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350177993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file dmemcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMemController " "Found entity 1: DMemController" {  } { { "DMemController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DMemController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350177996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350177996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350177999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350177999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uicontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file uicontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UiController " "Found entity 1: UiController" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350178002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350178001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcapparatus.v 1 1 " "Found 1 design units, including 1 entities, in source file pcapparatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcApparatus " "Found entity 1: PcApparatus" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350178005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350178005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Found entity 1: Regfile" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350178008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350178008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350178011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350178011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350178014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350178014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350178017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350178017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350178020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350178020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350178023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350178023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350178024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350178024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350178024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350178024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project3 " "Elaborating entity \"Project3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512350178086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project3.v" "instMem" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178118 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 1 0 "Quartus II" 0 -1 1512350178133 "|Project3|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "Project3.v" "PLL_inst" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "PLL.v" "pll_inst" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178196 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(395) " "Verilog HDL or VHDL warning at altera_pll.v(395): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/quartus/libraries/megafunctions/altera_pll.v" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Quartus II" 0 -1 1512350178196 "|Project3|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(397) " "Verilog HDL or VHDL warning at altera_pll.v(397): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "d:/altera/quartus/libraries/megafunctions/altera_pll.v" 397 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Quartus II" 0 -1 1512350178196 "|Project3|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.0 MHz " "Parameter \"output_clock_frequency0\" = \"10.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""}  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PLL/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512350178211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchStage FetchStage:fetchStage " "Elaborating entity \"FetchStage\" for hierarchy \"FetchStage:fetchStage\"" {  } { { "Project3.v" "fetchStage" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter FetchStage:fetchStage\|counter:branchWaitCounter " "Elaborating entity \"counter\" for hierarchy \"FetchStage:fetchStage\|counter:branchWaitCounter\"" {  } { { "FetchStage.v" "branchWaitCounter" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/FetchStage.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcApparatus FetchStage:fetchStage\|PcApparatus:pcApparatus " "Elaborating entity \"PcApparatus\" for hierarchy \"FetchStage:fetchStage\|PcApparatus:pcApparatus\"" {  } { { "FetchStage.v" "pcApparatus" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/FetchStage.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc " "Elaborating entity \"Register\" for hierarchy \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|Register:pc\"" {  } { { "PcApparatus.v" "pc" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:dStageInstrReg " "Elaborating entity \"Register\" for hierarchy \"Register:dStageInstrReg\"" {  } { { "Project3.v" "dStageInstrReg" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:dStagePcReg " "Elaborating entity \"Register\" for hierarchy \"Register:dStagePcReg\"" {  } { { "Project3.v" "dStagePcReg" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeStage DecodeStage:decodeStage " "Elaborating entity \"DecodeStage\" for hierarchy \"DecodeStage:decodeStage\"" {  } { { "Project3.v" "decodeStage" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension DecodeStage:decodeStage\|SignExtension:immSext " "Elaborating entity \"SignExtension\" for hierarchy \"DecodeStage:decodeStage\|SignExtension:immSext\"" {  } { { "DecodeStage.v" "immSext" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile Regfile:regfile " "Elaborating entity \"Regfile\" for hierarchy \"Regfile:regfile\"" {  } { { "Project3.v" "regfile" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:eStageRegno1Reg " "Elaborating entity \"Register\" for hierarchy \"Register:eStageRegno1Reg\"" {  } { { "Project3.v" "eStageRegno1Reg" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:eStageAluIn2SelReg " "Elaborating entity \"Register\" for hierarchy \"Register:eStageAluIn2SelReg\"" {  } { { "Project3.v" "eStageAluIn2SelReg" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:eStageAluFuncReg " "Elaborating entity \"Register\" for hierarchy \"Register:eStageAluFuncReg\"" {  } { { "Project3.v" "eStageAluFuncReg" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:eStageLoadStoreReg " "Elaborating entity \"Register\" for hierarchy \"Register:eStageLoadStoreReg\"" {  } { { "Project3.v" "eStageLoadStoreReg" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecStage ExecStage:execStage " "Elaborating entity \"ExecStage\" for hierarchy \"ExecStage:execStage\"" {  } { { "Project3.v" "execStage" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu ExecStage:execStage\|Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"ExecStage:execStage\|Alu:alu\"" {  } { { "ExecStage.v" "alu" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardMux ExecStage:execStage\|ForwardMux:rs1FwdMux " "Elaborating entity \"ForwardMux\" for hierarchy \"ExecStage:execStage\|ForwardMux:rs1FwdMux\"" {  } { { "ExecStage.v" "rs1FwdMux" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemStage MemStage:memStage " "Elaborating entity \"MemStage\" for hierarchy \"MemStage:memStage\"" {  } { { "Project3.v" "memStage" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project3.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegfileInMux MemStage:memStage\|RegfileInMux:fwdValueMux " "Elaborating entity \"RegfileInMux\" for hierarchy \"MemStage:memStage\|RegfileInMux:fwdValueMux\"" {  } { { "MemStage.v" "fwdValueMux" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/MemStage.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IoController MemStage:memStage\|IoController:ioController " "Elaborating entity \"IoController\" for hierarchy \"MemStage:memStage\|IoController:ioController\"" {  } { { "MemStage.v" "ioController" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/MemStage.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMemController MemStage:memStage\|DMemController:dMemController " "Elaborating entity \"DMemController\" for hierarchy \"MemStage:memStage\|DMemController:dMemController\"" {  } { { "MemStage.v" "dMemController" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/MemStage.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UiController MemStage:memStage\|UiController:uiController " "Elaborating entity \"UiController\" for hierarchy \"MemStage:memStage\|UiController:uiController\"" {  } { { "MemStage.v" "uiController" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/MemStage.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg MemStage:memStage\|UiController:uiController\|SevenSeg:ss1 " "Elaborating entity \"SevenSeg\" for hierarchy \"MemStage:memStage\|UiController:uiController\|SevenSeg:ss1\"" {  } { { "UiController.v" "ss1" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[0\] " "Elaborating entity \"Debouncer\" for hierarchy \"MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[0\]\"" {  } { { "UiController.v" "switchDebouncers\[0\]" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[0\]\|counter:count " "Elaborating entity \"counter\" for hierarchy \"MemStage:memStage\|UiController:uiController\|Debouncer:switchDebouncers\[0\]\|counter:count\"" {  } { { "Debouncer.v" "count" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Debouncer.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350178293 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[0\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[0\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[1\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[1\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[2\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[2\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[3\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[3\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[4\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[4\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[5\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[5\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[6\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[6\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[7\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[7\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[8\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[8\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[9\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[9\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[10\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[10\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[11\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[11\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[12\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[12\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[13\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[13\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[14\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[14\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[15\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[15\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[16\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[16\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[17\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[17\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[18\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[18\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[19\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[19\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[20\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[20\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[21\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[21\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[22\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[22\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[23\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[23\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[24\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[24\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[25\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[25\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[26\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[26\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[27\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[27\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[28\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[28\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[29\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[29\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[30\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[30\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegfileInMux:regfileInMux\|out\[31\] " "Converted tri-state buffer \"RegfileInMux:regfileInMux\|out\[31\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[0\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[0\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[1\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[1\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[2\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[2\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[3\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[3\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[4\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[4\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[5\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[5\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[6\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[6\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[7\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[7\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[8\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[8\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[9\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[9\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[10\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[10\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[11\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[11\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[12\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[12\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[13\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[13\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[14\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[14\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[15\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[15\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[16\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[16\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[17\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[17\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[18\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[18\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[19\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[19\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[20\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[20\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[21\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[21\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[22\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[22\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[23\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[23\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[24\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[24\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[25\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[25\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[26\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[26\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[27\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[27\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[28\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[28\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[29\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[29\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[30\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[30\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|UiController:uiController\|out\[31\] " "Converted tri-state buffer \"MemStage:memStage\|UiController:uiController\|out\[31\]\" feeding internal logic into a wire" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[12\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[12\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[11\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[11\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[10\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[10\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[9\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[9\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[8\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[8\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[7\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[7\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[6\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[6\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[5\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[5\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[4\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[4\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[3\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[3\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[2\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[2\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[1\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[1\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[0\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[0\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[13\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[13\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[14\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[14\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[15\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[15\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[16\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[16\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[17\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[17\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[18\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[18\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[19\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[19\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[20\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[20\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[21\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[21\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[22\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[22\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[23\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[23\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[24\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[24\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[25\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[25\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[26\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[26\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[27\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[27\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[28\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[28\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[29\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[29\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[30\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[30\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|dataOut\[31\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|dataOut\[31\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|uiDevice\[0\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|uiDevice\[0\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|IoController:ioController\|uiDevice\[1\] " "Converted tri-state buffer \"MemStage:memStage\|IoController:ioController\|uiDevice\[1\]\" feeding internal logic into a wire" {  } { { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[0\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[0\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[1\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[1\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[2\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[2\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[3\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[3\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[4\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[4\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[5\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[5\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[6\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[6\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[7\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[7\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[8\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[8\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[9\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[9\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[10\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[10\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[11\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[11\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[12\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[12\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[13\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[13\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[14\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[14\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[15\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[15\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[16\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[16\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[17\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[17\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[18\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[18\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[19\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[19\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[20\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[20\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[21\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[21\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[22\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[22\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[23\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[23\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[24\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[24\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[25\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[25\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[26\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[26\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[27\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[27\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[28\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[28\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[29\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[29\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[30\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[30\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[31\] " "Converted tri-state buffer \"MemStage:memStage\|RegfileInMux:fwdValueMux\|out\[31\]\" feeding internal logic into a wire" {  } { { "RegfileInMux.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/RegfileInMux.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[0\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[0\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[1\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[1\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[2\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[2\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[3\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[3\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[4\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[4\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[5\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[5\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[6\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[6\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[7\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[7\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[8\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[8\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[9\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[9\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[10\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[10\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[11\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[11\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[12\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[12\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[13\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[13\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[14\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[14\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[15\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[15\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[16\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[16\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[17\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[17\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[18\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[18\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[19\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[19\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[20\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[20\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[21\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[21\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[22\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[22\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[23\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[23\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[24\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[24\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[25\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[25\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[26\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[26\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[27\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[27\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[28\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[28\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[29\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[29\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[30\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[30\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|aluIn2\[31\] " "Converted tri-state buffer \"ExecStage:execStage\|aluIn2\[31\]\" feeding internal logic into a wire" {  } { { "ExecStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/ExecStage.v" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[3\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[3\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[2\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[2\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[1\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[1\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[0\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[0\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[4\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[4\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[5\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[5\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[6\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[6\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[7\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[7\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[8\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[8\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[9\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[9\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[10\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[10\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[11\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[11\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[12\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[12\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[13\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[13\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[14\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[14\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[15\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[15\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[16\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[16\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[17\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[17\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[18\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[18\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[19\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[19\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[20\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[20\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[21\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[21\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[22\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[22\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[23\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[23\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[24\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[24\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[25\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[25\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[26\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[26\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[27\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[27\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[28\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[28\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[29\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[29\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[30\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[30\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ExecStage:execStage\|Alu:alu\|out\[31\] " "Converted tri-state buffer \"ExecStage:execStage\|Alu:alu\|out\[31\]\" feeding internal logic into a wire" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DecodeStage:decodeStage\|alu_func\[1\] " "Converted tri-state buffer \"DecodeStage:decodeStage\|alu_func\[1\]\" feeding internal logic into a wire" {  } { { "DecodeStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DecodeStage:decodeStage\|alu_func\[0\] " "Converted tri-state buffer \"DecodeStage:decodeStage\|alu_func\[0\]\" feeding internal logic into a wire" {  } { { "DecodeStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DecodeStage:decodeStage\|regno2\[1\] " "Converted tri-state buffer \"DecodeStage:decodeStage\|regno2\[1\]\" feeding internal logic into a wire" {  } { { "DecodeStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DecodeStage:decodeStage\|regno2\[2\] " "Converted tri-state buffer \"DecodeStage:decodeStage\|regno2\[2\]\" feeding internal logic into a wire" {  } { { "DecodeStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DecodeStage:decodeStage\|regno2\[3\] " "Converted tri-state buffer \"DecodeStage:decodeStage\|regno2\[3\]\" feeding internal logic into a wire" {  } { { "DecodeStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DecodeStage:decodeStage\|alu_in2_mux\[1\] " "Converted tri-state buffer \"DecodeStage:decodeStage\|alu_in2_mux\[1\]\" feeding internal logic into a wire" {  } { { "DecodeStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DecodeStage:decodeStage\|regfile_in_mux\[0\] " "Converted tri-state buffer \"DecodeStage:decodeStage\|regfile_in_mux\[0\]\" feeding internal logic into a wire" {  } { { "DecodeStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DecodeStage:decodeStage\|regfile_in_mux\[1\] " "Converted tri-state buffer \"DecodeStage:decodeStage\|regfile_in_mux\[1\]\" feeding internal logic into a wire" {  } { { "DecodeStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DecodeStage:decodeStage\|regno2\[0\] " "Converted tri-state buffer \"DecodeStage:decodeStage\|regno2\[0\]\" feeding internal logic into a wire" {  } { { "DecodeStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DecodeStage:decodeStage\|alu_in2_mux\[0\] " "Converted tri-state buffer \"DecodeStage:decodeStage\|alu_in2_mux\[0\]\" feeding internal logic into a wire" {  } { { "DecodeStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DecodeStage:decodeStage\|alu_func\[2\] " "Converted tri-state buffer \"DecodeStage:decodeStage\|alu_func\[2\]\" feeding internal logic into a wire" {  } { { "DecodeStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DecodeStage:decodeStage\|alu_func\[3\] " "Converted tri-state buffer \"DecodeStage:decodeStage\|alu_func\[3\]\" feeding internal logic into a wire" {  } { { "DecodeStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DecodeStage:decodeStage\|alu_func\[4\] " "Converted tri-state buffer \"DecodeStage:decodeStage\|alu_func\[4\]\" feeding internal logic into a wire" {  } { { "DecodeStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DecodeStage.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|pcSel\[1\] " "Converted tri-state buffer \"FetchStage:fetchStage\|pcSel\[1\]\" feeding internal logic into a wire" {  } { { "FetchStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/FetchStage.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|pcSel\[0\] " "Converted tri-state buffer \"FetchStage:fetchStage\|pcSel\[0\]\" feeding internal logic into a wire" {  } { { "FetchStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/FetchStage.v" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|isBranchOrJal " "Converted tri-state buffer \"FetchStage:fetchStage\|isBranchOrJal\" feeding internal logic into a wire" {  } { { "FetchStage.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/FetchStage.v" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[30\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[30\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[29\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[29\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[28\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[28\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[27\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[27\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[26\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[26\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[25\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[25\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[24\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[24\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[23\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[23\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[22\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[22\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[21\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[21\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[20\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[20\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[19\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[19\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[18\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[18\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[17\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[17\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[16\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[16\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[15\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[15\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[14\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[14\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[13\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[13\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[12\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[12\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[11\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[11\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[10\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[10\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[9\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[9\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[8\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[8\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[7\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[7\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[6\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[6\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[5\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[5\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[4\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[4\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[3\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[3\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[2\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[2\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[1\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[1\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[0\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[0\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[31\] " "Converted tri-state buffer \"FetchStage:fetchStage\|PcApparatus:pcApparatus\|pcIn\[31\]\" feeding internal logic into a wire" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1512350179014 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1512350179014 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemStage:memStage\|DMemController:dMemController\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemStage:memStage\|DMemController:dMemController\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512350179967 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1512350179967 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1512350179967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0 " "Instantiated megafunction \"MemStage:memStage\|DMemController:dMemController\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512350180014 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512350180014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_acn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acn1 " "Found entity 1: altsyncram_acn1" {  } { { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/db/altsyncram_acn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512350180063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512350180063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512350182582 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1512350183365 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1512350187100 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|refclk\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|refclk\} -divide_by 5 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512350187100 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1512350187100 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: refclk  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: refclk  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512350187116 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1512350187116 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1512350187116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512350187116 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350187116 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1512350187116 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1512350187116 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512350187116 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512350187116 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      Clock10 " " 100.000      Clock10" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512350187116 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 500.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512350187116 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1512350187116 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1512350187194 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 32 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 32 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1512350187919 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1512350187919 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1512350187997 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1512350187997 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1512350188234 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1512350188234 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV " "Ignored assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512350188345 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1512350188345 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.map.smsg " "Generated suppressed messages file C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512350188454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512350188689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512350188689 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1804 " "Implemented 1804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512350188876 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512350188876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1685 " "Implemented 1685 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512350188876 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512350188876 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1512350188876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512350188876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 269 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 269 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "808 " "Peak virtual memory: 808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512350188939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 20:16:28 2017 " "Processing ended: Sun Dec 03 20:16:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512350188939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512350188939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512350188939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512350188939 ""}
