Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot tb_D_FF_cnt_max13_behav xil_defaultlib.tb_D_FF_cnt_max13 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 4 is different from right argument length 3 for 'std_logic_vector_93' array [D:/Vivado/Source/mach_coban/mach_coban.srcs/sim_1/new/tb_D_FF_cnt_max13.vhd:82]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
