// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cnn_convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pad_img_address0,
        pad_img_ce0,
        pad_img_q0,
        pad_img_address1,
        pad_img_ce1,
        pad_img_q1,
        sext_ln38,
        zext_ln38,
        zext_ln38_2,
        sext_ln38_1,
        sext_ln40,
        sext_ln38_2,
        sext_ln40_159,
        sext_ln38_3,
        sext_ln40_160,
        sext_ln38_4,
        sext_ln40_161,
        sext_ln38_5,
        sext_ln40_162,
        sext_ln38_6,
        sext_ln38_7,
        sext_ln40_163,
        sext_ln38_8,
        sext_ln38_9,
        sext_ln40_164,
        sext_ln38_10,
        zext_ln38_3,
        sext_ln38_11,
        sext_ln40_165,
        sext_ln40_166,
        sext_ln38_12,
        sext_ln40_167,
        sext_ln40_168,
        zext_ln38_4,
        sext_ln38_13,
        sext_ln38_14,
        sext_ln40_169,
        sext_ln40_170,
        sext_ln38_15,
        sext_ln40_171,
        sext_ln40_172,
        sext_ln40_173,
        sext_ln40_174,
        sext_ln40_175,
        sext_ln40_176,
        sext_ln40_177,
        sext_ln38_16,
        sext_ln40_178,
        sext_ln40_179,
        sext_ln40_180,
        sext_ln40_181,
        sext_ln40_182,
        sext_ln40_183,
        sext_ln40_184,
        sext_ln40_185,
        conv_biases_load_cast,
        conv_to_pool_streams_1_din,
        conv_to_pool_streams_1_num_data_valid,
        conv_to_pool_streams_1_fifo_cap,
        conv_to_pool_streams_1_full_n,
        conv_to_pool_streams_1_write
);

parameter    ap_ST_fsm_pp0_stage0 = 25'd1;
parameter    ap_ST_fsm_pp0_stage1 = 25'd2;
parameter    ap_ST_fsm_pp0_stage2 = 25'd4;
parameter    ap_ST_fsm_pp0_stage3 = 25'd8;
parameter    ap_ST_fsm_pp0_stage4 = 25'd16;
parameter    ap_ST_fsm_pp0_stage5 = 25'd32;
parameter    ap_ST_fsm_pp0_stage6 = 25'd64;
parameter    ap_ST_fsm_pp0_stage7 = 25'd128;
parameter    ap_ST_fsm_pp0_stage8 = 25'd256;
parameter    ap_ST_fsm_pp0_stage9 = 25'd512;
parameter    ap_ST_fsm_pp0_stage10 = 25'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 25'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 25'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 25'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 25'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 25'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 25'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 25'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 25'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 25'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 25'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 25'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 25'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 25'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] pad_img_address0;
output   pad_img_ce0;
input  [23:0] pad_img_q0;
output  [10:0] pad_img_address1;
output   pad_img_ce1;
input  [23:0] pad_img_q1;
input  [7:0] sext_ln38;
input  [6:0] zext_ln38;
input  [7:0] zext_ln38_2;
input  [7:0] sext_ln38_1;
input  [8:0] sext_ln40;
input  [7:0] sext_ln38_2;
input  [8:0] sext_ln40_159;
input  [7:0] sext_ln38_3;
input  [8:0] sext_ln40_160;
input  [7:0] sext_ln38_4;
input  [8:0] sext_ln40_161;
input  [7:0] sext_ln38_5;
input  [8:0] sext_ln40_162;
input  [7:0] sext_ln38_6;
input  [7:0] sext_ln38_7;
input  [8:0] sext_ln40_163;
input  [7:0] sext_ln38_8;
input  [7:0] sext_ln38_9;
input  [8:0] sext_ln40_164;
input  [7:0] sext_ln38_10;
input  [7:0] zext_ln38_3;
input  [7:0] sext_ln38_11;
input  [8:0] sext_ln40_165;
input  [8:0] sext_ln40_166;
input  [7:0] sext_ln38_12;
input  [8:0] sext_ln40_167;
input  [8:0] sext_ln40_168;
input  [7:0] zext_ln38_4;
input  [7:0] sext_ln38_13;
input  [7:0] sext_ln38_14;
input  [8:0] sext_ln40_169;
input  [8:0] sext_ln40_170;
input  [7:0] sext_ln38_15;
input  [8:0] sext_ln40_171;
input  [8:0] sext_ln40_172;
input  [8:0] sext_ln40_173;
input  [8:0] sext_ln40_174;
input  [8:0] sext_ln40_175;
input  [8:0] sext_ln40_176;
input  [8:0] sext_ln40_177;
input  [6:0] sext_ln38_16;
input  [8:0] sext_ln40_178;
input  [8:0] sext_ln40_179;
input  [8:0] sext_ln40_180;
input  [9:0] sext_ln40_181;
input  [8:0] sext_ln40_182;
input  [8:0] sext_ln40_183;
input  [8:0] sext_ln40_184;
input  [8:0] sext_ln40_185;
input  [5:0] conv_biases_load_cast;
output  [23:0] conv_to_pool_streams_1_din;
input  [10:0] conv_to_pool_streams_1_num_data_valid;
input  [10:0] conv_to_pool_streams_1_fifo_cap;
input   conv_to_pool_streams_1_full_n;
output   conv_to_pool_streams_1_write;

reg ap_idle;
reg[10:0] pad_img_address0;
reg pad_img_ce0;
reg[10:0] pad_img_address1;
reg pad_img_ce1;
reg conv_to_pool_streams_1_write;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24_subdone;
reg   [0:0] icmp_ln20_reg_4281;
reg    ap_condition_exit_pp0_iter0_stage24;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    conv_to_pool_streams_1_blk_n;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
reg  signed [23:0] reg_1003;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
reg    ap_block_state63_pp0_stage12_iter2;
reg    ap_block_pp0_stage12_11001;
reg  signed [23:0] reg_1008;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
reg  signed [23:0] reg_1013;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
reg  signed [23:0] reg_1018;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
reg  signed [23:0] reg_1023;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
reg  signed [23:0] reg_1028;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
reg  signed [23:0] reg_1033;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
reg  signed [23:0] reg_1038;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
wire  signed [23:0] conv_biases_load_cast_cast_fu_1043_p1;
reg  signed [23:0] conv_biases_load_cast_cast_reg_4031;
wire    ap_block_pp0_stage0_11001;
wire  signed [31:0] sext_ln40_185_cast_fu_1047_p1;
reg  signed [31:0] sext_ln40_185_cast_reg_4036;
wire  signed [31:0] sext_ln40_184_cast_fu_1051_p1;
reg  signed [31:0] sext_ln40_184_cast_reg_4041;
wire  signed [31:0] sext_ln40_183_cast_fu_1055_p1;
reg  signed [31:0] sext_ln40_183_cast_reg_4046;
wire  signed [31:0] sext_ln40_182_cast_fu_1059_p1;
reg  signed [31:0] sext_ln40_182_cast_reg_4051;
wire  signed [31:0] sext_ln40_181_cast_fu_1063_p1;
reg  signed [31:0] sext_ln40_181_cast_reg_4056;
wire  signed [31:0] sext_ln40_180_cast_fu_1067_p1;
reg  signed [31:0] sext_ln40_180_cast_reg_4061;
wire  signed [31:0] sext_ln40_179_cast_fu_1071_p1;
reg  signed [31:0] sext_ln40_179_cast_reg_4066;
wire  signed [31:0] sext_ln40_178_cast_fu_1075_p1;
reg  signed [31:0] sext_ln40_178_cast_reg_4071;
wire  signed [30:0] sext_ln38_16_cast_fu_1079_p1;
reg  signed [30:0] sext_ln38_16_cast_reg_4076;
wire  signed [31:0] sext_ln40_177_cast_fu_1083_p1;
reg  signed [31:0] sext_ln40_177_cast_reg_4081;
wire  signed [31:0] sext_ln40_176_cast_fu_1087_p1;
reg  signed [31:0] sext_ln40_176_cast_reg_4086;
wire  signed [31:0] sext_ln40_175_cast_fu_1091_p1;
reg  signed [31:0] sext_ln40_175_cast_reg_4091;
wire  signed [31:0] sext_ln40_174_cast_fu_1095_p1;
reg  signed [31:0] sext_ln40_174_cast_reg_4096;
wire  signed [31:0] sext_ln40_173_cast_fu_1099_p1;
reg  signed [31:0] sext_ln40_173_cast_reg_4101;
wire  signed [31:0] sext_ln40_172_cast_fu_1103_p1;
reg  signed [31:0] sext_ln40_172_cast_reg_4106;
wire  signed [31:0] sext_ln40_171_cast_fu_1107_p1;
reg  signed [31:0] sext_ln40_171_cast_reg_4111;
wire  signed [31:0] sext_ln38_15_cast_fu_1111_p1;
reg  signed [31:0] sext_ln38_15_cast_reg_4116;
wire  signed [31:0] sext_ln40_170_cast_fu_1115_p1;
reg  signed [31:0] sext_ln40_170_cast_reg_4121;
wire  signed [31:0] sext_ln40_169_cast_fu_1119_p1;
reg  signed [31:0] sext_ln40_169_cast_reg_4126;
wire  signed [31:0] sext_ln38_14_cast_fu_1123_p1;
reg  signed [31:0] sext_ln38_14_cast_reg_4131;
wire  signed [31:0] sext_ln38_13_cast_fu_1127_p1;
reg  signed [31:0] sext_ln38_13_cast_reg_4136;
wire   [31:0] zext_ln38_4_cast_fu_1131_p1;
reg   [31:0] zext_ln38_4_cast_reg_4141;
wire  signed [31:0] sext_ln40_168_cast_fu_1135_p1;
reg  signed [31:0] sext_ln40_168_cast_reg_4146;
wire  signed [31:0] sext_ln40_167_cast_fu_1139_p1;
reg  signed [31:0] sext_ln40_167_cast_reg_4151;
wire  signed [31:0] sext_ln38_12_cast_fu_1143_p1;
reg  signed [31:0] sext_ln38_12_cast_reg_4156;
wire  signed [31:0] sext_ln40_166_cast_fu_1147_p1;
reg  signed [31:0] sext_ln40_166_cast_reg_4161;
wire  signed [31:0] sext_ln40_165_cast_fu_1151_p1;
reg  signed [31:0] sext_ln40_165_cast_reg_4166;
wire  signed [31:0] sext_ln38_11_cast_fu_1155_p1;
reg  signed [31:0] sext_ln38_11_cast_reg_4171;
wire   [31:0] zext_ln38_3_cast_fu_1159_p1;
reg   [31:0] zext_ln38_3_cast_reg_4176;
wire  signed [31:0] sext_ln38_10_cast_fu_1163_p1;
reg  signed [31:0] sext_ln38_10_cast_reg_4181;
wire  signed [31:0] sext_ln40_164_cast_fu_1167_p1;
reg  signed [31:0] sext_ln40_164_cast_reg_4186;
wire  signed [31:0] sext_ln38_9_cast_fu_1171_p1;
reg  signed [31:0] sext_ln38_9_cast_reg_4191;
wire  signed [31:0] sext_ln38_8_cast_fu_1175_p1;
reg  signed [31:0] sext_ln38_8_cast_reg_4196;
wire  signed [31:0] sext_ln40_163_cast_fu_1179_p1;
reg  signed [31:0] sext_ln40_163_cast_reg_4201;
wire  signed [31:0] sext_ln38_7_cast_fu_1183_p1;
reg  signed [31:0] sext_ln38_7_cast_reg_4206;
wire  signed [31:0] sext_ln38_6_cast_fu_1187_p1;
reg  signed [31:0] sext_ln38_6_cast_reg_4211;
wire  signed [31:0] sext_ln40_162_cast_fu_1191_p1;
reg  signed [31:0] sext_ln40_162_cast_reg_4216;
wire  signed [31:0] sext_ln38_5_cast_fu_1195_p1;
reg  signed [31:0] sext_ln38_5_cast_reg_4221;
wire  signed [31:0] sext_ln40_161_cast_fu_1199_p1;
reg  signed [31:0] sext_ln40_161_cast_reg_4226;
wire  signed [31:0] sext_ln38_4_cast_fu_1203_p1;
reg  signed [31:0] sext_ln38_4_cast_reg_4231;
wire  signed [31:0] sext_ln40_160_cast_fu_1207_p1;
reg  signed [31:0] sext_ln40_160_cast_reg_4236;
wire  signed [31:0] sext_ln38_3_cast_fu_1211_p1;
reg  signed [31:0] sext_ln38_3_cast_reg_4241;
wire  signed [31:0] sext_ln40_159_cast_fu_1215_p1;
reg  signed [31:0] sext_ln40_159_cast_reg_4246;
wire  signed [31:0] sext_ln38_2_cast_fu_1219_p1;
reg  signed [31:0] sext_ln38_2_cast_reg_4251;
wire  signed [31:0] sext_ln40_cast_fu_1223_p1;
reg  signed [31:0] sext_ln40_cast_reg_4256;
wire  signed [31:0] sext_ln38_1_cast_fu_1227_p1;
reg  signed [31:0] sext_ln38_1_cast_reg_4261;
wire   [31:0] zext_ln38_2_cast_fu_1231_p1;
reg   [31:0] zext_ln38_2_cast_reg_4266;
wire   [30:0] zext_ln38_cast_fu_1235_p1;
reg   [30:0] zext_ln38_cast_reg_4271;
wire  signed [31:0] sext_ln38_cast_fu_1239_p1;
reg  signed [31:0] sext_ln38_cast_reg_4276;
wire   [0:0] icmp_ln20_fu_1281_p2;
reg   [0:0] icmp_ln20_reg_4281_pp0_iter1_reg;
reg   [3:0] indvar_flatten_load_reg_4285;
reg   [6:0] indvar_flatten11_load_reg_4290;
wire   [0:0] icmp_ln22_fu_1299_p2;
reg   [0:0] icmp_ln22_reg_4295;
wire   [0:0] xor_ln20_fu_1305_p2;
reg   [0:0] xor_ln20_reg_4305;
wire   [0:0] icmp_ln26_fu_1311_p2;
reg   [0:0] icmp_ln26_reg_4311;
wire   [0:0] or_ln22_fu_1370_p2;
reg   [0:0] or_ln22_reg_4317;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire   [1:0] select_ln26_fu_1429_p3;
reg   [1:0] select_ln26_reg_4322;
wire   [4:0] empty_fu_1449_p2;
reg   [4:0] empty_reg_4327;
wire   [4:0] empty_50_fu_1459_p2;
reg   [4:0] empty_50_reg_4338;
wire   [10:0] add_ln39_6_fu_1502_p2;
reg   [10:0] add_ln39_6_reg_4347;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [10:0] zext_ln39_2_fu_1508_p1;
reg   [10:0] zext_ln39_2_reg_4356;
wire   [10:0] zext_ln39_4_fu_1527_p1;
reg   [10:0] zext_ln39_4_reg_4371;
wire   [10:0] zext_ln39_6_fu_1551_p1;
reg   [10:0] zext_ln39_6_reg_4391;
wire   [10:0] zext_ln39_8_fu_1570_p1;
reg   [10:0] zext_ln39_8_reg_4406;
wire   [5:0] p_cast_fu_1584_p1;
reg   [5:0] p_cast_reg_4421;
reg   [23:0] tmp_2143_reg_4426;
wire   [10:0] zext_ln39_10_fu_1616_p1;
reg   [10:0] zext_ln39_10_reg_4436;
wire   [10:0] zext_ln39_12_fu_1636_p1;
reg   [10:0] zext_ln39_12_reg_4451;
wire   [4:0] empty_51_fu_1650_p2;
reg   [4:0] empty_51_reg_4466;
wire   [10:0] zext_ln39_14_fu_1671_p1;
reg   [10:0] zext_ln39_14_reg_4482;
wire   [10:0] add_ln39_14_fu_1707_p2;
reg   [10:0] add_ln39_14_reg_4497;
wire   [4:0] empty_52_fu_1840_p2;
reg   [4:0] empty_52_reg_4572;
wire   [10:0] add_ln39_22_fu_1888_p2;
reg   [10:0] add_ln39_22_reg_4588;
wire   [4:0] empty_53_fu_1992_p2;
reg   [4:0] empty_53_reg_4647;
reg  signed [23:0] pixel_19_reg_4668;
wire   [10:0] add_ln39_30_fu_2049_p2;
reg   [10:0] add_ln39_30_reg_4673;
reg  signed [23:0] pixel_21_reg_4708;
reg  signed [23:0] pixel_23_reg_4733;
reg  signed [23:0] pixel_25_reg_4758;
wire   [4:0] empty_54_fu_2182_p2;
reg   [4:0] empty_54_reg_4763;
reg  signed [23:0] pixel_27_reg_4779;
wire   [10:0] add_ln39_38_fu_2230_p2;
reg   [10:0] add_ln39_38_reg_4784;
reg  signed [23:0] pixel_29_reg_4823;
wire   [5:0] zext_ln28_fu_2295_p1;
reg   [5:0] zext_ln28_reg_4828;
reg  signed [23:0] pixel_31_reg_4853;
wire   [5:0] empty_55_fu_2337_p2;
reg   [5:0] empty_55_reg_4858;
reg  signed [23:0] pixel_33_reg_4879;
wire   [10:0] add_ln39_46_fu_2391_p2;
reg   [10:0] add_ln39_46_reg_4884;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_11001;
reg  signed [23:0] pixel_34_reg_4909;
reg  signed [23:0] pixel_35_reg_4924;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21_11001;
wire   [10:0] add_ln39_52_fu_2484_p2;
reg   [10:0] add_ln39_52_reg_4949;
wire   [10:0] add_ln39_53_fu_2488_p2;
reg   [10:0] add_ln39_53_reg_4954;
reg  signed [23:0] pixel_36_reg_4959;
reg  signed [23:0] pixel_37_reg_4964;
wire   [10:0] add_ln39_55_fu_2523_p2;
reg   [10:0] add_ln39_55_reg_4969;
wire   [10:0] add_ln39_56_fu_2528_p2;
reg   [10:0] add_ln39_56_reg_4974;
wire   [10:0] add_ln39_57_fu_2533_p2;
reg   [10:0] add_ln39_57_reg_4979;
wire   [10:0] add_ln39_58_fu_2538_p2;
reg   [10:0] add_ln39_58_reg_4984;
wire   [10:0] add_ln39_59_fu_2543_p2;
reg   [10:0] add_ln39_59_reg_4989;
wire   [10:0] add_ln39_60_fu_2548_p2;
reg   [10:0] add_ln39_60_reg_4994;
wire   [10:0] add_ln39_61_fu_2553_p2;
reg   [10:0] add_ln39_61_reg_4999;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22_11001;
reg  signed [23:0] pixel_38_reg_5024;
reg  signed [23:0] pixel_39_reg_5029;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23_11001;
reg  signed [23:0] pixel_40_reg_5044;
reg  signed [23:0] pixel_41_reg_5049;
wire    ap_block_pp0_stage24_11001;
reg  signed [23:0] pixel_42_reg_5084;
reg  signed [23:0] pixel_43_reg_5089;
reg  signed [23:0] pixel_44_reg_5114;
reg  signed [23:0] pixel_45_reg_5119;
reg  signed [23:0] pixel_46_reg_5139;
reg  signed [23:0] pixel_47_reg_5144;
reg  signed [23:0] pixel_48_reg_5159;
wire   [23:0] x_fu_3268_p2;
reg   [23:0] x_reg_5404;
reg   [0:0] tmp_11_reg_5412;
wire   [23:0] select_ln7_fu_3286_p3;
reg   [23:0] select_ln7_reg_5418;
reg   [23:0] tmp_fu_3292_p4;
reg   [23:0] tmp_reg_5425;
wire   [10:0] trunc_ln7_fu_3321_p1;
reg   [10:0] trunc_ln7_reg_5430;
wire   [31:0] sub_ln7_1_fu_3325_p2;
reg   [31:0] sub_ln7_1_reg_5435;
wire   [23:0] lshr_ln7_1_fu_3345_p2;
reg   [23:0] lshr_ln7_1_reg_5442;
wire   [1:0] or_ln7_fu_3425_p3;
reg   [1:0] or_ln7_reg_5447;
wire   [63:0] zext_ln7_fu_3433_p1;
reg   [63:0] zext_ln7_reg_5452;
wire   [0:0] icmp_ln7_3_fu_3436_p2;
reg   [0:0] icmp_ln7_3_reg_5457;
wire   [63:0] lshr_ln7_fu_3451_p2;
reg   [63:0] lshr_ln7_reg_5462;
wire   [63:0] shl_ln7_fu_3466_p2;
reg   [63:0] shl_ln7_reg_5467;
reg   [62:0] lshr_ln7_3_reg_5472;
reg   [0:0] tmp_14_reg_5477;
wire   [0:0] icmp_ln7_5_fu_3513_p2;
reg   [0:0] icmp_ln7_5_reg_5482;
wire   [0:0] icmp_ln7_fu_3519_p2;
reg   [0:0] icmp_ln7_reg_5487;
wire   [63:0] LD_fu_3552_p5;
reg   [63:0] LD_reg_5492;
wire   [0:0] icmp_ln7_4_fu_3564_p2;
reg   [0:0] icmp_ln7_4_reg_5497;
wire   [23:0] select_ln7_4_fu_3591_p3;
reg   [23:0] select_ln7_4_reg_5507;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage12_subdone;
wire   [63:0] zext_ln39_3_fu_1517_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln39_5_fu_1537_p1;
wire   [63:0] zext_ln39_7_fu_1560_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln39_9_fu_1579_p1;
wire   [63:0] zext_ln39_11_fu_1625_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln39_13_fu_1645_p1;
wire   [63:0] zext_ln39_15_fu_1680_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln39_18_fu_1718_p1;
wire   [63:0] zext_ln39_19_fu_1748_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln39_20_fu_1757_p1;
wire   [63:0] zext_ln39_21_fu_1787_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln39_22_fu_1796_p1;
wire   [63:0] zext_ln39_23_fu_1826_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln39_24_fu_1835_p1;
wire   [63:0] zext_ln39_27_fu_1899_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln39_28_fu_1909_p1;
wire   [63:0] zext_ln39_29_fu_1939_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln39_30_fu_1948_p1;
wire   [63:0] zext_ln39_31_fu_1978_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln39_32_fu_1987_p1;
wire   [63:0] zext_ln39_33_fu_2022_p1;
wire   [63:0] zext_ln39_36_fu_2060_p1;
wire   [63:0] zext_ln39_37_fu_2090_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln39_38_fu_2099_p1;
wire   [63:0] zext_ln39_39_fu_2129_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln39_40_fu_2138_p1;
wire   [63:0] zext_ln39_41_fu_2168_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln39_42_fu_2177_p1;
wire   [63:0] zext_ln39_45_fu_2241_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln39_46_fu_2251_p1;
wire   [63:0] zext_ln39_47_fu_2281_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln39_48_fu_2290_p1;
wire   [63:0] zext_ln39_49_fu_2323_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln39_50_fu_2332_p1;
wire   [63:0] zext_ln39_51_fu_2368_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln39_53_fu_2402_p1;
wire   [63:0] zext_ln39_54_fu_2432_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln39_55_fu_2441_p1;
wire   [63:0] zext_ln39_56_fu_2470_p1;
wire    ap_block_pp0_stage21;
wire   [63:0] zext_ln39_57_fu_2479_p1;
wire   [63:0] zext_ln39_58_fu_2579_p1;
wire    ap_block_pp0_stage22;
wire   [63:0] zext_ln39_59_fu_2583_p1;
wire   [63:0] zext_ln39_61_fu_2607_p1;
wire    ap_block_pp0_stage23;
wire   [63:0] zext_ln39_62_fu_2611_p1;
wire   [63:0] zext_ln39_63_fu_2636_p1;
wire    ap_block_pp0_stage24;
wire   [63:0] zext_ln39_64_fu_2640_p1;
wire   [63:0] zext_ln39_65_fu_2708_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln39_66_fu_2712_p1;
wire   [63:0] zext_ln39_67_fu_2737_p1;
wire    ap_block_pp0_stage1;
reg   [1:0] pc_fu_262;
wire   [1:0] add_ln28_fu_2644_p2;
wire    ap_loop_init;
reg   [1:0] pr_fu_266;
wire   [1:0] select_ln26_1_fu_1437_p3;
reg   [3:0] indvar_flatten_fu_270;
wire   [3:0] select_ln26_2_fu_2654_p3;
reg   [3:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [4:0] c_fu_274;
wire   [4:0] select_ln22_12_fu_1404_p3;
reg   [6:0] indvar_flatten11_fu_278;
wire   [6:0] select_ln22_13_fu_2666_p3;
reg   [6:0] ap_sig_allocacmp_indvar_flatten11_load;
reg   [4:0] r_fu_282;
wire   [4:0] select_ln20_1_fu_1357_p3;
reg   [9:0] indvar_flatten31_fu_286;
wire   [9:0] add_ln20_1_fu_1287_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten31_load;
reg    ap_block_pp0_stage12_01001;
wire   [63:0] grp_fu_998_p0;
wire   [4:0] add_ln20_fu_1334_p2;
wire   [4:0] select_ln20_fu_1340_p3;
wire   [0:0] and_ln20_1_fu_1353_p2;
wire   [0:0] xor_ln22_fu_1383_p2;
wire   [0:0] or_ln22_2_fu_1388_p2;
wire   [0:0] and_ln20_fu_1393_p2;
wire   [0:0] icmp_ln28_fu_1347_p2;
wire   [4:0] add_ln22_fu_1364_p2;
wire   [1:0] select_ln22_fu_1375_p3;
wire   [0:0] and_ln22_fu_1398_p2;
wire   [0:0] or_ln26_fu_1418_p2;
wire   [0:0] or_ln26_1_fu_1424_p2;
wire   [1:0] add_ln26_fu_1412_p2;
wire   [4:0] zext_ln26_fu_1445_p1;
wire   [4:0] zext_ln28_1_fu_1455_p1;
wire   [9:0] tmp_2141_fu_1480_p3;
wire   [5:0] tmp_2142_fu_1491_p3;
wire   [10:0] zext_ln39_fu_1487_p1;
wire   [10:0] zext_ln39_1_fu_1498_p1;
wire   [10:0] add_ln39_7_fu_1511_p2;
wire   [4:0] add_ln39_fu_1522_p2;
wire   [10:0] add_ln39_8_fu_1531_p2;
wire   [4:0] add_ln39_1_fu_1546_p2;
wire   [10:0] add_ln39_9_fu_1555_p2;
wire   [4:0] add_ln39_2_fu_1565_p2;
wire   [10:0] add_ln39_10_fu_1574_p2;
wire  signed [7:0] mul_ln40_fu_1591_p1;
wire   [31:0] mul_ln40_fu_1591_p2;
wire   [5:0] add_ln39_3_fu_1610_p2;
wire   [10:0] add_ln39_11_fu_1620_p2;
wire   [5:0] add_ln39_4_fu_1630_p2;
wire   [10:0] add_ln39_12_fu_1640_p2;
wire   [5:0] add_ln39_5_fu_1666_p2;
wire   [10:0] add_ln39_13_fu_1675_p2;
wire   [9:0] tmp_2150_fu_1685_p3;
wire   [5:0] tmp_2151_fu_1696_p3;
wire   [10:0] zext_ln39_16_fu_1692_p1;
wire   [10:0] zext_ln39_17_fu_1703_p1;
wire   [10:0] add_ln39_15_fu_1713_p2;
wire  signed [31:0] grp_fu_3598_p3;
wire   [23:0] tmp_2144_fu_1723_p4;
wire   [10:0] add_ln39_16_fu_1744_p2;
wire   [10:0] add_ln39_17_fu_1753_p2;
wire  signed [31:0] tmp_2145_fu_1762_p1;
wire   [31:0] grp_fu_3606_p3;
wire   [23:0] tmp_2145_fu_1762_p4;
wire   [10:0] add_ln39_18_fu_1783_p2;
wire   [10:0] add_ln39_19_fu_1792_p2;
wire  signed [31:0] tmp_2146_fu_1801_p1;
wire   [31:0] grp_fu_3614_p3;
wire   [23:0] tmp_2146_fu_1801_p4;
wire   [10:0] add_ln39_20_fu_1822_p2;
wire   [10:0] add_ln39_21_fu_1831_p2;
wire  signed [31:0] tmp_2147_fu_1845_p1;
wire   [31:0] grp_fu_3622_p3;
wire   [23:0] tmp_2147_fu_1845_p4;
wire   [9:0] tmp_2159_fu_1866_p3;
wire   [5:0] tmp_2160_fu_1877_p3;
wire   [10:0] zext_ln39_25_fu_1873_p1;
wire   [10:0] zext_ln39_26_fu_1884_p1;
wire   [10:0] add_ln39_23_fu_1894_p2;
wire   [10:0] add_ln39_24_fu_1904_p2;
wire  signed [31:0] tmp_2148_fu_1914_p1;
wire   [31:0] grp_fu_3630_p3;
wire   [23:0] tmp_2148_fu_1914_p4;
wire   [10:0] add_ln39_25_fu_1935_p2;
wire   [10:0] add_ln39_26_fu_1944_p2;
wire  signed [31:0] tmp_2149_fu_1953_p1;
wire   [31:0] grp_fu_3638_p3;
wire   [23:0] tmp_2149_fu_1953_p4;
wire   [10:0] add_ln39_27_fu_1974_p2;
wire   [10:0] add_ln39_28_fu_1983_p2;
wire  signed [31:0] tmp_2152_fu_1997_p1;
wire   [31:0] grp_fu_3646_p3;
wire   [23:0] tmp_2152_fu_1997_p4;
wire   [10:0] add_ln39_29_fu_2018_p2;
wire   [9:0] tmp_2168_fu_2027_p3;
wire   [5:0] tmp_2169_fu_2038_p3;
wire   [10:0] zext_ln39_34_fu_2034_p1;
wire   [10:0] zext_ln39_35_fu_2045_p1;
wire   [10:0] add_ln39_31_fu_2055_p2;
wire  signed [31:0] tmp_2153_fu_2065_p1;
wire   [31:0] grp_fu_3654_p3;
wire   [23:0] tmp_2153_fu_2065_p4;
wire   [10:0] add_ln39_32_fu_2086_p2;
wire   [10:0] add_ln39_33_fu_2095_p2;
wire  signed [31:0] tmp_2154_fu_2104_p1;
wire   [31:0] grp_fu_3662_p3;
wire   [23:0] tmp_2154_fu_2104_p4;
wire   [10:0] add_ln39_34_fu_2125_p2;
wire   [10:0] add_ln39_35_fu_2134_p2;
wire  signed [31:0] tmp_2155_fu_2143_p1;
wire   [31:0] grp_fu_3670_p3;
wire   [23:0] tmp_2155_fu_2143_p4;
wire   [10:0] add_ln39_36_fu_2164_p2;
wire   [10:0] add_ln39_37_fu_2173_p2;
wire  signed [31:0] tmp_2156_fu_2187_p1;
wire   [31:0] grp_fu_3678_p3;
wire   [23:0] tmp_2156_fu_2187_p4;
wire   [9:0] tmp_2177_fu_2208_p3;
wire   [5:0] tmp_2178_fu_2219_p3;
wire   [10:0] zext_ln39_43_fu_2215_p1;
wire   [10:0] zext_ln39_44_fu_2226_p1;
wire   [10:0] add_ln39_39_fu_2236_p2;
wire   [10:0] add_ln39_40_fu_2246_p2;
wire  signed [31:0] tmp_2157_fu_2256_p1;
wire   [31:0] grp_fu_3686_p3;
wire   [23:0] tmp_2157_fu_2256_p4;
wire   [10:0] add_ln39_41_fu_2277_p2;
wire   [10:0] add_ln39_42_fu_2286_p2;
wire  signed [31:0] tmp_2158_fu_2298_p1;
wire   [31:0] grp_fu_3694_p3;
wire   [23:0] tmp_2158_fu_2298_p4;
wire   [10:0] add_ln39_43_fu_2319_p2;
wire   [10:0] add_ln39_44_fu_2328_p2;
wire  signed [31:0] tmp_2161_fu_2343_p1;
wire   [31:0] grp_fu_3702_p3;
wire   [23:0] tmp_2161_fu_2343_p4;
wire   [10:0] add_ln39_45_fu_2364_p2;
wire   [6:0] tmp_2187_fu_2380_p3;
wire   [10:0] tmp_2186_fu_2373_p3;
wire   [10:0] zext_ln39_52_fu_2387_p1;
wire   [10:0] add_ln39_47_fu_2397_p2;
wire  signed [31:0] tmp_2162_fu_2407_p1;
wire   [31:0] grp_fu_3710_p3;
wire   [23:0] tmp_2162_fu_2407_p4;
wire   [10:0] add_ln39_48_fu_2428_p2;
wire   [10:0] add_ln39_49_fu_2437_p2;
wire  signed [31:0] tmp_2163_fu_2446_p1;
wire   [31:0] grp_fu_3718_p3;
wire   [23:0] tmp_2163_fu_2446_p4;
wire   [10:0] add_ln39_50_fu_2466_p2;
wire   [10:0] add_ln39_51_fu_2475_p2;
wire   [5:0] empty_56_fu_2492_p2;
wire   [6:0] tmp_2196_fu_2505_p3;
wire   [10:0] tmp_2195_fu_2497_p3;
wire   [10:0] zext_ln39_60_fu_2513_p1;
wire   [10:0] add_ln39_54_fu_2517_p2;
wire  signed [31:0] tmp_2164_fu_2558_p1;
wire   [31:0] grp_fu_3726_p3;
wire   [23:0] tmp_2164_fu_2558_p4;
wire  signed [31:0] tmp_2165_fu_2587_p1;
wire   [31:0] grp_fu_3734_p3;
wire   [23:0] tmp_2165_fu_2587_p4;
wire  signed [31:0] tmp_2166_fu_2615_p1;
wire   [31:0] grp_fu_3742_p3;
wire   [23:0] tmp_2166_fu_2615_p4;
wire   [3:0] add_ln26_1_fu_2649_p2;
wire   [6:0] add_ln22_6_fu_2661_p2;
wire  signed [31:0] tmp_2167_fu_2688_p1;
wire   [31:0] grp_fu_3750_p3;
wire   [23:0] tmp_2167_fu_2688_p4;
wire  signed [31:0] tmp_2170_fu_2716_p1;
wire   [31:0] grp_fu_3758_p3;
wire   [23:0] tmp_2170_fu_2716_p4;
wire  signed [31:0] tmp_2171_fu_2741_p1;
wire   [31:0] grp_fu_3766_p3;
wire   [23:0] tmp_2171_fu_2741_p4;
wire  signed [31:0] tmp_2172_fu_2761_p1;
wire   [31:0] grp_fu_3774_p3;
wire   [23:0] tmp_2172_fu_2761_p4;
wire  signed [31:0] tmp_2173_fu_2782_p1;
wire   [31:0] grp_fu_3782_p3;
wire   [23:0] tmp_2173_fu_2782_p4;
wire  signed [31:0] tmp_2174_fu_2802_p1;
wire   [31:0] grp_fu_3790_p3;
wire   [23:0] tmp_2174_fu_2802_p4;
wire  signed [31:0] tmp_2175_fu_2823_p1;
wire   [31:0] grp_fu_3798_p3;
wire   [23:0] tmp_2175_fu_2823_p4;
wire  signed [31:0] tmp_2176_fu_2843_p1;
wire   [31:0] grp_fu_3806_p3;
wire   [23:0] tmp_2176_fu_2843_p4;
wire  signed [31:0] tmp_2179_fu_2864_p1;
wire   [31:0] grp_fu_3814_p3;
wire   [23:0] tmp_2179_fu_2864_p4;
wire  signed [31:0] tmp_2180_fu_2884_p1;
wire   [31:0] grp_fu_3822_p3;
wire   [23:0] tmp_2180_fu_2884_p4;
wire  signed [31:0] tmp_2181_fu_2905_p1;
wire   [31:0] grp_fu_3830_p3;
wire   [23:0] tmp_2181_fu_2905_p4;
wire  signed [31:0] tmp_2182_fu_2925_p1;
wire   [31:0] grp_fu_3838_p3;
wire   [23:0] tmp_2182_fu_2925_p4;
wire  signed [31:0] tmp_2183_fu_2945_p1;
wire   [31:0] grp_fu_3846_p3;
wire   [23:0] tmp_2183_fu_2945_p4;
wire  signed [31:0] tmp_2184_fu_2965_p1;
wire   [31:0] grp_fu_3854_p3;
wire   [23:0] tmp_2184_fu_2965_p4;
wire  signed [31:0] tmp_2185_fu_2985_p1;
wire   [31:0] grp_fu_3862_p3;
wire   [23:0] tmp_2185_fu_2985_p4;
wire  signed [31:0] tmp_2188_fu_3005_p1;
wire   [31:0] grp_fu_3870_p3;
wire   [23:0] tmp_2188_fu_3005_p4;
wire  signed [31:0] tmp_2189_fu_3025_p1;
wire   [31:0] grp_fu_3878_p3;
wire   [23:0] tmp_2189_fu_3025_p4;
wire  signed [31:0] tmp_2190_fu_3045_p1;
wire   [31:0] grp_fu_3886_p3;
wire   [23:0] tmp_2190_fu_3045_p4;
wire  signed [31:0] tmp_2191_fu_3065_p1;
wire   [31:0] grp_fu_3894_p3;
wire   [23:0] tmp_2191_fu_3065_p4;
wire  signed [31:0] tmp_2192_fu_3085_p1;
wire   [31:0] grp_fu_3902_p3;
wire   [23:0] tmp_2192_fu_3085_p4;
wire  signed [31:0] grp_fu_3910_p3;
wire   [23:0] tmp_2193_fu_3105_p4;
wire  signed [31:0] tmp_2194_fu_3125_p1;
wire   [31:0] grp_fu_3918_p3;
wire   [23:0] tmp_2194_fu_3125_p4;
wire  signed [31:0] tmp_2197_fu_3145_p1;
wire   [31:0] grp_fu_3926_p3;
wire   [23:0] tmp_2197_fu_3145_p4;
wire  signed [31:0] tmp_2198_fu_3165_p1;
wire   [31:0] grp_fu_3934_p3;
wire   [23:0] tmp_2198_fu_3165_p4;
wire  signed [31:0] tmp_2199_fu_3185_p1;
wire   [31:0] grp_fu_3942_p3;
wire   [23:0] tmp_2199_fu_3185_p4;
wire  signed [31:0] tmp_2200_fu_3205_p1;
wire   [31:0] grp_fu_3950_p3;
wire   [23:0] tmp_2200_fu_3205_p4;
wire  signed [31:0] tmp_2201_fu_3225_p1;
wire   [31:0] grp_fu_3958_p3;
wire   [23:0] tmp_2201_fu_3225_p4;
wire  signed [31:0] tmp_2202_fu_3242_p1;
wire   [31:0] grp_fu_3966_p3;
wire   [23:0] tmp_2202_fu_3242_p4;
wire  signed [31:0] trunc_ln_fu_3259_p1;
wire   [31:0] grp_fu_3974_p3;
wire   [23:0] trunc_ln_fu_3259_p4;
wire   [23:0] sub_ln7_fu_3281_p2;
wire   [24:0] tmp_s_fu_3302_p3;
wire  signed [31:0] sext_ln7_fu_3309_p1;
reg   [31:0] tmp_544_fu_3313_p3;
wire   [4:0] trunc_ln7_1_fu_3331_p1;
wire   [4:0] sub_ln7_2_fu_3335_p2;
wire   [23:0] zext_ln7_1_fu_3341_p1;
wire   [31:0] add_ln7_fu_3351_p2;
wire   [30:0] tmp_12_fu_3356_p4;
wire   [23:0] and_ln7_1_fu_3372_p2;
wire   [0:0] icmp_ln7_1_fu_3366_p2;
wire   [0:0] icmp_ln7_2_fu_3376_p2;
wire   [0:0] tmp_13_fu_3388_p3;
wire   [23:0] trunc_ln7_2_fu_3402_p1;
wire   [0:0] bit_select30_i_i_i_fu_3406_p3;
wire   [0:0] xor_ln7_fu_3396_p2;
wire   [0:0] and_ln7_2_fu_3413_p2;
wire   [0:0] and_ln7_fu_3382_p2;
wire   [0:0] or_ln7_1_fu_3419_p2;
wire   [31:0] add_ln7_1_fu_3442_p2;
wire   [63:0] zext_ln7_2_fu_3447_p1;
wire   [31:0] sub_ln7_3_fu_3457_p2;
wire   [63:0] zext_ln7_3_fu_3462_p1;
wire   [63:0] select_ln7_1_fu_3471_p3;
wire   [63:0] zext_ln7_4_fu_3476_p1;
wire   [63:0] add_ln7_2_fu_3479_p2;
wire   [51:0] trunc_ln7_7_fu_3503_p4;
wire   [10:0] sub_ln7_4_fu_3534_p2;
wire   [10:0] select_ln7_2_fu_3527_p3;
wire   [10:0] add_ln7_3_fu_3539_p2;
wire   [63:0] zext_ln7_5_fu_3524_p1;
wire   [11:0] tmp_546_fu_3545_p3;
wire   [0:0] or_ln7_2_fu_3574_p2;
wire   [0:0] grp_fu_998_p2;
wire   [0:0] and_ln7_3_fu_3578_p2;
wire   [23:0] select_ln7_3_fu_3584_p3;
wire   [6:0] grp_fu_3598_p1;
wire  signed [31:0] grp_fu_3598_p2;
wire   [7:0] grp_fu_3606_p1;
wire   [31:0] grp_fu_3606_p2;
wire  signed [7:0] grp_fu_3614_p1;
wire   [31:0] grp_fu_3614_p2;
wire  signed [8:0] grp_fu_3622_p1;
wire   [31:0] grp_fu_3622_p2;
wire  signed [7:0] grp_fu_3630_p1;
wire   [31:0] grp_fu_3630_p2;
wire  signed [8:0] grp_fu_3638_p1;
wire   [31:0] grp_fu_3638_p2;
wire  signed [7:0] grp_fu_3646_p1;
wire   [31:0] grp_fu_3646_p2;
wire  signed [8:0] grp_fu_3654_p1;
wire   [31:0] grp_fu_3654_p2;
wire  signed [7:0] grp_fu_3662_p1;
wire   [31:0] grp_fu_3662_p2;
wire  signed [8:0] grp_fu_3670_p1;
wire   [31:0] grp_fu_3670_p2;
wire  signed [7:0] grp_fu_3678_p1;
wire   [31:0] grp_fu_3678_p2;
wire  signed [8:0] grp_fu_3686_p1;
wire   [31:0] grp_fu_3686_p2;
wire  signed [7:0] grp_fu_3694_p1;
wire   [31:0] grp_fu_3694_p2;
wire  signed [7:0] grp_fu_3702_p1;
wire   [31:0] grp_fu_3702_p2;
wire  signed [8:0] grp_fu_3710_p1;
wire   [31:0] grp_fu_3710_p2;
wire  signed [7:0] grp_fu_3718_p1;
wire   [31:0] grp_fu_3718_p2;
wire  signed [7:0] grp_fu_3726_p1;
wire   [31:0] grp_fu_3726_p2;
wire  signed [8:0] grp_fu_3734_p1;
wire   [31:0] grp_fu_3734_p2;
wire  signed [7:0] grp_fu_3742_p1;
wire   [31:0] grp_fu_3742_p2;
wire   [7:0] grp_fu_3750_p1;
wire   [31:0] grp_fu_3750_p2;
wire  signed [7:0] grp_fu_3758_p1;
wire   [31:0] grp_fu_3758_p2;
wire  signed [8:0] grp_fu_3766_p1;
wire   [31:0] grp_fu_3766_p2;
wire  signed [8:0] grp_fu_3774_p1;
wire   [31:0] grp_fu_3774_p2;
wire  signed [7:0] grp_fu_3782_p1;
wire   [31:0] grp_fu_3782_p2;
wire  signed [8:0] grp_fu_3790_p1;
wire   [31:0] grp_fu_3790_p2;
wire  signed [8:0] grp_fu_3798_p1;
wire   [31:0] grp_fu_3798_p2;
wire   [7:0] grp_fu_3806_p1;
wire   [31:0] grp_fu_3806_p2;
wire  signed [7:0] grp_fu_3814_p1;
wire   [31:0] grp_fu_3814_p2;
wire  signed [7:0] grp_fu_3822_p1;
wire   [31:0] grp_fu_3822_p2;
wire  signed [8:0] grp_fu_3830_p1;
wire   [31:0] grp_fu_3830_p2;
wire  signed [8:0] grp_fu_3838_p1;
wire   [31:0] grp_fu_3838_p2;
wire  signed [7:0] grp_fu_3846_p1;
wire   [31:0] grp_fu_3846_p2;
wire  signed [8:0] grp_fu_3854_p1;
wire   [31:0] grp_fu_3854_p2;
wire  signed [8:0] grp_fu_3862_p1;
wire   [31:0] grp_fu_3862_p2;
wire  signed [8:0] grp_fu_3870_p1;
wire   [31:0] grp_fu_3870_p2;
wire  signed [8:0] grp_fu_3878_p1;
wire   [31:0] grp_fu_3878_p2;
wire  signed [8:0] grp_fu_3886_p1;
wire   [31:0] grp_fu_3886_p2;
wire  signed [8:0] grp_fu_3894_p1;
wire   [31:0] grp_fu_3894_p2;
wire  signed [8:0] grp_fu_3902_p1;
wire   [31:0] grp_fu_3902_p2;
wire  signed [6:0] grp_fu_3910_p1;
wire  signed [31:0] grp_fu_3910_p2;
wire  signed [8:0] grp_fu_3918_p1;
wire   [31:0] grp_fu_3918_p2;
wire  signed [8:0] grp_fu_3926_p1;
wire   [31:0] grp_fu_3926_p2;
wire  signed [8:0] grp_fu_3934_p1;
wire   [31:0] grp_fu_3934_p2;
wire  signed [9:0] grp_fu_3942_p1;
wire   [31:0] grp_fu_3942_p2;
wire  signed [8:0] grp_fu_3950_p1;
wire   [31:0] grp_fu_3950_p2;
wire  signed [8:0] grp_fu_3958_p1;
wire   [31:0] grp_fu_3958_p2;
wire  signed [8:0] grp_fu_3966_p1;
wire   [31:0] grp_fu_3966_p2;
wire  signed [8:0] grp_fu_3974_p1;
wire   [31:0] grp_fu_3974_p2;
reg    grp_fu_998_ce;
wire    ap_block_pp0_stage10_00001;
reg    grp_fu_3598_ce;
reg    grp_fu_3606_ce;
reg    grp_fu_3614_ce;
reg    grp_fu_3622_ce;
reg    grp_fu_3630_ce;
reg    grp_fu_3638_ce;
reg    grp_fu_3646_ce;
reg    grp_fu_3654_ce;
reg    grp_fu_3662_ce;
reg    grp_fu_3670_ce;
reg    grp_fu_3678_ce;
reg    grp_fu_3686_ce;
reg    grp_fu_3694_ce;
reg    grp_fu_3702_ce;
reg    grp_fu_3710_ce;
reg    grp_fu_3718_ce;
reg    grp_fu_3726_ce;
reg    grp_fu_3734_ce;
reg    grp_fu_3742_ce;
reg    grp_fu_3750_ce;
reg    grp_fu_3758_ce;
reg    grp_fu_3766_ce;
reg    grp_fu_3774_ce;
reg    grp_fu_3782_ce;
reg    grp_fu_3790_ce;
reg    grp_fu_3798_ce;
reg    grp_fu_3806_ce;
reg    grp_fu_3814_ce;
reg    grp_fu_3822_ce;
reg    grp_fu_3830_ce;
reg    grp_fu_3838_ce;
reg    grp_fu_3846_ce;
reg    grp_fu_3854_ce;
reg    grp_fu_3862_ce;
reg    grp_fu_3870_ce;
reg    grp_fu_3878_ce;
reg    grp_fu_3886_ce;
reg    grp_fu_3894_ce;
reg    grp_fu_3902_ce;
reg    grp_fu_3910_ce;
reg    grp_fu_3918_ce;
reg    grp_fu_3926_ce;
reg    grp_fu_3934_ce;
reg    grp_fu_3942_ce;
reg    grp_fu_3950_ce;
reg    grp_fu_3958_ce;
reg    grp_fu_3966_ce;
reg    grp_fu_3974_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage12;
reg    ap_idle_pp0_0to0;
reg   [24:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 pc_fu_262 = 2'd0;
#0 pr_fu_266 = 2'd0;
#0 indvar_flatten_fu_270 = 4'd0;
#0 c_fu_274 = 5'd0;
#0 indvar_flatten11_fu_278 = 7'd0;
#0 r_fu_282 = 5'd0;
#0 indvar_flatten31_fu_286 = 10'd0;
#0 ap_done_reg = 1'b0;
end

cnn_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U529(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_998_p0),
    .din1(64'd0),
    .ce(grp_fu_998_ce),
    .opcode(5'd2),
    .dout(grp_fu_998_p2)
);

cnn_mul_24s_8s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_24s_8s_32_1_1_U530(
    .din0(reg_1003),
    .din1(mul_ln40_fu_1591_p1),
    .dout(mul_ln40_fu_1591_p2)
);

cnn_mac_muladd_24s_7ns_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_7ns_32s_32_4_1_U531(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pad_img_q1),
    .din1(grp_fu_3598_p1),
    .din2(grp_fu_3598_p2),
    .ce(grp_fu_3598_ce),
    .dout(grp_fu_3598_p3)
);

cnn_mac_muladd_24s_8ns_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8ns_32ns_32_4_1_U532(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pad_img_q0),
    .din1(grp_fu_3606_p1),
    .din2(grp_fu_3606_p2),
    .ce(grp_fu_3606_ce),
    .dout(grp_fu_3606_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U533(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1003),
    .din1(grp_fu_3614_p1),
    .din2(grp_fu_3614_p2),
    .ce(grp_fu_3614_ce),
    .dout(grp_fu_3614_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U534(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1003),
    .din1(grp_fu_3622_p1),
    .din2(grp_fu_3622_p2),
    .ce(grp_fu_3622_ce),
    .dout(grp_fu_3622_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U535(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1008),
    .din1(grp_fu_3630_p1),
    .din2(grp_fu_3630_p2),
    .ce(grp_fu_3630_ce),
    .dout(grp_fu_3630_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U536(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1003),
    .din1(grp_fu_3638_p1),
    .din2(grp_fu_3638_p2),
    .ce(grp_fu_3638_ce),
    .dout(grp_fu_3638_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U537(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1013),
    .din1(grp_fu_3646_p1),
    .din2(grp_fu_3646_p2),
    .ce(grp_fu_3646_ce),
    .dout(grp_fu_3646_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U538(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1008),
    .din1(grp_fu_3654_p1),
    .din2(grp_fu_3654_p2),
    .ce(grp_fu_3654_ce),
    .dout(grp_fu_3654_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U539(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1018),
    .din1(grp_fu_3662_p1),
    .din2(grp_fu_3662_p2),
    .ce(grp_fu_3662_ce),
    .dout(grp_fu_3662_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U540(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1003),
    .din1(grp_fu_3670_p1),
    .din2(grp_fu_3670_p2),
    .ce(grp_fu_3670_ce),
    .dout(grp_fu_3670_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U541(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1023),
    .din1(grp_fu_3678_p1),
    .din2(grp_fu_3678_p2),
    .ce(grp_fu_3678_ce),
    .dout(grp_fu_3678_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U542(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1013),
    .din1(grp_fu_3686_p1),
    .din2(grp_fu_3686_p2),
    .ce(grp_fu_3686_ce),
    .dout(grp_fu_3686_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U543(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1028),
    .din1(grp_fu_3694_p1),
    .din2(grp_fu_3694_p2),
    .ce(grp_fu_3694_ce),
    .dout(grp_fu_3694_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U544(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1008),
    .din1(grp_fu_3702_p1),
    .din2(grp_fu_3702_p2),
    .ce(grp_fu_3702_ce),
    .dout(grp_fu_3702_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U545(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1033),
    .din1(grp_fu_3710_p1),
    .din2(grp_fu_3710_p2),
    .ce(grp_fu_3710_ce),
    .dout(grp_fu_3710_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U546(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1018),
    .din1(grp_fu_3718_p1),
    .din2(grp_fu_3718_p2),
    .ce(grp_fu_3718_ce),
    .dout(grp_fu_3718_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U547(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1038),
    .din1(grp_fu_3726_p1),
    .din2(grp_fu_3726_p2),
    .ce(grp_fu_3726_ce),
    .dout(grp_fu_3726_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U548(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1003),
    .din1(grp_fu_3734_p1),
    .din2(grp_fu_3734_p2),
    .ce(grp_fu_3734_ce),
    .dout(grp_fu_3734_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U549(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_19_reg_4668),
    .din1(grp_fu_3742_p1),
    .din2(grp_fu_3742_p2),
    .ce(grp_fu_3742_ce),
    .dout(grp_fu_3742_p3)
);

cnn_mac_muladd_24s_8ns_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8ns_32ns_32_4_1_U550(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1023),
    .din1(grp_fu_3750_p1),
    .din2(grp_fu_3750_p2),
    .ce(grp_fu_3750_ce),
    .dout(grp_fu_3750_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U551(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_21_reg_4708),
    .din1(grp_fu_3758_p1),
    .din2(grp_fu_3758_p2),
    .ce(grp_fu_3758_ce),
    .dout(grp_fu_3758_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U552(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1013),
    .din1(grp_fu_3766_p1),
    .din2(grp_fu_3766_p2),
    .ce(grp_fu_3766_ce),
    .dout(grp_fu_3766_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U553(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_23_reg_4733),
    .din1(grp_fu_3774_p1),
    .din2(grp_fu_3774_p2),
    .ce(grp_fu_3774_ce),
    .dout(grp_fu_3774_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U554(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1028),
    .din1(grp_fu_3782_p1),
    .din2(grp_fu_3782_p2),
    .ce(grp_fu_3782_ce),
    .dout(grp_fu_3782_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U555(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_25_reg_4758),
    .din1(grp_fu_3790_p1),
    .din2(grp_fu_3790_p2),
    .ce(grp_fu_3790_ce),
    .dout(grp_fu_3790_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U556(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1008),
    .din1(grp_fu_3798_p1),
    .din2(grp_fu_3798_p2),
    .ce(grp_fu_3798_ce),
    .dout(grp_fu_3798_p3)
);

cnn_mac_muladd_24s_8ns_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8ns_32ns_32_4_1_U557(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_27_reg_4779),
    .din1(grp_fu_3806_p1),
    .din2(grp_fu_3806_p2),
    .ce(grp_fu_3806_ce),
    .dout(grp_fu_3806_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U558(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1033),
    .din1(grp_fu_3814_p1),
    .din2(grp_fu_3814_p2),
    .ce(grp_fu_3814_ce),
    .dout(grp_fu_3814_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U559(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_29_reg_4823),
    .din1(grp_fu_3822_p1),
    .din2(grp_fu_3822_p2),
    .ce(grp_fu_3822_ce),
    .dout(grp_fu_3822_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U560(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1018),
    .din1(grp_fu_3830_p1),
    .din2(grp_fu_3830_p2),
    .ce(grp_fu_3830_ce),
    .dout(grp_fu_3830_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U561(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_31_reg_4853),
    .din1(grp_fu_3838_p1),
    .din2(grp_fu_3838_p2),
    .ce(grp_fu_3838_ce),
    .dout(grp_fu_3838_p3)
);

cnn_mac_muladd_24s_8s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_8s_32ns_32_4_1_U562(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1038),
    .din1(grp_fu_3846_p1),
    .din2(grp_fu_3846_p2),
    .ce(grp_fu_3846_ce),
    .dout(grp_fu_3846_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U563(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_33_reg_4879),
    .din1(grp_fu_3854_p1),
    .din2(grp_fu_3854_p2),
    .ce(grp_fu_3854_ce),
    .dout(grp_fu_3854_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U564(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_34_reg_4909),
    .din1(grp_fu_3862_p1),
    .din2(grp_fu_3862_p2),
    .ce(grp_fu_3862_ce),
    .dout(grp_fu_3862_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U565(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_35_reg_4924),
    .din1(grp_fu_3870_p1),
    .din2(grp_fu_3870_p2),
    .ce(grp_fu_3870_ce),
    .dout(grp_fu_3870_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U566(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_36_reg_4959),
    .din1(grp_fu_3878_p1),
    .din2(grp_fu_3878_p2),
    .ce(grp_fu_3878_ce),
    .dout(grp_fu_3878_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U567(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_37_reg_4964),
    .din1(grp_fu_3886_p1),
    .din2(grp_fu_3886_p2),
    .ce(grp_fu_3886_ce),
    .dout(grp_fu_3886_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U568(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_38_reg_5024),
    .din1(grp_fu_3894_p1),
    .din2(grp_fu_3894_p2),
    .ce(grp_fu_3894_ce),
    .dout(grp_fu_3894_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U569(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_39_reg_5029),
    .din1(grp_fu_3902_p1),
    .din2(grp_fu_3902_p2),
    .ce(grp_fu_3902_ce),
    .dout(grp_fu_3902_p3)
);

cnn_mac_muladd_24s_7s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_7s_32s_32_4_1_U570(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_40_reg_5044),
    .din1(grp_fu_3910_p1),
    .din2(grp_fu_3910_p2),
    .ce(grp_fu_3910_ce),
    .dout(grp_fu_3910_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U571(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_41_reg_5049),
    .din1(grp_fu_3918_p1),
    .din2(grp_fu_3918_p2),
    .ce(grp_fu_3918_ce),
    .dout(grp_fu_3918_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U572(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_42_reg_5084),
    .din1(grp_fu_3926_p1),
    .din2(grp_fu_3926_p2),
    .ce(grp_fu_3926_ce),
    .dout(grp_fu_3926_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U573(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_43_reg_5089),
    .din1(grp_fu_3934_p1),
    .din2(grp_fu_3934_p2),
    .ce(grp_fu_3934_ce),
    .dout(grp_fu_3934_p3)
);

cnn_mac_muladd_24s_10s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_10s_32ns_32_4_1_U574(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_44_reg_5114),
    .din1(grp_fu_3942_p1),
    .din2(grp_fu_3942_p2),
    .ce(grp_fu_3942_ce),
    .dout(grp_fu_3942_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U575(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_45_reg_5119),
    .din1(grp_fu_3950_p1),
    .din2(grp_fu_3950_p2),
    .ce(grp_fu_3950_ce),
    .dout(grp_fu_3950_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U576(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_46_reg_5139),
    .din1(grp_fu_3958_p1),
    .din2(grp_fu_3958_p2),
    .ce(grp_fu_3958_ce),
    .dout(grp_fu_3958_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U577(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_47_reg_5144),
    .din1(grp_fu_3966_p1),
    .din2(grp_fu_3966_p2),
    .ce(grp_fu_3966_ce),
    .dout(grp_fu_3966_p3)
);

cnn_mac_muladd_24s_9s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_9s_32ns_32_4_1_U578(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(pixel_48_reg_5159),
    .din1(grp_fu_3974_p1),
    .din2(grp_fu_3974_p2),
    .ce(grp_fu_3974_ce),
    .dout(grp_fu_3974_p3)
);

cnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage24),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage12_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage24)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage12))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        c_fu_274 <= 5'd0;
    end else if (((icmp_ln20_reg_4281 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c_fu_274 <= select_ln22_12_fu_1404_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten11_fu_278 <= 7'd0;
    end else if (((icmp_ln20_reg_4281 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        indvar_flatten11_fu_278 <= select_ln22_13_fu_2666_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln20_fu_1281_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten31_fu_286 <= add_ln20_1_fu_1287_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten31_fu_286 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten_fu_270 <= 4'd0;
    end else if (((icmp_ln20_reg_4281 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        indvar_flatten_fu_270 <= select_ln26_2_fu_2654_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        pc_fu_262 <= 2'd0;
    end else if (((icmp_ln20_reg_4281 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        pc_fu_262 <= add_ln28_fu_2644_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        pr_fu_266 <= 2'd0;
    end else if (((icmp_ln20_reg_4281 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pr_fu_266 <= select_ln26_1_fu_1437_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        r_fu_282 <= 5'd0;
    end else if (((icmp_ln20_reg_4281 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_fu_282 <= select_ln20_1_fu_1357_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        reg_1003 <= pad_img_q1;
    end else if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1003 <= pad_img_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1008 <= pad_img_q0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        reg_1008 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1013 <= pad_img_q0;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        reg_1013 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1018 <= pad_img_q0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        reg_1018 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            reg_1023 <= pad_img_q0;
        end else if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            reg_1023 <= pad_img_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            reg_1028 <= pad_img_q0;
        end else if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            reg_1028 <= pad_img_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            reg_1033 <= pad_img_q0;
        end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            reg_1033 <= pad_img_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            reg_1038 <= pad_img_q0;
        end else if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            reg_1038 <= pad_img_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        LD_reg_5492 <= LD_fu_3552_p5;
        add_ln39_22_reg_4588[10 : 1] <= add_ln39_22_fu_1888_p2[10 : 1];
        icmp_ln7_4_reg_5497 <= icmp_ln7_4_fu_3564_p2;
        icmp_ln7_reg_5487 <= icmp_ln7_fu_3519_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln39_14_reg_4497[10 : 1] <= add_ln39_14_fu_1707_p2[10 : 1];
        lshr_ln7_1_reg_5442 <= lshr_ln7_1_fu_3345_p2;
        sub_ln7_1_reg_5435 <= sub_ln7_1_fu_3325_p2;
        trunc_ln7_reg_5430 <= trunc_ln7_fu_3321_p1;
        zext_ln39_14_reg_4482[5 : 0] <= zext_ln39_14_fu_1671_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln39_30_reg_4673[10 : 1] <= add_ln39_30_fu_2049_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        add_ln39_38_reg_4784[10 : 1] <= add_ln39_38_fu_2230_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        add_ln39_46_reg_4884[10 : 1] <= add_ln39_46_fu_2391_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        add_ln39_52_reg_4949 <= add_ln39_52_fu_2484_p2;
        add_ln39_53_reg_4954 <= add_ln39_53_fu_2488_p2;
        add_ln39_55_reg_4969 <= add_ln39_55_fu_2523_p2;
        add_ln39_56_reg_4974 <= add_ln39_56_fu_2528_p2;
        add_ln39_57_reg_4979 <= add_ln39_57_fu_2533_p2;
        add_ln39_58_reg_4984 <= add_ln39_58_fu_2538_p2;
        add_ln39_59_reg_4989 <= add_ln39_59_fu_2543_p2;
        add_ln39_60_reg_4994 <= add_ln39_60_fu_2548_p2;
        add_ln39_61_reg_4999 <= add_ln39_61_fu_2553_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln39_6_reg_4347[10 : 1] <= add_ln39_6_fu_1502_p2[10 : 1];
        zext_ln39_2_reg_4356[4 : 0] <= zext_ln39_2_fu_1508_p1[4 : 0];
        zext_ln39_4_reg_4371[4 : 0] <= zext_ln39_4_fu_1527_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_biases_load_cast_cast_reg_4031 <= conv_biases_load_cast_cast_fu_1043_p1;
        icmp_ln20_reg_4281 <= icmp_ln20_fu_1281_p2;
        icmp_ln20_reg_4281_pp0_iter1_reg <= icmp_ln20_reg_4281;
        icmp_ln22_reg_4295 <= icmp_ln22_fu_1299_p2;
        icmp_ln26_reg_4311 <= icmp_ln26_fu_1311_p2;
        indvar_flatten11_load_reg_4290 <= ap_sig_allocacmp_indvar_flatten11_load;
        indvar_flatten_load_reg_4285 <= ap_sig_allocacmp_indvar_flatten_load;
        sext_ln38_10_cast_reg_4181 <= sext_ln38_10_cast_fu_1163_p1;
        sext_ln38_11_cast_reg_4171 <= sext_ln38_11_cast_fu_1155_p1;
        sext_ln38_12_cast_reg_4156 <= sext_ln38_12_cast_fu_1143_p1;
        sext_ln38_13_cast_reg_4136 <= sext_ln38_13_cast_fu_1127_p1;
        sext_ln38_14_cast_reg_4131 <= sext_ln38_14_cast_fu_1123_p1;
        sext_ln38_15_cast_reg_4116 <= sext_ln38_15_cast_fu_1111_p1;
        sext_ln38_16_cast_reg_4076 <= sext_ln38_16_cast_fu_1079_p1;
        sext_ln38_1_cast_reg_4261 <= sext_ln38_1_cast_fu_1227_p1;
        sext_ln38_2_cast_reg_4251 <= sext_ln38_2_cast_fu_1219_p1;
        sext_ln38_3_cast_reg_4241 <= sext_ln38_3_cast_fu_1211_p1;
        sext_ln38_4_cast_reg_4231 <= sext_ln38_4_cast_fu_1203_p1;
        sext_ln38_5_cast_reg_4221 <= sext_ln38_5_cast_fu_1195_p1;
        sext_ln38_6_cast_reg_4211 <= sext_ln38_6_cast_fu_1187_p1;
        sext_ln38_7_cast_reg_4206 <= sext_ln38_7_cast_fu_1183_p1;
        sext_ln38_8_cast_reg_4196 <= sext_ln38_8_cast_fu_1175_p1;
        sext_ln38_9_cast_reg_4191 <= sext_ln38_9_cast_fu_1171_p1;
        sext_ln38_cast_reg_4276 <= sext_ln38_cast_fu_1239_p1;
        sext_ln40_159_cast_reg_4246 <= sext_ln40_159_cast_fu_1215_p1;
        sext_ln40_160_cast_reg_4236 <= sext_ln40_160_cast_fu_1207_p1;
        sext_ln40_161_cast_reg_4226 <= sext_ln40_161_cast_fu_1199_p1;
        sext_ln40_162_cast_reg_4216 <= sext_ln40_162_cast_fu_1191_p1;
        sext_ln40_163_cast_reg_4201 <= sext_ln40_163_cast_fu_1179_p1;
        sext_ln40_164_cast_reg_4186 <= sext_ln40_164_cast_fu_1167_p1;
        sext_ln40_165_cast_reg_4166 <= sext_ln40_165_cast_fu_1151_p1;
        sext_ln40_166_cast_reg_4161 <= sext_ln40_166_cast_fu_1147_p1;
        sext_ln40_167_cast_reg_4151 <= sext_ln40_167_cast_fu_1139_p1;
        sext_ln40_168_cast_reg_4146 <= sext_ln40_168_cast_fu_1135_p1;
        sext_ln40_169_cast_reg_4126 <= sext_ln40_169_cast_fu_1119_p1;
        sext_ln40_170_cast_reg_4121 <= sext_ln40_170_cast_fu_1115_p1;
        sext_ln40_171_cast_reg_4111 <= sext_ln40_171_cast_fu_1107_p1;
        sext_ln40_172_cast_reg_4106 <= sext_ln40_172_cast_fu_1103_p1;
        sext_ln40_173_cast_reg_4101 <= sext_ln40_173_cast_fu_1099_p1;
        sext_ln40_174_cast_reg_4096 <= sext_ln40_174_cast_fu_1095_p1;
        sext_ln40_175_cast_reg_4091 <= sext_ln40_175_cast_fu_1091_p1;
        sext_ln40_176_cast_reg_4086 <= sext_ln40_176_cast_fu_1087_p1;
        sext_ln40_177_cast_reg_4081 <= sext_ln40_177_cast_fu_1083_p1;
        sext_ln40_178_cast_reg_4071 <= sext_ln40_178_cast_fu_1075_p1;
        sext_ln40_179_cast_reg_4066 <= sext_ln40_179_cast_fu_1071_p1;
        sext_ln40_180_cast_reg_4061 <= sext_ln40_180_cast_fu_1067_p1;
        sext_ln40_181_cast_reg_4056 <= sext_ln40_181_cast_fu_1063_p1;
        sext_ln40_182_cast_reg_4051 <= sext_ln40_182_cast_fu_1059_p1;
        sext_ln40_183_cast_reg_4046 <= sext_ln40_183_cast_fu_1055_p1;
        sext_ln40_184_cast_reg_4041 <= sext_ln40_184_cast_fu_1051_p1;
        sext_ln40_185_cast_reg_4036 <= sext_ln40_185_cast_fu_1047_p1;
        sext_ln40_cast_reg_4256 <= sext_ln40_cast_fu_1223_p1;
        xor_ln20_reg_4305 <= xor_ln20_fu_1305_p2;
        zext_ln38_2_cast_reg_4266[7 : 0] <= zext_ln38_2_cast_fu_1231_p1[7 : 0];
        zext_ln38_3_cast_reg_4176[7 : 0] <= zext_ln38_3_cast_fu_1159_p1[7 : 0];
        zext_ln38_4_cast_reg_4141[7 : 0] <= zext_ln38_4_cast_fu_1131_p1[7 : 0];
        zext_ln38_cast_reg_4271[6 : 0] <= zext_ln38_cast_fu_1235_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        empty_50_reg_4338 <= empty_50_fu_1459_p2;
        empty_reg_4327 <= empty_fu_1449_p2;
        or_ln22_reg_4317 <= or_ln22_fu_1370_p2;
        select_ln26_reg_4322 <= select_ln26_fu_1429_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        empty_51_reg_4466 <= empty_51_fu_1650_p2;
        p_cast_reg_4421[4 : 0] <= p_cast_fu_1584_p1[4 : 0];
        select_ln7_reg_5418 <= select_ln7_fu_3286_p3;
        tmp_2143_reg_4426 <= {{mul_ln40_fu_1591_p2[31:8]}};
        tmp_reg_5425 <= tmp_fu_3292_p4;
        zext_ln39_10_reg_4436[5 : 0] <= zext_ln39_10_fu_1616_p1[5 : 0];
        zext_ln39_12_reg_4451[5 : 0] <= zext_ln39_12_fu_1636_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        empty_52_reg_4572 <= empty_52_fu_1840_p2;
        icmp_ln7_5_reg_5482 <= icmp_ln7_5_fu_3513_p2;
        lshr_ln7_3_reg_5472 <= {{add_ln7_2_fu_3479_p2[63:1]}};
        tmp_14_reg_5477 <= add_ln7_2_fu_3479_p2[32'd54];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        empty_53_reg_4647 <= empty_53_fu_1992_p2;
        select_ln7_4_reg_5507 <= select_ln7_4_fu_3591_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        empty_54_reg_4763 <= empty_54_fu_2182_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        empty_55_reg_4858 <= empty_55_fu_2337_p2;
        zext_ln28_reg_4828[4 : 0] <= zext_ln28_fu_2295_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln7_3_reg_5457 <= icmp_ln7_3_fu_3436_p2;
        lshr_ln7_reg_5462 <= lshr_ln7_fu_3451_p2;
        or_ln7_reg_5447[0] <= or_ln7_fu_3425_p3[0];
        zext_ln7_reg_5452[23 : 0] <= zext_ln7_fu_3433_p1[23 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        pixel_19_reg_4668 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        pixel_21_reg_4708 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        pixel_23_reg_4733 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        pixel_25_reg_4758 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        pixel_27_reg_4779 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        pixel_29_reg_4823 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        pixel_31_reg_4853 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        pixel_33_reg_4879 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        pixel_34_reg_4909 <= pad_img_q0;
        pixel_35_reg_4924 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        pixel_36_reg_4959 <= pad_img_q0;
        pixel_37_reg_4964 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        pixel_38_reg_5024 <= pad_img_q0;
        pixel_39_reg_5029 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        pixel_40_reg_5044 <= pad_img_q0;
        pixel_41_reg_5049 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        pixel_42_reg_5084 <= pad_img_q0;
        pixel_43_reg_5089 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixel_44_reg_5114 <= pad_img_q0;
        pixel_45_reg_5119 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pixel_46_reg_5139 <= pad_img_q1;
        pixel_47_reg_5144 <= pad_img_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pixel_48_reg_5159 <= pad_img_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        shl_ln7_reg_5467 <= shl_ln7_fu_3466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_11_reg_5412 <= x_fu_3268_p2[32'd23];
        x_reg_5404 <= x_fu_3268_p2;
        zext_ln39_6_reg_4391[4 : 0] <= zext_ln39_6_fu_1551_p1[4 : 0];
        zext_ln39_8_reg_4406[4 : 0] <= zext_ln39_8_fu_1570_p1[4 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln20_reg_4281 == 1'd1) & (1'b0 == ap_block_pp0_stage24_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12_subdone) & (icmp_ln20_reg_4281_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ap_condition_exit_pp0_iter1_stage12 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage24_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten11_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten11_load = indvar_flatten11_fu_278;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten31_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten31_load = indvar_flatten31_fu_286;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 4'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_270;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv_to_pool_streams_1_blk_n = conv_to_pool_streams_1_full_n;
    end else begin
        conv_to_pool_streams_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv_to_pool_streams_1_write = 1'b1;
    end else begin
        conv_to_pool_streams_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3598_ce = 1'b1;
    end else begin
        grp_fu_3598_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3606_ce = 1'b1;
    end else begin
        grp_fu_3606_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_3614_ce = 1'b1;
    end else begin
        grp_fu_3614_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3622_ce = 1'b1;
    end else begin
        grp_fu_3622_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_3630_ce = 1'b1;
    end else begin
        grp_fu_3630_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_3638_ce = 1'b1;
    end else begin
        grp_fu_3638_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_3646_ce = 1'b1;
    end else begin
        grp_fu_3646_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_3654_ce = 1'b1;
    end else begin
        grp_fu_3654_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_3662_ce = 1'b1;
    end else begin
        grp_fu_3662_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_3670_ce = 1'b1;
    end else begin
        grp_fu_3670_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_3678_ce = 1'b1;
    end else begin
        grp_fu_3678_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_3686_ce = 1'b1;
    end else begin
        grp_fu_3686_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_3694_ce = 1'b1;
    end else begin
        grp_fu_3694_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_3702_ce = 1'b1;
    end else begin
        grp_fu_3702_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        grp_fu_3710_ce = 1'b1;
    end else begin
        grp_fu_3710_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        grp_fu_3718_ce = 1'b1;
    end else begin
        grp_fu_3718_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        grp_fu_3726_ce = 1'b1;
    end else begin
        grp_fu_3726_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_fu_3734_ce = 1'b1;
    end else begin
        grp_fu_3734_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        grp_fu_3742_ce = 1'b1;
    end else begin
        grp_fu_3742_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3750_ce = 1'b1;
    end else begin
        grp_fu_3750_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3758_ce = 1'b1;
    end else begin
        grp_fu_3758_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3766_ce = 1'b1;
    end else begin
        grp_fu_3766_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3774_ce = 1'b1;
    end else begin
        grp_fu_3774_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3782_ce = 1'b1;
    end else begin
        grp_fu_3782_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3790_ce = 1'b1;
    end else begin
        grp_fu_3790_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3798_ce = 1'b1;
    end else begin
        grp_fu_3798_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3806_ce = 1'b1;
    end else begin
        grp_fu_3806_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_3814_ce = 1'b1;
    end else begin
        grp_fu_3814_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3822_ce = 1'b1;
    end else begin
        grp_fu_3822_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_3830_ce = 1'b1;
    end else begin
        grp_fu_3830_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_3838_ce = 1'b1;
    end else begin
        grp_fu_3838_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_3846_ce = 1'b1;
    end else begin
        grp_fu_3846_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_3854_ce = 1'b1;
    end else begin
        grp_fu_3854_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_3862_ce = 1'b1;
    end else begin
        grp_fu_3862_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_3870_ce = 1'b1;
    end else begin
        grp_fu_3870_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_3878_ce = 1'b1;
    end else begin
        grp_fu_3878_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_3886_ce = 1'b1;
    end else begin
        grp_fu_3886_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_3894_ce = 1'b1;
    end else begin
        grp_fu_3894_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_3902_ce = 1'b1;
    end else begin
        grp_fu_3902_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        grp_fu_3910_ce = 1'b1;
    end else begin
        grp_fu_3910_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        grp_fu_3918_ce = 1'b1;
    end else begin
        grp_fu_3918_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        grp_fu_3926_ce = 1'b1;
    end else begin
        grp_fu_3926_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_fu_3934_ce = 1'b1;
    end else begin
        grp_fu_3934_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        grp_fu_3942_ce = 1'b1;
    end else begin
        grp_fu_3942_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3950_ce = 1'b1;
    end else begin
        grp_fu_3950_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3958_ce = 1'b1;
    end else begin
        grp_fu_3958_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3966_ce = 1'b1;
    end else begin
        grp_fu_3966_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3974_ce = 1'b1;
    end else begin
        grp_fu_3974_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_fu_998_ce = 1'b1;
    end else begin
        grp_fu_998_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pad_img_address0 = zext_ln39_67_fu_2737_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pad_img_address0 = zext_ln39_66_fu_2712_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        pad_img_address0 = zext_ln39_63_fu_2636_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        pad_img_address0 = zext_ln39_61_fu_2607_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        pad_img_address0 = zext_ln39_58_fu_2579_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        pad_img_address0 = zext_ln39_56_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        pad_img_address0 = zext_ln39_54_fu_2432_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        pad_img_address0 = zext_ln39_51_fu_2368_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        pad_img_address0 = zext_ln39_49_fu_2323_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        pad_img_address0 = zext_ln39_47_fu_2281_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        pad_img_address0 = zext_ln39_45_fu_2241_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        pad_img_address0 = zext_ln39_41_fu_2168_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        pad_img_address0 = zext_ln39_39_fu_2129_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        pad_img_address0 = zext_ln39_37_fu_2090_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        pad_img_address0 = zext_ln39_33_fu_2022_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        pad_img_address0 = zext_ln39_31_fu_1978_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        pad_img_address0 = zext_ln39_29_fu_1939_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        pad_img_address0 = zext_ln39_27_fu_1899_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        pad_img_address0 = zext_ln39_23_fu_1826_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pad_img_address0 = zext_ln39_21_fu_1787_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pad_img_address0 = zext_ln39_19_fu_1748_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pad_img_address0 = zext_ln39_15_fu_1680_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pad_img_address0 = zext_ln39_11_fu_1625_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pad_img_address0 = zext_ln39_7_fu_1560_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pad_img_address0 = zext_ln39_3_fu_1517_p1;
    end else begin
        pad_img_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pad_img_address1 = zext_ln39_65_fu_2708_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        pad_img_address1 = zext_ln39_64_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        pad_img_address1 = zext_ln39_62_fu_2611_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        pad_img_address1 = zext_ln39_59_fu_2583_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        pad_img_address1 = zext_ln39_57_fu_2479_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        pad_img_address1 = zext_ln39_55_fu_2441_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        pad_img_address1 = zext_ln39_53_fu_2402_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        pad_img_address1 = zext_ln39_50_fu_2332_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        pad_img_address1 = zext_ln39_48_fu_2290_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        pad_img_address1 = zext_ln39_46_fu_2251_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        pad_img_address1 = zext_ln39_42_fu_2177_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        pad_img_address1 = zext_ln39_40_fu_2138_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        pad_img_address1 = zext_ln39_38_fu_2099_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        pad_img_address1 = zext_ln39_36_fu_2060_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        pad_img_address1 = zext_ln39_32_fu_1987_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        pad_img_address1 = zext_ln39_30_fu_1948_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        pad_img_address1 = zext_ln39_28_fu_1909_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        pad_img_address1 = zext_ln39_24_fu_1835_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pad_img_address1 = zext_ln39_22_fu_1796_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pad_img_address1 = zext_ln39_20_fu_1757_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pad_img_address1 = zext_ln39_18_fu_1718_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pad_img_address1 = zext_ln39_13_fu_1645_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pad_img_address1 = zext_ln39_9_fu_1579_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pad_img_address1 = zext_ln39_5_fu_1537_p1;
    end else begin
        pad_img_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        pad_img_ce0 = 1'b1;
    end else begin
        pad_img_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        pad_img_ce1 = 1'b1;
    end else begin
        pad_img_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage12))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LD_fu_3552_p5 = {{tmp_546_fu_3545_p3}, {zext_ln7_5_fu_3524_p1[51:0]}};

assign add_ln20_1_fu_1287_p2 = (ap_sig_allocacmp_indvar_flatten31_load + 10'd1);

assign add_ln20_fu_1334_p2 = (r_fu_282 + 5'd2);

assign add_ln22_6_fu_2661_p2 = (indvar_flatten11_load_reg_4290 + 7'd1);

assign add_ln22_fu_1364_p2 = (select_ln20_fu_1340_p3 + 5'd2);

assign add_ln26_1_fu_2649_p2 = (indvar_flatten_load_reg_4285 + 4'd1);

assign add_ln26_fu_1412_p2 = (select_ln22_fu_1375_p3 + 2'd1);

assign add_ln28_fu_2644_p2 = (select_ln26_reg_4322 + 2'd1);

assign add_ln39_10_fu_1574_p2 = (add_ln39_6_reg_4347 + zext_ln39_8_fu_1570_p1);

assign add_ln39_11_fu_1620_p2 = (add_ln39_6_reg_4347 + zext_ln39_10_fu_1616_p1);

assign add_ln39_12_fu_1640_p2 = (add_ln39_6_reg_4347 + zext_ln39_12_fu_1636_p1);

assign add_ln39_13_fu_1675_p2 = (add_ln39_6_reg_4347 + zext_ln39_14_fu_1671_p1);

assign add_ln39_14_fu_1707_p2 = (zext_ln39_16_fu_1692_p1 + zext_ln39_17_fu_1703_p1);

assign add_ln39_15_fu_1713_p2 = (add_ln39_14_fu_1707_p2 + zext_ln39_2_reg_4356);

assign add_ln39_16_fu_1744_p2 = (add_ln39_14_reg_4497 + zext_ln39_4_reg_4371);

assign add_ln39_17_fu_1753_p2 = (add_ln39_14_reg_4497 + zext_ln39_6_reg_4391);

assign add_ln39_18_fu_1783_p2 = (add_ln39_14_reg_4497 + zext_ln39_8_reg_4406);

assign add_ln39_19_fu_1792_p2 = (add_ln39_14_reg_4497 + zext_ln39_10_reg_4436);

assign add_ln39_1_fu_1546_p2 = (empty_50_reg_4338 + 5'd2);

assign add_ln39_20_fu_1822_p2 = (add_ln39_14_reg_4497 + zext_ln39_12_reg_4451);

assign add_ln39_21_fu_1831_p2 = (add_ln39_14_reg_4497 + zext_ln39_14_reg_4482);

assign add_ln39_22_fu_1888_p2 = (zext_ln39_25_fu_1873_p1 + zext_ln39_26_fu_1884_p1);

assign add_ln39_23_fu_1894_p2 = (add_ln39_22_fu_1888_p2 + zext_ln39_2_reg_4356);

assign add_ln39_24_fu_1904_p2 = (add_ln39_22_fu_1888_p2 + zext_ln39_4_reg_4371);

assign add_ln39_25_fu_1935_p2 = (add_ln39_22_reg_4588 + zext_ln39_6_reg_4391);

assign add_ln39_26_fu_1944_p2 = (add_ln39_22_reg_4588 + zext_ln39_8_reg_4406);

assign add_ln39_27_fu_1974_p2 = (add_ln39_22_reg_4588 + zext_ln39_10_reg_4436);

assign add_ln39_28_fu_1983_p2 = (add_ln39_22_reg_4588 + zext_ln39_12_reg_4451);

assign add_ln39_29_fu_2018_p2 = (add_ln39_22_reg_4588 + zext_ln39_14_reg_4482);

assign add_ln39_2_fu_1565_p2 = (empty_50_reg_4338 + 5'd3);

assign add_ln39_30_fu_2049_p2 = (zext_ln39_34_fu_2034_p1 + zext_ln39_35_fu_2045_p1);

assign add_ln39_31_fu_2055_p2 = (add_ln39_30_fu_2049_p2 + zext_ln39_2_reg_4356);

assign add_ln39_32_fu_2086_p2 = (add_ln39_30_reg_4673 + zext_ln39_4_reg_4371);

assign add_ln39_33_fu_2095_p2 = (add_ln39_30_reg_4673 + zext_ln39_6_reg_4391);

assign add_ln39_34_fu_2125_p2 = (add_ln39_30_reg_4673 + zext_ln39_8_reg_4406);

assign add_ln39_35_fu_2134_p2 = (add_ln39_30_reg_4673 + zext_ln39_10_reg_4436);

assign add_ln39_36_fu_2164_p2 = (add_ln39_30_reg_4673 + zext_ln39_12_reg_4451);

assign add_ln39_37_fu_2173_p2 = (add_ln39_30_reg_4673 + zext_ln39_14_reg_4482);

assign add_ln39_38_fu_2230_p2 = (zext_ln39_43_fu_2215_p1 + zext_ln39_44_fu_2226_p1);

assign add_ln39_39_fu_2236_p2 = (add_ln39_38_fu_2230_p2 + zext_ln39_2_reg_4356);

assign add_ln39_3_fu_1610_p2 = (p_cast_fu_1584_p1 + 6'd4);

assign add_ln39_40_fu_2246_p2 = (add_ln39_38_fu_2230_p2 + zext_ln39_4_reg_4371);

assign add_ln39_41_fu_2277_p2 = (add_ln39_38_reg_4784 + zext_ln39_6_reg_4391);

assign add_ln39_42_fu_2286_p2 = (add_ln39_38_reg_4784 + zext_ln39_8_reg_4406);

assign add_ln39_43_fu_2319_p2 = (add_ln39_38_reg_4784 + zext_ln39_10_reg_4436);

assign add_ln39_44_fu_2328_p2 = (add_ln39_38_reg_4784 + zext_ln39_12_reg_4451);

assign add_ln39_45_fu_2364_p2 = (add_ln39_38_reg_4784 + zext_ln39_14_reg_4482);

assign add_ln39_46_fu_2391_p2 = (tmp_2186_fu_2373_p3 + zext_ln39_52_fu_2387_p1);

assign add_ln39_47_fu_2397_p2 = (add_ln39_46_fu_2391_p2 + zext_ln39_2_reg_4356);

assign add_ln39_48_fu_2428_p2 = (add_ln39_46_reg_4884 + zext_ln39_4_reg_4371);

assign add_ln39_49_fu_2437_p2 = (add_ln39_46_reg_4884 + zext_ln39_6_reg_4391);

assign add_ln39_4_fu_1630_p2 = (p_cast_fu_1584_p1 + 6'd5);

assign add_ln39_50_fu_2466_p2 = (add_ln39_46_reg_4884 + zext_ln39_8_reg_4406);

assign add_ln39_51_fu_2475_p2 = (add_ln39_46_reg_4884 + zext_ln39_10_reg_4436);

assign add_ln39_52_fu_2484_p2 = (add_ln39_46_reg_4884 + zext_ln39_12_reg_4451);

assign add_ln39_53_fu_2488_p2 = (add_ln39_46_reg_4884 + zext_ln39_14_reg_4482);

assign add_ln39_54_fu_2517_p2 = (tmp_2195_fu_2497_p3 + zext_ln39_60_fu_2513_p1);

assign add_ln39_55_fu_2523_p2 = (add_ln39_54_fu_2517_p2 + zext_ln39_2_reg_4356);

assign add_ln39_56_fu_2528_p2 = (add_ln39_54_fu_2517_p2 + zext_ln39_4_reg_4371);

assign add_ln39_57_fu_2533_p2 = (add_ln39_54_fu_2517_p2 + zext_ln39_6_reg_4391);

assign add_ln39_58_fu_2538_p2 = (add_ln39_54_fu_2517_p2 + zext_ln39_8_reg_4406);

assign add_ln39_59_fu_2543_p2 = (add_ln39_54_fu_2517_p2 + zext_ln39_10_reg_4436);

assign add_ln39_5_fu_1666_p2 = (p_cast_reg_4421 + 6'd6);

assign add_ln39_60_fu_2548_p2 = (add_ln39_54_fu_2517_p2 + zext_ln39_12_reg_4451);

assign add_ln39_61_fu_2553_p2 = (add_ln39_54_fu_2517_p2 + zext_ln39_14_reg_4482);

assign add_ln39_6_fu_1502_p2 = (zext_ln39_fu_1487_p1 + zext_ln39_1_fu_1498_p1);

assign add_ln39_7_fu_1511_p2 = (add_ln39_6_fu_1502_p2 + zext_ln39_2_fu_1508_p1);

assign add_ln39_8_fu_1531_p2 = (add_ln39_6_fu_1502_p2 + zext_ln39_4_fu_1527_p1);

assign add_ln39_9_fu_1555_p2 = (add_ln39_6_reg_4347 + zext_ln39_6_fu_1551_p1);

assign add_ln39_fu_1522_p2 = (empty_50_reg_4338 + 5'd1);

assign add_ln7_1_fu_3442_p2 = ($signed(sub_ln7_1_reg_5435) + $signed(32'd4294967242));

assign add_ln7_2_fu_3479_p2 = (select_ln7_1_fu_3471_p3 + zext_ln7_4_fu_3476_p1);

assign add_ln7_3_fu_3539_p2 = (sub_ln7_4_fu_3534_p2 + select_ln7_2_fu_3527_p3);

assign add_ln7_fu_3351_p2 = ($signed(sub_ln7_1_reg_5435) + $signed(32'd4294967243));

assign and_ln20_1_fu_1353_p2 = (xor_ln20_reg_4305 & icmp_ln26_reg_4311);

assign and_ln20_fu_1393_p2 = (xor_ln20_reg_4305 & or_ln22_2_fu_1388_p2);

assign and_ln22_fu_1398_p2 = (icmp_ln28_fu_1347_p2 & and_ln20_fu_1393_p2);

assign and_ln7_1_fu_3372_p2 = (select_ln7_reg_5418 & lshr_ln7_1_reg_5442);

assign and_ln7_2_fu_3413_p2 = (xor_ln7_fu_3396_p2 & bit_select30_i_i_i_fu_3406_p3);

assign and_ln7_3_fu_3578_p2 = (or_ln7_2_fu_3574_p2 & grp_fu_998_p2);

assign and_ln7_fu_3382_p2 = (icmp_ln7_2_fu_3376_p2 & icmp_ln7_1_fu_3366_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_01001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state63_pp0_stage12_iter2));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state63_pp0_stage12_iter2));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state63_pp0_stage12_iter2));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state63_pp0_stage12_iter2 = (conv_to_pool_streams_1_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage24;

assign bit_select30_i_i_i_fu_3406_p3 = select_ln7_reg_5418[trunc_ln7_2_fu_3402_p1];

assign conv_biases_load_cast_cast_fu_1043_p1 = $signed(conv_biases_load_cast);

assign conv_to_pool_streams_1_din = select_ln7_4_reg_5507;

assign empty_50_fu_1459_p2 = (select_ln22_12_fu_1404_p3 + zext_ln28_1_fu_1455_p1);

assign empty_51_fu_1650_p2 = (empty_reg_4327 + 5'd1);

assign empty_52_fu_1840_p2 = (empty_reg_4327 + 5'd2);

assign empty_53_fu_1992_p2 = (empty_reg_4327 + 5'd3);

assign empty_54_fu_2182_p2 = (empty_reg_4327 + 5'd4);

assign empty_55_fu_2337_p2 = (zext_ln28_fu_2295_p1 + 6'd5);

assign empty_56_fu_2492_p2 = (zext_ln28_reg_4828 + 6'd6);

assign empty_fu_1449_p2 = (select_ln20_1_fu_1357_p3 + zext_ln26_fu_1445_p1);

assign grp_fu_3598_p1 = zext_ln38_cast_reg_4271;

assign grp_fu_3598_p2 = {{tmp_2143_reg_4426}, {8'd0}};

assign grp_fu_3606_p1 = zext_ln38_2_cast_reg_4266;

assign grp_fu_3606_p2 = {{tmp_2144_fu_1723_p4}, {8'd0}};

assign grp_fu_3614_p1 = sext_ln38_1_cast_reg_4261;

assign grp_fu_3614_p2 = {{tmp_2145_fu_1762_p4}, {8'd0}};

assign grp_fu_3622_p1 = sext_ln40_cast_reg_4256;

assign grp_fu_3622_p2 = {{tmp_2146_fu_1801_p4}, {8'd0}};

assign grp_fu_3630_p1 = sext_ln38_2_cast_reg_4251;

assign grp_fu_3630_p2 = {{tmp_2147_fu_1845_p4}, {8'd0}};

assign grp_fu_3638_p1 = sext_ln40_159_cast_reg_4246;

assign grp_fu_3638_p2 = {{tmp_2148_fu_1914_p4}, {8'd0}};

assign grp_fu_3646_p1 = sext_ln38_3_cast_reg_4241;

assign grp_fu_3646_p2 = {{tmp_2149_fu_1953_p4}, {8'd0}};

assign grp_fu_3654_p1 = sext_ln40_160_cast_reg_4236;

assign grp_fu_3654_p2 = {{tmp_2152_fu_1997_p4}, {8'd0}};

assign grp_fu_3662_p1 = sext_ln38_4_cast_reg_4231;

assign grp_fu_3662_p2 = {{tmp_2153_fu_2065_p4}, {8'd0}};

assign grp_fu_3670_p1 = sext_ln40_161_cast_reg_4226;

assign grp_fu_3670_p2 = {{tmp_2154_fu_2104_p4}, {8'd0}};

assign grp_fu_3678_p1 = sext_ln38_5_cast_reg_4221;

assign grp_fu_3678_p2 = {{tmp_2155_fu_2143_p4}, {8'd0}};

assign grp_fu_3686_p1 = sext_ln40_162_cast_reg_4216;

assign grp_fu_3686_p2 = {{tmp_2156_fu_2187_p4}, {8'd0}};

assign grp_fu_3694_p1 = sext_ln38_6_cast_reg_4211;

assign grp_fu_3694_p2 = {{tmp_2157_fu_2256_p4}, {8'd0}};

assign grp_fu_3702_p1 = sext_ln38_7_cast_reg_4206;

assign grp_fu_3702_p2 = {{tmp_2158_fu_2298_p4}, {8'd0}};

assign grp_fu_3710_p1 = sext_ln40_163_cast_reg_4201;

assign grp_fu_3710_p2 = {{tmp_2161_fu_2343_p4}, {8'd0}};

assign grp_fu_3718_p1 = sext_ln38_8_cast_reg_4196;

assign grp_fu_3718_p2 = {{tmp_2162_fu_2407_p4}, {8'd0}};

assign grp_fu_3726_p1 = sext_ln38_9_cast_reg_4191;

assign grp_fu_3726_p2 = {{tmp_2163_fu_2446_p4}, {8'd0}};

assign grp_fu_3734_p1 = sext_ln40_164_cast_reg_4186;

assign grp_fu_3734_p2 = {{tmp_2164_fu_2558_p4}, {8'd0}};

assign grp_fu_3742_p1 = sext_ln38_10_cast_reg_4181;

assign grp_fu_3742_p2 = {{tmp_2165_fu_2587_p4}, {8'd0}};

assign grp_fu_3750_p1 = zext_ln38_3_cast_reg_4176;

assign grp_fu_3750_p2 = {{tmp_2166_fu_2615_p4}, {8'd0}};

assign grp_fu_3758_p1 = sext_ln38_11_cast_reg_4171;

assign grp_fu_3758_p2 = {{tmp_2167_fu_2688_p4}, {8'd0}};

assign grp_fu_3766_p1 = sext_ln40_165_cast_reg_4166;

assign grp_fu_3766_p2 = {{tmp_2170_fu_2716_p4}, {8'd0}};

assign grp_fu_3774_p1 = sext_ln40_166_cast_reg_4161;

assign grp_fu_3774_p2 = {{tmp_2171_fu_2741_p4}, {8'd0}};

assign grp_fu_3782_p1 = sext_ln38_12_cast_reg_4156;

assign grp_fu_3782_p2 = {{tmp_2172_fu_2761_p4}, {8'd0}};

assign grp_fu_3790_p1 = sext_ln40_167_cast_reg_4151;

assign grp_fu_3790_p2 = {{tmp_2173_fu_2782_p4}, {8'd0}};

assign grp_fu_3798_p1 = sext_ln40_168_cast_reg_4146;

assign grp_fu_3798_p2 = {{tmp_2174_fu_2802_p4}, {8'd0}};

assign grp_fu_3806_p1 = zext_ln38_4_cast_reg_4141;

assign grp_fu_3806_p2 = {{tmp_2175_fu_2823_p4}, {8'd0}};

assign grp_fu_3814_p1 = sext_ln38_13_cast_reg_4136;

assign grp_fu_3814_p2 = {{tmp_2176_fu_2843_p4}, {8'd0}};

assign grp_fu_3822_p1 = sext_ln38_14_cast_reg_4131;

assign grp_fu_3822_p2 = {{tmp_2179_fu_2864_p4}, {8'd0}};

assign grp_fu_3830_p1 = sext_ln40_169_cast_reg_4126;

assign grp_fu_3830_p2 = {{tmp_2180_fu_2884_p4}, {8'd0}};

assign grp_fu_3838_p1 = sext_ln40_170_cast_reg_4121;

assign grp_fu_3838_p2 = {{tmp_2181_fu_2905_p4}, {8'd0}};

assign grp_fu_3846_p1 = sext_ln38_15_cast_reg_4116;

assign grp_fu_3846_p2 = {{tmp_2182_fu_2925_p4}, {8'd0}};

assign grp_fu_3854_p1 = sext_ln40_171_cast_reg_4111;

assign grp_fu_3854_p2 = {{tmp_2183_fu_2945_p4}, {8'd0}};

assign grp_fu_3862_p1 = sext_ln40_172_cast_reg_4106;

assign grp_fu_3862_p2 = {{tmp_2184_fu_2965_p4}, {8'd0}};

assign grp_fu_3870_p1 = sext_ln40_173_cast_reg_4101;

assign grp_fu_3870_p2 = {{tmp_2185_fu_2985_p4}, {8'd0}};

assign grp_fu_3878_p1 = sext_ln40_174_cast_reg_4096;

assign grp_fu_3878_p2 = {{tmp_2188_fu_3005_p4}, {8'd0}};

assign grp_fu_3886_p1 = sext_ln40_175_cast_reg_4091;

assign grp_fu_3886_p2 = {{tmp_2189_fu_3025_p4}, {8'd0}};

assign grp_fu_3894_p1 = sext_ln40_176_cast_reg_4086;

assign grp_fu_3894_p2 = {{tmp_2190_fu_3045_p4}, {8'd0}};

assign grp_fu_3902_p1 = sext_ln40_177_cast_reg_4081;

assign grp_fu_3902_p2 = {{tmp_2191_fu_3065_p4}, {8'd0}};

assign grp_fu_3910_p1 = sext_ln38_16_cast_reg_4076;

assign grp_fu_3910_p2 = {{tmp_2192_fu_3085_p4}, {8'd0}};

assign grp_fu_3918_p1 = sext_ln40_178_cast_reg_4071;

assign grp_fu_3918_p2 = {{tmp_2193_fu_3105_p4}, {8'd0}};

assign grp_fu_3926_p1 = sext_ln40_179_cast_reg_4066;

assign grp_fu_3926_p2 = {{tmp_2194_fu_3125_p4}, {8'd0}};

assign grp_fu_3934_p1 = sext_ln40_180_cast_reg_4061;

assign grp_fu_3934_p2 = {{tmp_2197_fu_3145_p4}, {8'd0}};

assign grp_fu_3942_p1 = sext_ln40_181_cast_reg_4056;

assign grp_fu_3942_p2 = {{tmp_2198_fu_3165_p4}, {8'd0}};

assign grp_fu_3950_p1 = sext_ln40_182_cast_reg_4051;

assign grp_fu_3950_p2 = {{tmp_2199_fu_3185_p4}, {8'd0}};

assign grp_fu_3958_p1 = sext_ln40_183_cast_reg_4046;

assign grp_fu_3958_p2 = {{tmp_2200_fu_3205_p4}, {8'd0}};

assign grp_fu_3966_p1 = sext_ln40_184_cast_reg_4041;

assign grp_fu_3966_p2 = {{tmp_2201_fu_3225_p4}, {8'd0}};

assign grp_fu_3974_p1 = sext_ln40_185_cast_reg_4036;

assign grp_fu_3974_p2 = {{tmp_2202_fu_3242_p4}, {8'd0}};

assign grp_fu_998_p0 = LD_reg_5492;

assign icmp_ln20_fu_1281_p2 = ((ap_sig_allocacmp_indvar_flatten31_load == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_1299_p2 = ((ap_sig_allocacmp_indvar_flatten11_load == 7'd56) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_1311_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_1347_p2 = ((pc_fu_262 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln7_1_fu_3366_p2 = (($signed(tmp_12_fu_3356_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln7_2_fu_3376_p2 = ((and_ln7_1_fu_3372_p2 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln7_3_fu_3436_p2 = (($signed(add_ln7_fu_3351_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln7_4_fu_3564_p2 = ((add_ln7_3_fu_3539_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln7_5_fu_3513_p2 = ((trunc_ln7_7_fu_3503_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln7_fu_3519_p2 = ((x_reg_5404 == 24'd0) ? 1'b1 : 1'b0);

assign lshr_ln7_1_fu_3345_p2 = 24'd16777215 >> zext_ln7_1_fu_3341_p1;

assign lshr_ln7_fu_3451_p2 = zext_ln7_fu_3433_p1 >> zext_ln7_2_fu_3447_p1;

assign mul_ln40_fu_1591_p1 = sext_ln38_cast_reg_4276;

assign or_ln22_2_fu_1388_p2 = (xor_ln22_fu_1383_p2 | icmp_ln22_reg_4295);

assign or_ln22_fu_1370_p2 = (icmp_ln22_reg_4295 | and_ln20_1_fu_1353_p2);

assign or_ln26_1_fu_1424_p2 = (or_ln26_fu_1418_p2 | icmp_ln22_reg_4295);

assign or_ln26_fu_1418_p2 = (and_ln22_fu_1398_p2 | and_ln20_1_fu_1353_p2);

assign or_ln7_1_fu_3419_p2 = (and_ln7_fu_3382_p2 | and_ln7_2_fu_3413_p2);

assign or_ln7_2_fu_3574_p2 = (icmp_ln7_5_reg_5482 | icmp_ln7_4_reg_5497);

assign or_ln7_fu_3425_p3 = {{1'd0}, {or_ln7_1_fu_3419_p2}};

assign p_cast_fu_1584_p1 = empty_50_reg_4338;

assign select_ln20_1_fu_1357_p3 = ((icmp_ln22_reg_4295[0:0] == 1'b1) ? add_ln20_fu_1334_p2 : r_fu_282);

assign select_ln20_fu_1340_p3 = ((icmp_ln22_reg_4295[0:0] == 1'b1) ? 5'd0 : c_fu_274);

assign select_ln22_12_fu_1404_p3 = ((and_ln20_1_fu_1353_p2[0:0] == 1'b1) ? add_ln22_fu_1364_p2 : select_ln20_fu_1340_p3);

assign select_ln22_13_fu_2666_p3 = ((icmp_ln22_reg_4295[0:0] == 1'b1) ? 7'd1 : add_ln22_6_fu_2661_p2);

assign select_ln22_fu_1375_p3 = ((or_ln22_fu_1370_p2[0:0] == 1'b1) ? 2'd0 : pr_fu_266);

assign select_ln26_1_fu_1437_p3 = ((and_ln22_fu_1398_p2[0:0] == 1'b1) ? add_ln26_fu_1412_p2 : select_ln22_fu_1375_p3);

assign select_ln26_2_fu_2654_p3 = ((or_ln22_reg_4317[0:0] == 1'b1) ? 4'd1 : add_ln26_1_fu_2649_p2);

assign select_ln26_fu_1429_p3 = ((or_ln26_1_fu_1424_p2[0:0] == 1'b1) ? 2'd0 : pc_fu_262);

assign select_ln7_1_fu_3471_p3 = ((icmp_ln7_3_reg_5457[0:0] == 1'b1) ? lshr_ln7_reg_5462 : shl_ln7_reg_5467);

assign select_ln7_2_fu_3527_p3 = ((tmp_14_reg_5477[0:0] == 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln7_3_fu_3584_p3 = ((and_ln7_3_fu_3578_p2[0:0] == 1'b1) ? x_reg_5404 : 24'd0);

assign select_ln7_4_fu_3591_p3 = ((icmp_ln7_reg_5487[0:0] == 1'b1) ? 24'd0 : select_ln7_3_fu_3584_p3);

assign select_ln7_fu_3286_p3 = ((tmp_11_reg_5412[0:0] == 1'b1) ? sub_ln7_fu_3281_p2 : x_reg_5404);

assign sext_ln38_10_cast_fu_1163_p1 = $signed(sext_ln38_10);

assign sext_ln38_11_cast_fu_1155_p1 = $signed(sext_ln38_11);

assign sext_ln38_12_cast_fu_1143_p1 = $signed(sext_ln38_12);

assign sext_ln38_13_cast_fu_1127_p1 = $signed(sext_ln38_13);

assign sext_ln38_14_cast_fu_1123_p1 = $signed(sext_ln38_14);

assign sext_ln38_15_cast_fu_1111_p1 = $signed(sext_ln38_15);

assign sext_ln38_16_cast_fu_1079_p1 = $signed(sext_ln38_16);

assign sext_ln38_1_cast_fu_1227_p1 = $signed(sext_ln38_1);

assign sext_ln38_2_cast_fu_1219_p1 = $signed(sext_ln38_2);

assign sext_ln38_3_cast_fu_1211_p1 = $signed(sext_ln38_3);

assign sext_ln38_4_cast_fu_1203_p1 = $signed(sext_ln38_4);

assign sext_ln38_5_cast_fu_1195_p1 = $signed(sext_ln38_5);

assign sext_ln38_6_cast_fu_1187_p1 = $signed(sext_ln38_6);

assign sext_ln38_7_cast_fu_1183_p1 = $signed(sext_ln38_7);

assign sext_ln38_8_cast_fu_1175_p1 = $signed(sext_ln38_8);

assign sext_ln38_9_cast_fu_1171_p1 = $signed(sext_ln38_9);

assign sext_ln38_cast_fu_1239_p1 = $signed(sext_ln38);

assign sext_ln40_159_cast_fu_1215_p1 = $signed(sext_ln40_159);

assign sext_ln40_160_cast_fu_1207_p1 = $signed(sext_ln40_160);

assign sext_ln40_161_cast_fu_1199_p1 = $signed(sext_ln40_161);

assign sext_ln40_162_cast_fu_1191_p1 = $signed(sext_ln40_162);

assign sext_ln40_163_cast_fu_1179_p1 = $signed(sext_ln40_163);

assign sext_ln40_164_cast_fu_1167_p1 = $signed(sext_ln40_164);

assign sext_ln40_165_cast_fu_1151_p1 = $signed(sext_ln40_165);

assign sext_ln40_166_cast_fu_1147_p1 = $signed(sext_ln40_166);

assign sext_ln40_167_cast_fu_1139_p1 = $signed(sext_ln40_167);

assign sext_ln40_168_cast_fu_1135_p1 = $signed(sext_ln40_168);

assign sext_ln40_169_cast_fu_1119_p1 = $signed(sext_ln40_169);

assign sext_ln40_170_cast_fu_1115_p1 = $signed(sext_ln40_170);

assign sext_ln40_171_cast_fu_1107_p1 = $signed(sext_ln40_171);

assign sext_ln40_172_cast_fu_1103_p1 = $signed(sext_ln40_172);

assign sext_ln40_173_cast_fu_1099_p1 = $signed(sext_ln40_173);

assign sext_ln40_174_cast_fu_1095_p1 = $signed(sext_ln40_174);

assign sext_ln40_175_cast_fu_1091_p1 = $signed(sext_ln40_175);

assign sext_ln40_176_cast_fu_1087_p1 = $signed(sext_ln40_176);

assign sext_ln40_177_cast_fu_1083_p1 = $signed(sext_ln40_177);

assign sext_ln40_178_cast_fu_1075_p1 = $signed(sext_ln40_178);

assign sext_ln40_179_cast_fu_1071_p1 = $signed(sext_ln40_179);

assign sext_ln40_180_cast_fu_1067_p1 = $signed(sext_ln40_180);

assign sext_ln40_181_cast_fu_1063_p1 = $signed(sext_ln40_181);

assign sext_ln40_182_cast_fu_1059_p1 = $signed(sext_ln40_182);

assign sext_ln40_183_cast_fu_1055_p1 = $signed(sext_ln40_183);

assign sext_ln40_184_cast_fu_1051_p1 = $signed(sext_ln40_184);

assign sext_ln40_185_cast_fu_1047_p1 = $signed(sext_ln40_185);

assign sext_ln40_cast_fu_1223_p1 = $signed(sext_ln40);

assign sext_ln7_fu_3309_p1 = $signed(tmp_s_fu_3302_p3);

assign shl_ln7_fu_3466_p2 = zext_ln7_reg_5452 << zext_ln7_3_fu_3462_p1;

assign sub_ln7_1_fu_3325_p2 = (32'd24 - tmp_544_fu_3313_p3);

assign sub_ln7_2_fu_3335_p2 = (5'd14 - trunc_ln7_1_fu_3331_p1);

assign sub_ln7_3_fu_3457_p2 = (32'd54 - sub_ln7_1_reg_5435);

assign sub_ln7_4_fu_3534_p2 = (11'd16 - trunc_ln7_reg_5430);

assign sub_ln7_fu_3281_p2 = (24'd0 - x_reg_5404);

assign tmp_12_fu_3356_p4 = {{add_ln7_fu_3351_p2[31:1]}};

assign tmp_13_fu_3388_p3 = add_ln7_fu_3351_p2[32'd31];

assign tmp_2141_fu_1480_p3 = {{empty_reg_4327}, {5'd0}};

assign tmp_2142_fu_1491_p3 = {{empty_reg_4327}, {1'd0}};

assign tmp_2144_fu_1723_p4 = {{grp_fu_3598_p3[31:8]}};

assign tmp_2145_fu_1762_p1 = grp_fu_3606_p3;

assign tmp_2145_fu_1762_p4 = {{tmp_2145_fu_1762_p1[31:8]}};

assign tmp_2146_fu_1801_p1 = grp_fu_3614_p3;

assign tmp_2146_fu_1801_p4 = {{tmp_2146_fu_1801_p1[31:8]}};

assign tmp_2147_fu_1845_p1 = grp_fu_3622_p3;

assign tmp_2147_fu_1845_p4 = {{tmp_2147_fu_1845_p1[31:8]}};

assign tmp_2148_fu_1914_p1 = grp_fu_3630_p3;

assign tmp_2148_fu_1914_p4 = {{tmp_2148_fu_1914_p1[31:8]}};

assign tmp_2149_fu_1953_p1 = grp_fu_3638_p3;

assign tmp_2149_fu_1953_p4 = {{tmp_2149_fu_1953_p1[31:8]}};

assign tmp_2150_fu_1685_p3 = {{empty_51_reg_4466}, {5'd0}};

assign tmp_2151_fu_1696_p3 = {{empty_51_reg_4466}, {1'd0}};

assign tmp_2152_fu_1997_p1 = grp_fu_3646_p3;

assign tmp_2152_fu_1997_p4 = {{tmp_2152_fu_1997_p1[31:8]}};

assign tmp_2153_fu_2065_p1 = grp_fu_3654_p3;

assign tmp_2153_fu_2065_p4 = {{tmp_2153_fu_2065_p1[31:8]}};

assign tmp_2154_fu_2104_p1 = grp_fu_3662_p3;

assign tmp_2154_fu_2104_p4 = {{tmp_2154_fu_2104_p1[31:8]}};

assign tmp_2155_fu_2143_p1 = grp_fu_3670_p3;

assign tmp_2155_fu_2143_p4 = {{tmp_2155_fu_2143_p1[31:8]}};

assign tmp_2156_fu_2187_p1 = grp_fu_3678_p3;

assign tmp_2156_fu_2187_p4 = {{tmp_2156_fu_2187_p1[31:8]}};

assign tmp_2157_fu_2256_p1 = grp_fu_3686_p3;

assign tmp_2157_fu_2256_p4 = {{tmp_2157_fu_2256_p1[31:8]}};

assign tmp_2158_fu_2298_p1 = grp_fu_3694_p3;

assign tmp_2158_fu_2298_p4 = {{tmp_2158_fu_2298_p1[31:8]}};

assign tmp_2159_fu_1866_p3 = {{empty_52_reg_4572}, {5'd0}};

assign tmp_2160_fu_1877_p3 = {{empty_52_reg_4572}, {1'd0}};

assign tmp_2161_fu_2343_p1 = grp_fu_3702_p3;

assign tmp_2161_fu_2343_p4 = {{tmp_2161_fu_2343_p1[31:8]}};

assign tmp_2162_fu_2407_p1 = grp_fu_3710_p3;

assign tmp_2162_fu_2407_p4 = {{tmp_2162_fu_2407_p1[31:8]}};

assign tmp_2163_fu_2446_p1 = grp_fu_3718_p3;

assign tmp_2163_fu_2446_p4 = {{tmp_2163_fu_2446_p1[31:8]}};

assign tmp_2164_fu_2558_p1 = grp_fu_3726_p3;

assign tmp_2164_fu_2558_p4 = {{tmp_2164_fu_2558_p1[31:8]}};

assign tmp_2165_fu_2587_p1 = grp_fu_3734_p3;

assign tmp_2165_fu_2587_p4 = {{tmp_2165_fu_2587_p1[31:8]}};

assign tmp_2166_fu_2615_p1 = grp_fu_3742_p3;

assign tmp_2166_fu_2615_p4 = {{tmp_2166_fu_2615_p1[31:8]}};

assign tmp_2167_fu_2688_p1 = grp_fu_3750_p3;

assign tmp_2167_fu_2688_p4 = {{tmp_2167_fu_2688_p1[31:8]}};

assign tmp_2168_fu_2027_p3 = {{empty_53_reg_4647}, {5'd0}};

assign tmp_2169_fu_2038_p3 = {{empty_53_reg_4647}, {1'd0}};

assign tmp_2170_fu_2716_p1 = grp_fu_3758_p3;

assign tmp_2170_fu_2716_p4 = {{tmp_2170_fu_2716_p1[31:8]}};

assign tmp_2171_fu_2741_p1 = grp_fu_3766_p3;

assign tmp_2171_fu_2741_p4 = {{tmp_2171_fu_2741_p1[31:8]}};

assign tmp_2172_fu_2761_p1 = grp_fu_3774_p3;

assign tmp_2172_fu_2761_p4 = {{tmp_2172_fu_2761_p1[31:8]}};

assign tmp_2173_fu_2782_p1 = grp_fu_3782_p3;

assign tmp_2173_fu_2782_p4 = {{tmp_2173_fu_2782_p1[31:8]}};

assign tmp_2174_fu_2802_p1 = grp_fu_3790_p3;

assign tmp_2174_fu_2802_p4 = {{tmp_2174_fu_2802_p1[31:8]}};

assign tmp_2175_fu_2823_p1 = grp_fu_3798_p3;

assign tmp_2175_fu_2823_p4 = {{tmp_2175_fu_2823_p1[31:8]}};

assign tmp_2176_fu_2843_p1 = grp_fu_3806_p3;

assign tmp_2176_fu_2843_p4 = {{tmp_2176_fu_2843_p1[31:8]}};

assign tmp_2177_fu_2208_p3 = {{empty_54_reg_4763}, {5'd0}};

assign tmp_2178_fu_2219_p3 = {{empty_54_reg_4763}, {1'd0}};

assign tmp_2179_fu_2864_p1 = grp_fu_3814_p3;

assign tmp_2179_fu_2864_p4 = {{tmp_2179_fu_2864_p1[31:8]}};

assign tmp_2180_fu_2884_p1 = grp_fu_3822_p3;

assign tmp_2180_fu_2884_p4 = {{tmp_2180_fu_2884_p1[31:8]}};

assign tmp_2181_fu_2905_p1 = grp_fu_3830_p3;

assign tmp_2181_fu_2905_p4 = {{tmp_2181_fu_2905_p1[31:8]}};

assign tmp_2182_fu_2925_p1 = grp_fu_3838_p3;

assign tmp_2182_fu_2925_p4 = {{tmp_2182_fu_2925_p1[31:8]}};

assign tmp_2183_fu_2945_p1 = grp_fu_3846_p3;

assign tmp_2183_fu_2945_p4 = {{tmp_2183_fu_2945_p1[31:8]}};

assign tmp_2184_fu_2965_p1 = grp_fu_3854_p3;

assign tmp_2184_fu_2965_p4 = {{tmp_2184_fu_2965_p1[31:8]}};

assign tmp_2185_fu_2985_p1 = grp_fu_3862_p3;

assign tmp_2185_fu_2985_p4 = {{tmp_2185_fu_2985_p1[31:8]}};

assign tmp_2186_fu_2373_p3 = {{empty_55_reg_4858}, {5'd0}};

assign tmp_2187_fu_2380_p3 = {{empty_55_reg_4858}, {1'd0}};

assign tmp_2188_fu_3005_p1 = grp_fu_3870_p3;

assign tmp_2188_fu_3005_p4 = {{tmp_2188_fu_3005_p1[31:8]}};

assign tmp_2189_fu_3025_p1 = grp_fu_3878_p3;

assign tmp_2189_fu_3025_p4 = {{tmp_2189_fu_3025_p1[31:8]}};

assign tmp_2190_fu_3045_p1 = grp_fu_3886_p3;

assign tmp_2190_fu_3045_p4 = {{tmp_2190_fu_3045_p1[31:8]}};

assign tmp_2191_fu_3065_p1 = grp_fu_3894_p3;

assign tmp_2191_fu_3065_p4 = {{tmp_2191_fu_3065_p1[31:8]}};

assign tmp_2192_fu_3085_p1 = grp_fu_3902_p3;

assign tmp_2192_fu_3085_p4 = {{tmp_2192_fu_3085_p1[31:8]}};

assign tmp_2193_fu_3105_p4 = {{grp_fu_3910_p3[31:8]}};

assign tmp_2194_fu_3125_p1 = grp_fu_3918_p3;

assign tmp_2194_fu_3125_p4 = {{tmp_2194_fu_3125_p1[31:8]}};

assign tmp_2195_fu_2497_p3 = {{empty_56_fu_2492_p2}, {5'd0}};

assign tmp_2196_fu_2505_p3 = {{empty_56_fu_2492_p2}, {1'd0}};

assign tmp_2197_fu_3145_p1 = grp_fu_3926_p3;

assign tmp_2197_fu_3145_p4 = {{tmp_2197_fu_3145_p1[31:8]}};

assign tmp_2198_fu_3165_p1 = grp_fu_3934_p3;

assign tmp_2198_fu_3165_p4 = {{tmp_2198_fu_3165_p1[31:8]}};

assign tmp_2199_fu_3185_p1 = grp_fu_3942_p3;

assign tmp_2199_fu_3185_p4 = {{tmp_2199_fu_3185_p1[31:8]}};

assign tmp_2200_fu_3205_p1 = grp_fu_3950_p3;

assign tmp_2200_fu_3205_p4 = {{tmp_2200_fu_3205_p1[31:8]}};

assign tmp_2201_fu_3225_p1 = grp_fu_3958_p3;

assign tmp_2201_fu_3225_p4 = {{tmp_2201_fu_3225_p1[31:8]}};

assign tmp_2202_fu_3242_p1 = grp_fu_3966_p3;

assign tmp_2202_fu_3242_p4 = {{tmp_2202_fu_3242_p1[31:8]}};


always @ (sext_ln7_fu_3309_p1) begin
    if (sext_ln7_fu_3309_p1[0] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd0;
    end else if (sext_ln7_fu_3309_p1[1] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd1;
    end else if (sext_ln7_fu_3309_p1[2] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd2;
    end else if (sext_ln7_fu_3309_p1[3] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd3;
    end else if (sext_ln7_fu_3309_p1[4] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd4;
    end else if (sext_ln7_fu_3309_p1[5] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd5;
    end else if (sext_ln7_fu_3309_p1[6] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd6;
    end else if (sext_ln7_fu_3309_p1[7] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd7;
    end else if (sext_ln7_fu_3309_p1[8] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd8;
    end else if (sext_ln7_fu_3309_p1[9] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd9;
    end else if (sext_ln7_fu_3309_p1[10] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd10;
    end else if (sext_ln7_fu_3309_p1[11] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd11;
    end else if (sext_ln7_fu_3309_p1[12] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd12;
    end else if (sext_ln7_fu_3309_p1[13] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd13;
    end else if (sext_ln7_fu_3309_p1[14] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd14;
    end else if (sext_ln7_fu_3309_p1[15] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd15;
    end else if (sext_ln7_fu_3309_p1[16] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd16;
    end else if (sext_ln7_fu_3309_p1[17] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd17;
    end else if (sext_ln7_fu_3309_p1[18] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd18;
    end else if (sext_ln7_fu_3309_p1[19] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd19;
    end else if (sext_ln7_fu_3309_p1[20] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd20;
    end else if (sext_ln7_fu_3309_p1[21] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd21;
    end else if (sext_ln7_fu_3309_p1[22] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd22;
    end else if (sext_ln7_fu_3309_p1[23] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd23;
    end else if (sext_ln7_fu_3309_p1[24] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd24;
    end else if (sext_ln7_fu_3309_p1[25] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd25;
    end else if (sext_ln7_fu_3309_p1[26] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd26;
    end else if (sext_ln7_fu_3309_p1[27] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd27;
    end else if (sext_ln7_fu_3309_p1[28] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd28;
    end else if (sext_ln7_fu_3309_p1[29] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd29;
    end else if (sext_ln7_fu_3309_p1[30] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd30;
    end else if (sext_ln7_fu_3309_p1[31] == 1'b1) begin
        tmp_544_fu_3313_p3 = 32'd31;
    end else begin
        tmp_544_fu_3313_p3 = 32'd32;
    end
end

assign tmp_546_fu_3545_p3 = {{tmp_11_reg_5412}, {add_ln7_3_fu_3539_p2}};

integer ap_tvar_int_0;

always @ (select_ln7_fu_3286_p3) begin
    for (ap_tvar_int_0 = 24 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 23 - 0) begin
            tmp_fu_3292_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_fu_3292_p4[ap_tvar_int_0] = select_ln7_fu_3286_p3[23 - ap_tvar_int_0];
        end
    end
end

assign tmp_s_fu_3302_p3 = {{1'd1}, {tmp_reg_5425}};

assign trunc_ln7_1_fu_3331_p1 = sub_ln7_1_fu_3325_p2[4:0];

assign trunc_ln7_2_fu_3402_p1 = add_ln7_fu_3351_p2[23:0];

assign trunc_ln7_7_fu_3503_p4 = {{add_ln7_2_fu_3479_p2[52:1]}};

assign trunc_ln7_fu_3321_p1 = tmp_544_fu_3313_p3[10:0];

assign trunc_ln_fu_3259_p1 = grp_fu_3974_p3;

assign trunc_ln_fu_3259_p4 = {{trunc_ln_fu_3259_p1[31:8]}};

assign x_fu_3268_p2 = ($signed(trunc_ln_fu_3259_p4) + $signed(conv_biases_load_cast_cast_reg_4031));

assign xor_ln20_fu_1305_p2 = (icmp_ln22_fu_1299_p2 ^ 1'd1);

assign xor_ln22_fu_1383_p2 = (icmp_ln26_reg_4311 ^ 1'd1);

assign xor_ln7_fu_3396_p2 = (tmp_13_fu_3388_p3 ^ 1'd1);

assign zext_ln26_fu_1445_p1 = select_ln26_1_fu_1437_p3;

assign zext_ln28_1_fu_1455_p1 = select_ln26_fu_1429_p3;

assign zext_ln28_fu_2295_p1 = empty_reg_4327;

assign zext_ln38_2_cast_fu_1231_p1 = zext_ln38_2;

assign zext_ln38_3_cast_fu_1159_p1 = zext_ln38_3;

assign zext_ln38_4_cast_fu_1131_p1 = zext_ln38_4;

assign zext_ln38_cast_fu_1235_p1 = zext_ln38;

assign zext_ln39_10_fu_1616_p1 = add_ln39_3_fu_1610_p2;

assign zext_ln39_11_fu_1625_p1 = add_ln39_11_fu_1620_p2;

assign zext_ln39_12_fu_1636_p1 = add_ln39_4_fu_1630_p2;

assign zext_ln39_13_fu_1645_p1 = add_ln39_12_fu_1640_p2;

assign zext_ln39_14_fu_1671_p1 = add_ln39_5_fu_1666_p2;

assign zext_ln39_15_fu_1680_p1 = add_ln39_13_fu_1675_p2;

assign zext_ln39_16_fu_1692_p1 = tmp_2150_fu_1685_p3;

assign zext_ln39_17_fu_1703_p1 = tmp_2151_fu_1696_p3;

assign zext_ln39_18_fu_1718_p1 = add_ln39_15_fu_1713_p2;

assign zext_ln39_19_fu_1748_p1 = add_ln39_16_fu_1744_p2;

assign zext_ln39_1_fu_1498_p1 = tmp_2142_fu_1491_p3;

assign zext_ln39_20_fu_1757_p1 = add_ln39_17_fu_1753_p2;

assign zext_ln39_21_fu_1787_p1 = add_ln39_18_fu_1783_p2;

assign zext_ln39_22_fu_1796_p1 = add_ln39_19_fu_1792_p2;

assign zext_ln39_23_fu_1826_p1 = add_ln39_20_fu_1822_p2;

assign zext_ln39_24_fu_1835_p1 = add_ln39_21_fu_1831_p2;

assign zext_ln39_25_fu_1873_p1 = tmp_2159_fu_1866_p3;

assign zext_ln39_26_fu_1884_p1 = tmp_2160_fu_1877_p3;

assign zext_ln39_27_fu_1899_p1 = add_ln39_23_fu_1894_p2;

assign zext_ln39_28_fu_1909_p1 = add_ln39_24_fu_1904_p2;

assign zext_ln39_29_fu_1939_p1 = add_ln39_25_fu_1935_p2;

assign zext_ln39_2_fu_1508_p1 = empty_50_reg_4338;

assign zext_ln39_30_fu_1948_p1 = add_ln39_26_fu_1944_p2;

assign zext_ln39_31_fu_1978_p1 = add_ln39_27_fu_1974_p2;

assign zext_ln39_32_fu_1987_p1 = add_ln39_28_fu_1983_p2;

assign zext_ln39_33_fu_2022_p1 = add_ln39_29_fu_2018_p2;

assign zext_ln39_34_fu_2034_p1 = tmp_2168_fu_2027_p3;

assign zext_ln39_35_fu_2045_p1 = tmp_2169_fu_2038_p3;

assign zext_ln39_36_fu_2060_p1 = add_ln39_31_fu_2055_p2;

assign zext_ln39_37_fu_2090_p1 = add_ln39_32_fu_2086_p2;

assign zext_ln39_38_fu_2099_p1 = add_ln39_33_fu_2095_p2;

assign zext_ln39_39_fu_2129_p1 = add_ln39_34_fu_2125_p2;

assign zext_ln39_3_fu_1517_p1 = add_ln39_7_fu_1511_p2;

assign zext_ln39_40_fu_2138_p1 = add_ln39_35_fu_2134_p2;

assign zext_ln39_41_fu_2168_p1 = add_ln39_36_fu_2164_p2;

assign zext_ln39_42_fu_2177_p1 = add_ln39_37_fu_2173_p2;

assign zext_ln39_43_fu_2215_p1 = tmp_2177_fu_2208_p3;

assign zext_ln39_44_fu_2226_p1 = tmp_2178_fu_2219_p3;

assign zext_ln39_45_fu_2241_p1 = add_ln39_39_fu_2236_p2;

assign zext_ln39_46_fu_2251_p1 = add_ln39_40_fu_2246_p2;

assign zext_ln39_47_fu_2281_p1 = add_ln39_41_fu_2277_p2;

assign zext_ln39_48_fu_2290_p1 = add_ln39_42_fu_2286_p2;

assign zext_ln39_49_fu_2323_p1 = add_ln39_43_fu_2319_p2;

assign zext_ln39_4_fu_1527_p1 = add_ln39_fu_1522_p2;

assign zext_ln39_50_fu_2332_p1 = add_ln39_44_fu_2328_p2;

assign zext_ln39_51_fu_2368_p1 = add_ln39_45_fu_2364_p2;

assign zext_ln39_52_fu_2387_p1 = tmp_2187_fu_2380_p3;

assign zext_ln39_53_fu_2402_p1 = add_ln39_47_fu_2397_p2;

assign zext_ln39_54_fu_2432_p1 = add_ln39_48_fu_2428_p2;

assign zext_ln39_55_fu_2441_p1 = add_ln39_49_fu_2437_p2;

assign zext_ln39_56_fu_2470_p1 = add_ln39_50_fu_2466_p2;

assign zext_ln39_57_fu_2479_p1 = add_ln39_51_fu_2475_p2;

assign zext_ln39_58_fu_2579_p1 = add_ln39_52_reg_4949;

assign zext_ln39_59_fu_2583_p1 = add_ln39_53_reg_4954;

assign zext_ln39_5_fu_1537_p1 = add_ln39_8_fu_1531_p2;

assign zext_ln39_60_fu_2513_p1 = tmp_2196_fu_2505_p3;

assign zext_ln39_61_fu_2607_p1 = add_ln39_55_reg_4969;

assign zext_ln39_62_fu_2611_p1 = add_ln39_56_reg_4974;

assign zext_ln39_63_fu_2636_p1 = add_ln39_57_reg_4979;

assign zext_ln39_64_fu_2640_p1 = add_ln39_58_reg_4984;

assign zext_ln39_65_fu_2708_p1 = add_ln39_59_reg_4989;

assign zext_ln39_66_fu_2712_p1 = add_ln39_60_reg_4994;

assign zext_ln39_67_fu_2737_p1 = add_ln39_61_reg_4999;

assign zext_ln39_6_fu_1551_p1 = add_ln39_1_fu_1546_p2;

assign zext_ln39_7_fu_1560_p1 = add_ln39_9_fu_1555_p2;

assign zext_ln39_8_fu_1570_p1 = add_ln39_2_fu_1565_p2;

assign zext_ln39_9_fu_1579_p1 = add_ln39_10_fu_1574_p2;

assign zext_ln39_fu_1487_p1 = tmp_2141_fu_1480_p3;

assign zext_ln7_1_fu_3341_p1 = sub_ln7_2_fu_3335_p2;

assign zext_ln7_2_fu_3447_p1 = add_ln7_1_fu_3442_p2;

assign zext_ln7_3_fu_3462_p1 = sub_ln7_3_fu_3457_p2;

assign zext_ln7_4_fu_3476_p1 = or_ln7_reg_5447;

assign zext_ln7_5_fu_3524_p1 = lshr_ln7_3_reg_5472;

assign zext_ln7_fu_3433_p1 = select_ln7_reg_5418;

always @ (posedge ap_clk) begin
    zext_ln38_4_cast_reg_4141[31:8] <= 24'b000000000000000000000000;
    zext_ln38_3_cast_reg_4176[31:8] <= 24'b000000000000000000000000;
    zext_ln38_2_cast_reg_4266[31:8] <= 24'b000000000000000000000000;
    zext_ln38_cast_reg_4271[30:7] <= 24'b000000000000000000000000;
    add_ln39_6_reg_4347[0] <= 1'b0;
    zext_ln39_2_reg_4356[10:5] <= 6'b000000;
    zext_ln39_4_reg_4371[10:5] <= 6'b000000;
    zext_ln39_6_reg_4391[10:5] <= 6'b000000;
    zext_ln39_8_reg_4406[10:5] <= 6'b000000;
    p_cast_reg_4421[5] <= 1'b0;
    zext_ln39_10_reg_4436[10:6] <= 5'b00000;
    zext_ln39_12_reg_4451[10:6] <= 5'b00000;
    zext_ln39_14_reg_4482[10:6] <= 5'b00000;
    add_ln39_14_reg_4497[0] <= 1'b0;
    add_ln39_22_reg_4588[0] <= 1'b0;
    add_ln39_30_reg_4673[0] <= 1'b0;
    add_ln39_38_reg_4784[0] <= 1'b0;
    zext_ln28_reg_4828[5] <= 1'b0;
    add_ln39_46_reg_4884[0] <= 1'b0;
    or_ln7_reg_5447[1] <= 1'b0;
    zext_ln7_reg_5452[63:24] <= 40'b0000000000000000000000000000000000000000;
end

endmodule //cnn_convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols
