
TP_AUTORADIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bdd8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000350  0800bf68  0800bf68  0000cf68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c2b8  0800c2b8  0000e074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c2b8  0800c2b8  0000d2b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c2c0  0800c2c0  0000e074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c2c0  0800c2c0  0000d2c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c2c4  0800c2c4  0000d2c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0800c2c8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d2d0  20000074  0800c33c  0000e074  2**2
                  ALLOC
 10 ._user_heap_stack 00001204  2000d344  0800c33c  0000e344  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001da4b  00000000  00000000  0000e0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c70  00000000  00000000  0002baef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001870  00000000  00000000  00030760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012da  00000000  00000000  00031fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ab01  00000000  00000000  000332aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020897  00000000  00000000  0005ddab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f95fd  00000000  00000000  0007e642  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00177c3f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069cc  00000000  00000000  00177c84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0017e650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bf50 	.word	0x0800bf50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800bf50 	.word	0x0800bf50

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2f>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a34:	bf24      	itt	cs
 8000a36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a3e:	d90d      	bls.n	8000a5c <__aeabi_d2f+0x30>
 8000a40:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a4c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a54:	bf08      	it	eq
 8000a56:	f020 0001 	biceq.w	r0, r0, #1
 8000a5a:	4770      	bx	lr
 8000a5c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a60:	d121      	bne.n	8000aa6 <__aeabi_d2f+0x7a>
 8000a62:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a66:	bfbc      	itt	lt
 8000a68:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a6c:	4770      	bxlt	lr
 8000a6e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a76:	f1c2 0218 	rsb	r2, r2, #24
 8000a7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a82:	fa20 f002 	lsr.w	r0, r0, r2
 8000a86:	bf18      	it	ne
 8000a88:	f040 0001 	orrne.w	r0, r0, #1
 8000a8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a98:	ea40 000c 	orr.w	r0, r0, ip
 8000a9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa4:	e7cc      	b.n	8000a40 <__aeabi_d2f+0x14>
 8000aa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aaa:	d107      	bne.n	8000abc <__aeabi_d2f+0x90>
 8000aac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab0:	bf1e      	ittt	ne
 8000ab2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ab6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aba:	4770      	bxne	lr
 8000abc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ac0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_uldivmod>:
 8000acc:	b953      	cbnz	r3, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ace:	b94a      	cbnz	r2, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ad0:	2900      	cmp	r1, #0
 8000ad2:	bf08      	it	eq
 8000ad4:	2800      	cmpeq	r0, #0
 8000ad6:	bf1c      	itt	ne
 8000ad8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000adc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000ae0:	f000 b988 	b.w	8000df4 <__aeabi_idiv0>
 8000ae4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aec:	f000 f806 	bl	8000afc <__udivmoddi4>
 8000af0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af8:	b004      	add	sp, #16
 8000afa:	4770      	bx	lr

08000afc <__udivmoddi4>:
 8000afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b00:	9d08      	ldr	r5, [sp, #32]
 8000b02:	468e      	mov	lr, r1
 8000b04:	4604      	mov	r4, r0
 8000b06:	4688      	mov	r8, r1
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d14a      	bne.n	8000ba2 <__udivmoddi4+0xa6>
 8000b0c:	428a      	cmp	r2, r1
 8000b0e:	4617      	mov	r7, r2
 8000b10:	d962      	bls.n	8000bd8 <__udivmoddi4+0xdc>
 8000b12:	fab2 f682 	clz	r6, r2
 8000b16:	b14e      	cbz	r6, 8000b2c <__udivmoddi4+0x30>
 8000b18:	f1c6 0320 	rsb	r3, r6, #32
 8000b1c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b20:	fa20 f303 	lsr.w	r3, r0, r3
 8000b24:	40b7      	lsls	r7, r6
 8000b26:	ea43 0808 	orr.w	r8, r3, r8
 8000b2a:	40b4      	lsls	r4, r6
 8000b2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b30:	fa1f fc87 	uxth.w	ip, r7
 8000b34:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b38:	0c23      	lsrs	r3, r4, #16
 8000b3a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b42:	fb01 f20c 	mul.w	r2, r1, ip
 8000b46:	429a      	cmp	r2, r3
 8000b48:	d909      	bls.n	8000b5e <__udivmoddi4+0x62>
 8000b4a:	18fb      	adds	r3, r7, r3
 8000b4c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000b50:	f080 80ea 	bcs.w	8000d28 <__udivmoddi4+0x22c>
 8000b54:	429a      	cmp	r2, r3
 8000b56:	f240 80e7 	bls.w	8000d28 <__udivmoddi4+0x22c>
 8000b5a:	3902      	subs	r1, #2
 8000b5c:	443b      	add	r3, r7
 8000b5e:	1a9a      	subs	r2, r3, r2
 8000b60:	b2a3      	uxth	r3, r4
 8000b62:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b66:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b6e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b72:	459c      	cmp	ip, r3
 8000b74:	d909      	bls.n	8000b8a <__udivmoddi4+0x8e>
 8000b76:	18fb      	adds	r3, r7, r3
 8000b78:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000b7c:	f080 80d6 	bcs.w	8000d2c <__udivmoddi4+0x230>
 8000b80:	459c      	cmp	ip, r3
 8000b82:	f240 80d3 	bls.w	8000d2c <__udivmoddi4+0x230>
 8000b86:	443b      	add	r3, r7
 8000b88:	3802      	subs	r0, #2
 8000b8a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b8e:	eba3 030c 	sub.w	r3, r3, ip
 8000b92:	2100      	movs	r1, #0
 8000b94:	b11d      	cbz	r5, 8000b9e <__udivmoddi4+0xa2>
 8000b96:	40f3      	lsrs	r3, r6
 8000b98:	2200      	movs	r2, #0
 8000b9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba2:	428b      	cmp	r3, r1
 8000ba4:	d905      	bls.n	8000bb2 <__udivmoddi4+0xb6>
 8000ba6:	b10d      	cbz	r5, 8000bac <__udivmoddi4+0xb0>
 8000ba8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bac:	2100      	movs	r1, #0
 8000bae:	4608      	mov	r0, r1
 8000bb0:	e7f5      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000bb2:	fab3 f183 	clz	r1, r3
 8000bb6:	2900      	cmp	r1, #0
 8000bb8:	d146      	bne.n	8000c48 <__udivmoddi4+0x14c>
 8000bba:	4573      	cmp	r3, lr
 8000bbc:	d302      	bcc.n	8000bc4 <__udivmoddi4+0xc8>
 8000bbe:	4282      	cmp	r2, r0
 8000bc0:	f200 8105 	bhi.w	8000dce <__udivmoddi4+0x2d2>
 8000bc4:	1a84      	subs	r4, r0, r2
 8000bc6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bca:	2001      	movs	r0, #1
 8000bcc:	4690      	mov	r8, r2
 8000bce:	2d00      	cmp	r5, #0
 8000bd0:	d0e5      	beq.n	8000b9e <__udivmoddi4+0xa2>
 8000bd2:	e9c5 4800 	strd	r4, r8, [r5]
 8000bd6:	e7e2      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	f000 8090 	beq.w	8000cfe <__udivmoddi4+0x202>
 8000bde:	fab2 f682 	clz	r6, r2
 8000be2:	2e00      	cmp	r6, #0
 8000be4:	f040 80a4 	bne.w	8000d30 <__udivmoddi4+0x234>
 8000be8:	1a8a      	subs	r2, r1, r2
 8000bea:	0c03      	lsrs	r3, r0, #16
 8000bec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf0:	b280      	uxth	r0, r0
 8000bf2:	b2bc      	uxth	r4, r7
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bfa:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c02:	fb04 f20c 	mul.w	r2, r4, ip
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d907      	bls.n	8000c1a <__udivmoddi4+0x11e>
 8000c0a:	18fb      	adds	r3, r7, r3
 8000c0c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000c10:	d202      	bcs.n	8000c18 <__udivmoddi4+0x11c>
 8000c12:	429a      	cmp	r2, r3
 8000c14:	f200 80e0 	bhi.w	8000dd8 <__udivmoddi4+0x2dc>
 8000c18:	46c4      	mov	ip, r8
 8000c1a:	1a9b      	subs	r3, r3, r2
 8000c1c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c20:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c24:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c28:	fb02 f404 	mul.w	r4, r2, r4
 8000c2c:	429c      	cmp	r4, r3
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x144>
 8000c30:	18fb      	adds	r3, r7, r3
 8000c32:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x142>
 8000c38:	429c      	cmp	r4, r3
 8000c3a:	f200 80ca 	bhi.w	8000dd2 <__udivmoddi4+0x2d6>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	1b1b      	subs	r3, r3, r4
 8000c42:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c46:	e7a5      	b.n	8000b94 <__udivmoddi4+0x98>
 8000c48:	f1c1 0620 	rsb	r6, r1, #32
 8000c4c:	408b      	lsls	r3, r1
 8000c4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c52:	431f      	orrs	r7, r3
 8000c54:	fa0e f401 	lsl.w	r4, lr, r1
 8000c58:	fa20 f306 	lsr.w	r3, r0, r6
 8000c5c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c60:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c64:	4323      	orrs	r3, r4
 8000c66:	fa00 f801 	lsl.w	r8, r0, r1
 8000c6a:	fa1f fc87 	uxth.w	ip, r7
 8000c6e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c72:	0c1c      	lsrs	r4, r3, #16
 8000c74:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c78:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c7c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c80:	45a6      	cmp	lr, r4
 8000c82:	fa02 f201 	lsl.w	r2, r2, r1
 8000c86:	d909      	bls.n	8000c9c <__udivmoddi4+0x1a0>
 8000c88:	193c      	adds	r4, r7, r4
 8000c8a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000c8e:	f080 809c 	bcs.w	8000dca <__udivmoddi4+0x2ce>
 8000c92:	45a6      	cmp	lr, r4
 8000c94:	f240 8099 	bls.w	8000dca <__udivmoddi4+0x2ce>
 8000c98:	3802      	subs	r0, #2
 8000c9a:	443c      	add	r4, r7
 8000c9c:	eba4 040e 	sub.w	r4, r4, lr
 8000ca0:	fa1f fe83 	uxth.w	lr, r3
 8000ca4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ca8:	fb09 4413 	mls	r4, r9, r3, r4
 8000cac:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cb0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cb4:	45a4      	cmp	ip, r4
 8000cb6:	d908      	bls.n	8000cca <__udivmoddi4+0x1ce>
 8000cb8:	193c      	adds	r4, r7, r4
 8000cba:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000cbe:	f080 8082 	bcs.w	8000dc6 <__udivmoddi4+0x2ca>
 8000cc2:	45a4      	cmp	ip, r4
 8000cc4:	d97f      	bls.n	8000dc6 <__udivmoddi4+0x2ca>
 8000cc6:	3b02      	subs	r3, #2
 8000cc8:	443c      	add	r4, r7
 8000cca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cce:	eba4 040c 	sub.w	r4, r4, ip
 8000cd2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cd6:	4564      	cmp	r4, ip
 8000cd8:	4673      	mov	r3, lr
 8000cda:	46e1      	mov	r9, ip
 8000cdc:	d362      	bcc.n	8000da4 <__udivmoddi4+0x2a8>
 8000cde:	d05f      	beq.n	8000da0 <__udivmoddi4+0x2a4>
 8000ce0:	b15d      	cbz	r5, 8000cfa <__udivmoddi4+0x1fe>
 8000ce2:	ebb8 0203 	subs.w	r2, r8, r3
 8000ce6:	eb64 0409 	sbc.w	r4, r4, r9
 8000cea:	fa04 f606 	lsl.w	r6, r4, r6
 8000cee:	fa22 f301 	lsr.w	r3, r2, r1
 8000cf2:	431e      	orrs	r6, r3
 8000cf4:	40cc      	lsrs	r4, r1
 8000cf6:	e9c5 6400 	strd	r6, r4, [r5]
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	e74f      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000cfe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d02:	0c01      	lsrs	r1, r0, #16
 8000d04:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d08:	b280      	uxth	r0, r0
 8000d0a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d0e:	463b      	mov	r3, r7
 8000d10:	4638      	mov	r0, r7
 8000d12:	463c      	mov	r4, r7
 8000d14:	46b8      	mov	r8, r7
 8000d16:	46be      	mov	lr, r7
 8000d18:	2620      	movs	r6, #32
 8000d1a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d1e:	eba2 0208 	sub.w	r2, r2, r8
 8000d22:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d26:	e766      	b.n	8000bf6 <__udivmoddi4+0xfa>
 8000d28:	4601      	mov	r1, r0
 8000d2a:	e718      	b.n	8000b5e <__udivmoddi4+0x62>
 8000d2c:	4610      	mov	r0, r2
 8000d2e:	e72c      	b.n	8000b8a <__udivmoddi4+0x8e>
 8000d30:	f1c6 0220 	rsb	r2, r6, #32
 8000d34:	fa2e f302 	lsr.w	r3, lr, r2
 8000d38:	40b7      	lsls	r7, r6
 8000d3a:	40b1      	lsls	r1, r6
 8000d3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d44:	430a      	orrs	r2, r1
 8000d46:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d4a:	b2bc      	uxth	r4, r7
 8000d4c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d50:	0c11      	lsrs	r1, r2, #16
 8000d52:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d56:	fb08 f904 	mul.w	r9, r8, r4
 8000d5a:	40b0      	lsls	r0, r6
 8000d5c:	4589      	cmp	r9, r1
 8000d5e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d62:	b280      	uxth	r0, r0
 8000d64:	d93e      	bls.n	8000de4 <__udivmoddi4+0x2e8>
 8000d66:	1879      	adds	r1, r7, r1
 8000d68:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000d6c:	d201      	bcs.n	8000d72 <__udivmoddi4+0x276>
 8000d6e:	4589      	cmp	r9, r1
 8000d70:	d81f      	bhi.n	8000db2 <__udivmoddi4+0x2b6>
 8000d72:	eba1 0109 	sub.w	r1, r1, r9
 8000d76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7a:	fb09 f804 	mul.w	r8, r9, r4
 8000d7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d82:	b292      	uxth	r2, r2
 8000d84:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d88:	4542      	cmp	r2, r8
 8000d8a:	d229      	bcs.n	8000de0 <__udivmoddi4+0x2e4>
 8000d8c:	18ba      	adds	r2, r7, r2
 8000d8e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000d92:	d2c4      	bcs.n	8000d1e <__udivmoddi4+0x222>
 8000d94:	4542      	cmp	r2, r8
 8000d96:	d2c2      	bcs.n	8000d1e <__udivmoddi4+0x222>
 8000d98:	f1a9 0102 	sub.w	r1, r9, #2
 8000d9c:	443a      	add	r2, r7
 8000d9e:	e7be      	b.n	8000d1e <__udivmoddi4+0x222>
 8000da0:	45f0      	cmp	r8, lr
 8000da2:	d29d      	bcs.n	8000ce0 <__udivmoddi4+0x1e4>
 8000da4:	ebbe 0302 	subs.w	r3, lr, r2
 8000da8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000dac:	3801      	subs	r0, #1
 8000dae:	46e1      	mov	r9, ip
 8000db0:	e796      	b.n	8000ce0 <__udivmoddi4+0x1e4>
 8000db2:	eba7 0909 	sub.w	r9, r7, r9
 8000db6:	4449      	add	r1, r9
 8000db8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dbc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dc0:	fb09 f804 	mul.w	r8, r9, r4
 8000dc4:	e7db      	b.n	8000d7e <__udivmoddi4+0x282>
 8000dc6:	4673      	mov	r3, lr
 8000dc8:	e77f      	b.n	8000cca <__udivmoddi4+0x1ce>
 8000dca:	4650      	mov	r0, sl
 8000dcc:	e766      	b.n	8000c9c <__udivmoddi4+0x1a0>
 8000dce:	4608      	mov	r0, r1
 8000dd0:	e6fd      	b.n	8000bce <__udivmoddi4+0xd2>
 8000dd2:	443b      	add	r3, r7
 8000dd4:	3a02      	subs	r2, #2
 8000dd6:	e733      	b.n	8000c40 <__udivmoddi4+0x144>
 8000dd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ddc:	443b      	add	r3, r7
 8000dde:	e71c      	b.n	8000c1a <__udivmoddi4+0x11e>
 8000de0:	4649      	mov	r1, r9
 8000de2:	e79c      	b.n	8000d1e <__udivmoddi4+0x222>
 8000de4:	eba1 0109 	sub.w	r1, r1, r9
 8000de8:	46c4      	mov	ip, r8
 8000dea:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dee:	fb09 f804 	mul.w	r8, r9, r4
 8000df2:	e7c4      	b.n	8000d7e <__udivmoddi4+0x282>

08000df4 <__aeabi_idiv0>:
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop

08000df8 <MCP23S17_Init>:

// ===================================================================
// Fonctions
// ===================================================================

void MCP23S17_Init(void) {
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
    // CS high
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 8000dfc:	4b19      	ldr	r3, [pc, #100]	@ (8000e64 <MCP23S17_Init+0x6c>)
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	4a18      	ldr	r2, [pc, #96]	@ (8000e64 <MCP23S17_Init+0x6c>)
 8000e02:	8911      	ldrh	r1, [r2, #8]
 8000e04:	2201      	movs	r2, #1
 8000e06:	4618      	mov	r0, r3
 8000e08:	f002 f942 	bl	8003090 <HAL_GPIO_WritePin>

    // Reset pulse
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_RESET);
 8000e0c:	4b15      	ldr	r3, [pc, #84]	@ (8000e64 <MCP23S17_Init+0x6c>)
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	4a14      	ldr	r2, [pc, #80]	@ (8000e64 <MCP23S17_Init+0x6c>)
 8000e12:	8a11      	ldrh	r1, [r2, #16]
 8000e14:	2200      	movs	r2, #0
 8000e16:	4618      	mov	r0, r3
 8000e18:	f002 f93a 	bl	8003090 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	f001 fbe1 	bl	80025e4 <HAL_Delay>
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_SET);
 8000e22:	4b10      	ldr	r3, [pc, #64]	@ (8000e64 <MCP23S17_Init+0x6c>)
 8000e24:	68db      	ldr	r3, [r3, #12]
 8000e26:	4a0f      	ldr	r2, [pc, #60]	@ (8000e64 <MCP23S17_Init+0x6c>)
 8000e28:	8a11      	ldrh	r1, [r2, #16]
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f002 f92f 	bl	8003090 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000e32:	2001      	movs	r0, #1
 8000e34:	f001 fbd6 	bl	80025e4 <HAL_Delay>

    // Config IOCON : BANK=0, SEQOP=0
    MCP23S17_WriteRegister(MCP23S17_IOCON, 0x20);
 8000e38:	2120      	movs	r1, #32
 8000e3a:	200a      	movs	r0, #10
 8000e3c:	f000 f814 	bl	8000e68 <MCP23S17_WriteRegister>

    // Tous les pins en sortie (0 = output)
    MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00);
 8000e40:	2100      	movs	r1, #0
 8000e42:	2000      	movs	r0, #0
 8000e44:	f000 f810 	bl	8000e68 <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00);
 8000e48:	2100      	movs	r1, #0
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	f000 f80c 	bl	8000e68 <MCP23S17_WriteRegister>

    // Éteindre toutes les LEDs au démarrage
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0x00);
 8000e50:	2100      	movs	r1, #0
 8000e52:	2012      	movs	r0, #18
 8000e54:	f000 f808 	bl	8000e68 <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
 8000e58:	2100      	movs	r1, #0
 8000e5a:	2013      	movs	r0, #19
 8000e5c:	f000 f804 	bl	8000e68 <MCP23S17_WriteRegister>
}
 8000e60:	bf00      	nop
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	20000000 	.word	0x20000000

08000e68 <MCP23S17_WriteRegister>:

void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	460a      	mov	r2, r1
 8000e72:	71fb      	strb	r3, [r7, #7]
 8000e74:	4613      	mov	r3, r2
 8000e76:	71bb      	strb	r3, [r7, #6]
    uint8_t txData[3] = {
        (uint8_t)(0x40 | (hmcp23s17.address << 1)),  // Write opcode
 8000e78:	4b15      	ldr	r3, [pc, #84]	@ (8000ed0 <MCP23S17_WriteRegister+0x68>)
 8000e7a:	7c9b      	ldrb	r3, [r3, #18]
 8000e7c:	b25b      	sxtb	r3, r3
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	b25b      	sxtb	r3, r3
 8000e82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e86:	b25b      	sxtb	r3, r3
 8000e88:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 8000e8a:	733b      	strb	r3, [r7, #12]
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	737b      	strb	r3, [r7, #13]
 8000e90:	79bb      	ldrb	r3, [r7, #6]
 8000e92:	73bb      	strb	r3, [r7, #14]
        reg,
        value
    };

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 8000e94:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed0 <MCP23S17_WriteRegister+0x68>)
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	4a0d      	ldr	r2, [pc, #52]	@ (8000ed0 <MCP23S17_WriteRegister+0x68>)
 8000e9a:	8911      	ldrh	r1, [r2, #8]
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f002 f8f6 	bl	8003090 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hmcp23s17.hspi, txData, 3, HAL_MAX_DELAY);
 8000ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed0 <MCP23S17_WriteRegister+0x68>)
 8000ea6:	6818      	ldr	r0, [r3, #0]
 8000ea8:	f107 010c 	add.w	r1, r7, #12
 8000eac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000eb0:	2203      	movs	r2, #3
 8000eb2:	f006 f8c0 	bl	8007036 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 8000eb6:	4b06      	ldr	r3, [pc, #24]	@ (8000ed0 <MCP23S17_WriteRegister+0x68>)
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	4a05      	ldr	r2, [pc, #20]	@ (8000ed0 <MCP23S17_WriteRegister+0x68>)
 8000ebc:	8911      	ldrh	r1, [r2, #8]
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f002 f8e5 	bl	8003090 <HAL_GPIO_WritePin>
}
 8000ec6:	bf00      	nop
 8000ec8:	3710      	adds	r7, #16
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	20000000 	.word	0x20000000

08000ed4 <MCP23S17_ReadRegister>:

uint8_t MCP23S17_ReadRegister(uint8_t reg) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af02      	add	r7, sp, #8
 8000eda:	4603      	mov	r3, r0
 8000edc:	71fb      	strb	r3, [r7, #7]
    uint8_t txData[3] = {
        (uint8_t)(0x41 | (hmcp23s17.address << 1)),  // Read opcode
 8000ede:	4b1b      	ldr	r3, [pc, #108]	@ (8000f4c <MCP23S17_ReadRegister+0x78>)
 8000ee0:	7c9b      	ldrb	r3, [r3, #18]
 8000ee2:	b25b      	sxtb	r3, r3
 8000ee4:	005b      	lsls	r3, r3, #1
 8000ee6:	b25b      	sxtb	r3, r3
 8000ee8:	f043 0341 	orr.w	r3, r3, #65	@ 0x41
 8000eec:	b25b      	sxtb	r3, r3
 8000eee:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 8000ef0:	733b      	strb	r3, [r7, #12]
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	737b      	strb	r3, [r7, #13]
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	73bb      	strb	r3, [r7, #14]
        reg,
        0x00
    };
    uint8_t rxData[3] = {0};
 8000efa:	f107 0308 	add.w	r3, r7, #8
 8000efe:	2100      	movs	r1, #0
 8000f00:	460a      	mov	r2, r1
 8000f02:	801a      	strh	r2, [r3, #0]
 8000f04:	460a      	mov	r2, r1
 8000f06:	709a      	strb	r2, [r3, #2]

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 8000f08:	4b10      	ldr	r3, [pc, #64]	@ (8000f4c <MCP23S17_ReadRegister+0x78>)
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	4a0f      	ldr	r2, [pc, #60]	@ (8000f4c <MCP23S17_ReadRegister+0x78>)
 8000f0e:	8911      	ldrh	r1, [r2, #8]
 8000f10:	2200      	movs	r2, #0
 8000f12:	4618      	mov	r0, r3
 8000f14:	f002 f8bc 	bl	8003090 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(hmcp23s17.hspi, txData, rxData, 3, HAL_MAX_DELAY);
 8000f18:	4b0c      	ldr	r3, [pc, #48]	@ (8000f4c <MCP23S17_ReadRegister+0x78>)
 8000f1a:	6818      	ldr	r0, [r3, #0]
 8000f1c:	f107 0208 	add.w	r2, r7, #8
 8000f20:	f107 010c 	add.w	r1, r7, #12
 8000f24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	2303      	movs	r3, #3
 8000f2c:	f006 f9f9 	bl	8007322 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 8000f30:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <MCP23S17_ReadRegister+0x78>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	4a05      	ldr	r2, [pc, #20]	@ (8000f4c <MCP23S17_ReadRegister+0x78>)
 8000f36:	8911      	ldrh	r1, [r2, #8]
 8000f38:	2201      	movs	r2, #1
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f002 f8a8 	bl	8003090 <HAL_GPIO_WritePin>

    return rxData[2];
 8000f40:	7abb      	ldrb	r3, [r7, #10]
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3710      	adds	r7, #16
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000000 	.word	0x20000000

08000f50 <MCP23S17_SetAllPinsHigh>:

// Allume TOUTES les LEDs
void MCP23S17_SetAllPinsHigh(void) {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0xFF);
 8000f54:	21ff      	movs	r1, #255	@ 0xff
 8000f56:	2012      	movs	r0, #18
 8000f58:	f7ff ff86 	bl	8000e68 <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0xFF);
 8000f5c:	21ff      	movs	r1, #255	@ 0xff
 8000f5e:	2013      	movs	r0, #19
 8000f60:	f7ff ff82 	bl	8000e68 <MCP23S17_WriteRegister>
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <Select_LED>:
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
}

// Allume une LED spécifique (0 à 15)
void Select_LED(char port, uint8_t led,uint8_t state)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	71fb      	strb	r3, [r7, #7]
 8000f72:	460b      	mov	r3, r1
 8000f74:	71bb      	strb	r3, [r7, #6]
 8000f76:	4613      	mov	r3, r2
 8000f78:	717b      	strb	r3, [r7, #5]
    if (led > 7) return;
 8000f7a:	79bb      	ldrb	r3, [r7, #6]
 8000f7c:	2b07      	cmp	r3, #7
 8000f7e:	d836      	bhi.n	8000fee <Select_LED+0x86>

    uint8_t reg = (port == 'A' || port == 'a') ? MCP23S17_GPIOA : MCP23S17_GPIOB;
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	2b41      	cmp	r3, #65	@ 0x41
 8000f84:	d002      	beq.n	8000f8c <Select_LED+0x24>
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	2b61      	cmp	r3, #97	@ 0x61
 8000f8a:	d101      	bne.n	8000f90 <Select_LED+0x28>
 8000f8c:	2312      	movs	r3, #18
 8000f8e:	e000      	b.n	8000f92 <Select_LED+0x2a>
 8000f90:	2313      	movs	r3, #19
 8000f92:	73bb      	strb	r3, [r7, #14]
    uint8_t current = MCP23S17_ReadRegister(reg);
 8000f94:	7bbb      	ldrb	r3, [r7, #14]
 8000f96:	4618      	mov	r0, r3
 8000f98:	f7ff ff9c 	bl	8000ed4 <MCP23S17_ReadRegister>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	73fb      	strb	r3, [r7, #15]
    // On part du principe que tout est allumé (0xFF)
    // On force un seul bit à 0 → éteint la LED
    if (state == 1)
 8000fa0:	797b      	ldrb	r3, [r7, #5]
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d10d      	bne.n	8000fc2 <Select_LED+0x5a>
    {
        uint8_t pattern = 0xFF;           // 11111111
 8000fa6:	23ff      	movs	r3, #255	@ 0xff
 8000fa8:	737b      	strb	r3, [r7, #13]
        current &= ~(1 << led);           // Met le bit `led` à 0
 8000faa:	79bb      	ldrb	r3, [r7, #6]
 8000fac:	2201      	movs	r2, #1
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	b25b      	sxtb	r3, r3
 8000fb4:	43db      	mvns	r3, r3
 8000fb6:	b25a      	sxtb	r2, r3
 8000fb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	b25b      	sxtb	r3, r3
 8000fc0:	73fb      	strb	r3, [r7, #15]
    }

    if (state == 0)
 8000fc2:	797b      	ldrb	r3, [r7, #5]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d10b      	bne.n	8000fe0 <Select_LED+0x78>
	{
		uint8_t pattern = 0xFF;           // 11111111
 8000fc8:	23ff      	movs	r3, #255	@ 0xff
 8000fca:	733b      	strb	r3, [r7, #12]
		current |= (1 << led);           // Met le bit `led` à 0
 8000fcc:	79bb      	ldrb	r3, [r7, #6]
 8000fce:	2201      	movs	r2, #1
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	b25a      	sxtb	r2, r3
 8000fd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	b25b      	sxtb	r3, r3
 8000fde:	73fb      	strb	r3, [r7, #15]
	}


    MCP23S17_WriteRegister(reg, current);
 8000fe0:	7bfa      	ldrb	r2, [r7, #15]
 8000fe2:	7bbb      	ldrb	r3, [r7, #14]
 8000fe4:	4611      	mov	r1, r2
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff ff3e 	bl	8000e68 <MCP23S17_WriteRegister>
 8000fec:	e000      	b.n	8000ff0 <Select_LED+0x88>
    if (led > 7) return;
 8000fee:	bf00      	nop
}
 8000ff0:	3710      	adds	r7, #16
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
	...

08000ff8 <RC_filter_init>:
//----------------------------------------

// Calcule les coefficients A, B et D
// Et les stocke dans la structure
void RC_filter_init(h_RC_filter_t* h_RC_filter, uint16_t cutoff_frequency, uint16_t sampling_frequency)
{
 8000ff8:	b5b0      	push	{r4, r5, r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	460b      	mov	r3, r1
 8001002:	807b      	strh	r3, [r7, #2]
 8001004:	4613      	mov	r3, r2
 8001006:	803b      	strh	r3, [r7, #0]
	h_RC_filter->coeff_A = 1;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2201      	movs	r2, #1
 800100c:	601a      	str	r2, [r3, #0]
	h_RC_filter->coeff_B =(float)(sampling_frequency * (1 / (2.0 * 3.14 * cutoff_frequency)));
 800100e:	883b      	ldrh	r3, [r7, #0]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff fa8f 	bl	8000534 <__aeabi_i2d>
 8001016:	4604      	mov	r4, r0
 8001018:	460d      	mov	r5, r1
 800101a:	887b      	ldrh	r3, [r7, #2]
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff fa89 	bl	8000534 <__aeabi_i2d>
 8001022:	a323      	add	r3, pc, #140	@ (adr r3, 80010b0 <RC_filter_init+0xb8>)
 8001024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001028:	f7ff faee 	bl	8000608 <__aeabi_dmul>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	f04f 0000 	mov.w	r0, #0
 8001034:	4920      	ldr	r1, [pc, #128]	@ (80010b8 <RC_filter_init+0xc0>)
 8001036:	f7ff fc11 	bl	800085c <__aeabi_ddiv>
 800103a:	4602      	mov	r2, r0
 800103c:	460b      	mov	r3, r1
 800103e:	4620      	mov	r0, r4
 8001040:	4629      	mov	r1, r5
 8001042:	f7ff fae1 	bl	8000608 <__aeabi_dmul>
 8001046:	4602      	mov	r2, r0
 8001048:	460b      	mov	r3, r1
 800104a:	4610      	mov	r0, r2
 800104c:	4619      	mov	r1, r3
 800104e:	f7ff fced 	bl	8000a2c <__aeabi_d2f>
 8001052:	4602      	mov	r2, r0
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	605a      	str	r2, [r3, #4]
	h_RC_filter->coeff_D =(float) (1 + sampling_frequency / (2.0 * 3.14 * cutoff_frequency));
 8001058:	883b      	ldrh	r3, [r7, #0]
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fa6a 	bl	8000534 <__aeabi_i2d>
 8001060:	4604      	mov	r4, r0
 8001062:	460d      	mov	r5, r1
 8001064:	887b      	ldrh	r3, [r7, #2]
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff fa64 	bl	8000534 <__aeabi_i2d>
 800106c:	a310      	add	r3, pc, #64	@ (adr r3, 80010b0 <RC_filter_init+0xb8>)
 800106e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001072:	f7ff fac9 	bl	8000608 <__aeabi_dmul>
 8001076:	4602      	mov	r2, r0
 8001078:	460b      	mov	r3, r1
 800107a:	4620      	mov	r0, r4
 800107c:	4629      	mov	r1, r5
 800107e:	f7ff fbed 	bl	800085c <__aeabi_ddiv>
 8001082:	4602      	mov	r2, r0
 8001084:	460b      	mov	r3, r1
 8001086:	4610      	mov	r0, r2
 8001088:	4619      	mov	r1, r3
 800108a:	f04f 0200 	mov.w	r2, #0
 800108e:	4b0a      	ldr	r3, [pc, #40]	@ (80010b8 <RC_filter_init+0xc0>)
 8001090:	f7ff f904 	bl	800029c <__adddf3>
 8001094:	4602      	mov	r2, r0
 8001096:	460b      	mov	r3, r1
 8001098:	4610      	mov	r0, r2
 800109a:	4619      	mov	r1, r3
 800109c:	f7ff fcc6 	bl	8000a2c <__aeabi_d2f>
 80010a0:	4602      	mov	r2, r0
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	609a      	str	r2, [r3, #8]
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bdb0      	pop	{r4, r5, r7, pc}
 80010ae:	bf00      	nop
 80010b0:	51eb851f 	.word	0x51eb851f
 80010b4:	40191eb8 	.word	0x40191eb8
 80010b8:	3ff00000 	.word	0x3ff00000

080010bc <RC_filter_update>:
// Implémente l'équation de récurrence
// Faites attention au type des différentes variables
int16_t RC_filter_update(h_RC_filter_t* h_RC_filter, uint16_t input)
{
 80010bc:	b480      	push	{r7}
 80010be:	b085      	sub	sp, #20
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	807b      	strh	r3, [r7, #2]
    float out = (h_RC_filter->coeff_A * input + h_RC_filter->coeff_B * h_RC_filter->out_prev) / h_RC_filter->coeff_D;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	887a      	ldrh	r2, [r7, #2]
 80010ce:	fb02 f303 	mul.w	r3, r2, r3
 80010d2:	ee07 3a90 	vmov	s15, r3
 80010d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	edd3 6a01 	vldr	s13, [r3, #4]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	899b      	ldrh	r3, [r3, #12]
 80010e4:	ee07 3a90 	vmov	s15, r3
 80010e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010f0:	ee77 6a27 	vadd.f32	s13, s14, s15
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	ed93 7a02 	vldr	s14, [r3, #8]
 80010fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010fe:	edc7 7a03 	vstr	s15, [r7, #12]
    h_RC_filter->out_prev = out;
 8001102:	edd7 7a03 	vldr	s15, [r7, #12]
 8001106:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800110a:	ee17 3a90 	vmov	r3, s15
 800110e:	b29a      	uxth	r2, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	819a      	strh	r2, [r3, #12]

    // Clamp pour retourner un int16_t positif
    if (out < 0)
 8001114:	edd7 7a03 	vldr	s15, [r7, #12]
 8001118:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800111c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001120:	d501      	bpl.n	8001126 <RC_filter_update+0x6a>
        return 0;
 8001122:	2300      	movs	r3, #0
 8001124:	e012      	b.n	800114c <RC_filter_update+0x90>
    else if (out > 65535)  // uint16 max
 8001126:	edd7 7a03 	vldr	s15, [r7, #12]
 800112a:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001158 <RC_filter_update+0x9c>
 800112e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001136:	dd02      	ble.n	800113e <RC_filter_update+0x82>
        return 65535;
 8001138:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800113c:	e006      	b.n	800114c <RC_filter_update+0x90>
    else
        return (int16_t)out;
 800113e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001142:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001146:	ee17 3a90 	vmov	r3, s15
 800114a:	b21b      	sxth	r3, r3
}
 800114c:	4618      	mov	r0, r3
 800114e:	3714      	adds	r7, #20
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	477fff00 	.word	0x477fff00

0800115c <Process_Audio_Buffer>:

void Process_Audio_Buffer(int16_t *src, int16_t *dst, uint32_t len_in_bytes)
{
 800115c:	b480      	push	{r7}
 800115e:	b08b      	sub	sp, #44	@ 0x2c
 8001160:	af00      	add	r7, sp, #0
 8001162:	60f8      	str	r0, [r7, #12]
 8001164:	60b9      	str	r1, [r7, #8]
 8001166:	607a      	str	r2, [r7, #4]
	uint16_t *pSrc = (uint16_t*)src;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	623b      	str	r3, [r7, #32]
	uint16_t *pDst = (uint16_t*)dst;
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	61fb      	str	r3, [r7, #28]

	uint32_t num_samples = len_in_bytes / 2;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	085b      	lsrs	r3, r3, #1
 8001174:	61bb      	str	r3, [r7, #24]

	for (uint32_t i = 0; i < num_samples; i++)
 8001176:	2300      	movs	r3, #0
 8001178:	627b      	str	r3, [r7, #36]	@ 0x24
 800117a:	e033      	b.n	80011e4 <Process_Audio_Buffer+0x88>
	{

		int16_t input_sample=pSrc[i];
 800117c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117e:	005b      	lsls	r3, r3, #1
 8001180:	6a3a      	ldr	r2, [r7, #32]
 8001182:	4413      	add	r3, r2
 8001184:	881b      	ldrh	r3, [r3, #0]
 8001186:	82fb      	strh	r3, [r7, #22]

		// 1. Lire l'échantillon qui a été stocké il y a longtemps (l'écho)
		int16_t delayed_sample = delay_buffer[delay_index];
 8001188:	4b1c      	ldr	r3, [pc, #112]	@ (80011fc <Process_Audio_Buffer+0xa0>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a1c      	ldr	r2, [pc, #112]	@ (8001200 <Process_Audio_Buffer+0xa4>)
 800118e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001192:	82bb      	strh	r3, [r7, #20]

		// 2. Calculer la sortie : Son actuel + (Echo * volume)
		// On divise par 2 l'écho pour qu'il soit moins fort (decay)
		int16_t output_sample = input_sample + (delayed_sample / 2);
 8001194:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001198:	0fda      	lsrs	r2, r3, #31
 800119a:	4413      	add	r3, r2
 800119c:	105b      	asrs	r3, r3, #1
 800119e:	b21b      	sxth	r3, r3
 80011a0:	b29a      	uxth	r2, r3
 80011a2:	8afb      	ldrh	r3, [r7, #22]
 80011a4:	4413      	add	r3, r2
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	827b      	strh	r3, [r7, #18]

		// 3. Ecrire le son actuel dans la mémoire pour le futur
		delay_buffer[delay_index] = input_sample;
 80011aa:	4b14      	ldr	r3, [pc, #80]	@ (80011fc <Process_Audio_Buffer+0xa0>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4914      	ldr	r1, [pc, #80]	@ (8001200 <Process_Audio_Buffer+0xa4>)
 80011b0:	8afa      	ldrh	r2, [r7, #22]
 80011b2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

		// 4. Avancer l'index et boucler si on arrive au bout (Buffer Circulaire)
		delay_index++;
 80011b6:	4b11      	ldr	r3, [pc, #68]	@ (80011fc <Process_Audio_Buffer+0xa0>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	3301      	adds	r3, #1
 80011bc:	4a0f      	ldr	r2, [pc, #60]	@ (80011fc <Process_Audio_Buffer+0xa0>)
 80011be:	6013      	str	r3, [r2, #0]
		if (delay_index >= DELAY_BUF_SIZE) {
 80011c0:	4b0e      	ldr	r3, [pc, #56]	@ (80011fc <Process_Audio_Buffer+0xa0>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80011c8:	4293      	cmp	r3, r2
 80011ca:	d902      	bls.n	80011d2 <Process_Audio_Buffer+0x76>
			delay_index = 0;
 80011cc:	4b0b      	ldr	r3, [pc, #44]	@ (80011fc <Process_Audio_Buffer+0xa0>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
		}

		// 5. Envoyer vers le DAC
		pDst[i] = output_sample;
 80011d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	69fa      	ldr	r2, [r7, #28]
 80011d8:	4413      	add	r3, r2
 80011da:	8a7a      	ldrh	r2, [r7, #18]
 80011dc:	801a      	strh	r2, [r3, #0]
	for (uint32_t i = 0; i < num_samples; i++)
 80011de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e0:	3301      	adds	r3, #1
 80011e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80011e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011e6:	69bb      	ldr	r3, [r7, #24]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d3c7      	bcc.n	800117c <Process_Audio_Buffer+0x20>
	}
}
 80011ec:	bf00      	nop
 80011ee:	bf00      	nop
 80011f0:	372c      	adds	r7, #44	@ 0x2c
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	20009cd0 	.word	0x20009cd0
 8001200:	20000090 	.word	0x20000090

08001204 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800120a:	4b10      	ldr	r3, [pc, #64]	@ (800124c <MX_DMA_Init+0x48>)
 800120c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800120e:	4a0f      	ldr	r2, [pc, #60]	@ (800124c <MX_DMA_Init+0x48>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	6493      	str	r3, [r2, #72]	@ 0x48
 8001216:	4b0d      	ldr	r3, [pc, #52]	@ (800124c <MX_DMA_Init+0x48>)
 8001218:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8001222:	2200      	movs	r2, #0
 8001224:	2105      	movs	r1, #5
 8001226:	2010      	movs	r0, #16
 8001228:	f001 fadb 	bl	80027e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800122c:	2010      	movs	r0, #16
 800122e:	f001 faf4 	bl	800281a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	2105      	movs	r1, #5
 8001236:	2011      	movs	r0, #17
 8001238:	f001 fad3 	bl	80027e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800123c:	2011      	movs	r0, #17
 800123e:	f001 faec 	bl	800281a <HAL_NVIC_EnableIRQ>

}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40021000 	.word	0x40021000

08001250 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001250:	b480      	push	{r7}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	4a07      	ldr	r2, [pc, #28]	@ (800127c <vApplicationGetIdleTaskMemory+0x2c>)
 8001260:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	4a06      	ldr	r2, [pc, #24]	@ (8001280 <vApplicationGetIdleTaskMemory+0x30>)
 8001266:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2280      	movs	r2, #128	@ 0x80
 800126c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800126e:	bf00      	nop
 8001270:	3714      	adds	r7, #20
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	20009cd8 	.word	0x20009cd8
 8001280:	20009d2c 	.word	0x20009d2c

08001284 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001284:	b5b0      	push	{r4, r5, r7, lr}
 8001286:	b088      	sub	sp, #32
 8001288:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800128a:	4b0a      	ldr	r3, [pc, #40]	@ (80012b4 <MX_FREERTOS_Init+0x30>)
 800128c:	1d3c      	adds	r4, r7, #4
 800128e:	461d      	mov	r5, r3
 8001290:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001292:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001294:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001298:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800129c:	1d3b      	adds	r3, r7, #4
 800129e:	2100      	movs	r1, #0
 80012a0:	4618      	mov	r0, r3
 80012a2:	f007 ffca 	bl	800923a <osThreadCreate>
 80012a6:	4603      	mov	r3, r0
 80012a8:	4a03      	ldr	r2, [pc, #12]	@ (80012b8 <MX_FREERTOS_Init+0x34>)
 80012aa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80012ac:	bf00      	nop
 80012ae:	3720      	adds	r7, #32
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bdb0      	pop	{r4, r5, r7, pc}
 80012b4:	0800bf74 	.word	0x0800bf74
 80012b8:	20009cd4 	.word	0x20009cd4

080012bc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80012c4:	2001      	movs	r0, #1
 80012c6:	f008 f804 	bl	80092d2 <osDelay>
 80012ca:	e7fb      	b.n	80012c4 <StartDefaultTask+0x8>

080012cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08a      	sub	sp, #40	@ 0x28
 80012d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d2:	f107 0314 	add.w	r3, r7, #20
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	605a      	str	r2, [r3, #4]
 80012dc:	609a      	str	r2, [r3, #8]
 80012de:	60da      	str	r2, [r3, #12]
 80012e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012e2:	4b35      	ldr	r3, [pc, #212]	@ (80013b8 <MX_GPIO_Init+0xec>)
 80012e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e6:	4a34      	ldr	r2, [pc, #208]	@ (80013b8 <MX_GPIO_Init+0xec>)
 80012e8:	f043 0304 	orr.w	r3, r3, #4
 80012ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ee:	4b32      	ldr	r3, [pc, #200]	@ (80013b8 <MX_GPIO_Init+0xec>)
 80012f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f2:	f003 0304 	and.w	r3, r3, #4
 80012f6:	613b      	str	r3, [r7, #16]
 80012f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012fa:	4b2f      	ldr	r3, [pc, #188]	@ (80013b8 <MX_GPIO_Init+0xec>)
 80012fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fe:	4a2e      	ldr	r2, [pc, #184]	@ (80013b8 <MX_GPIO_Init+0xec>)
 8001300:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001304:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001306:	4b2c      	ldr	r3, [pc, #176]	@ (80013b8 <MX_GPIO_Init+0xec>)
 8001308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001312:	4b29      	ldr	r3, [pc, #164]	@ (80013b8 <MX_GPIO_Init+0xec>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001316:	4a28      	ldr	r2, [pc, #160]	@ (80013b8 <MX_GPIO_Init+0xec>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800131e:	4b26      	ldr	r3, [pc, #152]	@ (80013b8 <MX_GPIO_Init+0xec>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800132a:	4b23      	ldr	r3, [pc, #140]	@ (80013b8 <MX_GPIO_Init+0xec>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132e:	4a22      	ldr	r2, [pc, #136]	@ (80013b8 <MX_GPIO_Init+0xec>)
 8001330:	f043 0302 	orr.w	r3, r3, #2
 8001334:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001336:	4b20      	ldr	r3, [pc, #128]	@ (80013b8 <MX_GPIO_Init+0xec>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	f003 0302 	and.w	r3, r3, #2
 800133e:	607b      	str	r3, [r7, #4]
 8001340:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 8001342:	2200      	movs	r2, #0
 8001344:	2121      	movs	r1, #33	@ 0x21
 8001346:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800134a:	f001 fea1 	bl	8003090 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800134e:	2200      	movs	r2, #0
 8001350:	2180      	movs	r1, #128	@ 0x80
 8001352:	481a      	ldr	r0, [pc, #104]	@ (80013bc <MX_GPIO_Init+0xf0>)
 8001354:	f001 fe9c 	bl	8003090 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001358:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800135c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800135e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001362:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001364:	2300      	movs	r3, #0
 8001366:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001368:	f107 0314 	add.w	r3, r7, #20
 800136c:	4619      	mov	r1, r3
 800136e:	4814      	ldr	r0, [pc, #80]	@ (80013c0 <MX_GPIO_Init+0xf4>)
 8001370:	f001 fce4 	bl	8002d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 8001374:	2321      	movs	r3, #33	@ 0x21
 8001376:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001378:	2301      	movs	r3, #1
 800137a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	2300      	movs	r3, #0
 800137e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001380:	2300      	movs	r3, #0
 8001382:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	4619      	mov	r1, r3
 800138a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800138e:	f001 fcd5 	bl	8002d3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001392:	2380      	movs	r3, #128	@ 0x80
 8001394:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001396:	2301      	movs	r3, #1
 8001398:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	2300      	movs	r3, #0
 800139c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139e:	2300      	movs	r3, #0
 80013a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a2:	f107 0314 	add.w	r3, r7, #20
 80013a6:	4619      	mov	r1, r3
 80013a8:	4804      	ldr	r0, [pc, #16]	@ (80013bc <MX_GPIO_Init+0xf0>)
 80013aa:	f001 fcc7 	bl	8002d3c <HAL_GPIO_Init>

}
 80013ae:	bf00      	nop
 80013b0:	3728      	adds	r7, #40	@ 0x28
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	40021000 	.word	0x40021000
 80013bc:	48000400 	.word	0x48000400
 80013c0:	48000800 	.word	0x48000800

080013c4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80013c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001438 <MX_I2C2_Init+0x74>)
 80013ca:	4a1c      	ldr	r2, [pc, #112]	@ (800143c <MX_I2C2_Init+0x78>)
 80013cc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 80013ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <MX_I2C2_Init+0x74>)
 80013d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001440 <MX_I2C2_Init+0x7c>)
 80013d2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80013d4:	4b18      	ldr	r3, [pc, #96]	@ (8001438 <MX_I2C2_Init+0x74>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013da:	4b17      	ldr	r3, [pc, #92]	@ (8001438 <MX_I2C2_Init+0x74>)
 80013dc:	2201      	movs	r2, #1
 80013de:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013e0:	4b15      	ldr	r3, [pc, #84]	@ (8001438 <MX_I2C2_Init+0x74>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80013e6:	4b14      	ldr	r3, [pc, #80]	@ (8001438 <MX_I2C2_Init+0x74>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013ec:	4b12      	ldr	r3, [pc, #72]	@ (8001438 <MX_I2C2_Init+0x74>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013f2:	4b11      	ldr	r3, [pc, #68]	@ (8001438 <MX_I2C2_Init+0x74>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001438 <MX_I2C2_Init+0x74>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80013fe:	480e      	ldr	r0, [pc, #56]	@ (8001438 <MX_I2C2_Init+0x74>)
 8001400:	f001 fe5e 	bl	80030c0 <HAL_I2C_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800140a:	f000 fb5b 	bl	8001ac4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800140e:	2100      	movs	r1, #0
 8001410:	4809      	ldr	r0, [pc, #36]	@ (8001438 <MX_I2C2_Init+0x74>)
 8001412:	f002 fbe1 	bl	8003bd8 <HAL_I2CEx_ConfigAnalogFilter>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800141c:	f000 fb52 	bl	8001ac4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001420:	2100      	movs	r1, #0
 8001422:	4805      	ldr	r0, [pc, #20]	@ (8001438 <MX_I2C2_Init+0x74>)
 8001424:	f002 fc23 	bl	8003c6e <HAL_I2CEx_ConfigDigitalFilter>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800142e:	f000 fb49 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20009f2c 	.word	0x20009f2c
 800143c:	40005800 	.word	0x40005800
 8001440:	10d19ce4 	.word	0x10d19ce4

08001444 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b0ac      	sub	sp, #176	@ 0xb0
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]
 8001456:	609a      	str	r2, [r3, #8]
 8001458:	60da      	str	r2, [r3, #12]
 800145a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800145c:	f107 0314 	add.w	r3, r7, #20
 8001460:	2288      	movs	r2, #136	@ 0x88
 8001462:	2100      	movs	r1, #0
 8001464:	4618      	mov	r0, r3
 8001466:	f00a f8f5 	bl	800b654 <memset>
  if(i2cHandle->Instance==I2C2)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a21      	ldr	r2, [pc, #132]	@ (80014f4 <HAL_I2C_MspInit+0xb0>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d13b      	bne.n	80014ec <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001474:	2380      	movs	r3, #128	@ 0x80
 8001476:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001478:	2300      	movs	r3, #0
 800147a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800147c:	f107 0314 	add.w	r3, r7, #20
 8001480:	4618      	mov	r0, r3
 8001482:	f003 faa5 	bl	80049d0 <HAL_RCCEx_PeriphCLKConfig>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800148c:	f000 fb1a 	bl	8001ac4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001490:	4b19      	ldr	r3, [pc, #100]	@ (80014f8 <HAL_I2C_MspInit+0xb4>)
 8001492:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001494:	4a18      	ldr	r2, [pc, #96]	@ (80014f8 <HAL_I2C_MspInit+0xb4>)
 8001496:	f043 0302 	orr.w	r3, r3, #2
 800149a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800149c:	4b16      	ldr	r3, [pc, #88]	@ (80014f8 <HAL_I2C_MspInit+0xb4>)
 800149e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a0:	f003 0302 	and.w	r3, r3, #2
 80014a4:	613b      	str	r3, [r7, #16]
 80014a6:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80014a8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80014ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014b0:	2312      	movs	r3, #18
 80014b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b6:	2300      	movs	r3, #0
 80014b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014bc:	2303      	movs	r3, #3
 80014be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80014c2:	2304      	movs	r3, #4
 80014c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014c8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014cc:	4619      	mov	r1, r3
 80014ce:	480b      	ldr	r0, [pc, #44]	@ (80014fc <HAL_I2C_MspInit+0xb8>)
 80014d0:	f001 fc34 	bl	8002d3c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80014d4:	4b08      	ldr	r3, [pc, #32]	@ (80014f8 <HAL_I2C_MspInit+0xb4>)
 80014d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d8:	4a07      	ldr	r2, [pc, #28]	@ (80014f8 <HAL_I2C_MspInit+0xb4>)
 80014da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014de:	6593      	str	r3, [r2, #88]	@ 0x58
 80014e0:	4b05      	ldr	r3, [pc, #20]	@ (80014f8 <HAL_I2C_MspInit+0xb4>)
 80014e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014e8:	60fb      	str	r3, [r7, #12]
 80014ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80014ec:	bf00      	nop
 80014ee:	37b0      	adds	r7, #176	@ 0xb0
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40005800 	.word	0x40005800
 80014f8:	40021000 	.word	0x40021000
 80014fc:	48000400 	.word	0x48000400

08001500 <fonction>:

	return ch;
}

int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
	int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001512:	4a0a      	ldr	r2, [pc, #40]	@ (800153c <fonction+0x3c>)
 8001514:	2132      	movs	r1, #50	@ 0x32
 8001516:	4618      	mov	r0, r3
 8001518:	f009 ffe2 	bl	800b4e0 <sniprintf>
 800151c:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 8001524:	68fa      	ldr	r2, [r7, #12]
 8001526:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800152a:	6979      	ldr	r1, [r7, #20]
 800152c:	b289      	uxth	r1, r1
 800152e:	4610      	mov	r0, r2
 8001530:	4798      	blx	r3

	return 0;
 8001532:	2300      	movs	r3, #0
}
 8001534:	4618      	mov	r0, r3
 8001536:	3718      	adds	r7, #24
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	0800bf90 	.word	0x0800bf90

08001540 <LED>:

int LED(h_shell_t * h_shell, int argc, char ** argv)
{
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b087      	sub	sp, #28
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	607a      	str	r2, [r7, #4]
	int numero;
	int size;
	//Select_LED('B', 1,1);
	if (strcmp(argv[1], "\r") == 0)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	3304      	adds	r3, #4
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	493a      	ldr	r1, [pc, #232]	@ (800163c <LED+0xfc>)
 8001554:	4618      	mov	r0, r3
 8001556:	f7fe fe3b 	bl	80001d0 <strcmp>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d124      	bne.n	80015aa <LED+0x6a>
	{
		numero = atoi(argv[0]);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4618      	mov	r0, r3
 8001566:	f009 ffb7 	bl	800b4d8 <atoi>
 800156a:	6138      	str	r0, [r7, #16]
		if (numero > 8)
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	2b08      	cmp	r3, #8
 8001570:	dd0a      	ble.n	8001588 <LED+0x48>
		{
			Select_LED('B', 16-numero,1);
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	b2db      	uxtb	r3, r3
 8001576:	f1c3 0310 	rsb	r3, r3, #16
 800157a:	b2db      	uxtb	r3, r3
 800157c:	2201      	movs	r2, #1
 800157e:	4619      	mov	r1, r3
 8001580:	2042      	movs	r0, #66	@ 0x42
 8001582:	f7ff fcf1 	bl	8000f68 <Select_LED>
 8001586:	e006      	b.n	8001596 <LED+0x56>
		}
		else
		{
			Select_LED('A', numero,1);
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	b2db      	uxtb	r3, r3
 800158c:	2201      	movs	r2, #1
 800158e:	4619      	mov	r1, r3
 8001590:	2041      	movs	r0, #65	@ 0x41
 8001592:	f7ff fce9 	bl	8000f68 <Select_LED>
		}
		size = snprintf(h_shell->print_buffer,BUFFER_SIZE,"c'est fait chef");
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800159c:	4a28      	ldr	r2, [pc, #160]	@ (8001640 <LED+0x100>)
 800159e:	2132      	movs	r1, #50	@ 0x32
 80015a0:	4618      	mov	r0, r3
 80015a2:	f009 ff9d 	bl	800b4e0 <sniprintf>
 80015a6:	6178      	str	r0, [r7, #20]
 80015a8:	e03a      	b.n	8001620 <LED+0xe0>
	}

	else if (strcmp(argv[1], "1") == 0)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	3304      	adds	r3, #4
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4924      	ldr	r1, [pc, #144]	@ (8001644 <LED+0x104>)
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7fe fe0c 	bl	80001d0 <strcmp>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d127      	bne.n	800160e <LED+0xce>
	{
		numero = atoi(argv[0]) * 10 + atoi(argv[1]);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4618      	mov	r0, r3
 80015c4:	f009 ff88 	bl	800b4d8 <atoi>
 80015c8:	4602      	mov	r2, r0
 80015ca:	4613      	mov	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4413      	add	r3, r2
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	461c      	mov	r4, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3304      	adds	r3, #4
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4618      	mov	r0, r3
 80015dc:	f009 ff7c 	bl	800b4d8 <atoi>
 80015e0:	4603      	mov	r3, r0
 80015e2:	4423      	add	r3, r4
 80015e4:	613b      	str	r3, [r7, #16]
		Select_LED('B', 16-numero,1);
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	f1c3 0310 	rsb	r3, r3, #16
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	2201      	movs	r2, #1
 80015f2:	4619      	mov	r1, r3
 80015f4:	2042      	movs	r0, #66	@ 0x42
 80015f6:	f7ff fcb7 	bl	8000f68 <Select_LED>
		size = snprintf(h_shell->print_buffer,BUFFER_SIZE,"c'est fait chef");
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001600:	4a0f      	ldr	r2, [pc, #60]	@ (8001640 <LED+0x100>)
 8001602:	2132      	movs	r1, #50	@ 0x32
 8001604:	4618      	mov	r0, r3
 8001606:	f009 ff6b 	bl	800b4e0 <sniprintf>
 800160a:	6178      	str	r0, [r7, #20]
 800160c:	e008      	b.n	8001620 <LED+0xe0>
	}
	else
	{
		size = snprintf(h_shell->print_buffer,BUFFER_SIZE,"Il y a pas assez de led");
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001614:	4a0c      	ldr	r2, [pc, #48]	@ (8001648 <LED+0x108>)
 8001616:	2132      	movs	r1, #50	@ 0x32
 8001618:	4618      	mov	r0, r3
 800161a:	f009 ff61 	bl	800b4e0 <sniprintf>
 800161e:	6178      	str	r0, [r7, #20]
	}
	drv_uart1_transmit(h_shell->print_buffer,size);
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001626:	697a      	ldr	r2, [r7, #20]
 8001628:	b292      	uxth	r2, r2
 800162a:	4611      	mov	r1, r2
 800162c:	4618      	mov	r0, r3
 800162e:	f009 fd7b 	bl	800b128 <drv_uart1_transmit>
	return 0;
 8001632:	2300      	movs	r3, #0

}
 8001634:	4618      	mov	r0, r3
 8001636:	371c      	adds	r7, #28
 8001638:	46bd      	mov	sp, r7
 800163a:	bd90      	pop	{r4, r7, pc}
 800163c:	0800bfb0 	.word	0x0800bfb0
 8001640:	0800bfb4 	.word	0x0800bfb4
 8001644:	0800bfc4 	.word	0x0800bfc4
 8001648:	0800bfc8 	.word	0x0800bfc8

0800164c <cutoff>:

int cutoff(h_shell_t * h_shell, int argc, char ** argv)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	60f8      	str	r0, [r7, #12]
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	607a      	str	r2, [r7, #4]
	int size;
	if (atoi(argv[1])>0 && atoi(argv[1]) < 1000000000)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	3304      	adds	r3, #4
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4618      	mov	r0, r3
 8001660:	f009 ff3a 	bl	800b4d8 <atoi>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	dd21      	ble.n	80016ae <cutoff+0x62>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	3304      	adds	r3, #4
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4618      	mov	r0, r3
 8001672:	f009 ff31 	bl	800b4d8 <atoi>
 8001676:	4603      	mov	r3, r0
 8001678:	4a18      	ldr	r2, [pc, #96]	@ (80016dc <cutoff+0x90>)
 800167a:	4293      	cmp	r3, r2
 800167c:	dc17      	bgt.n	80016ae <cutoff+0x62>
	{
		RC_filter_init(&filter,atoi(argv[1]), 48000);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	3304      	adds	r3, #4
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4618      	mov	r0, r3
 8001686:	f009 ff27 	bl	800b4d8 <atoi>
 800168a:	4603      	mov	r3, r0
 800168c:	b29b      	uxth	r3, r3
 800168e:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001692:	4619      	mov	r1, r3
 8001694:	4812      	ldr	r0, [pc, #72]	@ (80016e0 <cutoff+0x94>)
 8001696:	f7ff fcaf 	bl	8000ff8 <RC_filter_init>
		size = snprintf(h_shell->print_buffer,BUFFER_SIZE,"la frequence a bien ete change");
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80016a0:	4a10      	ldr	r2, [pc, #64]	@ (80016e4 <cutoff+0x98>)
 80016a2:	2132      	movs	r1, #50	@ 0x32
 80016a4:	4618      	mov	r0, r3
 80016a6:	f009 ff1b 	bl	800b4e0 <sniprintf>
 80016aa:	6178      	str	r0, [r7, #20]
 80016ac:	e008      	b.n	80016c0 <cutoff+0x74>

	}
	else{
		size = snprintf(h_shell->print_buffer,BUFFER_SIZE,"la frequence est trop haut ou trop basse !");
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80016b4:	4a0c      	ldr	r2, [pc, #48]	@ (80016e8 <cutoff+0x9c>)
 80016b6:	2132      	movs	r1, #50	@ 0x32
 80016b8:	4618      	mov	r0, r3
 80016ba:	f009 ff11 	bl	800b4e0 <sniprintf>
 80016be:	6178      	str	r0, [r7, #20]
	}
	drv_uart1_transmit(h_shell->print_buffer,size);
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80016c6:	697a      	ldr	r2, [r7, #20]
 80016c8:	b292      	uxth	r2, r2
 80016ca:	4611      	mov	r1, r2
 80016cc:	4618      	mov	r0, r3
 80016ce:	f009 fd2b 	bl	800b128 <drv_uart1_transmit>
	return 0;
 80016d2:	2300      	movs	r3, #0
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	3b9ac9ff 	.word	0x3b9ac9ff
 80016e0:	2000a388 	.word	0x2000a388
 80016e4:	0800bfe0 	.word	0x0800bfe0
 80016e8:	0800c000 	.word	0x0800c000

080016ec <Task_shell>:


void Task_shell(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
	  shell_init(&h_shell);
 80016f0:	480c      	ldr	r0, [pc, #48]	@ (8001724 <Task_shell+0x38>)
 80016f2:	f009 fd6d 	bl	800b1d0 <shell_init>
	  shell_add(&h_shell,'f', fonction, "Une fonction inutile");
 80016f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001728 <Task_shell+0x3c>)
 80016f8:	4a0c      	ldr	r2, [pc, #48]	@ (800172c <Task_shell+0x40>)
 80016fa:	2166      	movs	r1, #102	@ 0x66
 80016fc:	4809      	ldr	r0, [pc, #36]	@ (8001724 <Task_shell+0x38>)
 80016fe:	f009 fda9 	bl	800b254 <shell_add>
	  shell_add(&h_shell,'L',LED,"Une fonction pour allumer les LEDs");
 8001702:	4b0b      	ldr	r3, [pc, #44]	@ (8001730 <Task_shell+0x44>)
 8001704:	4a0b      	ldr	r2, [pc, #44]	@ (8001734 <Task_shell+0x48>)
 8001706:	214c      	movs	r1, #76	@ 0x4c
 8001708:	4806      	ldr	r0, [pc, #24]	@ (8001724 <Task_shell+0x38>)
 800170a:	f009 fda3 	bl	800b254 <shell_add>
	  shell_add(&h_shell,'C',cutoff,"Une fonction pour changer la fréquence de coupure");
 800170e:	4b0a      	ldr	r3, [pc, #40]	@ (8001738 <Task_shell+0x4c>)
 8001710:	4a0a      	ldr	r2, [pc, #40]	@ (800173c <Task_shell+0x50>)
 8001712:	2143      	movs	r1, #67	@ 0x43
 8001714:	4803      	ldr	r0, [pc, #12]	@ (8001724 <Task_shell+0x38>)
 8001716:	f009 fd9d 	bl	800b254 <shell_add>

	  shell_run(&h_shell);
 800171a:	4802      	ldr	r0, [pc, #8]	@ (8001724 <Task_shell+0x38>)
 800171c:	f009 fe46 	bl	800b3ac <shell_run>
}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}
 8001724:	2000a398 	.word	0x2000a398
 8001728:	0800c02c 	.word	0x0800c02c
 800172c:	08001501 	.word	0x08001501
 8001730:	0800c044 	.word	0x0800c044
 8001734:	08001541 	.word	0x08001541
 8001738:	0800c068 	.word	0x0800c068
 800173c:	0800164d 	.word	0x0800164d

08001740 <Task_MIC>:

void Task_MIC(void const *argument)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
    (void)argument;  // Si tu utilises osThread

    for(;;)
    {
    	transmit_mic(&filter,txBuffer,rxBuffer,AUDIO_BUFFER_SIZE_RX);
 8001748:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800174c:	4a02      	ldr	r2, [pc, #8]	@ (8001758 <Task_MIC+0x18>)
 800174e:	4903      	ldr	r1, [pc, #12]	@ (800175c <Task_MIC+0x1c>)
 8001750:	4803      	ldr	r0, [pc, #12]	@ (8001760 <Task_MIC+0x20>)
 8001752:	f000 fc7d 	bl	8002050 <transmit_mic>
 8001756:	e7f7      	b.n	8001748 <Task_MIC+0x8>
 8001758:	2000a188 	.word	0x2000a188
 800175c:	20009f88 	.word	0x20009f88
 8001760:	2000a388 	.word	0x2000a388

08001764 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b088      	sub	sp, #32
 8001768:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800176a:	f000 febf 	bl	80024ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800176e:	f000 f893 	bl	8001898 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001772:	f000 f8e2 	bl	800193a <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001776:	f7ff fda9 	bl	80012cc <MX_GPIO_Init>
  MX_DMA_Init();
 800177a:	f7ff fd43 	bl	8001204 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800177e:	f000 fdf7 	bl	8002370 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8001782:	f000 fc91 	bl	80020a8 <MX_SPI3_Init>
  MX_I2C2_Init();
 8001786:	f7ff fe1d 	bl	80013c4 <MX_I2C2_Init>
  MX_SAI2_Init();
 800178a:	f000 f9a1 	bl	8001ad0 <MX_SAI2_Init>
  /* USER CODE BEGIN 2 */
  //h_shell.drv.receive = drv_uart1_receive;
  MCP23S17_Init();
 800178e:	f7ff fb33 	bl	8000df8 <MCP23S17_Init>
  MCP23S17_SetAllPinsHigh();
 8001792:	f7ff fbdd 	bl	8000f50 <MCP23S17_SetAllPinsHigh>
  __HAL_SAI_ENABLE(&hsai_BlockA2);
 8001796:	4b31      	ldr	r3, [pc, #196]	@ (800185c <main+0xf8>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	4b2f      	ldr	r3, [pc, #188]	@ (800185c <main+0xf8>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80017a4:	601a      	str	r2, [r3, #0]

  uint8_t chip_id = 0;
 80017a6:	2300      	movs	r3, #0
 80017a8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status;

  status = HAL_I2C_Mem_Read(
 80017aa:	2364      	movs	r3, #100	@ 0x64
 80017ac:	9302      	str	r3, [sp, #8]
 80017ae:	2301      	movs	r3, #1
 80017b0:	9301      	str	r3, [sp, #4]
 80017b2:	f107 030b 	add.w	r3, r7, #11
 80017b6:	9300      	str	r3, [sp, #0]
 80017b8:	2302      	movs	r3, #2
 80017ba:	2200      	movs	r2, #0
 80017bc:	2114      	movs	r1, #20
 80017be:	4828      	ldr	r0, [pc, #160]	@ (8001860 <main+0xfc>)
 80017c0:	f001 fe2e 	bl	8003420 <HAL_I2C_Mem_Read>
 80017c4:	4603      	mov	r3, r0
 80017c6:	73fb      	strb	r3, [r7, #15]
      &chip_id,            // Buffer où stocker la donnée
      1,                   // Lire 1 octet
      100                  // Timeout
  );

  h_shell.drv.transmit = drv_uart1_transmit;
 80017c8:	4b26      	ldr	r3, [pc, #152]	@ (8001864 <main+0x100>)
 80017ca:	4a27      	ldr	r2, [pc, #156]	@ (8001868 <main+0x104>)
 80017cc:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368
  uartQueue = xQueueCreate(32, sizeof(uint8_t));
 80017d0:	2200      	movs	r2, #0
 80017d2:	2101      	movs	r1, #1
 80017d4:	2020      	movs	r0, #32
 80017d6:	f007 feaf 	bl	8009538 <xQueueGenericCreate>
 80017da:	4603      	mov	r3, r0
 80017dc:	4a23      	ldr	r2, [pc, #140]	@ (800186c <main+0x108>)
 80017de:	6013      	str	r3, [r2, #0]
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 80017e0:	2201      	movs	r2, #1
 80017e2:	4923      	ldr	r1, [pc, #140]	@ (8001870 <main+0x10c>)
 80017e4:	4823      	ldr	r0, [pc, #140]	@ (8001874 <main+0x110>)
 80017e6:	f006 f9f7 	bl	8007bd8 <HAL_UART_Receive_IT>

  uint16_t sgtl_address = 0x14;
 80017ea:	2314      	movs	r3, #20
 80017ec:	81bb      	strh	r3, [r7, #12]
  uint16_t data;

  h_sgtl5000_t h_sgtl5000;
  h_sgtl5000.hi2c = &hi2c2;
 80017ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001860 <main+0xfc>)
 80017f0:	603b      	str	r3, [r7, #0]
  h_sgtl5000.dev_address = sgtl_address;
 80017f2:	89bb      	ldrh	r3, [r7, #12]
 80017f4:	80bb      	strh	r3, [r7, #4]

  sgtl5000_init(&h_sgtl5000);
 80017f6:	463b      	mov	r3, r7
 80017f8:	4618      	mov	r0, r3
 80017fa:	f000 fb52 	bl	8001ea2 <sgtl5000_init>

  //generateTriangle(txBuffer, AUDIO_BUFFER_SIZE, 10000);
  //generateSquare(txBuffer, AUDIO_BUFFER_SIZE, 30000);
  HAL_SAI_Transmit_DMA(&hsai_BlockA2, txBuffer, AUDIO_BUFFER_SIZE_TX);
 80017fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001802:	491d      	ldr	r1, [pc, #116]	@ (8001878 <main+0x114>)
 8001804:	4815      	ldr	r0, [pc, #84]	@ (800185c <main+0xf8>)
 8001806:	f004 fe07 	bl	8006418 <HAL_SAI_Transmit_DMA>
  HAL_SAI_Receive_DMA(&hsai_BlockB2, rxBuffer, AUDIO_BUFFER_SIZE_RX);
 800180a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800180e:	491b      	ldr	r1, [pc, #108]	@ (800187c <main+0x118>)
 8001810:	481b      	ldr	r0, [pc, #108]	@ (8001880 <main+0x11c>)
 8001812:	f004 feb1 	bl	8006578 <HAL_SAI_Receive_DMA>

  RC_filter_init(&filter,10000, 48000);
 8001816:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800181a:	f242 7110 	movw	r1, #10000	@ 0x2710
 800181e:	4819      	ldr	r0, [pc, #100]	@ (8001884 <main+0x120>)
 8001820:	f7ff fbea 	bl	8000ff8 <RC_filter_init>


  xTaskCreate(Task_shell, "Shell", 512, NULL, 1, NULL);
 8001824:	2300      	movs	r3, #0
 8001826:	9301      	str	r3, [sp, #4]
 8001828:	2301      	movs	r3, #1
 800182a:	9300      	str	r3, [sp, #0]
 800182c:	2300      	movs	r3, #0
 800182e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001832:	4915      	ldr	r1, [pc, #84]	@ (8001888 <main+0x124>)
 8001834:	4815      	ldr	r0, [pc, #84]	@ (800188c <main+0x128>)
 8001836:	f008 f9b1 	bl	8009b9c <xTaskCreate>
  xTaskCreate(Task_MIC, "Mic", 512, NULL, 1, NULL);
 800183a:	2300      	movs	r3, #0
 800183c:	9301      	str	r3, [sp, #4]
 800183e:	2301      	movs	r3, #1
 8001840:	9300      	str	r3, [sp, #0]
 8001842:	2300      	movs	r3, #0
 8001844:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001848:	4911      	ldr	r1, [pc, #68]	@ (8001890 <main+0x12c>)
 800184a:	4812      	ldr	r0, [pc, #72]	@ (8001894 <main+0x130>)
 800184c:	f008 f9a6 	bl	8009b9c <xTaskCreate>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001850:	f7ff fd18 	bl	8001284 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001854:	f007 fcea 	bl	800922c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001858:	bf00      	nop
 800185a:	e7fd      	b.n	8001858 <main+0xf4>
 800185c:	2000a708 	.word	0x2000a708
 8001860:	20009f2c 	.word	0x20009f2c
 8001864:	2000a398 	.word	0x2000a398
 8001868:	0800b129 	.word	0x0800b129
 800186c:	20009f80 	.word	0x20009f80
 8001870:	20009f84 	.word	0x20009f84
 8001874:	2000a90c 	.word	0x2000a90c
 8001878:	20009f88 	.word	0x20009f88
 800187c:	2000a188 	.word	0x2000a188
 8001880:	2000a78c 	.word	0x2000a78c
 8001884:	2000a388 	.word	0x2000a388
 8001888:	0800c09c 	.word	0x0800c09c
 800188c:	080016ed 	.word	0x080016ed
 8001890:	0800c0a4 	.word	0x0800c0a4
 8001894:	08001741 	.word	0x08001741

08001898 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b096      	sub	sp, #88	@ 0x58
 800189c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800189e:	f107 0314 	add.w	r3, r7, #20
 80018a2:	2244      	movs	r2, #68	@ 0x44
 80018a4:	2100      	movs	r1, #0
 80018a6:	4618      	mov	r0, r3
 80018a8:	f009 fed4 	bl	800b654 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018ac:	463b      	mov	r3, r7
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	605a      	str	r2, [r3, #4]
 80018b4:	609a      	str	r2, [r3, #8]
 80018b6:	60da      	str	r2, [r3, #12]
 80018b8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80018ba:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80018be:	f002 fa31 	bl	8003d24 <HAL_PWREx_ControlVoltageScaling>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80018c8:	f000 f8fc 	bl	8001ac4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018cc:	2302      	movs	r3, #2
 80018ce:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018d6:	2310      	movs	r3, #16
 80018d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018da:	2302      	movs	r3, #2
 80018dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018de:	2302      	movs	r3, #2
 80018e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80018e2:	2301      	movs	r3, #1
 80018e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80018e6:	230a      	movs	r3, #10
 80018e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80018ea:	2307      	movs	r3, #7
 80018ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80018ee:	2302      	movs	r3, #2
 80018f0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80018f2:	2302      	movs	r3, #2
 80018f4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018f6:	f107 0314 	add.w	r3, r7, #20
 80018fa:	4618      	mov	r0, r3
 80018fc:	f002 fa68 	bl	8003dd0 <HAL_RCC_OscConfig>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001906:	f000 f8dd 	bl	8001ac4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800190a:	230f      	movs	r3, #15
 800190c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800190e:	2303      	movs	r3, #3
 8001910:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001912:	2300      	movs	r3, #0
 8001914:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001916:	2300      	movs	r3, #0
 8001918:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800191a:	2300      	movs	r3, #0
 800191c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800191e:	463b      	mov	r3, r7
 8001920:	2104      	movs	r1, #4
 8001922:	4618      	mov	r0, r3
 8001924:	f002 fe30 	bl	8004588 <HAL_RCC_ClockConfig>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800192e:	f000 f8c9 	bl	8001ac4 <Error_Handler>
  }
}
 8001932:	bf00      	nop
 8001934:	3758      	adds	r7, #88	@ 0x58
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b0a2      	sub	sp, #136	@ 0x88
 800193e:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001940:	463b      	mov	r3, r7
 8001942:	2288      	movs	r2, #136	@ 0x88
 8001944:	2100      	movs	r1, #0
 8001946:	4618      	mov	r0, r3
 8001948:	f009 fe84 	bl	800b654 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 800194c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001950:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8001952:	2300      	movs	r3, #0
 8001954:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001956:	2302      	movs	r3, #2
 8001958:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800195a:	2301      	movs	r3, #1
 800195c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 800195e:	230d      	movs	r3, #13
 8001960:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8001962:	2311      	movs	r3, #17
 8001964:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001966:	2302      	movs	r3, #2
 8001968:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800196a:	2302      	movs	r3, #2
 800196c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 800196e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001972:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001974:	463b      	mov	r3, r7
 8001976:	4618      	mov	r0, r3
 8001978:	f003 f82a 	bl	80049d0 <HAL_RCCEx_PeriphCLKConfig>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 8001982:	f000 f89f 	bl	8001ac4 <Error_Handler>
  }
}
 8001986:	bf00      	nop
 8001988:	3788      	adds	r7, #136	@ 0x88
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
	...

08001990 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2) // Vérifier qu'il s'agit bien de l'UART2
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a10      	ldr	r2, [pc, #64]	@ (80019e0 <HAL_UART_RxCpltCallback+0x50>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d119      	bne.n	80019d6 <HAL_UART_RxCpltCallback+0x46>
    {
    	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80019a2:	2300      	movs	r3, #0
 80019a4:	60fb      	str	r3, [r7, #12]
		xQueueSendFromISR(uartQueue, &rx_byte, &xHigherPriorityTaskWoken);
 80019a6:	4b0f      	ldr	r3, [pc, #60]	@ (80019e4 <HAL_UART_RxCpltCallback+0x54>)
 80019a8:	6818      	ldr	r0, [r3, #0]
 80019aa:	f107 020c 	add.w	r2, r7, #12
 80019ae:	2300      	movs	r3, #0
 80019b0:	490d      	ldr	r1, [pc, #52]	@ (80019e8 <HAL_UART_RxCpltCallback+0x58>)
 80019b2:	f007 fe1b 	bl	80095ec <xQueueGenericSendFromISR>

		// Relancer la réception
		HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 80019b6:	2201      	movs	r2, #1
 80019b8:	490b      	ldr	r1, [pc, #44]	@ (80019e8 <HAL_UART_RxCpltCallback+0x58>)
 80019ba:	480c      	ldr	r0, [pc, #48]	@ (80019ec <HAL_UART_RxCpltCallback+0x5c>)
 80019bc:	f006 f90c 	bl	8007bd8 <HAL_UART_Receive_IT>

		// Si une tâche a été réveillée par l’ISR, demander un switch
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d007      	beq.n	80019d6 <HAL_UART_RxCpltCallback+0x46>
 80019c6:	4b0a      	ldr	r3, [pc, #40]	@ (80019f0 <HAL_UART_RxCpltCallback+0x60>)
 80019c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	f3bf 8f4f 	dsb	sy
 80019d2:	f3bf 8f6f 	isb	sy
    }
}
 80019d6:	bf00      	nop
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40004400 	.word	0x40004400
 80019e4:	20009f80 	.word	0x20009f80
 80019e8:	20009f84 	.word	0x20009f84
 80019ec:	2000a90c 	.word	0x2000a90c
 80019f0:	e000ed04 	.word	0xe000ed04

080019f4 <HAL_SAI_TxHalfCpltCallback>:


void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
    //generateTriangle(&txBuffer[0], AUDIO_BUFFER_SIZE/2, 12000);
}
 80019fc:	bf00      	nop
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
    //generateTriangle(&txBuffer[AUDIO_BUFFER_SIZE/2], AUDIO_BUFFER_SIZE/2, 12000);
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <HAL_SAI_RxHalfCpltCallback>:


void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
	if (hsai->Instance == SAI2_Block_B)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a05      	ldr	r2, [pc, #20]	@ (8001a40 <HAL_SAI_RxHalfCpltCallback+0x24>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d104      	bne.n	8001a38 <HAL_SAI_RxHalfCpltCallback+0x1c>
	{
		Process_Audio_Buffer(rxBuffer,txBuffer, AUDIO_BUFFER_SIZE_RX / 2);
 8001a2e:	2280      	movs	r2, #128	@ 0x80
 8001a30:	4904      	ldr	r1, [pc, #16]	@ (8001a44 <HAL_SAI_RxHalfCpltCallback+0x28>)
 8001a32:	4805      	ldr	r0, [pc, #20]	@ (8001a48 <HAL_SAI_RxHalfCpltCallback+0x2c>)
 8001a34:	f7ff fb92 	bl	800115c <Process_Audio_Buffer>
	}
}
 8001a38:	bf00      	nop
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40015824 	.word	0x40015824
 8001a44:	20009f88 	.word	0x20009f88
 8001a48:	2000a188 	.word	0x2000a188

08001a4c <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
    Process_Audio_Buffer(&rxBuffer[AUDIO_BUFFER_SIZE_RX / 2], &txBuffer[AUDIO_BUFFER_SIZE_RX / 2], AUDIO_BUFFER_SIZE_RX / 2);
 8001a54:	2280      	movs	r2, #128	@ 0x80
 8001a56:	4917      	ldr	r1, [pc, #92]	@ (8001ab4 <HAL_SAI_RxCpltCallback+0x68>)
 8001a58:	4817      	ldr	r0, [pc, #92]	@ (8001ab8 <HAL_SAI_RxCpltCallback+0x6c>)
 8001a5a:	f7ff fb7f 	bl	800115c <Process_Audio_Buffer>

    int32_t sum = 0;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	617b      	str	r3, [r7, #20]
    for(int i = 0; i < AUDIO_BUFFER_SIZE_RX; i++) {
 8001a62:	2300      	movs	r3, #0
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	e00e      	b.n	8001a86 <HAL_SAI_RxCpltCallback+0x3a>
        sum += abs(rxBuffer[i]);
 8001a68:	4a14      	ldr	r2, [pc, #80]	@ (8001abc <HAL_SAI_RxCpltCallback+0x70>)
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	bfb8      	it	lt
 8001a74:	425b      	neglt	r3, r3
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	461a      	mov	r2, r3
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	617b      	str	r3, [r7, #20]
    for(int i = 0; i < AUDIO_BUFFER_SIZE_RX; i++) {
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	3301      	adds	r3, #1
 8001a84:	613b      	str	r3, [r7, #16]
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	2bff      	cmp	r3, #255	@ 0xff
 8001a8a:	dded      	ble.n	8001a68 <HAL_SAI_RxCpltCallback+0x1c>
    }
    // amplitude moyenne
    float amplitude = (float)sum / (float)AUDIO_BUFFER_SIZE_RX;
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	ee07 3a90 	vmov	s15, r3
 8001a92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a96:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001ac0 <HAL_SAI_RxCpltCallback+0x74>
 8001a9a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a9e:	edc7 7a03 	vstr	s15, [r7, #12]
    updateVUMeter(amplitude);
 8001aa2:	ed97 0a03 	vldr	s0, [r7, #12]
 8001aa6:	f000 fa80 	bl	8001faa <updateVUMeter>
}
 8001aaa:	bf00      	nop
 8001aac:	3718      	adds	r7, #24
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	2000a088 	.word	0x2000a088
 8001ab8:	2000a288 	.word	0x2000a288
 8001abc:	2000a188 	.word	0x2000a188
 8001ac0:	43800000 	.word	0x43800000

08001ac4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ac8:	b672      	cpsid	i
}
 8001aca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001acc:	bf00      	nop
 8001ace:	e7fd      	b.n	8001acc <Error_Handler+0x8>

08001ad0 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8001ad4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b80 <MX_SAI2_Init+0xb0>)
 8001ad6:	4a2b      	ldr	r2, [pc, #172]	@ (8001b84 <MX_SAI2_Init+0xb4>)
 8001ad8:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8001ada:	4b29      	ldr	r3, [pc, #164]	@ (8001b80 <MX_SAI2_Init+0xb0>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8001ae0:	4b27      	ldr	r3, [pc, #156]	@ (8001b80 <MX_SAI2_Init+0xb0>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001ae6:	4b26      	ldr	r3, [pc, #152]	@ (8001b80 <MX_SAI2_Init+0xb0>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001aec:	4b24      	ldr	r3, [pc, #144]	@ (8001b80 <MX_SAI2_Init+0xb0>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001af2:	4b23      	ldr	r3, [pc, #140]	@ (8001b80 <MX_SAI2_Init+0xb0>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8001af8:	4b21      	ldr	r3, [pc, #132]	@ (8001b80 <MX_SAI2_Init+0xb0>)
 8001afa:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001afe:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001b00:	4b1f      	ldr	r3, [pc, #124]	@ (8001b80 <MX_SAI2_Init+0xb0>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001b06:	4b1e      	ldr	r3, [pc, #120]	@ (8001b80 <MX_SAI2_Init+0xb0>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001b80 <MX_SAI2_Init+0xb0>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001b12:	4b1b      	ldr	r3, [pc, #108]	@ (8001b80 <MX_SAI2_Init+0xb0>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001b18:	2302      	movs	r3, #2
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	4818      	ldr	r0, [pc, #96]	@ (8001b80 <MX_SAI2_Init+0xb0>)
 8001b20:	f004 fa70 	bl	8006004 <HAL_SAI_InitProtocol>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8001b2a:	f7ff ffcb 	bl	8001ac4 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8001b2e:	4b16      	ldr	r3, [pc, #88]	@ (8001b88 <MX_SAI2_Init+0xb8>)
 8001b30:	4a16      	ldr	r2, [pc, #88]	@ (8001b8c <MX_SAI2_Init+0xbc>)
 8001b32:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8001b34:	4b14      	ldr	r3, [pc, #80]	@ (8001b88 <MX_SAI2_Init+0xb8>)
 8001b36:	2203      	movs	r2, #3
 8001b38:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8001b3a:	4b13      	ldr	r3, [pc, #76]	@ (8001b88 <MX_SAI2_Init+0xb8>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001b40:	4b11      	ldr	r3, [pc, #68]	@ (8001b88 <MX_SAI2_Init+0xb8>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001b46:	4b10      	ldr	r3, [pc, #64]	@ (8001b88 <MX_SAI2_Init+0xb8>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b88 <MX_SAI2_Init+0xb8>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001b52:	4b0d      	ldr	r3, [pc, #52]	@ (8001b88 <MX_SAI2_Init+0xb8>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001b58:	4b0b      	ldr	r3, [pc, #44]	@ (8001b88 <MX_SAI2_Init+0xb8>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b88 <MX_SAI2_Init+0xb8>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001b64:	2302      	movs	r3, #2
 8001b66:	2200      	movs	r2, #0
 8001b68:	2100      	movs	r1, #0
 8001b6a:	4807      	ldr	r0, [pc, #28]	@ (8001b88 <MX_SAI2_Init+0xb8>)
 8001b6c:	f004 fa4a 	bl	8006004 <HAL_SAI_InitProtocol>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8001b76:	f7ff ffa5 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	2000a708 	.word	0x2000a708
 8001b84:	40015804 	.word	0x40015804
 8001b88:	2000a78c 	.word	0x2000a78c
 8001b8c:	40015824 	.word	0x40015824

08001b90 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08a      	sub	sp, #40	@ 0x28
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a64      	ldr	r2, [pc, #400]	@ (8001d30 <HAL_SAI_MspInit+0x1a0>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d15e      	bne.n	8001c60 <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8001ba2:	4b64      	ldr	r3, [pc, #400]	@ (8001d34 <HAL_SAI_MspInit+0x1a4>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d113      	bne.n	8001bd2 <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001baa:	4b63      	ldr	r3, [pc, #396]	@ (8001d38 <HAL_SAI_MspInit+0x1a8>)
 8001bac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bae:	4a62      	ldr	r2, [pc, #392]	@ (8001d38 <HAL_SAI_MspInit+0x1a8>)
 8001bb0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001bb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bb6:	4b60      	ldr	r3, [pc, #384]	@ (8001d38 <HAL_SAI_MspInit+0x1a8>)
 8001bb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bbe:	613b      	str	r3, [r7, #16]
 8001bc0:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	2105      	movs	r1, #5
 8001bc6:	204b      	movs	r0, #75	@ 0x4b
 8001bc8:	f000 fe0b 	bl	80027e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8001bcc:	204b      	movs	r0, #75	@ 0x4b
 8001bce:	f000 fe24 	bl	800281a <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 8001bd2:	4b58      	ldr	r3, [pc, #352]	@ (8001d34 <HAL_SAI_MspInit+0x1a4>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	4a56      	ldr	r2, [pc, #344]	@ (8001d34 <HAL_SAI_MspInit+0x1a4>)
 8001bda:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001bdc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001be0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be2:	2302      	movs	r3, #2
 8001be4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be6:	2300      	movs	r3, #0
 8001be8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bea:	2300      	movs	r3, #0
 8001bec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001bee:	230d      	movs	r3, #13
 8001bf0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf2:	f107 0314 	add.w	r3, r7, #20
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4850      	ldr	r0, [pc, #320]	@ (8001d3c <HAL_SAI_MspInit+0x1ac>)
 8001bfa:	f001 f89f 	bl	8002d3c <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8001bfe:	4b50      	ldr	r3, [pc, #320]	@ (8001d40 <HAL_SAI_MspInit+0x1b0>)
 8001c00:	4a50      	ldr	r2, [pc, #320]	@ (8001d44 <HAL_SAI_MspInit+0x1b4>)
 8001c02:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8001c04:	4b4e      	ldr	r3, [pc, #312]	@ (8001d40 <HAL_SAI_MspInit+0x1b0>)
 8001c06:	2201      	movs	r2, #1
 8001c08:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c0a:	4b4d      	ldr	r3, [pc, #308]	@ (8001d40 <HAL_SAI_MspInit+0x1b0>)
 8001c0c:	2210      	movs	r2, #16
 8001c0e:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c10:	4b4b      	ldr	r3, [pc, #300]	@ (8001d40 <HAL_SAI_MspInit+0x1b0>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8001c16:	4b4a      	ldr	r3, [pc, #296]	@ (8001d40 <HAL_SAI_MspInit+0x1b0>)
 8001c18:	2280      	movs	r2, #128	@ 0x80
 8001c1a:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c1c:	4b48      	ldr	r3, [pc, #288]	@ (8001d40 <HAL_SAI_MspInit+0x1b0>)
 8001c1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c22:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c24:	4b46      	ldr	r3, [pc, #280]	@ (8001d40 <HAL_SAI_MspInit+0x1b0>)
 8001c26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c2a:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8001c2c:	4b44      	ldr	r3, [pc, #272]	@ (8001d40 <HAL_SAI_MspInit+0x1b0>)
 8001c2e:	2220      	movs	r2, #32
 8001c30:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8001c32:	4b43      	ldr	r3, [pc, #268]	@ (8001d40 <HAL_SAI_MspInit+0x1b0>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8001c38:	4841      	ldr	r0, [pc, #260]	@ (8001d40 <HAL_SAI_MspInit+0x1b0>)
 8001c3a:	f000 fe09 	bl	8002850 <HAL_DMA_Init>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8001c44:	f7ff ff3e 	bl	8001ac4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4a3d      	ldr	r2, [pc, #244]	@ (8001d40 <HAL_SAI_MspInit+0x1b0>)
 8001c4c:	671a      	str	r2, [r3, #112]	@ 0x70
 8001c4e:	4a3c      	ldr	r2, [pc, #240]	@ (8001d40 <HAL_SAI_MspInit+0x1b0>)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a3a      	ldr	r2, [pc, #232]	@ (8001d40 <HAL_SAI_MspInit+0x1b0>)
 8001c58:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001c5a:	4a39      	ldr	r2, [pc, #228]	@ (8001d40 <HAL_SAI_MspInit+0x1b0>)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a38      	ldr	r2, [pc, #224]	@ (8001d48 <HAL_SAI_MspInit+0x1b8>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d15e      	bne.n	8001d28 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8001c6a:	4b32      	ldr	r3, [pc, #200]	@ (8001d34 <HAL_SAI_MspInit+0x1a4>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d113      	bne.n	8001c9a <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001c72:	4b31      	ldr	r3, [pc, #196]	@ (8001d38 <HAL_SAI_MspInit+0x1a8>)
 8001c74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c76:	4a30      	ldr	r2, [pc, #192]	@ (8001d38 <HAL_SAI_MspInit+0x1a8>)
 8001c78:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c7e:	4b2e      	ldr	r3, [pc, #184]	@ (8001d38 <HAL_SAI_MspInit+0x1a8>)
 8001c80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2105      	movs	r1, #5
 8001c8e:	204b      	movs	r0, #75	@ 0x4b
 8001c90:	f000 fda7 	bl	80027e2 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8001c94:	204b      	movs	r0, #75	@ 0x4b
 8001c96:	f000 fdc0 	bl	800281a <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 8001c9a:	4b26      	ldr	r3, [pc, #152]	@ (8001d34 <HAL_SAI_MspInit+0x1a4>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	4a24      	ldr	r2, [pc, #144]	@ (8001d34 <HAL_SAI_MspInit+0x1a4>)
 8001ca2:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001ca4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ca8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001caa:	2302      	movs	r3, #2
 8001cac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001cb6:	230d      	movs	r3, #13
 8001cb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cba:	f107 0314 	add.w	r3, r7, #20
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4822      	ldr	r0, [pc, #136]	@ (8001d4c <HAL_SAI_MspInit+0x1bc>)
 8001cc2:	f001 f83b 	bl	8002d3c <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 8001cc6:	4b22      	ldr	r3, [pc, #136]	@ (8001d50 <HAL_SAI_MspInit+0x1c0>)
 8001cc8:	4a22      	ldr	r2, [pc, #136]	@ (8001d54 <HAL_SAI_MspInit+0x1c4>)
 8001cca:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 8001ccc:	4b20      	ldr	r3, [pc, #128]	@ (8001d50 <HAL_SAI_MspInit+0x1c0>)
 8001cce:	2201      	movs	r2, #1
 8001cd0:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cd2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d50 <HAL_SAI_MspInit+0x1c0>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cd8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d50 <HAL_SAI_MspInit+0x1c0>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8001cde:	4b1c      	ldr	r3, [pc, #112]	@ (8001d50 <HAL_SAI_MspInit+0x1c0>)
 8001ce0:	2280      	movs	r2, #128	@ 0x80
 8001ce2:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d50 <HAL_SAI_MspInit+0x1c0>)
 8001ce6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cea:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001cec:	4b18      	ldr	r3, [pc, #96]	@ (8001d50 <HAL_SAI_MspInit+0x1c0>)
 8001cee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cf2:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8001cf4:	4b16      	ldr	r3, [pc, #88]	@ (8001d50 <HAL_SAI_MspInit+0x1c0>)
 8001cf6:	2220      	movs	r2, #32
 8001cf8:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8001cfa:	4b15      	ldr	r3, [pc, #84]	@ (8001d50 <HAL_SAI_MspInit+0x1c0>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8001d00:	4813      	ldr	r0, [pc, #76]	@ (8001d50 <HAL_SAI_MspInit+0x1c0>)
 8001d02:	f000 fda5 	bl	8002850 <HAL_DMA_Init>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 8001d0c:	f7ff feda 	bl	8001ac4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a0f      	ldr	r2, [pc, #60]	@ (8001d50 <HAL_SAI_MspInit+0x1c0>)
 8001d14:	671a      	str	r2, [r3, #112]	@ 0x70
 8001d16:	4a0e      	ldr	r2, [pc, #56]	@ (8001d50 <HAL_SAI_MspInit+0x1c0>)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4a0c      	ldr	r2, [pc, #48]	@ (8001d50 <HAL_SAI_MspInit+0x1c0>)
 8001d20:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001d22:	4a0b      	ldr	r2, [pc, #44]	@ (8001d50 <HAL_SAI_MspInit+0x1c0>)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8001d28:	bf00      	nop
 8001d2a:	3728      	adds	r7, #40	@ 0x28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40015804 	.word	0x40015804
 8001d34:	2000a8a0 	.word	0x2000a8a0
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	48000400 	.word	0x48000400
 8001d40:	2000a810 	.word	0x2000a810
 8001d44:	4002006c 	.word	0x4002006c
 8001d48:	40015824 	.word	0x40015824
 8001d4c:	48000800 	.word	0x48000800
 8001d50:	2000a858 	.word	0x2000a858
 8001d54:	40020080 	.word	0x40020080

08001d58 <sgtl5000_i2c_read_register>:
};



HAL_StatusTypeDef sgtl5000_i2c_read_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t * p_data)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08a      	sub	sp, #40	@ 0x28
 8001d5c:	af04      	add	r7, sp, #16
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	460b      	mov	r3, r1
 8001d62:	607a      	str	r2, [r7, #4]
 8001d64:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef ret;

	uint8_t buffer[2];

	ret = HAL_I2C_Mem_Read (
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6818      	ldr	r0, [r3, #0]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	8899      	ldrh	r1, [r3, #4]
 8001d6e:	897a      	ldrh	r2, [r7, #10]
 8001d70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d74:	9302      	str	r3, [sp, #8]
 8001d76:	2302      	movs	r3, #2
 8001d78:	9301      	str	r3, [sp, #4]
 8001d7a:	f107 0314 	add.w	r3, r7, #20
 8001d7e:	9300      	str	r3, [sp, #0]
 8001d80:	2302      	movs	r3, #2
 8001d82:	f001 fb4d 	bl	8003420 <HAL_I2C_Mem_Read>
 8001d86:	4603      	mov	r3, r0
 8001d88:	75fb      	strb	r3, [r7, #23]
			buffer,
			2,
			HAL_MAX_DELAY		// Problems if I put other than HAL_MAX_DELAY WTF
	);

	*p_data = (buffer[0] << 8) | buffer[1];
 8001d8a:	7d3b      	ldrb	r3, [r7, #20]
 8001d8c:	b21b      	sxth	r3, r3
 8001d8e:	021b      	lsls	r3, r3, #8
 8001d90:	b21a      	sxth	r2, r3
 8001d92:	7d7b      	ldrb	r3, [r7, #21]
 8001d94:	b21b      	sxth	r3, r3
 8001d96:	4313      	orrs	r3, r2
 8001d98:	b21b      	sxth	r3, r3
 8001d9a:	b29a      	uxth	r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	801a      	strh	r2, [r3, #0]

	return ret;
 8001da0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3718      	adds	r7, #24
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <sgtl5000_i2c_write_register>:

HAL_StatusTypeDef sgtl5000_i2c_write_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t data)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b088      	sub	sp, #32
 8001dae:	af04      	add	r7, sp, #16
 8001db0:	6078      	str	r0, [r7, #4]
 8001db2:	460b      	mov	r3, r1
 8001db4:	807b      	strh	r3, [r7, #2]
 8001db6:	4613      	mov	r3, r2
 8001db8:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint8_t buffer[2];

	buffer[0] = (data >> 8) & 0xFF;
 8001dba:	883b      	ldrh	r3, [r7, #0]
 8001dbc:	0a1b      	lsrs	r3, r3, #8
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	733b      	strb	r3, [r7, #12]
	buffer[1] = data & 0xFF;
 8001dc4:	883b      	ldrh	r3, [r7, #0]
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	737b      	strb	r3, [r7, #13]

	ret = HAL_I2C_Mem_Write(
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6818      	ldr	r0, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	8899      	ldrh	r1, [r3, #4]
 8001dd2:	887a      	ldrh	r2, [r7, #2]
 8001dd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001dd8:	9302      	str	r3, [sp, #8]
 8001dda:	2302      	movs	r3, #2
 8001ddc:	9301      	str	r3, [sp, #4]
 8001dde:	f107 030c 	add.w	r3, r7, #12
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	2302      	movs	r3, #2
 8001de6:	f001 fa07 	bl	80031f8 <HAL_I2C_Mem_Write>
 8001dea:	4603      	mov	r3, r0
 8001dec:	73fb      	strb	r3, [r7, #15]
			buffer,
			2,
			HAL_MAX_DELAY		// WTF
	);

	return ret;
 8001dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3710      	adds	r7, #16
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <sgtl5000_i2c_set_bit>:

HAL_StatusTypeDef sgtl5000_i2c_set_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	460b      	mov	r3, r1
 8001e02:	807b      	strh	r3, [r7, #2]
 8001e04:	4613      	mov	r3, r2
 8001e06:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 8001e08:	f107 020c 	add.w	r2, r7, #12
 8001e0c:	887b      	ldrh	r3, [r7, #2]
 8001e0e:	4619      	mov	r1, r3
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f7ff ffa1 	bl	8001d58 <sgtl5000_i2c_read_register>
 8001e16:	4603      	mov	r3, r0
 8001e18:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <sgtl5000_i2c_set_bit+0x2c>
	{
		return ret;
 8001e20:	7bfb      	ldrb	r3, [r7, #15]
 8001e22:	e00d      	b.n	8001e40 <sgtl5000_i2c_set_bit+0x48>
	}

	data |= mask;
 8001e24:	89ba      	ldrh	r2, [r7, #12]
 8001e26:	883b      	ldrh	r3, [r7, #0]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 8001e2e:	89ba      	ldrh	r2, [r7, #12]
 8001e30:	887b      	ldrh	r3, [r7, #2]
 8001e32:	4619      	mov	r1, r3
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f7ff ffb8 	bl	8001daa <sgtl5000_i2c_write_register>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	73fb      	strb	r3, [r7, #15]
	return ret;
 8001e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3710      	adds	r7, #16
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}

08001e48 <sgtl5000_i2c_clear_bit>:

HAL_StatusTypeDef sgtl5000_i2c_clear_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	460b      	mov	r3, r1
 8001e52:	807b      	strh	r3, [r7, #2]
 8001e54:	4613      	mov	r3, r2
 8001e56:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 8001e58:	f107 020c 	add.w	r2, r7, #12
 8001e5c:	887b      	ldrh	r3, [r7, #2]
 8001e5e:	4619      	mov	r1, r3
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f7ff ff79 	bl	8001d58 <sgtl5000_i2c_read_register>
 8001e66:	4603      	mov	r3, r0
 8001e68:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 8001e6a:	7bfb      	ldrb	r3, [r7, #15]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <sgtl5000_i2c_clear_bit+0x2c>
	{
		return ret;
 8001e70:	7bfb      	ldrb	r3, [r7, #15]
 8001e72:	e012      	b.n	8001e9a <sgtl5000_i2c_clear_bit+0x52>
	}

	data &= (~mask);
 8001e74:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001e78:	43db      	mvns	r3, r3
 8001e7a:	b21a      	sxth	r2, r3
 8001e7c:	89bb      	ldrh	r3, [r7, #12]
 8001e7e:	b21b      	sxth	r3, r3
 8001e80:	4013      	ands	r3, r2
 8001e82:	b21b      	sxth	r3, r3
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 8001e88:	89ba      	ldrh	r2, [r7, #12]
 8001e8a:	887b      	ldrh	r3, [r7, #2]
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f7ff ff8b 	bl	8001daa <sgtl5000_i2c_write_register>
 8001e94:	4603      	mov	r3, r0
 8001e96:	73fb      	strb	r3, [r7, #15]
	return ret;
 8001e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <sgtl5000_init>:

HAL_StatusTypeDef sgtl5000_init(h_sgtl5000_t * h_sgtl5000)
{
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b084      	sub	sp, #16
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = HAL_OK;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	73fb      	strb	r3, [r7, #15]

	// NOTE: This next Write call is needed ONLY if VDDD is
	// externally driven
	// Turn off startup power supplies to save power (Clear bit 12 and 13)
	// Write CHIP_ANA_POWER 0x4260
	mask = (1 << 12) | (1 << 13);
 8001eae:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001eb2:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_clear_bit(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 8001eb4:	89bb      	ldrh	r3, [r7, #12]
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	2130      	movs	r1, #48	@ 0x30
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7ff ffc4 	bl	8001e48 <sgtl5000_i2c_clear_bit>
	// NOTE: The next modify call is only needed if both VDDA and
	// VDDIO are greater than 3.1 V
	// Configure the charge pump to use the VDDIO rail (set bit 5 and bit 6)
	// Write CHIP_LINREG_CTRL 0x006C
	// VDDA and VDDIO = 3.3V so it IS necessary
	mask = (1 << 5) | (1 << 6);
 8001ec0:	2360      	movs	r3, #96	@ 0x60
 8001ec2:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_set_bit(h_sgtl5000, SGTL5000_CHIP_LINREG_CTRL, mask);
 8001ec4:	89bb      	ldrh	r3, [r7, #12]
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	2126      	movs	r1, #38	@ 0x26
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7ff ff94 	bl	8001df8 <sgtl5000_i2c_set_bit>
	// on the VDDA voltage value.
	// Set ground, ADC, DAC reference voltage (bits 8:4). The value should
	// be set to VDDA/2. This example assumes VDDA = 1.8 V. VDDA/2 = 0.9 V.
	// The bias current should be set to 50% of the nominal value (bits 3:1)
	// Write CHIP_REF_CTRL 0x004E
	mask = 0x01FF;	// VAG_VAL = 1.575V, BIAS_CTRL = -50%, SMALL_POP = 1
 8001ed0:	f240 13ff 	movw	r3, #511	@ 0x1ff
 8001ed4:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_REF_CTRL, mask);
 8001ed6:	89bb      	ldrh	r3, [r7, #12]
 8001ed8:	461a      	mov	r2, r3
 8001eda:	2128      	movs	r1, #40	@ 0x28
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f7ff ff64 	bl	8001daa <sgtl5000_i2c_write_register>
	// Set LINEOUT reference voltage to VDDIO/2 (1.65 V) (bits 5:0)
	// and bias current (bits 11:8) to the recommended value of 0.36 mA
	// for 10 kOhm load with 1.0 nF capacitance
	// Write CHIP_LINE_OUT_CTRL 0x0322
//	mask = 0x0322;	// LO_VAGCNTRL = 1.65V, OUT_CURRENT = 0.36mA (?)
	mask = 0x031E;
 8001ee2:	f240 331e 	movw	r3, #798	@ 0x31e
 8001ee6:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_CTRL, mask);
 8001ee8:	89bb      	ldrh	r3, [r7, #12]
 8001eea:	461a      	mov	r2, r3
 8001eec:	212c      	movs	r1, #44	@ 0x2c
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f7ff ff5b 	bl	8001daa <sgtl5000_i2c_write_register>

	// Enable short detect mode for headphone left/right
	// and center channel and set short detect current trip level
	// to 75 mA
	// Write CHIP_SHORT_CTRL 0x1106
	mask = 0x1106;	// MODE_CM = 2, MODE_LR = 1, LVLADJC = 200mA, LVLADJL = 75mA, LVLADJR = 50mA
 8001ef4:	f241 1306 	movw	r3, #4358	@ 0x1106
 8001ef8:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SHORT_CTRL, mask);
 8001efa:	89bb      	ldrh	r3, [r7, #12]
 8001efc:	461a      	mov	r2, r3
 8001efe:	213c      	movs	r1, #60	@ 0x3c
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f7ff ff52 	bl	8001daa <sgtl5000_i2c_write_register>

	// Enable Zero-cross detect if needed for HP_OUT (bit 5) and ADC (bit 1)
	// Write CHIP_ANA_CTRL 0x0133
//	mask = 0x0004;	// Unmute all + SELECT_ADC = LINEIN
	mask = 0x0000;	// Unmute all + SELECT_ADC = MIC
 8001f06:	2300      	movs	r3, #0
 8001f08:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_CTRL, mask);
 8001f0a:	89bb      	ldrh	r3, [r7, #12]
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	2124      	movs	r1, #36	@ 0x24
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f7ff ff4a 	bl	8001daa <sgtl5000_i2c_write_register>

	//------------Power up Inputs/Outputs/Digital Blocks---------
	// Power up LINEOUT, HP, ADC, DAC
	// Write CHIP_ANA_POWER 0x6AFF
	mask = 0x6AFF;	// LINEOUT_POWERUP, ADC_POWERUP, CAPLESS_HEADPHONE_POWERUP, DAC_POWERUP, HEADPHONE_POWERUP, REFTOP_POWERUP, ADC_MONO = stereo
 8001f16:	f646 23ff 	movw	r3, #27391	@ 0x6aff
 8001f1a:	81bb      	strh	r3, [r7, #12]
	// VAG_POWERUP, VCOAMP_POWERUP = 0, LINREG_D_POWERUP, PLL_POWERUP = 0, VDDC_CHRGPMP_POWERUP, STARTUP_POWERUP = 0, LINREG_SIMPLE_POWERUP,
	// DAC_MONO = stereo
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 8001f1c:	89bb      	ldrh	r3, [r7, #12]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	2130      	movs	r1, #48	@ 0x30
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f7ff ff41 	bl	8001daa <sgtl5000_i2c_write_register>
	// Power up desired digital blocks
	// I2S_IN (bit 0), I2S_OUT (bit 1), DAP (bit 4), DAC (bit 5),
	// ADC (bit 6) are powered on
	// Write CHIP_DIG_POWER 0x0073
	mask = 0x0073;	// I2S_IN_POWERUP, I2S_OUT_POWERUP, DAP_POWERUP, DAC_POWERUP, ADC_POWERUP
 8001f28:	2373      	movs	r3, #115	@ 0x73
 8001f2a:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DIG_POWER, mask);
 8001f2c:	89bb      	ldrh	r3, [r7, #12]
 8001f2e:	461a      	mov	r2, r3
 8001f30:	2102      	movs	r1, #2
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7ff ff39 	bl	8001daa <sgtl5000_i2c_write_register>
	// Value = (int)(40*log(VAG_VAL/LO_VAGCNTRL) + 15)
	// Assuming VAG_VAL and LO_VAGCNTRL is set to 0.9 V and
	// 1.65 V respectively, the // left LO vol (bits 12:8) and right LO
	// volume (bits 4:0) value should be set // to 5
	// Write CHIP_LINE_OUT_VOL 0x0505
	mask = 0x1111;	// TODO recalculer
 8001f38:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001f3c:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_VOL, mask);
 8001f3e:	89bb      	ldrh	r3, [r7, #12]
 8001f40:	461a      	mov	r2, r3
 8001f42:	212e      	movs	r1, #46	@ 0x2e
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f7ff ff30 	bl	8001daa <sgtl5000_i2c_write_register>

	// Configure SYS_FS clock to 48 kHz
	// Configure MCLK_FREQ to 256*Fs
	// Modify CHIP_CLK_CTRL->SYS_FS 0x0002 // bits 3:2
	// Modify CHIP_CLK_CTRL->MCLK_FREQ 0x0000 // bits 1:0
	mask = 0x0004;	// SYS_FS = 48kHz
 8001f4a:	2304      	movs	r3, #4
 8001f4c:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_CLK_CTRL, mask);
 8001f4e:	89bb      	ldrh	r3, [r7, #12]
 8001f50:	461a      	mov	r2, r3
 8001f52:	2104      	movs	r1, #4
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	f7ff ff28 	bl	8001daa <sgtl5000_i2c_write_register>
	// Configure the I2S clocks in master mode
	// NOTE: I2S LRCLK is same as the system sample clock
	// Modify CHIP_I2S_CTRL->MS 0x0001 // bit 7
	// Non, on reste en slave!
	mask = 0x0130;	// DLEN = 16 bits
 8001f5a:	f44f 7398 	mov.w	r3, #304	@ 0x130
 8001f5e:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_I2S_CTRL, mask);
 8001f60:	89bb      	ldrh	r3, [r7, #12]
 8001f62:	461a      	mov	r2, r3
 8001f64:	2106      	movs	r1, #6
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f7ff ff1f 	bl	8001daa <sgtl5000_i2c_write_register>
	// Laissons tout par défaut pour l'instant
//	mask = 0x0000;	// ADC -> DAC
//	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SSS_CTRL, mask);

	/* Le reste */
	mask = 0x0000;	// Unmute
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ADCDAC_CTRL, mask);
 8001f70:	89bb      	ldrh	r3, [r7, #12]
 8001f72:	461a      	mov	r2, r3
 8001f74:	210e      	movs	r1, #14
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f7ff ff17 	bl	8001daa <sgtl5000_i2c_write_register>

	mask = 0x3C3C;
 8001f7c:	f643 433c 	movw	r3, #15420	@ 0x3c3c
 8001f80:	81bb      	strh	r3, [r7, #12]
//	mask = 0x4747;
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DAC_VOL, mask);
 8001f82:	89bb      	ldrh	r3, [r7, #12]
 8001f84:	461a      	mov	r2, r3
 8001f86:	2110      	movs	r1, #16
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f7ff ff0e 	bl	8001daa <sgtl5000_i2c_write_register>

	mask = 0x0251;	// BIAS_RESISTOR = 2, BIAS_VOLT = 5, GAIN = 1
 8001f8e:	f240 2351 	movw	r3, #593	@ 0x251
 8001f92:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_MIC_CTRL, mask);
 8001f94:	89bb      	ldrh	r3, [r7, #12]
 8001f96:	461a      	mov	r2, r3
 8001f98:	212a      	movs	r1, #42	@ 0x2a
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f7ff ff05 	bl	8001daa <sgtl5000_i2c_write_register>
//		uint16_t reg = 0;
//		sgtl5000_i2c_read_register(h_sgtl5000, register_map[i], &reg);
//		printf("%02d: [0x%04x] = 0x%04x\r\n", i, register_map[i], reg);
//	}

	return ret;
 8001fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <updateVUMeter>:
        buf[i] = (i < half) ? amp : -amp;
    }
}

void updateVUMeter(float level)
{
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b088      	sub	sp, #32
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	ed87 0a01 	vstr	s0, [r7, #4]
    const int scale = 4096;
 8001fb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fb8:	613b      	str	r3, [r7, #16]
    const int maxLevels = 8;
 8001fba:	2308      	movs	r3, #8
 8001fbc:	60fb      	str	r3, [r7, #12]

    // Calcule combien de niveaux doivent être allumés
    int ledsToLight = (int)(level / scale);
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	ee07 3a90 	vmov	s15, r3
 8001fc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fc8:	edd7 6a01 	vldr	s13, [r7, #4]
 8001fcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fd0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fd4:	ee17 3a90 	vmov	r3, s15
 8001fd8:	61fb      	str	r3, [r7, #28]
    if (ledsToLight > maxLevels) ledsToLight = maxLevels;
 8001fda:	69fa      	ldr	r2, [r7, #28]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	dd01      	ble.n	8001fe6 <updateVUMeter+0x3c>
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	61fb      	str	r3, [r7, #28]

    // Allume ce qu'il faut
    for (int i = 0; i <= ledsToLight - 1; i++)
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	61bb      	str	r3, [r7, #24]
 8001fea:	e010      	b.n	800200e <updateVUMeter+0x64>
    {
        Select_LED('A', i, 1);
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	2041      	movs	r0, #65	@ 0x41
 8001ff6:	f7fe ffb7 	bl	8000f68 <Select_LED>
        Select_LED('B', i, 1);
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2201      	movs	r2, #1
 8002000:	4619      	mov	r1, r3
 8002002:	2042      	movs	r0, #66	@ 0x42
 8002004:	f7fe ffb0 	bl	8000f68 <Select_LED>
    for (int i = 0; i <= ledsToLight - 1; i++)
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	3301      	adds	r3, #1
 800200c:	61bb      	str	r3, [r7, #24]
 800200e:	69fa      	ldr	r2, [r7, #28]
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	429a      	cmp	r2, r3
 8002014:	dcea      	bgt.n	8001fec <updateVUMeter+0x42>
    }

    // Éteint les autres (optionnel)
    for (int i = ledsToLight; i <= maxLevels - 1; i++)
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	617b      	str	r3, [r7, #20]
 800201a:	e010      	b.n	800203e <updateVUMeter+0x94>
    {
        Select_LED('A', i, 0);
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	b2db      	uxtb	r3, r3
 8002020:	2200      	movs	r2, #0
 8002022:	4619      	mov	r1, r3
 8002024:	2041      	movs	r0, #65	@ 0x41
 8002026:	f7fe ff9f 	bl	8000f68 <Select_LED>
        Select_LED('B', i, 0);
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2200      	movs	r2, #0
 8002030:	4619      	mov	r1, r3
 8002032:	2042      	movs	r0, #66	@ 0x42
 8002034:	f7fe ff98 	bl	8000f68 <Select_LED>
    for (int i = ledsToLight; i <= maxLevels - 1; i++)
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	3301      	adds	r3, #1
 800203c:	617b      	str	r3, [r7, #20]
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	429a      	cmp	r2, r3
 8002044:	dcea      	bgt.n	800201c <updateVUMeter+0x72>
    }
}
 8002046:	bf00      	nop
 8002048:	bf00      	nop
 800204a:	3720      	adds	r7, #32
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}

08002050 <transmit_mic>:

void transmit_mic(h_RC_filter_t* filter,int16_t* txbuf,int16_t* rxbuf,int size)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
 800205c:	603b      	str	r3, [r7, #0]
	for (int i = 0;i<size;i++)
 800205e:	2300      	movs	r3, #0
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	e018      	b.n	8002096 <transmit_mic+0x46>
	{
		txbuf[i]=abs((int16_t*)RC_filter_update(filter,rxbuf[i]));
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	4413      	add	r3, r2
 800206c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002070:	b29b      	uxth	r3, r3
 8002072:	4619      	mov	r1, r3
 8002074:	68f8      	ldr	r0, [r7, #12]
 8002076:	f7ff f821 	bl	80010bc <RC_filter_update>
 800207a:	4603      	mov	r3, r0
 800207c:	4618      	mov	r0, r3
 800207e:	f009 fa27 	bl	800b4d0 <abs>
 8002082:	4601      	mov	r1, r0
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	68ba      	ldr	r2, [r7, #8]
 800208a:	4413      	add	r3, r2
 800208c:	b20a      	sxth	r2, r1
 800208e:	801a      	strh	r2, [r3, #0]
	for (int i = 0;i<size;i++)
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	3301      	adds	r3, #1
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	697a      	ldr	r2, [r7, #20]
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	429a      	cmp	r2, r3
 800209c:	dbe2      	blt.n	8002064 <transmit_mic+0x14>
		//txbuf[i] = rxbuf[i];
	}
}
 800209e:	bf00      	nop
 80020a0:	bf00      	nop
 80020a2:	3718      	adds	r7, #24
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80020ac:	4b1b      	ldr	r3, [pc, #108]	@ (800211c <MX_SPI3_Init+0x74>)
 80020ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002120 <MX_SPI3_Init+0x78>)
 80020b0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80020b2:	4b1a      	ldr	r3, [pc, #104]	@ (800211c <MX_SPI3_Init+0x74>)
 80020b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80020b8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80020ba:	4b18      	ldr	r3, [pc, #96]	@ (800211c <MX_SPI3_Init+0x74>)
 80020bc:	2200      	movs	r2, #0
 80020be:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80020c0:	4b16      	ldr	r3, [pc, #88]	@ (800211c <MX_SPI3_Init+0x74>)
 80020c2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80020c6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020c8:	4b14      	ldr	r3, [pc, #80]	@ (800211c <MX_SPI3_Init+0x74>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020ce:	4b13      	ldr	r3, [pc, #76]	@ (800211c <MX_SPI3_Init+0x74>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80020d4:	4b11      	ldr	r3, [pc, #68]	@ (800211c <MX_SPI3_Init+0x74>)
 80020d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020da:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80020dc:	4b0f      	ldr	r3, [pc, #60]	@ (800211c <MX_SPI3_Init+0x74>)
 80020de:	2220      	movs	r2, #32
 80020e0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020e2:	4b0e      	ldr	r3, [pc, #56]	@ (800211c <MX_SPI3_Init+0x74>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80020e8:	4b0c      	ldr	r3, [pc, #48]	@ (800211c <MX_SPI3_Init+0x74>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020ee:	4b0b      	ldr	r3, [pc, #44]	@ (800211c <MX_SPI3_Init+0x74>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80020f4:	4b09      	ldr	r3, [pc, #36]	@ (800211c <MX_SPI3_Init+0x74>)
 80020f6:	2207      	movs	r2, #7
 80020f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80020fa:	4b08      	ldr	r3, [pc, #32]	@ (800211c <MX_SPI3_Init+0x74>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002100:	4b06      	ldr	r3, [pc, #24]	@ (800211c <MX_SPI3_Init+0x74>)
 8002102:	2208      	movs	r2, #8
 8002104:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002106:	4805      	ldr	r0, [pc, #20]	@ (800211c <MX_SPI3_Init+0x74>)
 8002108:	f004 fef2 	bl	8006ef0 <HAL_SPI_Init>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8002112:	f7ff fcd7 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002116:	bf00      	nop
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	2000a8a4 	.word	0x2000a8a4
 8002120:	40003c00 	.word	0x40003c00

08002124 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08a      	sub	sp, #40	@ 0x28
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212c:	f107 0314 	add.w	r3, r7, #20
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a25      	ldr	r2, [pc, #148]	@ (80021d8 <HAL_SPI_MspInit+0xb4>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d144      	bne.n	80021d0 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002146:	4b25      	ldr	r3, [pc, #148]	@ (80021dc <HAL_SPI_MspInit+0xb8>)
 8002148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800214a:	4a24      	ldr	r2, [pc, #144]	@ (80021dc <HAL_SPI_MspInit+0xb8>)
 800214c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002150:	6593      	str	r3, [r2, #88]	@ 0x58
 8002152:	4b22      	ldr	r3, [pc, #136]	@ (80021dc <HAL_SPI_MspInit+0xb8>)
 8002154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002156:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800215a:	613b      	str	r3, [r7, #16]
 800215c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800215e:	4b1f      	ldr	r3, [pc, #124]	@ (80021dc <HAL_SPI_MspInit+0xb8>)
 8002160:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002162:	4a1e      	ldr	r2, [pc, #120]	@ (80021dc <HAL_SPI_MspInit+0xb8>)
 8002164:	f043 0304 	orr.w	r3, r3, #4
 8002168:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800216a:	4b1c      	ldr	r3, [pc, #112]	@ (80021dc <HAL_SPI_MspInit+0xb8>)
 800216c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800216e:	f003 0304 	and.w	r3, r3, #4
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002176:	4b19      	ldr	r3, [pc, #100]	@ (80021dc <HAL_SPI_MspInit+0xb8>)
 8002178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217a:	4a18      	ldr	r2, [pc, #96]	@ (80021dc <HAL_SPI_MspInit+0xb8>)
 800217c:	f043 0302 	orr.w	r3, r3, #2
 8002180:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002182:	4b16      	ldr	r3, [pc, #88]	@ (80021dc <HAL_SPI_MspInit+0xb8>)
 8002184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002186:	f003 0302 	and.w	r3, r3, #2
 800218a:	60bb      	str	r3, [r7, #8]
 800218c:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800218e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002192:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002194:	2302      	movs	r3, #2
 8002196:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002198:	2300      	movs	r3, #0
 800219a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800219c:	2303      	movs	r3, #3
 800219e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80021a0:	2306      	movs	r3, #6
 80021a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021a4:	f107 0314 	add.w	r3, r7, #20
 80021a8:	4619      	mov	r1, r3
 80021aa:	480d      	ldr	r0, [pc, #52]	@ (80021e0 <HAL_SPI_MspInit+0xbc>)
 80021ac:	f000 fdc6 	bl	8002d3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80021b0:	2320      	movs	r3, #32
 80021b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b4:	2302      	movs	r3, #2
 80021b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021bc:	2303      	movs	r3, #3
 80021be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80021c0:	2306      	movs	r3, #6
 80021c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c4:	f107 0314 	add.w	r3, r7, #20
 80021c8:	4619      	mov	r1, r3
 80021ca:	4806      	ldr	r0, [pc, #24]	@ (80021e4 <HAL_SPI_MspInit+0xc0>)
 80021cc:	f000 fdb6 	bl	8002d3c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80021d0:	bf00      	nop
 80021d2:	3728      	adds	r7, #40	@ 0x28
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	40003c00 	.word	0x40003c00
 80021dc:	40021000 	.word	0x40021000
 80021e0:	48000800 	.word	0x48000800
 80021e4:	48000400 	.word	0x48000400

080021e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ee:	4b11      	ldr	r3, [pc, #68]	@ (8002234 <HAL_MspInit+0x4c>)
 80021f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021f2:	4a10      	ldr	r2, [pc, #64]	@ (8002234 <HAL_MspInit+0x4c>)
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80021fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <HAL_MspInit+0x4c>)
 80021fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	607b      	str	r3, [r7, #4]
 8002204:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002206:	4b0b      	ldr	r3, [pc, #44]	@ (8002234 <HAL_MspInit+0x4c>)
 8002208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800220a:	4a0a      	ldr	r2, [pc, #40]	@ (8002234 <HAL_MspInit+0x4c>)
 800220c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002210:	6593      	str	r3, [r2, #88]	@ 0x58
 8002212:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <HAL_MspInit+0x4c>)
 8002214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002216:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800221a:	603b      	str	r3, [r7, #0]
 800221c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800221e:	2200      	movs	r2, #0
 8002220:	210f      	movs	r1, #15
 8002222:	f06f 0001 	mvn.w	r0, #1
 8002226:	f000 fadc 	bl	80027e2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800222a:	bf00      	nop
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	40021000 	.word	0x40021000

08002238 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800223c:	bf00      	nop
 800223e:	e7fd      	b.n	800223c <NMI_Handler+0x4>

08002240 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002244:	bf00      	nop
 8002246:	e7fd      	b.n	8002244 <HardFault_Handler+0x4>

08002248 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800224c:	bf00      	nop
 800224e:	e7fd      	b.n	800224c <MemManage_Handler+0x4>

08002250 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002254:	bf00      	nop
 8002256:	e7fd      	b.n	8002254 <BusFault_Handler+0x4>

08002258 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800225c:	bf00      	nop
 800225e:	e7fd      	b.n	800225c <UsageFault_Handler+0x4>

08002260 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002272:	f000 f997 	bl	80025a4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002276:	f008 fa09 	bl	800a68c <xTaskGetSchedulerState>
 800227a:	4603      	mov	r3, r0
 800227c:	2b01      	cmp	r3, #1
 800227e:	d001      	beq.n	8002284 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002280:	f008 fcd2 	bl	800ac28 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002284:	bf00      	nop
 8002286:	bd80      	pop	{r7, pc}

08002288 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 800228c:	4802      	ldr	r0, [pc, #8]	@ (8002298 <DMA1_Channel6_IRQHandler+0x10>)
 800228e:	f000 fc76 	bl	8002b7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	2000a810 	.word	0x2000a810

0800229c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 80022a0:	4802      	ldr	r0, [pc, #8]	@ (80022ac <DMA1_Channel7_IRQHandler+0x10>)
 80022a2:	f000 fc6c 	bl	8002b7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	2000a858 	.word	0x2000a858

080022b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80022b4:	4802      	ldr	r0, [pc, #8]	@ (80022c0 <USART2_IRQHandler+0x10>)
 80022b6:	f005 fcdb 	bl	8007c70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	2000a90c 	.word	0x2000a90c

080022c4 <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 80022c8:	4803      	ldr	r0, [pc, #12]	@ (80022d8 <SAI2_IRQHandler+0x14>)
 80022ca:	f004 f9e3 	bl	8006694 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 80022ce:	4803      	ldr	r0, [pc, #12]	@ (80022dc <SAI2_IRQHandler+0x18>)
 80022d0:	f004 f9e0 	bl	8006694 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 80022d4:	bf00      	nop
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	2000a708 	.word	0x2000a708
 80022dc:	2000a78c 	.word	0x2000a78c

080022e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022e8:	4a14      	ldr	r2, [pc, #80]	@ (800233c <_sbrk+0x5c>)
 80022ea:	4b15      	ldr	r3, [pc, #84]	@ (8002340 <_sbrk+0x60>)
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022f4:	4b13      	ldr	r3, [pc, #76]	@ (8002344 <_sbrk+0x64>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d102      	bne.n	8002302 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022fc:	4b11      	ldr	r3, [pc, #68]	@ (8002344 <_sbrk+0x64>)
 80022fe:	4a12      	ldr	r2, [pc, #72]	@ (8002348 <_sbrk+0x68>)
 8002300:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002302:	4b10      	ldr	r3, [pc, #64]	@ (8002344 <_sbrk+0x64>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4413      	add	r3, r2
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	429a      	cmp	r2, r3
 800230e:	d207      	bcs.n	8002320 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002310:	f009 f9a8 	bl	800b664 <__errno>
 8002314:	4603      	mov	r3, r0
 8002316:	220c      	movs	r2, #12
 8002318:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800231a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800231e:	e009      	b.n	8002334 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002320:	4b08      	ldr	r3, [pc, #32]	@ (8002344 <_sbrk+0x64>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002326:	4b07      	ldr	r3, [pc, #28]	@ (8002344 <_sbrk+0x64>)
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4413      	add	r3, r2
 800232e:	4a05      	ldr	r2, [pc, #20]	@ (8002344 <_sbrk+0x64>)
 8002330:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002332:	68fb      	ldr	r3, [r7, #12]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	20018000 	.word	0x20018000
 8002340:	00001000 	.word	0x00001000
 8002344:	2000a908 	.word	0x2000a908
 8002348:	2000d348 	.word	0x2000d348

0800234c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002350:	4b06      	ldr	r3, [pc, #24]	@ (800236c <SystemInit+0x20>)
 8002352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002356:	4a05      	ldr	r2, [pc, #20]	@ (800236c <SystemInit+0x20>)
 8002358:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800235c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002374:	4b14      	ldr	r3, [pc, #80]	@ (80023c8 <MX_USART2_UART_Init+0x58>)
 8002376:	4a15      	ldr	r2, [pc, #84]	@ (80023cc <MX_USART2_UART_Init+0x5c>)
 8002378:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800237a:	4b13      	ldr	r3, [pc, #76]	@ (80023c8 <MX_USART2_UART_Init+0x58>)
 800237c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002380:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002382:	4b11      	ldr	r3, [pc, #68]	@ (80023c8 <MX_USART2_UART_Init+0x58>)
 8002384:	2200      	movs	r2, #0
 8002386:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002388:	4b0f      	ldr	r3, [pc, #60]	@ (80023c8 <MX_USART2_UART_Init+0x58>)
 800238a:	2200      	movs	r2, #0
 800238c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800238e:	4b0e      	ldr	r3, [pc, #56]	@ (80023c8 <MX_USART2_UART_Init+0x58>)
 8002390:	2200      	movs	r2, #0
 8002392:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002394:	4b0c      	ldr	r3, [pc, #48]	@ (80023c8 <MX_USART2_UART_Init+0x58>)
 8002396:	220c      	movs	r2, #12
 8002398:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800239a:	4b0b      	ldr	r3, [pc, #44]	@ (80023c8 <MX_USART2_UART_Init+0x58>)
 800239c:	2200      	movs	r2, #0
 800239e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023a0:	4b09      	ldr	r3, [pc, #36]	@ (80023c8 <MX_USART2_UART_Init+0x58>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023a6:	4b08      	ldr	r3, [pc, #32]	@ (80023c8 <MX_USART2_UART_Init+0x58>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023ac:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <MX_USART2_UART_Init+0x58>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023b2:	4805      	ldr	r0, [pc, #20]	@ (80023c8 <MX_USART2_UART_Init+0x58>)
 80023b4:	f005 fb38 	bl	8007a28 <HAL_UART_Init>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80023be:	f7ff fb81 	bl	8001ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023c2:	bf00      	nop
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	2000a90c 	.word	0x2000a90c
 80023cc:	40004400 	.word	0x40004400

080023d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b0ac      	sub	sp, #176	@ 0xb0
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023d8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	605a      	str	r2, [r3, #4]
 80023e2:	609a      	str	r2, [r3, #8]
 80023e4:	60da      	str	r2, [r3, #12]
 80023e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023e8:	f107 0314 	add.w	r3, r7, #20
 80023ec:	2288      	movs	r2, #136	@ 0x88
 80023ee:	2100      	movs	r1, #0
 80023f0:	4618      	mov	r0, r3
 80023f2:	f009 f92f 	bl	800b654 <memset>
  if(uartHandle->Instance==USART2)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a25      	ldr	r2, [pc, #148]	@ (8002490 <HAL_UART_MspInit+0xc0>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d143      	bne.n	8002488 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002400:	2302      	movs	r3, #2
 8002402:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002404:	2300      	movs	r3, #0
 8002406:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002408:	f107 0314 	add.w	r3, r7, #20
 800240c:	4618      	mov	r0, r3
 800240e:	f002 fadf 	bl	80049d0 <HAL_RCCEx_PeriphCLKConfig>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002418:	f7ff fb54 	bl	8001ac4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800241c:	4b1d      	ldr	r3, [pc, #116]	@ (8002494 <HAL_UART_MspInit+0xc4>)
 800241e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002420:	4a1c      	ldr	r2, [pc, #112]	@ (8002494 <HAL_UART_MspInit+0xc4>)
 8002422:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002426:	6593      	str	r3, [r2, #88]	@ 0x58
 8002428:	4b1a      	ldr	r3, [pc, #104]	@ (8002494 <HAL_UART_MspInit+0xc4>)
 800242a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800242c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002430:	613b      	str	r3, [r7, #16]
 8002432:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002434:	4b17      	ldr	r3, [pc, #92]	@ (8002494 <HAL_UART_MspInit+0xc4>)
 8002436:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002438:	4a16      	ldr	r2, [pc, #88]	@ (8002494 <HAL_UART_MspInit+0xc4>)
 800243a:	f043 0301 	orr.w	r3, r3, #1
 800243e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002440:	4b14      	ldr	r3, [pc, #80]	@ (8002494 <HAL_UART_MspInit+0xc4>)
 8002442:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002444:	f003 0301 	and.w	r3, r3, #1
 8002448:	60fb      	str	r3, [r7, #12]
 800244a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800244c:	230c      	movs	r3, #12
 800244e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002452:	2302      	movs	r3, #2
 8002454:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002458:	2300      	movs	r3, #0
 800245a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800245e:	2303      	movs	r3, #3
 8002460:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002464:	2307      	movs	r3, #7
 8002466:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800246a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800246e:	4619      	mov	r1, r3
 8002470:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002474:	f000 fc62 	bl	8002d3c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002478:	2200      	movs	r2, #0
 800247a:	2105      	movs	r1, #5
 800247c:	2026      	movs	r0, #38	@ 0x26
 800247e:	f000 f9b0 	bl	80027e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002482:	2026      	movs	r0, #38	@ 0x26
 8002484:	f000 f9c9 	bl	800281a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002488:	bf00      	nop
 800248a:	37b0      	adds	r7, #176	@ 0xb0
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40004400 	.word	0x40004400
 8002494:	40021000 	.word	0x40021000

08002498 <Reset_Handler>:
 8002498:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024d0 <LoopForever+0x2>
 800249c:	f7ff ff56 	bl	800234c <SystemInit>
 80024a0:	480c      	ldr	r0, [pc, #48]	@ (80024d4 <LoopForever+0x6>)
 80024a2:	490d      	ldr	r1, [pc, #52]	@ (80024d8 <LoopForever+0xa>)
 80024a4:	4a0d      	ldr	r2, [pc, #52]	@ (80024dc <LoopForever+0xe>)
 80024a6:	2300      	movs	r3, #0
 80024a8:	e002      	b.n	80024b0 <LoopCopyDataInit>

080024aa <CopyDataInit>:
 80024aa:	58d4      	ldr	r4, [r2, r3]
 80024ac:	50c4      	str	r4, [r0, r3]
 80024ae:	3304      	adds	r3, #4

080024b0 <LoopCopyDataInit>:
 80024b0:	18c4      	adds	r4, r0, r3
 80024b2:	428c      	cmp	r4, r1
 80024b4:	d3f9      	bcc.n	80024aa <CopyDataInit>
 80024b6:	4a0a      	ldr	r2, [pc, #40]	@ (80024e0 <LoopForever+0x12>)
 80024b8:	4c0a      	ldr	r4, [pc, #40]	@ (80024e4 <LoopForever+0x16>)
 80024ba:	2300      	movs	r3, #0
 80024bc:	e001      	b.n	80024c2 <LoopFillZerobss>

080024be <FillZerobss>:
 80024be:	6013      	str	r3, [r2, #0]
 80024c0:	3204      	adds	r2, #4

080024c2 <LoopFillZerobss>:
 80024c2:	42a2      	cmp	r2, r4
 80024c4:	d3fb      	bcc.n	80024be <FillZerobss>
 80024c6:	f009 f8d3 	bl	800b670 <__libc_init_array>
 80024ca:	f7ff f94b 	bl	8001764 <main>

080024ce <LoopForever>:
 80024ce:	e7fe      	b.n	80024ce <LoopForever>
 80024d0:	20018000 	.word	0x20018000
 80024d4:	20000000 	.word	0x20000000
 80024d8:	20000074 	.word	0x20000074
 80024dc:	0800c2c8 	.word	0x0800c2c8
 80024e0:	20000074 	.word	0x20000074
 80024e4:	2000d344 	.word	0x2000d344

080024e8 <ADC1_2_IRQHandler>:
 80024e8:	e7fe      	b.n	80024e8 <ADC1_2_IRQHandler>
	...

080024ec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024f2:	2300      	movs	r3, #0
 80024f4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002528 <HAL_Init+0x3c>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a0b      	ldr	r2, [pc, #44]	@ (8002528 <HAL_Init+0x3c>)
 80024fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002500:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002502:	2003      	movs	r0, #3
 8002504:	f000 f962 	bl	80027cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002508:	200f      	movs	r0, #15
 800250a:	f000 f80f 	bl	800252c <HAL_InitTick>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d002      	beq.n	800251a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	71fb      	strb	r3, [r7, #7]
 8002518:	e001      	b.n	800251e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800251a:	f7ff fe65 	bl	80021e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800251e:	79fb      	ldrb	r3, [r7, #7]
}
 8002520:	4618      	mov	r0, r3
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40022000 	.word	0x40022000

0800252c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002534:	2300      	movs	r3, #0
 8002536:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002538:	4b17      	ldr	r3, [pc, #92]	@ (8002598 <HAL_InitTick+0x6c>)
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d023      	beq.n	8002588 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002540:	4b16      	ldr	r3, [pc, #88]	@ (800259c <HAL_InitTick+0x70>)
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	4b14      	ldr	r3, [pc, #80]	@ (8002598 <HAL_InitTick+0x6c>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	4619      	mov	r1, r3
 800254a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800254e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002552:	fbb2 f3f3 	udiv	r3, r2, r3
 8002556:	4618      	mov	r0, r3
 8002558:	f000 f96d 	bl	8002836 <HAL_SYSTICK_Config>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d10f      	bne.n	8002582 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2b0f      	cmp	r3, #15
 8002566:	d809      	bhi.n	800257c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002568:	2200      	movs	r2, #0
 800256a:	6879      	ldr	r1, [r7, #4]
 800256c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002570:	f000 f937 	bl	80027e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002574:	4a0a      	ldr	r2, [pc, #40]	@ (80025a0 <HAL_InitTick+0x74>)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6013      	str	r3, [r2, #0]
 800257a:	e007      	b.n	800258c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	73fb      	strb	r3, [r7, #15]
 8002580:	e004      	b.n	800258c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	73fb      	strb	r3, [r7, #15]
 8002586:	e001      	b.n	800258c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800258c:	7bfb      	ldrb	r3, [r7, #15]
}
 800258e:	4618      	mov	r0, r3
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	2000001c 	.word	0x2000001c
 800259c:	20000014 	.word	0x20000014
 80025a0:	20000018 	.word	0x20000018

080025a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80025a8:	4b06      	ldr	r3, [pc, #24]	@ (80025c4 <HAL_IncTick+0x20>)
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	461a      	mov	r2, r3
 80025ae:	4b06      	ldr	r3, [pc, #24]	@ (80025c8 <HAL_IncTick+0x24>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4413      	add	r3, r2
 80025b4:	4a04      	ldr	r2, [pc, #16]	@ (80025c8 <HAL_IncTick+0x24>)
 80025b6:	6013      	str	r3, [r2, #0]
}
 80025b8:	bf00      	nop
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	2000001c 	.word	0x2000001c
 80025c8:	2000a994 	.word	0x2000a994

080025cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  return uwTick;
 80025d0:	4b03      	ldr	r3, [pc, #12]	@ (80025e0 <HAL_GetTick+0x14>)
 80025d2:	681b      	ldr	r3, [r3, #0]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	2000a994 	.word	0x2000a994

080025e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025ec:	f7ff ffee 	bl	80025cc <HAL_GetTick>
 80025f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025fc:	d005      	beq.n	800260a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80025fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002628 <HAL_Delay+0x44>)
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	461a      	mov	r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	4413      	add	r3, r2
 8002608:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800260a:	bf00      	nop
 800260c:	f7ff ffde 	bl	80025cc <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	429a      	cmp	r2, r3
 800261a:	d8f7      	bhi.n	800260c <HAL_Delay+0x28>
  {
  }
}
 800261c:	bf00      	nop
 800261e:	bf00      	nop
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	2000001c 	.word	0x2000001c

0800262c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f003 0307 	and.w	r3, r3, #7
 800263a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800263c:	4b0c      	ldr	r3, [pc, #48]	@ (8002670 <__NVIC_SetPriorityGrouping+0x44>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002648:	4013      	ands	r3, r2
 800264a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002654:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002658:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800265c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800265e:	4a04      	ldr	r2, [pc, #16]	@ (8002670 <__NVIC_SetPriorityGrouping+0x44>)
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	60d3      	str	r3, [r2, #12]
}
 8002664:	bf00      	nop
 8002666:	3714      	adds	r7, #20
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	e000ed00 	.word	0xe000ed00

08002674 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002678:	4b04      	ldr	r3, [pc, #16]	@ (800268c <__NVIC_GetPriorityGrouping+0x18>)
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	0a1b      	lsrs	r3, r3, #8
 800267e:	f003 0307 	and.w	r3, r3, #7
}
 8002682:	4618      	mov	r0, r3
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	e000ed00 	.word	0xe000ed00

08002690 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800269a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	db0b      	blt.n	80026ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026a2:	79fb      	ldrb	r3, [r7, #7]
 80026a4:	f003 021f 	and.w	r2, r3, #31
 80026a8:	4907      	ldr	r1, [pc, #28]	@ (80026c8 <__NVIC_EnableIRQ+0x38>)
 80026aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ae:	095b      	lsrs	r3, r3, #5
 80026b0:	2001      	movs	r0, #1
 80026b2:	fa00 f202 	lsl.w	r2, r0, r2
 80026b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026ba:	bf00      	nop
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	e000e100 	.word	0xe000e100

080026cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	6039      	str	r1, [r7, #0]
 80026d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	db0a      	blt.n	80026f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	b2da      	uxtb	r2, r3
 80026e4:	490c      	ldr	r1, [pc, #48]	@ (8002718 <__NVIC_SetPriority+0x4c>)
 80026e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ea:	0112      	lsls	r2, r2, #4
 80026ec:	b2d2      	uxtb	r2, r2
 80026ee:	440b      	add	r3, r1
 80026f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026f4:	e00a      	b.n	800270c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	b2da      	uxtb	r2, r3
 80026fa:	4908      	ldr	r1, [pc, #32]	@ (800271c <__NVIC_SetPriority+0x50>)
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	f003 030f 	and.w	r3, r3, #15
 8002702:	3b04      	subs	r3, #4
 8002704:	0112      	lsls	r2, r2, #4
 8002706:	b2d2      	uxtb	r2, r2
 8002708:	440b      	add	r3, r1
 800270a:	761a      	strb	r2, [r3, #24]
}
 800270c:	bf00      	nop
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr
 8002718:	e000e100 	.word	0xe000e100
 800271c:	e000ed00 	.word	0xe000ed00

08002720 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002720:	b480      	push	{r7}
 8002722:	b089      	sub	sp, #36	@ 0x24
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f003 0307 	and.w	r3, r3, #7
 8002732:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	f1c3 0307 	rsb	r3, r3, #7
 800273a:	2b04      	cmp	r3, #4
 800273c:	bf28      	it	cs
 800273e:	2304      	movcs	r3, #4
 8002740:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	3304      	adds	r3, #4
 8002746:	2b06      	cmp	r3, #6
 8002748:	d902      	bls.n	8002750 <NVIC_EncodePriority+0x30>
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	3b03      	subs	r3, #3
 800274e:	e000      	b.n	8002752 <NVIC_EncodePriority+0x32>
 8002750:	2300      	movs	r3, #0
 8002752:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002754:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	43da      	mvns	r2, r3
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	401a      	ands	r2, r3
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002768:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	fa01 f303 	lsl.w	r3, r1, r3
 8002772:	43d9      	mvns	r1, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002778:	4313      	orrs	r3, r2
         );
}
 800277a:	4618      	mov	r0, r3
 800277c:	3724      	adds	r7, #36	@ 0x24
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
	...

08002788 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3b01      	subs	r3, #1
 8002794:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002798:	d301      	bcc.n	800279e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800279a:	2301      	movs	r3, #1
 800279c:	e00f      	b.n	80027be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800279e:	4a0a      	ldr	r2, [pc, #40]	@ (80027c8 <SysTick_Config+0x40>)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	3b01      	subs	r3, #1
 80027a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027a6:	210f      	movs	r1, #15
 80027a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80027ac:	f7ff ff8e 	bl	80026cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027b0:	4b05      	ldr	r3, [pc, #20]	@ (80027c8 <SysTick_Config+0x40>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027b6:	4b04      	ldr	r3, [pc, #16]	@ (80027c8 <SysTick_Config+0x40>)
 80027b8:	2207      	movs	r2, #7
 80027ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	e000e010 	.word	0xe000e010

080027cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f7ff ff29 	bl	800262c <__NVIC_SetPriorityGrouping>
}
 80027da:	bf00      	nop
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b086      	sub	sp, #24
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	4603      	mov	r3, r0
 80027ea:	60b9      	str	r1, [r7, #8]
 80027ec:	607a      	str	r2, [r7, #4]
 80027ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027f0:	2300      	movs	r3, #0
 80027f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027f4:	f7ff ff3e 	bl	8002674 <__NVIC_GetPriorityGrouping>
 80027f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	68b9      	ldr	r1, [r7, #8]
 80027fe:	6978      	ldr	r0, [r7, #20]
 8002800:	f7ff ff8e 	bl	8002720 <NVIC_EncodePriority>
 8002804:	4602      	mov	r2, r0
 8002806:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800280a:	4611      	mov	r1, r2
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff ff5d 	bl	80026cc <__NVIC_SetPriority>
}
 8002812:	bf00      	nop
 8002814:	3718      	adds	r7, #24
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b082      	sub	sp, #8
 800281e:	af00      	add	r7, sp, #0
 8002820:	4603      	mov	r3, r0
 8002822:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff ff31 	bl	8002690 <__NVIC_EnableIRQ>
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7ff ffa2 	bl	8002788 <SysTick_Config>
 8002844:	4603      	mov	r3, r0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
	...

08002850 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e098      	b.n	8002994 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	461a      	mov	r2, r3
 8002868:	4b4d      	ldr	r3, [pc, #308]	@ (80029a0 <HAL_DMA_Init+0x150>)
 800286a:	429a      	cmp	r2, r3
 800286c:	d80f      	bhi.n	800288e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	461a      	mov	r2, r3
 8002874:	4b4b      	ldr	r3, [pc, #300]	@ (80029a4 <HAL_DMA_Init+0x154>)
 8002876:	4413      	add	r3, r2
 8002878:	4a4b      	ldr	r2, [pc, #300]	@ (80029a8 <HAL_DMA_Init+0x158>)
 800287a:	fba2 2303 	umull	r2, r3, r2, r3
 800287e:	091b      	lsrs	r3, r3, #4
 8002880:	009a      	lsls	r2, r3, #2
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a48      	ldr	r2, [pc, #288]	@ (80029ac <HAL_DMA_Init+0x15c>)
 800288a:	641a      	str	r2, [r3, #64]	@ 0x40
 800288c:	e00e      	b.n	80028ac <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	461a      	mov	r2, r3
 8002894:	4b46      	ldr	r3, [pc, #280]	@ (80029b0 <HAL_DMA_Init+0x160>)
 8002896:	4413      	add	r3, r2
 8002898:	4a43      	ldr	r2, [pc, #268]	@ (80029a8 <HAL_DMA_Init+0x158>)
 800289a:	fba2 2303 	umull	r2, r3, r2, r3
 800289e:	091b      	lsrs	r3, r3, #4
 80028a0:	009a      	lsls	r2, r3, #2
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a42      	ldr	r2, [pc, #264]	@ (80029b4 <HAL_DMA_Init+0x164>)
 80028aa:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2202      	movs	r2, #2
 80028b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80028c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80028d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	699b      	ldr	r3, [r3, #24]
 80028e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028f0:	68fa      	ldr	r2, [r7, #12]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002906:	d039      	beq.n	800297c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290c:	4a27      	ldr	r2, [pc, #156]	@ (80029ac <HAL_DMA_Init+0x15c>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d11a      	bne.n	8002948 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002912:	4b29      	ldr	r3, [pc, #164]	@ (80029b8 <HAL_DMA_Init+0x168>)
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800291a:	f003 031c 	and.w	r3, r3, #28
 800291e:	210f      	movs	r1, #15
 8002920:	fa01 f303 	lsl.w	r3, r1, r3
 8002924:	43db      	mvns	r3, r3
 8002926:	4924      	ldr	r1, [pc, #144]	@ (80029b8 <HAL_DMA_Init+0x168>)
 8002928:	4013      	ands	r3, r2
 800292a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800292c:	4b22      	ldr	r3, [pc, #136]	@ (80029b8 <HAL_DMA_Init+0x168>)
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6859      	ldr	r1, [r3, #4]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002938:	f003 031c 	and.w	r3, r3, #28
 800293c:	fa01 f303 	lsl.w	r3, r1, r3
 8002940:	491d      	ldr	r1, [pc, #116]	@ (80029b8 <HAL_DMA_Init+0x168>)
 8002942:	4313      	orrs	r3, r2
 8002944:	600b      	str	r3, [r1, #0]
 8002946:	e019      	b.n	800297c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002948:	4b1c      	ldr	r3, [pc, #112]	@ (80029bc <HAL_DMA_Init+0x16c>)
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002950:	f003 031c 	and.w	r3, r3, #28
 8002954:	210f      	movs	r1, #15
 8002956:	fa01 f303 	lsl.w	r3, r1, r3
 800295a:	43db      	mvns	r3, r3
 800295c:	4917      	ldr	r1, [pc, #92]	@ (80029bc <HAL_DMA_Init+0x16c>)
 800295e:	4013      	ands	r3, r2
 8002960:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002962:	4b16      	ldr	r3, [pc, #88]	@ (80029bc <HAL_DMA_Init+0x16c>)
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6859      	ldr	r1, [r3, #4]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800296e:	f003 031c 	and.w	r3, r3, #28
 8002972:	fa01 f303 	lsl.w	r3, r1, r3
 8002976:	4911      	ldr	r1, [pc, #68]	@ (80029bc <HAL_DMA_Init+0x16c>)
 8002978:	4313      	orrs	r3, r2
 800297a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2201      	movs	r2, #1
 8002986:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr
 80029a0:	40020407 	.word	0x40020407
 80029a4:	bffdfff8 	.word	0xbffdfff8
 80029a8:	cccccccd 	.word	0xcccccccd
 80029ac:	40020000 	.word	0x40020000
 80029b0:	bffdfbf8 	.word	0xbffdfbf8
 80029b4:	40020400 	.word	0x40020400
 80029b8:	400200a8 	.word	0x400200a8
 80029bc:	400204a8 	.word	0x400204a8

080029c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b086      	sub	sp, #24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
 80029cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029ce:	2300      	movs	r3, #0
 80029d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d101      	bne.n	80029e0 <HAL_DMA_Start_IT+0x20>
 80029dc:	2302      	movs	r3, #2
 80029de:	e04b      	b.n	8002a78 <HAL_DMA_Start_IT+0xb8>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d13a      	bne.n	8002a6a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2202      	movs	r2, #2
 80029f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2200      	movs	r2, #0
 8002a00:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 0201 	bic.w	r2, r2, #1
 8002a10:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	68b9      	ldr	r1, [r7, #8]
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f000 f95f 	bl	8002cdc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d008      	beq.n	8002a38 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f042 020e 	orr.w	r2, r2, #14
 8002a34:	601a      	str	r2, [r3, #0]
 8002a36:	e00f      	b.n	8002a58 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 0204 	bic.w	r2, r2, #4
 8002a46:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f042 020a 	orr.w	r2, r2, #10
 8002a56:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f042 0201 	orr.w	r2, r2, #1
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	e005      	b.n	8002a76 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a72:	2302      	movs	r3, #2
 8002a74:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002a76:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3718      	adds	r7, #24
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d008      	beq.n	8002aaa <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2204      	movs	r2, #4
 8002a9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e022      	b.n	8002af0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f022 020e 	bic.w	r2, r2, #14
 8002ab8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f022 0201 	bic.w	r2, r2, #1
 8002ac8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ace:	f003 021c 	and.w	r2, r3, #28
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	fa01 f202 	lsl.w	r2, r1, r2
 8002adc:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002aee:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3714      	adds	r7, #20
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b04:	2300      	movs	r3, #0
 8002b06:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d005      	beq.n	8002b20 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2204      	movs	r2, #4
 8002b18:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	73fb      	strb	r3, [r7, #15]
 8002b1e:	e029      	b.n	8002b74 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f022 020e 	bic.w	r2, r2, #14
 8002b2e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f022 0201 	bic.w	r2, r2, #1
 8002b3e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b44:	f003 021c 	and.w	r2, r3, #28
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b52:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d003      	beq.n	8002b74 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	4798      	blx	r3
    }
  }
  return status;
 8002b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3710      	adds	r7, #16
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	b084      	sub	sp, #16
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b9a:	f003 031c 	and.w	r3, r3, #28
 8002b9e:	2204      	movs	r2, #4
 8002ba0:	409a      	lsls	r2, r3
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d026      	beq.n	8002bf8 <HAL_DMA_IRQHandler+0x7a>
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	f003 0304 	and.w	r3, r3, #4
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d021      	beq.n	8002bf8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0320 	and.w	r3, r3, #32
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d107      	bne.n	8002bd2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 0204 	bic.w	r2, r2, #4
 8002bd0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd6:	f003 021c 	and.w	r2, r3, #28
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bde:	2104      	movs	r1, #4
 8002be0:	fa01 f202 	lsl.w	r2, r1, r2
 8002be4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d071      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002bf6:	e06c      	b.n	8002cd2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bfc:	f003 031c 	and.w	r3, r3, #28
 8002c00:	2202      	movs	r2, #2
 8002c02:	409a      	lsls	r2, r3
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	4013      	ands	r3, r2
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d02e      	beq.n	8002c6a <HAL_DMA_IRQHandler+0xec>
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d029      	beq.n	8002c6a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0320 	and.w	r3, r3, #32
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d10b      	bne.n	8002c3c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f022 020a 	bic.w	r2, r2, #10
 8002c32:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2201      	movs	r2, #1
 8002c38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c40:	f003 021c 	and.w	r2, r3, #28
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c48:	2102      	movs	r1, #2
 8002c4a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c4e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d038      	beq.n	8002cd2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002c68:	e033      	b.n	8002cd2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c6e:	f003 031c 	and.w	r3, r3, #28
 8002c72:	2208      	movs	r2, #8
 8002c74:	409a      	lsls	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d02a      	beq.n	8002cd4 <HAL_DMA_IRQHandler+0x156>
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	f003 0308 	and.w	r3, r3, #8
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d025      	beq.n	8002cd4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f022 020e 	bic.w	r2, r2, #14
 8002c96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c9c:	f003 021c 	and.w	r2, r3, #28
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	fa01 f202 	lsl.w	r2, r1, r2
 8002caa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d004      	beq.n	8002cd4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002cd2:	bf00      	nop
 8002cd4:	bf00      	nop
}
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
 8002ce8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cee:	f003 021c 	and.w	r2, r3, #28
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf6:	2101      	movs	r1, #1
 8002cf8:	fa01 f202 	lsl.w	r2, r1, r2
 8002cfc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	683a      	ldr	r2, [r7, #0]
 8002d04:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	2b10      	cmp	r3, #16
 8002d0c:	d108      	bne.n	8002d20 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	68ba      	ldr	r2, [r7, #8]
 8002d1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002d1e:	e007      	b.n	8002d30 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	68ba      	ldr	r2, [r7, #8]
 8002d26:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	60da      	str	r2, [r3, #12]
}
 8002d30:	bf00      	nop
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b087      	sub	sp, #28
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d46:	2300      	movs	r3, #0
 8002d48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d4a:	e17f      	b.n	800304c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	2101      	movs	r1, #1
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	fa01 f303 	lsl.w	r3, r1, r3
 8002d58:	4013      	ands	r3, r2
 8002d5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f000 8171 	beq.w	8003046 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f003 0303 	and.w	r3, r3, #3
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d005      	beq.n	8002d7c <HAL_GPIO_Init+0x40>
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f003 0303 	and.w	r3, r3, #3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d130      	bne.n	8002dde <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	2203      	movs	r2, #3
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	693a      	ldr	r2, [r7, #16]
 8002d90:	4013      	ands	r3, r2
 8002d92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	68da      	ldr	r2, [r3, #12]
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002da0:	693a      	ldr	r2, [r7, #16]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	693a      	ldr	r2, [r7, #16]
 8002daa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002db2:	2201      	movs	r2, #1
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	43db      	mvns	r3, r3
 8002dbc:	693a      	ldr	r2, [r7, #16]
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	091b      	lsrs	r3, r3, #4
 8002dc8:	f003 0201 	and.w	r2, r3, #1
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	693a      	ldr	r2, [r7, #16]
 8002ddc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f003 0303 	and.w	r3, r3, #3
 8002de6:	2b03      	cmp	r3, #3
 8002de8:	d118      	bne.n	8002e1c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002df0:	2201      	movs	r2, #1
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	fa02 f303 	lsl.w	r3, r2, r3
 8002df8:	43db      	mvns	r3, r3
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	08db      	lsrs	r3, r3, #3
 8002e06:	f003 0201 	and.w	r2, r3, #1
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	693a      	ldr	r2, [r7, #16]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f003 0303 	and.w	r3, r3, #3
 8002e24:	2b03      	cmp	r3, #3
 8002e26:	d017      	beq.n	8002e58 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	2203      	movs	r2, #3
 8002e34:	fa02 f303 	lsl.w	r3, r2, r3
 8002e38:	43db      	mvns	r3, r3
 8002e3a:	693a      	ldr	r2, [r7, #16]
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	689a      	ldr	r2, [r3, #8]
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	005b      	lsls	r3, r3, #1
 8002e48:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4c:	693a      	ldr	r2, [r7, #16]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f003 0303 	and.w	r3, r3, #3
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d123      	bne.n	8002eac <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	08da      	lsrs	r2, r3, #3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	3208      	adds	r2, #8
 8002e6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e70:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	f003 0307 	and.w	r3, r3, #7
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	220f      	movs	r2, #15
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	43db      	mvns	r3, r3
 8002e82:	693a      	ldr	r2, [r7, #16]
 8002e84:	4013      	ands	r3, r2
 8002e86:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	691a      	ldr	r2, [r3, #16]
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	f003 0307 	and.w	r3, r3, #7
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	693a      	ldr	r2, [r7, #16]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	08da      	lsrs	r2, r3, #3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	3208      	adds	r2, #8
 8002ea6:	6939      	ldr	r1, [r7, #16]
 8002ea8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	005b      	lsls	r3, r3, #1
 8002eb6:	2203      	movs	r2, #3
 8002eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebc:	43db      	mvns	r3, r3
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f003 0203 	and.w	r2, r3, #3
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed4:	693a      	ldr	r2, [r7, #16]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	693a      	ldr	r2, [r7, #16]
 8002ede:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	f000 80ac 	beq.w	8003046 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eee:	4b5f      	ldr	r3, [pc, #380]	@ (800306c <HAL_GPIO_Init+0x330>)
 8002ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ef2:	4a5e      	ldr	r2, [pc, #376]	@ (800306c <HAL_GPIO_Init+0x330>)
 8002ef4:	f043 0301 	orr.w	r3, r3, #1
 8002ef8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002efa:	4b5c      	ldr	r3, [pc, #368]	@ (800306c <HAL_GPIO_Init+0x330>)
 8002efc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	60bb      	str	r3, [r7, #8]
 8002f04:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002f06:	4a5a      	ldr	r2, [pc, #360]	@ (8003070 <HAL_GPIO_Init+0x334>)
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	089b      	lsrs	r3, r3, #2
 8002f0c:	3302      	adds	r3, #2
 8002f0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f12:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	f003 0303 	and.w	r3, r3, #3
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	220f      	movs	r2, #15
 8002f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f22:	43db      	mvns	r3, r3
 8002f24:	693a      	ldr	r2, [r7, #16]
 8002f26:	4013      	ands	r3, r2
 8002f28:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002f30:	d025      	beq.n	8002f7e <HAL_GPIO_Init+0x242>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a4f      	ldr	r2, [pc, #316]	@ (8003074 <HAL_GPIO_Init+0x338>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d01f      	beq.n	8002f7a <HAL_GPIO_Init+0x23e>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a4e      	ldr	r2, [pc, #312]	@ (8003078 <HAL_GPIO_Init+0x33c>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d019      	beq.n	8002f76 <HAL_GPIO_Init+0x23a>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a4d      	ldr	r2, [pc, #308]	@ (800307c <HAL_GPIO_Init+0x340>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d013      	beq.n	8002f72 <HAL_GPIO_Init+0x236>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a4c      	ldr	r2, [pc, #304]	@ (8003080 <HAL_GPIO_Init+0x344>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d00d      	beq.n	8002f6e <HAL_GPIO_Init+0x232>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a4b      	ldr	r2, [pc, #300]	@ (8003084 <HAL_GPIO_Init+0x348>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d007      	beq.n	8002f6a <HAL_GPIO_Init+0x22e>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a4a      	ldr	r2, [pc, #296]	@ (8003088 <HAL_GPIO_Init+0x34c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d101      	bne.n	8002f66 <HAL_GPIO_Init+0x22a>
 8002f62:	2306      	movs	r3, #6
 8002f64:	e00c      	b.n	8002f80 <HAL_GPIO_Init+0x244>
 8002f66:	2307      	movs	r3, #7
 8002f68:	e00a      	b.n	8002f80 <HAL_GPIO_Init+0x244>
 8002f6a:	2305      	movs	r3, #5
 8002f6c:	e008      	b.n	8002f80 <HAL_GPIO_Init+0x244>
 8002f6e:	2304      	movs	r3, #4
 8002f70:	e006      	b.n	8002f80 <HAL_GPIO_Init+0x244>
 8002f72:	2303      	movs	r3, #3
 8002f74:	e004      	b.n	8002f80 <HAL_GPIO_Init+0x244>
 8002f76:	2302      	movs	r3, #2
 8002f78:	e002      	b.n	8002f80 <HAL_GPIO_Init+0x244>
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e000      	b.n	8002f80 <HAL_GPIO_Init+0x244>
 8002f7e:	2300      	movs	r3, #0
 8002f80:	697a      	ldr	r2, [r7, #20]
 8002f82:	f002 0203 	and.w	r2, r2, #3
 8002f86:	0092      	lsls	r2, r2, #2
 8002f88:	4093      	lsls	r3, r2
 8002f8a:	693a      	ldr	r2, [r7, #16]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002f90:	4937      	ldr	r1, [pc, #220]	@ (8003070 <HAL_GPIO_Init+0x334>)
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	089b      	lsrs	r3, r3, #2
 8002f96:	3302      	adds	r3, #2
 8002f98:	693a      	ldr	r2, [r7, #16]
 8002f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002f9e:	4b3b      	ldr	r3, [pc, #236]	@ (800308c <HAL_GPIO_Init+0x350>)
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	43db      	mvns	r3, r3
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	4013      	ands	r3, r2
 8002fac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002fba:	693a      	ldr	r2, [r7, #16]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002fc2:	4a32      	ldr	r2, [pc, #200]	@ (800308c <HAL_GPIO_Init+0x350>)
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002fc8:	4b30      	ldr	r3, [pc, #192]	@ (800308c <HAL_GPIO_Init+0x350>)
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	43db      	mvns	r3, r3
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d003      	beq.n	8002fec <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002fe4:	693a      	ldr	r2, [r7, #16]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002fec:	4a27      	ldr	r2, [pc, #156]	@ (800308c <HAL_GPIO_Init+0x350>)
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002ff2:	4b26      	ldr	r3, [pc, #152]	@ (800308c <HAL_GPIO_Init+0x350>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	43db      	mvns	r3, r3
 8002ffc:	693a      	ldr	r2, [r7, #16]
 8002ffe:	4013      	ands	r3, r2
 8003000:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d003      	beq.n	8003016 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	4313      	orrs	r3, r2
 8003014:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003016:	4a1d      	ldr	r2, [pc, #116]	@ (800308c <HAL_GPIO_Init+0x350>)
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800301c:	4b1b      	ldr	r3, [pc, #108]	@ (800308c <HAL_GPIO_Init+0x350>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	43db      	mvns	r3, r3
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	4013      	ands	r3, r2
 800302a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d003      	beq.n	8003040 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	4313      	orrs	r3, r2
 800303e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003040:	4a12      	ldr	r2, [pc, #72]	@ (800308c <HAL_GPIO_Init+0x350>)
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	3301      	adds	r3, #1
 800304a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	fa22 f303 	lsr.w	r3, r2, r3
 8003056:	2b00      	cmp	r3, #0
 8003058:	f47f ae78 	bne.w	8002d4c <HAL_GPIO_Init+0x10>
  }
}
 800305c:	bf00      	nop
 800305e:	bf00      	nop
 8003060:	371c      	adds	r7, #28
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	40021000 	.word	0x40021000
 8003070:	40010000 	.word	0x40010000
 8003074:	48000400 	.word	0x48000400
 8003078:	48000800 	.word	0x48000800
 800307c:	48000c00 	.word	0x48000c00
 8003080:	48001000 	.word	0x48001000
 8003084:	48001400 	.word	0x48001400
 8003088:	48001800 	.word	0x48001800
 800308c:	40010400 	.word	0x40010400

08003090 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	460b      	mov	r3, r1
 800309a:	807b      	strh	r3, [r7, #2]
 800309c:	4613      	mov	r3, r2
 800309e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030a0:	787b      	ldrb	r3, [r7, #1]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d003      	beq.n	80030ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80030a6:	887a      	ldrh	r2, [r7, #2]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030ac:	e002      	b.n	80030b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030ae:	887a      	ldrh	r2, [r7, #2]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80030b4:	bf00      	nop
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e08d      	b.n	80031ee <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d106      	bne.n	80030ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f7fe f9ac 	bl	8001444 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2224      	movs	r2, #36	@ 0x24
 80030f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0201 	bic.w	r2, r2, #1
 8003102:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685a      	ldr	r2, [r3, #4]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003110:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003120:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d107      	bne.n	800313a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689a      	ldr	r2, [r3, #8]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003136:	609a      	str	r2, [r3, #8]
 8003138:	e006      	b.n	8003148 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	689a      	ldr	r2, [r3, #8]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003146:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	2b02      	cmp	r3, #2
 800314e:	d108      	bne.n	8003162 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800315e:	605a      	str	r2, [r3, #4]
 8003160:	e007      	b.n	8003172 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	685a      	ldr	r2, [r3, #4]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003170:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	6812      	ldr	r2, [r2, #0]
 800317c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003180:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003184:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	68da      	ldr	r2, [r3, #12]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003194:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	691a      	ldr	r2, [r3, #16]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	430a      	orrs	r2, r1
 80031ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	69d9      	ldr	r1, [r3, #28]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a1a      	ldr	r2, [r3, #32]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	430a      	orrs	r2, r1
 80031be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 0201 	orr.w	r2, r2, #1
 80031ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2220      	movs	r2, #32
 80031da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3708      	adds	r7, #8
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
	...

080031f8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b088      	sub	sp, #32
 80031fc:	af02      	add	r7, sp, #8
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	4608      	mov	r0, r1
 8003202:	4611      	mov	r1, r2
 8003204:	461a      	mov	r2, r3
 8003206:	4603      	mov	r3, r0
 8003208:	817b      	strh	r3, [r7, #10]
 800320a:	460b      	mov	r3, r1
 800320c:	813b      	strh	r3, [r7, #8]
 800320e:	4613      	mov	r3, r2
 8003210:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b20      	cmp	r3, #32
 800321c:	f040 80f9 	bne.w	8003412 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003220:	6a3b      	ldr	r3, [r7, #32]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d002      	beq.n	800322c <HAL_I2C_Mem_Write+0x34>
 8003226:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003228:	2b00      	cmp	r3, #0
 800322a:	d105      	bne.n	8003238 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003232:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e0ed      	b.n	8003414 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800323e:	2b01      	cmp	r3, #1
 8003240:	d101      	bne.n	8003246 <HAL_I2C_Mem_Write+0x4e>
 8003242:	2302      	movs	r3, #2
 8003244:	e0e6      	b.n	8003414 <HAL_I2C_Mem_Write+0x21c>
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800324e:	f7ff f9bd 	bl	80025cc <HAL_GetTick>
 8003252:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	2319      	movs	r3, #25
 800325a:	2201      	movs	r2, #1
 800325c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f000 fac3 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e0d1      	b.n	8003414 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2221      	movs	r2, #33	@ 0x21
 8003274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2240      	movs	r2, #64	@ 0x40
 800327c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2200      	movs	r2, #0
 8003284:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6a3a      	ldr	r2, [r7, #32]
 800328a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003290:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003298:	88f8      	ldrh	r0, [r7, #6]
 800329a:	893a      	ldrh	r2, [r7, #8]
 800329c:	8979      	ldrh	r1, [r7, #10]
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	9301      	str	r3, [sp, #4]
 80032a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032a4:	9300      	str	r3, [sp, #0]
 80032a6:	4603      	mov	r3, r0
 80032a8:	68f8      	ldr	r0, [r7, #12]
 80032aa:	f000 f9d3 	bl	8003654 <I2C_RequestMemoryWrite>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d005      	beq.n	80032c0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e0a9      	b.n	8003414 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	2bff      	cmp	r3, #255	@ 0xff
 80032c8:	d90e      	bls.n	80032e8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	22ff      	movs	r2, #255	@ 0xff
 80032ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d4:	b2da      	uxtb	r2, r3
 80032d6:	8979      	ldrh	r1, [r7, #10]
 80032d8:	2300      	movs	r3, #0
 80032da:	9300      	str	r3, [sp, #0]
 80032dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80032e0:	68f8      	ldr	r0, [r7, #12]
 80032e2:	f000 fc47 	bl	8003b74 <I2C_TransferConfig>
 80032e6:	e00f      	b.n	8003308 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032f6:	b2da      	uxtb	r2, r3
 80032f8:	8979      	ldrh	r1, [r7, #10]
 80032fa:	2300      	movs	r3, #0
 80032fc:	9300      	str	r3, [sp, #0]
 80032fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 fc36 	bl	8003b74 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003308:	697a      	ldr	r2, [r7, #20]
 800330a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800330c:	68f8      	ldr	r0, [r7, #12]
 800330e:	f000 fac6 	bl	800389e <I2C_WaitOnTXISFlagUntilTimeout>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e07b      	b.n	8003414 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003320:	781a      	ldrb	r2, [r3, #0]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332c:	1c5a      	adds	r2, r3, #1
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003336:	b29b      	uxth	r3, r3
 8003338:	3b01      	subs	r3, #1
 800333a:	b29a      	uxth	r2, r3
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003344:	3b01      	subs	r3, #1
 8003346:	b29a      	uxth	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003350:	b29b      	uxth	r3, r3
 8003352:	2b00      	cmp	r3, #0
 8003354:	d034      	beq.n	80033c0 <HAL_I2C_Mem_Write+0x1c8>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800335a:	2b00      	cmp	r3, #0
 800335c:	d130      	bne.n	80033c0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	9300      	str	r3, [sp, #0]
 8003362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003364:	2200      	movs	r2, #0
 8003366:	2180      	movs	r1, #128	@ 0x80
 8003368:	68f8      	ldr	r0, [r7, #12]
 800336a:	f000 fa3f 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d001      	beq.n	8003378 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e04d      	b.n	8003414 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800337c:	b29b      	uxth	r3, r3
 800337e:	2bff      	cmp	r3, #255	@ 0xff
 8003380:	d90e      	bls.n	80033a0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	22ff      	movs	r2, #255	@ 0xff
 8003386:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800338c:	b2da      	uxtb	r2, r3
 800338e:	8979      	ldrh	r1, [r7, #10]
 8003390:	2300      	movs	r3, #0
 8003392:	9300      	str	r3, [sp, #0]
 8003394:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f000 fbeb 	bl	8003b74 <I2C_TransferConfig>
 800339e:	e00f      	b.n	80033c0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a4:	b29a      	uxth	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ae:	b2da      	uxtb	r2, r3
 80033b0:	8979      	ldrh	r1, [r7, #10]
 80033b2:	2300      	movs	r3, #0
 80033b4:	9300      	str	r3, [sp, #0]
 80033b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033ba:	68f8      	ldr	r0, [r7, #12]
 80033bc:	f000 fbda 	bl	8003b74 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d19e      	bne.n	8003308 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f000 faac 	bl	800392c <I2C_WaitOnSTOPFlagUntilTimeout>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d001      	beq.n	80033de <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e01a      	b.n	8003414 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2220      	movs	r2, #32
 80033e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6859      	ldr	r1, [r3, #4]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	4b0a      	ldr	r3, [pc, #40]	@ (800341c <HAL_I2C_Mem_Write+0x224>)
 80033f2:	400b      	ands	r3, r1
 80033f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2220      	movs	r2, #32
 80033fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800340e:	2300      	movs	r3, #0
 8003410:	e000      	b.n	8003414 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003412:	2302      	movs	r3, #2
  }
}
 8003414:	4618      	mov	r0, r3
 8003416:	3718      	adds	r7, #24
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	fe00e800 	.word	0xfe00e800

08003420 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b088      	sub	sp, #32
 8003424:	af02      	add	r7, sp, #8
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	4608      	mov	r0, r1
 800342a:	4611      	mov	r1, r2
 800342c:	461a      	mov	r2, r3
 800342e:	4603      	mov	r3, r0
 8003430:	817b      	strh	r3, [r7, #10]
 8003432:	460b      	mov	r3, r1
 8003434:	813b      	strh	r3, [r7, #8]
 8003436:	4613      	mov	r3, r2
 8003438:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003440:	b2db      	uxtb	r3, r3
 8003442:	2b20      	cmp	r3, #32
 8003444:	f040 80fd 	bne.w	8003642 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003448:	6a3b      	ldr	r3, [r7, #32]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d002      	beq.n	8003454 <HAL_I2C_Mem_Read+0x34>
 800344e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003450:	2b00      	cmp	r3, #0
 8003452:	d105      	bne.n	8003460 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800345a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e0f1      	b.n	8003644 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003466:	2b01      	cmp	r3, #1
 8003468:	d101      	bne.n	800346e <HAL_I2C_Mem_Read+0x4e>
 800346a:	2302      	movs	r3, #2
 800346c:	e0ea      	b.n	8003644 <HAL_I2C_Mem_Read+0x224>
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2201      	movs	r2, #1
 8003472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003476:	f7ff f8a9 	bl	80025cc <HAL_GetTick>
 800347a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	9300      	str	r3, [sp, #0]
 8003480:	2319      	movs	r3, #25
 8003482:	2201      	movs	r2, #1
 8003484:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003488:	68f8      	ldr	r0, [r7, #12]
 800348a:	f000 f9af 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d001      	beq.n	8003498 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e0d5      	b.n	8003644 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2222      	movs	r2, #34	@ 0x22
 800349c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2240      	movs	r2, #64	@ 0x40
 80034a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2200      	movs	r2, #0
 80034ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6a3a      	ldr	r2, [r7, #32]
 80034b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80034b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034c0:	88f8      	ldrh	r0, [r7, #6]
 80034c2:	893a      	ldrh	r2, [r7, #8]
 80034c4:	8979      	ldrh	r1, [r7, #10]
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	9301      	str	r3, [sp, #4]
 80034ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	4603      	mov	r3, r0
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f000 f913 	bl	80036fc <I2C_RequestMemoryRead>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d005      	beq.n	80034e8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e0ad      	b.n	8003644 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	2bff      	cmp	r3, #255	@ 0xff
 80034f0:	d90e      	bls.n	8003510 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2201      	movs	r2, #1
 80034f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034fc:	b2da      	uxtb	r2, r3
 80034fe:	8979      	ldrh	r1, [r7, #10]
 8003500:	4b52      	ldr	r3, [pc, #328]	@ (800364c <HAL_I2C_Mem_Read+0x22c>)
 8003502:	9300      	str	r3, [sp, #0]
 8003504:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	f000 fb33 	bl	8003b74 <I2C_TransferConfig>
 800350e:	e00f      	b.n	8003530 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003514:	b29a      	uxth	r2, r3
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800351e:	b2da      	uxtb	r2, r3
 8003520:	8979      	ldrh	r1, [r7, #10]
 8003522:	4b4a      	ldr	r3, [pc, #296]	@ (800364c <HAL_I2C_Mem_Read+0x22c>)
 8003524:	9300      	str	r3, [sp, #0]
 8003526:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f000 fb22 	bl	8003b74 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003536:	2200      	movs	r2, #0
 8003538:	2104      	movs	r1, #4
 800353a:	68f8      	ldr	r0, [r7, #12]
 800353c:	f000 f956 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d001      	beq.n	800354a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e07c      	b.n	8003644 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003554:	b2d2      	uxtb	r2, r2
 8003556:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355c:	1c5a      	adds	r2, r3, #1
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003566:	3b01      	subs	r3, #1
 8003568:	b29a      	uxth	r2, r3
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003572:	b29b      	uxth	r3, r3
 8003574:	3b01      	subs	r3, #1
 8003576:	b29a      	uxth	r2, r3
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003580:	b29b      	uxth	r3, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d034      	beq.n	80035f0 <HAL_I2C_Mem_Read+0x1d0>
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800358a:	2b00      	cmp	r3, #0
 800358c:	d130      	bne.n	80035f0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	9300      	str	r3, [sp, #0]
 8003592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003594:	2200      	movs	r2, #0
 8003596:	2180      	movs	r1, #128	@ 0x80
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f000 f927 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d001      	beq.n	80035a8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e04d      	b.n	8003644 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	2bff      	cmp	r3, #255	@ 0xff
 80035b0:	d90e      	bls.n	80035d0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2201      	movs	r2, #1
 80035b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035bc:	b2da      	uxtb	r2, r3
 80035be:	8979      	ldrh	r1, [r7, #10]
 80035c0:	2300      	movs	r3, #0
 80035c2:	9300      	str	r3, [sp, #0]
 80035c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80035c8:	68f8      	ldr	r0, [r7, #12]
 80035ca:	f000 fad3 	bl	8003b74 <I2C_TransferConfig>
 80035ce:	e00f      	b.n	80035f0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d4:	b29a      	uxth	r2, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035de:	b2da      	uxtb	r2, r3
 80035e0:	8979      	ldrh	r1, [r7, #10]
 80035e2:	2300      	movs	r3, #0
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80035ea:	68f8      	ldr	r0, [r7, #12]
 80035ec:	f000 fac2 	bl	8003b74 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d19a      	bne.n	8003530 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035fa:	697a      	ldr	r2, [r7, #20]
 80035fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80035fe:	68f8      	ldr	r0, [r7, #12]
 8003600:	f000 f994 	bl	800392c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d001      	beq.n	800360e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e01a      	b.n	8003644 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	2220      	movs	r2, #32
 8003614:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	6859      	ldr	r1, [r3, #4]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	4b0b      	ldr	r3, [pc, #44]	@ (8003650 <HAL_I2C_Mem_Read+0x230>)
 8003622:	400b      	ands	r3, r1
 8003624:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2220      	movs	r2, #32
 800362a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2200      	movs	r2, #0
 800363a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800363e:	2300      	movs	r3, #0
 8003640:	e000      	b.n	8003644 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003642:	2302      	movs	r3, #2
  }
}
 8003644:	4618      	mov	r0, r3
 8003646:	3718      	adds	r7, #24
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	80002400 	.word	0x80002400
 8003650:	fe00e800 	.word	0xfe00e800

08003654 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b086      	sub	sp, #24
 8003658:	af02      	add	r7, sp, #8
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	4608      	mov	r0, r1
 800365e:	4611      	mov	r1, r2
 8003660:	461a      	mov	r2, r3
 8003662:	4603      	mov	r3, r0
 8003664:	817b      	strh	r3, [r7, #10]
 8003666:	460b      	mov	r3, r1
 8003668:	813b      	strh	r3, [r7, #8]
 800366a:	4613      	mov	r3, r2
 800366c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800366e:	88fb      	ldrh	r3, [r7, #6]
 8003670:	b2da      	uxtb	r2, r3
 8003672:	8979      	ldrh	r1, [r7, #10]
 8003674:	4b20      	ldr	r3, [pc, #128]	@ (80036f8 <I2C_RequestMemoryWrite+0xa4>)
 8003676:	9300      	str	r3, [sp, #0]
 8003678:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800367c:	68f8      	ldr	r0, [r7, #12]
 800367e:	f000 fa79 	bl	8003b74 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003682:	69fa      	ldr	r2, [r7, #28]
 8003684:	69b9      	ldr	r1, [r7, #24]
 8003686:	68f8      	ldr	r0, [r7, #12]
 8003688:	f000 f909 	bl	800389e <I2C_WaitOnTXISFlagUntilTimeout>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e02c      	b.n	80036f0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003696:	88fb      	ldrh	r3, [r7, #6]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d105      	bne.n	80036a8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800369c:	893b      	ldrh	r3, [r7, #8]
 800369e:	b2da      	uxtb	r2, r3
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	629a      	str	r2, [r3, #40]	@ 0x28
 80036a6:	e015      	b.n	80036d4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80036a8:	893b      	ldrh	r3, [r7, #8]
 80036aa:	0a1b      	lsrs	r3, r3, #8
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	b2da      	uxtb	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036b6:	69fa      	ldr	r2, [r7, #28]
 80036b8:	69b9      	ldr	r1, [r7, #24]
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f000 f8ef 	bl	800389e <I2C_WaitOnTXISFlagUntilTimeout>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e012      	b.n	80036f0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036ca:	893b      	ldrh	r3, [r7, #8]
 80036cc:	b2da      	uxtb	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	9300      	str	r3, [sp, #0]
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	2200      	movs	r2, #0
 80036dc:	2180      	movs	r1, #128	@ 0x80
 80036de:	68f8      	ldr	r0, [r7, #12]
 80036e0:	f000 f884 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d001      	beq.n	80036ee <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e000      	b.n	80036f0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3710      	adds	r7, #16
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	80002000 	.word	0x80002000

080036fc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af02      	add	r7, sp, #8
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	4608      	mov	r0, r1
 8003706:	4611      	mov	r1, r2
 8003708:	461a      	mov	r2, r3
 800370a:	4603      	mov	r3, r0
 800370c:	817b      	strh	r3, [r7, #10]
 800370e:	460b      	mov	r3, r1
 8003710:	813b      	strh	r3, [r7, #8]
 8003712:	4613      	mov	r3, r2
 8003714:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003716:	88fb      	ldrh	r3, [r7, #6]
 8003718:	b2da      	uxtb	r2, r3
 800371a:	8979      	ldrh	r1, [r7, #10]
 800371c:	4b20      	ldr	r3, [pc, #128]	@ (80037a0 <I2C_RequestMemoryRead+0xa4>)
 800371e:	9300      	str	r3, [sp, #0]
 8003720:	2300      	movs	r3, #0
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f000 fa26 	bl	8003b74 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003728:	69fa      	ldr	r2, [r7, #28]
 800372a:	69b9      	ldr	r1, [r7, #24]
 800372c:	68f8      	ldr	r0, [r7, #12]
 800372e:	f000 f8b6 	bl	800389e <I2C_WaitOnTXISFlagUntilTimeout>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d001      	beq.n	800373c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e02c      	b.n	8003796 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800373c:	88fb      	ldrh	r3, [r7, #6]
 800373e:	2b01      	cmp	r3, #1
 8003740:	d105      	bne.n	800374e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003742:	893b      	ldrh	r3, [r7, #8]
 8003744:	b2da      	uxtb	r2, r3
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	629a      	str	r2, [r3, #40]	@ 0x28
 800374c:	e015      	b.n	800377a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800374e:	893b      	ldrh	r3, [r7, #8]
 8003750:	0a1b      	lsrs	r3, r3, #8
 8003752:	b29b      	uxth	r3, r3
 8003754:	b2da      	uxtb	r2, r3
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800375c:	69fa      	ldr	r2, [r7, #28]
 800375e:	69b9      	ldr	r1, [r7, #24]
 8003760:	68f8      	ldr	r0, [r7, #12]
 8003762:	f000 f89c 	bl	800389e <I2C_WaitOnTXISFlagUntilTimeout>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d001      	beq.n	8003770 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e012      	b.n	8003796 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003770:	893b      	ldrh	r3, [r7, #8]
 8003772:	b2da      	uxtb	r2, r3
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	9300      	str	r3, [sp, #0]
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	2200      	movs	r2, #0
 8003782:	2140      	movs	r1, #64	@ 0x40
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 f831 	bl	80037ec <I2C_WaitOnFlagUntilTimeout>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d001      	beq.n	8003794 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e000      	b.n	8003796 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	80002000 	.word	0x80002000

080037a4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	699b      	ldr	r3, [r3, #24]
 80037b2:	f003 0302 	and.w	r3, r3, #2
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d103      	bne.n	80037c2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	2200      	movs	r2, #0
 80037c0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	699b      	ldr	r3, [r3, #24]
 80037c8:	f003 0301 	and.w	r3, r3, #1
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d007      	beq.n	80037e0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	699a      	ldr	r2, [r3, #24]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f042 0201 	orr.w	r2, r2, #1
 80037de:	619a      	str	r2, [r3, #24]
  }
}
 80037e0:	bf00      	nop
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	60b9      	str	r1, [r7, #8]
 80037f6:	603b      	str	r3, [r7, #0]
 80037f8:	4613      	mov	r3, r2
 80037fa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037fc:	e03b      	b.n	8003876 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037fe:	69ba      	ldr	r2, [r7, #24]
 8003800:	6839      	ldr	r1, [r7, #0]
 8003802:	68f8      	ldr	r0, [r7, #12]
 8003804:	f000 f8d6 	bl	80039b4 <I2C_IsErrorOccurred>
 8003808:	4603      	mov	r3, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d001      	beq.n	8003812 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e041      	b.n	8003896 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003818:	d02d      	beq.n	8003876 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800381a:	f7fe fed7 	bl	80025cc <HAL_GetTick>
 800381e:	4602      	mov	r2, r0
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	683a      	ldr	r2, [r7, #0]
 8003826:	429a      	cmp	r2, r3
 8003828:	d302      	bcc.n	8003830 <I2C_WaitOnFlagUntilTimeout+0x44>
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d122      	bne.n	8003876 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	699a      	ldr	r2, [r3, #24]
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	4013      	ands	r3, r2
 800383a:	68ba      	ldr	r2, [r7, #8]
 800383c:	429a      	cmp	r2, r3
 800383e:	bf0c      	ite	eq
 8003840:	2301      	moveq	r3, #1
 8003842:	2300      	movne	r3, #0
 8003844:	b2db      	uxtb	r3, r3
 8003846:	461a      	mov	r2, r3
 8003848:	79fb      	ldrb	r3, [r7, #7]
 800384a:	429a      	cmp	r2, r3
 800384c:	d113      	bne.n	8003876 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003852:	f043 0220 	orr.w	r2, r3, #32
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2220      	movs	r2, #32
 800385e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e00f      	b.n	8003896 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	699a      	ldr	r2, [r3, #24]
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	4013      	ands	r3, r2
 8003880:	68ba      	ldr	r2, [r7, #8]
 8003882:	429a      	cmp	r2, r3
 8003884:	bf0c      	ite	eq
 8003886:	2301      	moveq	r3, #1
 8003888:	2300      	movne	r3, #0
 800388a:	b2db      	uxtb	r3, r3
 800388c:	461a      	mov	r2, r3
 800388e:	79fb      	ldrb	r3, [r7, #7]
 8003890:	429a      	cmp	r2, r3
 8003892:	d0b4      	beq.n	80037fe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}

0800389e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800389e:	b580      	push	{r7, lr}
 80038a0:	b084      	sub	sp, #16
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	60f8      	str	r0, [r7, #12]
 80038a6:	60b9      	str	r1, [r7, #8]
 80038a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80038aa:	e033      	b.n	8003914 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	68b9      	ldr	r1, [r7, #8]
 80038b0:	68f8      	ldr	r0, [r7, #12]
 80038b2:	f000 f87f 	bl	80039b4 <I2C_IsErrorOccurred>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d001      	beq.n	80038c0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e031      	b.n	8003924 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038c6:	d025      	beq.n	8003914 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038c8:	f7fe fe80 	bl	80025cc <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	68ba      	ldr	r2, [r7, #8]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d302      	bcc.n	80038de <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d11a      	bne.n	8003914 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b02      	cmp	r3, #2
 80038ea:	d013      	beq.n	8003914 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038f0:	f043 0220 	orr.w	r2, r3, #32
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2220      	movs	r2, #32
 80038fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2200      	movs	r2, #0
 8003904:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e007      	b.n	8003924 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	699b      	ldr	r3, [r3, #24]
 800391a:	f003 0302 	and.w	r3, r3, #2
 800391e:	2b02      	cmp	r3, #2
 8003920:	d1c4      	bne.n	80038ac <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003922:	2300      	movs	r3, #0
}
 8003924:	4618      	mov	r0, r3
 8003926:	3710      	adds	r7, #16
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}

0800392c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b084      	sub	sp, #16
 8003930:	af00      	add	r7, sp, #0
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003938:	e02f      	b.n	800399a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	68b9      	ldr	r1, [r7, #8]
 800393e:	68f8      	ldr	r0, [r7, #12]
 8003940:	f000 f838 	bl	80039b4 <I2C_IsErrorOccurred>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e02d      	b.n	80039aa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800394e:	f7fe fe3d 	bl	80025cc <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	68ba      	ldr	r2, [r7, #8]
 800395a:	429a      	cmp	r2, r3
 800395c:	d302      	bcc.n	8003964 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d11a      	bne.n	800399a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	699b      	ldr	r3, [r3, #24]
 800396a:	f003 0320 	and.w	r3, r3, #32
 800396e:	2b20      	cmp	r3, #32
 8003970:	d013      	beq.n	800399a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003976:	f043 0220 	orr.w	r2, r3, #32
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2220      	movs	r2, #32
 8003982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2200      	movs	r2, #0
 800398a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e007      	b.n	80039aa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	f003 0320 	and.w	r3, r3, #32
 80039a4:	2b20      	cmp	r3, #32
 80039a6:	d1c8      	bne.n	800393a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3710      	adds	r7, #16
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
	...

080039b4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b08a      	sub	sp, #40	@ 0x28
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039c0:	2300      	movs	r3, #0
 80039c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	699b      	ldr	r3, [r3, #24]
 80039cc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80039ce:	2300      	movs	r3, #0
 80039d0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	f003 0310 	and.w	r3, r3, #16
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d068      	beq.n	8003ab2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2210      	movs	r2, #16
 80039e6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80039e8:	e049      	b.n	8003a7e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80039f0:	d045      	beq.n	8003a7e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80039f2:	f7fe fdeb 	bl	80025cc <HAL_GetTick>
 80039f6:	4602      	mov	r2, r0
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	68ba      	ldr	r2, [r7, #8]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d302      	bcc.n	8003a08 <I2C_IsErrorOccurred+0x54>
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d13a      	bne.n	8003a7e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a12:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a1a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a2a:	d121      	bne.n	8003a70 <I2C_IsErrorOccurred+0xbc>
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a32:	d01d      	beq.n	8003a70 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003a34:	7cfb      	ldrb	r3, [r7, #19]
 8003a36:	2b20      	cmp	r3, #32
 8003a38:	d01a      	beq.n	8003a70 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a48:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003a4a:	f7fe fdbf 	bl	80025cc <HAL_GetTick>
 8003a4e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a50:	e00e      	b.n	8003a70 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003a52:	f7fe fdbb 	bl	80025cc <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b19      	cmp	r3, #25
 8003a5e:	d907      	bls.n	8003a70 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003a60:	6a3b      	ldr	r3, [r7, #32]
 8003a62:	f043 0320 	orr.w	r3, r3, #32
 8003a66:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003a6e:	e006      	b.n	8003a7e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	f003 0320 	and.w	r3, r3, #32
 8003a7a:	2b20      	cmp	r3, #32
 8003a7c:	d1e9      	bne.n	8003a52 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	f003 0320 	and.w	r3, r3, #32
 8003a88:	2b20      	cmp	r3, #32
 8003a8a:	d003      	beq.n	8003a94 <I2C_IsErrorOccurred+0xe0>
 8003a8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d0aa      	beq.n	80039ea <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003a94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d103      	bne.n	8003aa4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003aa4:	6a3b      	ldr	r3, [r7, #32]
 8003aa6:	f043 0304 	orr.w	r3, r3, #4
 8003aaa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00b      	beq.n	8003adc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003ac4:	6a3b      	ldr	r3, [r7, #32]
 8003ac6:	f043 0301 	orr.w	r3, r3, #1
 8003aca:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ad4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00b      	beq.n	8003afe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003ae6:	6a3b      	ldr	r3, [r7, #32]
 8003ae8:	f043 0308 	orr.w	r3, r3, #8
 8003aec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003af6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00b      	beq.n	8003b20 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003b08:	6a3b      	ldr	r3, [r7, #32]
 8003b0a:	f043 0302 	orr.w	r3, r3, #2
 8003b0e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003b20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d01c      	beq.n	8003b62 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003b28:	68f8      	ldr	r0, [r7, #12]
 8003b2a:	f7ff fe3b 	bl	80037a4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	6859      	ldr	r1, [r3, #4]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	4b0d      	ldr	r3, [pc, #52]	@ (8003b70 <I2C_IsErrorOccurred+0x1bc>)
 8003b3a:	400b      	ands	r3, r1
 8003b3c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b42:	6a3b      	ldr	r3, [r7, #32]
 8003b44:	431a      	orrs	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2220      	movs	r2, #32
 8003b4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003b62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3728      	adds	r7, #40	@ 0x28
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	fe00e800 	.word	0xfe00e800

08003b74 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b087      	sub	sp, #28
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	607b      	str	r3, [r7, #4]
 8003b7e:	460b      	mov	r3, r1
 8003b80:	817b      	strh	r3, [r7, #10]
 8003b82:	4613      	mov	r3, r2
 8003b84:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b86:	897b      	ldrh	r3, [r7, #10]
 8003b88:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b8c:	7a7b      	ldrb	r3, [r7, #9]
 8003b8e:	041b      	lsls	r3, r3, #16
 8003b90:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b94:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b9a:	6a3b      	ldr	r3, [r7, #32]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003ba2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	685a      	ldr	r2, [r3, #4]
 8003baa:	6a3b      	ldr	r3, [r7, #32]
 8003bac:	0d5b      	lsrs	r3, r3, #21
 8003bae:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003bb2:	4b08      	ldr	r3, [pc, #32]	@ (8003bd4 <I2C_TransferConfig+0x60>)
 8003bb4:	430b      	orrs	r3, r1
 8003bb6:	43db      	mvns	r3, r3
 8003bb8:	ea02 0103 	and.w	r1, r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	697a      	ldr	r2, [r7, #20]
 8003bc2:	430a      	orrs	r2, r1
 8003bc4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003bc6:	bf00      	nop
 8003bc8:	371c      	adds	r7, #28
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	03ff63ff 	.word	0x03ff63ff

08003bd8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	2b20      	cmp	r3, #32
 8003bec:	d138      	bne.n	8003c60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d101      	bne.n	8003bfc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	e032      	b.n	8003c62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2224      	movs	r2, #36	@ 0x24
 8003c08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f022 0201 	bic.w	r2, r2, #1
 8003c1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	6819      	ldr	r1, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	430a      	orrs	r2, r1
 8003c3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f042 0201 	orr.w	r2, r2, #1
 8003c4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	e000      	b.n	8003c62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c60:	2302      	movs	r3, #2
  }
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	370c      	adds	r7, #12
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr

08003c6e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003c6e:	b480      	push	{r7}
 8003c70:	b085      	sub	sp, #20
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
 8003c76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b20      	cmp	r3, #32
 8003c82:	d139      	bne.n	8003cf8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d101      	bne.n	8003c92 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003c8e:	2302      	movs	r3, #2
 8003c90:	e033      	b.n	8003cfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2201      	movs	r2, #1
 8003c96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2224      	movs	r2, #36	@ 0x24
 8003c9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f022 0201 	bic.w	r2, r2, #1
 8003cb0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003cc0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	021b      	lsls	r3, r3, #8
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68fa      	ldr	r2, [r7, #12]
 8003cd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f042 0201 	orr.w	r2, r2, #1
 8003ce2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	e000      	b.n	8003cfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003cf8:	2302      	movs	r3, #2
  }
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3714      	adds	r7, #20
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr
	...

08003d08 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003d0c:	4b04      	ldr	r3, [pc, #16]	@ (8003d20 <HAL_PWREx_GetVoltageRange+0x18>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	40007000 	.word	0x40007000

08003d24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b085      	sub	sp, #20
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d32:	d130      	bne.n	8003d96 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d34:	4b23      	ldr	r3, [pc, #140]	@ (8003dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d40:	d038      	beq.n	8003db4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d42:	4b20      	ldr	r3, [pc, #128]	@ (8003dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d4a:	4a1e      	ldr	r2, [pc, #120]	@ (8003dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d50:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d52:	4b1d      	ldr	r3, [pc, #116]	@ (8003dc8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2232      	movs	r2, #50	@ 0x32
 8003d58:	fb02 f303 	mul.w	r3, r2, r3
 8003d5c:	4a1b      	ldr	r2, [pc, #108]	@ (8003dcc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d62:	0c9b      	lsrs	r3, r3, #18
 8003d64:	3301      	adds	r3, #1
 8003d66:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d68:	e002      	b.n	8003d70 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d70:	4b14      	ldr	r3, [pc, #80]	@ (8003dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d72:	695b      	ldr	r3, [r3, #20]
 8003d74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d7c:	d102      	bne.n	8003d84 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d1f2      	bne.n	8003d6a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d84:	4b0f      	ldr	r3, [pc, #60]	@ (8003dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d86:	695b      	ldr	r3, [r3, #20]
 8003d88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d90:	d110      	bne.n	8003db4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e00f      	b.n	8003db6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d96:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003da2:	d007      	beq.n	8003db4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003da4:	4b07      	ldr	r3, [pc, #28]	@ (8003dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003dac:	4a05      	ldr	r2, [pc, #20]	@ (8003dc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003db2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3714      	adds	r7, #20
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	40007000 	.word	0x40007000
 8003dc8:	20000014 	.word	0x20000014
 8003dcc:	431bde83 	.word	0x431bde83

08003dd0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b088      	sub	sp, #32
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d101      	bne.n	8003de2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e3ca      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003de2:	4b97      	ldr	r3, [pc, #604]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	f003 030c 	and.w	r3, r3, #12
 8003dea:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dec:	4b94      	ldr	r3, [pc, #592]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	f003 0303 	and.w	r3, r3, #3
 8003df4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0310 	and.w	r3, r3, #16
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	f000 80e4 	beq.w	8003fcc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d007      	beq.n	8003e1a <HAL_RCC_OscConfig+0x4a>
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	2b0c      	cmp	r3, #12
 8003e0e:	f040 808b 	bne.w	8003f28 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	f040 8087 	bne.w	8003f28 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e1a:	4b89      	ldr	r3, [pc, #548]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d005      	beq.n	8003e32 <HAL_RCC_OscConfig+0x62>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d101      	bne.n	8003e32 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e3a2      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a1a      	ldr	r2, [r3, #32]
 8003e36:	4b82      	ldr	r3, [pc, #520]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0308 	and.w	r3, r3, #8
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d004      	beq.n	8003e4c <HAL_RCC_OscConfig+0x7c>
 8003e42:	4b7f      	ldr	r3, [pc, #508]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e4a:	e005      	b.n	8003e58 <HAL_RCC_OscConfig+0x88>
 8003e4c:	4b7c      	ldr	r3, [pc, #496]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003e4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e52:	091b      	lsrs	r3, r3, #4
 8003e54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d223      	bcs.n	8003ea4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	4618      	mov	r0, r3
 8003e62:	f000 fd55 	bl	8004910 <RCC_SetFlashLatencyFromMSIRange>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d001      	beq.n	8003e70 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e383      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e70:	4b73      	ldr	r3, [pc, #460]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a72      	ldr	r2, [pc, #456]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003e76:	f043 0308 	orr.w	r3, r3, #8
 8003e7a:	6013      	str	r3, [r2, #0]
 8003e7c:	4b70      	ldr	r3, [pc, #448]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	496d      	ldr	r1, [pc, #436]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e8e:	4b6c      	ldr	r3, [pc, #432]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	021b      	lsls	r3, r3, #8
 8003e9c:	4968      	ldr	r1, [pc, #416]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	604b      	str	r3, [r1, #4]
 8003ea2:	e025      	b.n	8003ef0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ea4:	4b66      	ldr	r3, [pc, #408]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a65      	ldr	r2, [pc, #404]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003eaa:	f043 0308 	orr.w	r3, r3, #8
 8003eae:	6013      	str	r3, [r2, #0]
 8003eb0:	4b63      	ldr	r3, [pc, #396]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a1b      	ldr	r3, [r3, #32]
 8003ebc:	4960      	ldr	r1, [pc, #384]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ec2:	4b5f      	ldr	r3, [pc, #380]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	69db      	ldr	r3, [r3, #28]
 8003ece:	021b      	lsls	r3, r3, #8
 8003ed0:	495b      	ldr	r1, [pc, #364]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d109      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f000 fd15 	bl	8004910 <RCC_SetFlashLatencyFromMSIRange>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d001      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e343      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ef0:	f000 fc4a 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	4b52      	ldr	r3, [pc, #328]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	091b      	lsrs	r3, r3, #4
 8003efc:	f003 030f 	and.w	r3, r3, #15
 8003f00:	4950      	ldr	r1, [pc, #320]	@ (8004044 <HAL_RCC_OscConfig+0x274>)
 8003f02:	5ccb      	ldrb	r3, [r1, r3]
 8003f04:	f003 031f 	and.w	r3, r3, #31
 8003f08:	fa22 f303 	lsr.w	r3, r2, r3
 8003f0c:	4a4e      	ldr	r2, [pc, #312]	@ (8004048 <HAL_RCC_OscConfig+0x278>)
 8003f0e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003f10:	4b4e      	ldr	r3, [pc, #312]	@ (800404c <HAL_RCC_OscConfig+0x27c>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7fe fb09 	bl	800252c <HAL_InitTick>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003f1e:	7bfb      	ldrb	r3, [r7, #15]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d052      	beq.n	8003fca <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003f24:	7bfb      	ldrb	r3, [r7, #15]
 8003f26:	e327      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	699b      	ldr	r3, [r3, #24]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d032      	beq.n	8003f96 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003f30:	4b43      	ldr	r3, [pc, #268]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a42      	ldr	r2, [pc, #264]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003f36:	f043 0301 	orr.w	r3, r3, #1
 8003f3a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f3c:	f7fe fb46 	bl	80025cc <HAL_GetTick>
 8003f40:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f42:	e008      	b.n	8003f56 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f44:	f7fe fb42 	bl	80025cc <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d901      	bls.n	8003f56 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e310      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f56:	4b3a      	ldr	r3, [pc, #232]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0302 	and.w	r3, r3, #2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d0f0      	beq.n	8003f44 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f62:	4b37      	ldr	r3, [pc, #220]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a36      	ldr	r2, [pc, #216]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003f68:	f043 0308 	orr.w	r3, r3, #8
 8003f6c:	6013      	str	r3, [r2, #0]
 8003f6e:	4b34      	ldr	r3, [pc, #208]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a1b      	ldr	r3, [r3, #32]
 8003f7a:	4931      	ldr	r1, [pc, #196]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f80:	4b2f      	ldr	r3, [pc, #188]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	69db      	ldr	r3, [r3, #28]
 8003f8c:	021b      	lsls	r3, r3, #8
 8003f8e:	492c      	ldr	r1, [pc, #176]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003f90:	4313      	orrs	r3, r2
 8003f92:	604b      	str	r3, [r1, #4]
 8003f94:	e01a      	b.n	8003fcc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003f96:	4b2a      	ldr	r3, [pc, #168]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a29      	ldr	r2, [pc, #164]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003f9c:	f023 0301 	bic.w	r3, r3, #1
 8003fa0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003fa2:	f7fe fb13 	bl	80025cc <HAL_GetTick>
 8003fa6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003fa8:	e008      	b.n	8003fbc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003faa:	f7fe fb0f 	bl	80025cc <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d901      	bls.n	8003fbc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e2dd      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003fbc:	4b20      	ldr	r3, [pc, #128]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0302 	and.w	r3, r3, #2
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d1f0      	bne.n	8003faa <HAL_RCC_OscConfig+0x1da>
 8003fc8:	e000      	b.n	8003fcc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003fca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0301 	and.w	r3, r3, #1
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d074      	beq.n	80040c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	2b08      	cmp	r3, #8
 8003fdc:	d005      	beq.n	8003fea <HAL_RCC_OscConfig+0x21a>
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	2b0c      	cmp	r3, #12
 8003fe2:	d10e      	bne.n	8004002 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	2b03      	cmp	r3, #3
 8003fe8:	d10b      	bne.n	8004002 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fea:	4b15      	ldr	r3, [pc, #84]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d064      	beq.n	80040c0 <HAL_RCC_OscConfig+0x2f0>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d160      	bne.n	80040c0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e2ba      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800400a:	d106      	bne.n	800401a <HAL_RCC_OscConfig+0x24a>
 800400c:	4b0c      	ldr	r3, [pc, #48]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a0b      	ldr	r2, [pc, #44]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8004012:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004016:	6013      	str	r3, [r2, #0]
 8004018:	e026      	b.n	8004068 <HAL_RCC_OscConfig+0x298>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004022:	d115      	bne.n	8004050 <HAL_RCC_OscConfig+0x280>
 8004024:	4b06      	ldr	r3, [pc, #24]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a05      	ldr	r2, [pc, #20]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 800402a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800402e:	6013      	str	r3, [r2, #0]
 8004030:	4b03      	ldr	r3, [pc, #12]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a02      	ldr	r2, [pc, #8]	@ (8004040 <HAL_RCC_OscConfig+0x270>)
 8004036:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800403a:	6013      	str	r3, [r2, #0]
 800403c:	e014      	b.n	8004068 <HAL_RCC_OscConfig+0x298>
 800403e:	bf00      	nop
 8004040:	40021000 	.word	0x40021000
 8004044:	0800c134 	.word	0x0800c134
 8004048:	20000014 	.word	0x20000014
 800404c:	20000018 	.word	0x20000018
 8004050:	4ba0      	ldr	r3, [pc, #640]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a9f      	ldr	r2, [pc, #636]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 8004056:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800405a:	6013      	str	r3, [r2, #0]
 800405c:	4b9d      	ldr	r3, [pc, #628]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a9c      	ldr	r2, [pc, #624]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 8004062:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004066:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d013      	beq.n	8004098 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004070:	f7fe faac 	bl	80025cc <HAL_GetTick>
 8004074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004076:	e008      	b.n	800408a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004078:	f7fe faa8 	bl	80025cc <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	2b64      	cmp	r3, #100	@ 0x64
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e276      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800408a:	4b92      	ldr	r3, [pc, #584]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d0f0      	beq.n	8004078 <HAL_RCC_OscConfig+0x2a8>
 8004096:	e014      	b.n	80040c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004098:	f7fe fa98 	bl	80025cc <HAL_GetTick>
 800409c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800409e:	e008      	b.n	80040b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040a0:	f7fe fa94 	bl	80025cc <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	2b64      	cmp	r3, #100	@ 0x64
 80040ac:	d901      	bls.n	80040b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e262      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040b2:	4b88      	ldr	r3, [pc, #544]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1f0      	bne.n	80040a0 <HAL_RCC_OscConfig+0x2d0>
 80040be:	e000      	b.n	80040c2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0302 	and.w	r3, r3, #2
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d060      	beq.n	8004190 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	2b04      	cmp	r3, #4
 80040d2:	d005      	beq.n	80040e0 <HAL_RCC_OscConfig+0x310>
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	2b0c      	cmp	r3, #12
 80040d8:	d119      	bne.n	800410e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d116      	bne.n	800410e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040e0:	4b7c      	ldr	r3, [pc, #496]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d005      	beq.n	80040f8 <HAL_RCC_OscConfig+0x328>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e23f      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040f8:	4b76      	ldr	r3, [pc, #472]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	061b      	lsls	r3, r3, #24
 8004106:	4973      	ldr	r1, [pc, #460]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 8004108:	4313      	orrs	r3, r2
 800410a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800410c:	e040      	b.n	8004190 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d023      	beq.n	800415e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004116:	4b6f      	ldr	r3, [pc, #444]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a6e      	ldr	r2, [pc, #440]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 800411c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004120:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004122:	f7fe fa53 	bl	80025cc <HAL_GetTick>
 8004126:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004128:	e008      	b.n	800413c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800412a:	f7fe fa4f 	bl	80025cc <HAL_GetTick>
 800412e:	4602      	mov	r2, r0
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	2b02      	cmp	r3, #2
 8004136:	d901      	bls.n	800413c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004138:	2303      	movs	r3, #3
 800413a:	e21d      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800413c:	4b65      	ldr	r3, [pc, #404]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004144:	2b00      	cmp	r3, #0
 8004146:	d0f0      	beq.n	800412a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004148:	4b62      	ldr	r3, [pc, #392]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	691b      	ldr	r3, [r3, #16]
 8004154:	061b      	lsls	r3, r3, #24
 8004156:	495f      	ldr	r1, [pc, #380]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 8004158:	4313      	orrs	r3, r2
 800415a:	604b      	str	r3, [r1, #4]
 800415c:	e018      	b.n	8004190 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800415e:	4b5d      	ldr	r3, [pc, #372]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a5c      	ldr	r2, [pc, #368]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 8004164:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004168:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800416a:	f7fe fa2f 	bl	80025cc <HAL_GetTick>
 800416e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004170:	e008      	b.n	8004184 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004172:	f7fe fa2b 	bl	80025cc <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	2b02      	cmp	r3, #2
 800417e:	d901      	bls.n	8004184 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e1f9      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004184:	4b53      	ldr	r3, [pc, #332]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1f0      	bne.n	8004172 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0308 	and.w	r3, r3, #8
 8004198:	2b00      	cmp	r3, #0
 800419a:	d03c      	beq.n	8004216 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	695b      	ldr	r3, [r3, #20]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d01c      	beq.n	80041de <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041a4:	4b4b      	ldr	r3, [pc, #300]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 80041a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041aa:	4a4a      	ldr	r2, [pc, #296]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 80041ac:	f043 0301 	orr.w	r3, r3, #1
 80041b0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b4:	f7fe fa0a 	bl	80025cc <HAL_GetTick>
 80041b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041ba:	e008      	b.n	80041ce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041bc:	f7fe fa06 	bl	80025cc <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e1d4      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041ce:	4b41      	ldr	r3, [pc, #260]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 80041d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041d4:	f003 0302 	and.w	r3, r3, #2
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d0ef      	beq.n	80041bc <HAL_RCC_OscConfig+0x3ec>
 80041dc:	e01b      	b.n	8004216 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041de:	4b3d      	ldr	r3, [pc, #244]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 80041e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041e4:	4a3b      	ldr	r2, [pc, #236]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 80041e6:	f023 0301 	bic.w	r3, r3, #1
 80041ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ee:	f7fe f9ed 	bl	80025cc <HAL_GetTick>
 80041f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041f4:	e008      	b.n	8004208 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041f6:	f7fe f9e9 	bl	80025cc <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	2b02      	cmp	r3, #2
 8004202:	d901      	bls.n	8004208 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	e1b7      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004208:	4b32      	ldr	r3, [pc, #200]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 800420a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b00      	cmp	r3, #0
 8004214:	d1ef      	bne.n	80041f6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0304 	and.w	r3, r3, #4
 800421e:	2b00      	cmp	r3, #0
 8004220:	f000 80a6 	beq.w	8004370 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004224:	2300      	movs	r3, #0
 8004226:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004228:	4b2a      	ldr	r3, [pc, #168]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 800422a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d10d      	bne.n	8004250 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004234:	4b27      	ldr	r3, [pc, #156]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 8004236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004238:	4a26      	ldr	r2, [pc, #152]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 800423a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800423e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004240:	4b24      	ldr	r3, [pc, #144]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 8004242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004244:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004248:	60bb      	str	r3, [r7, #8]
 800424a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800424c:	2301      	movs	r3, #1
 800424e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004250:	4b21      	ldr	r3, [pc, #132]	@ (80042d8 <HAL_RCC_OscConfig+0x508>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004258:	2b00      	cmp	r3, #0
 800425a:	d118      	bne.n	800428e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800425c:	4b1e      	ldr	r3, [pc, #120]	@ (80042d8 <HAL_RCC_OscConfig+0x508>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a1d      	ldr	r2, [pc, #116]	@ (80042d8 <HAL_RCC_OscConfig+0x508>)
 8004262:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004266:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004268:	f7fe f9b0 	bl	80025cc <HAL_GetTick>
 800426c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800426e:	e008      	b.n	8004282 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004270:	f7fe f9ac 	bl	80025cc <HAL_GetTick>
 8004274:	4602      	mov	r2, r0
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	2b02      	cmp	r3, #2
 800427c:	d901      	bls.n	8004282 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e17a      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004282:	4b15      	ldr	r3, [pc, #84]	@ (80042d8 <HAL_RCC_OscConfig+0x508>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800428a:	2b00      	cmp	r3, #0
 800428c:	d0f0      	beq.n	8004270 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	2b01      	cmp	r3, #1
 8004294:	d108      	bne.n	80042a8 <HAL_RCC_OscConfig+0x4d8>
 8004296:	4b0f      	ldr	r3, [pc, #60]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 8004298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800429c:	4a0d      	ldr	r2, [pc, #52]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 800429e:	f043 0301 	orr.w	r3, r3, #1
 80042a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042a6:	e029      	b.n	80042fc <HAL_RCC_OscConfig+0x52c>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	2b05      	cmp	r3, #5
 80042ae:	d115      	bne.n	80042dc <HAL_RCC_OscConfig+0x50c>
 80042b0:	4b08      	ldr	r3, [pc, #32]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 80042b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042b6:	4a07      	ldr	r2, [pc, #28]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 80042b8:	f043 0304 	orr.w	r3, r3, #4
 80042bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042c0:	4b04      	ldr	r3, [pc, #16]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 80042c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042c6:	4a03      	ldr	r2, [pc, #12]	@ (80042d4 <HAL_RCC_OscConfig+0x504>)
 80042c8:	f043 0301 	orr.w	r3, r3, #1
 80042cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042d0:	e014      	b.n	80042fc <HAL_RCC_OscConfig+0x52c>
 80042d2:	bf00      	nop
 80042d4:	40021000 	.word	0x40021000
 80042d8:	40007000 	.word	0x40007000
 80042dc:	4b9c      	ldr	r3, [pc, #624]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 80042de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042e2:	4a9b      	ldr	r2, [pc, #620]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 80042e4:	f023 0301 	bic.w	r3, r3, #1
 80042e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042ec:	4b98      	ldr	r3, [pc, #608]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 80042ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042f2:	4a97      	ldr	r2, [pc, #604]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 80042f4:	f023 0304 	bic.w	r3, r3, #4
 80042f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d016      	beq.n	8004332 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004304:	f7fe f962 	bl	80025cc <HAL_GetTick>
 8004308:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800430a:	e00a      	b.n	8004322 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800430c:	f7fe f95e 	bl	80025cc <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	f241 3288 	movw	r2, #5000	@ 0x1388
 800431a:	4293      	cmp	r3, r2
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e12a      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004322:	4b8b      	ldr	r3, [pc, #556]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 8004324:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004328:	f003 0302 	and.w	r3, r3, #2
 800432c:	2b00      	cmp	r3, #0
 800432e:	d0ed      	beq.n	800430c <HAL_RCC_OscConfig+0x53c>
 8004330:	e015      	b.n	800435e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004332:	f7fe f94b 	bl	80025cc <HAL_GetTick>
 8004336:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004338:	e00a      	b.n	8004350 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800433a:	f7fe f947 	bl	80025cc <HAL_GetTick>
 800433e:	4602      	mov	r2, r0
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004348:	4293      	cmp	r3, r2
 800434a:	d901      	bls.n	8004350 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800434c:	2303      	movs	r3, #3
 800434e:	e113      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004350:	4b7f      	ldr	r3, [pc, #508]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 8004352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1ed      	bne.n	800433a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800435e:	7ffb      	ldrb	r3, [r7, #31]
 8004360:	2b01      	cmp	r3, #1
 8004362:	d105      	bne.n	8004370 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004364:	4b7a      	ldr	r3, [pc, #488]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 8004366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004368:	4a79      	ldr	r2, [pc, #484]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 800436a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800436e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004374:	2b00      	cmp	r3, #0
 8004376:	f000 80fe 	beq.w	8004576 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800437e:	2b02      	cmp	r3, #2
 8004380:	f040 80d0 	bne.w	8004524 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004384:	4b72      	ldr	r3, [pc, #456]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	f003 0203 	and.w	r2, r3, #3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004394:	429a      	cmp	r2, r3
 8004396:	d130      	bne.n	80043fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a2:	3b01      	subs	r3, #1
 80043a4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d127      	bne.n	80043fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043b4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d11f      	bne.n	80043fa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80043c4:	2a07      	cmp	r2, #7
 80043c6:	bf14      	ite	ne
 80043c8:	2201      	movne	r2, #1
 80043ca:	2200      	moveq	r2, #0
 80043cc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d113      	bne.n	80043fa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043dc:	085b      	lsrs	r3, r3, #1
 80043de:	3b01      	subs	r3, #1
 80043e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d109      	bne.n	80043fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f0:	085b      	lsrs	r3, r3, #1
 80043f2:	3b01      	subs	r3, #1
 80043f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d06e      	beq.n	80044d8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	2b0c      	cmp	r3, #12
 80043fe:	d069      	beq.n	80044d4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004400:	4b53      	ldr	r3, [pc, #332]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004408:	2b00      	cmp	r3, #0
 800440a:	d105      	bne.n	8004418 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800440c:	4b50      	ldr	r3, [pc, #320]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d001      	beq.n	800441c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e0ad      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800441c:	4b4c      	ldr	r3, [pc, #304]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a4b      	ldr	r2, [pc, #300]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 8004422:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004426:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004428:	f7fe f8d0 	bl	80025cc <HAL_GetTick>
 800442c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800442e:	e008      	b.n	8004442 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004430:	f7fe f8cc 	bl	80025cc <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	2b02      	cmp	r3, #2
 800443c:	d901      	bls.n	8004442 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800443e:	2303      	movs	r3, #3
 8004440:	e09a      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004442:	4b43      	ldr	r3, [pc, #268]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800444a:	2b00      	cmp	r3, #0
 800444c:	d1f0      	bne.n	8004430 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800444e:	4b40      	ldr	r3, [pc, #256]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 8004450:	68da      	ldr	r2, [r3, #12]
 8004452:	4b40      	ldr	r3, [pc, #256]	@ (8004554 <HAL_RCC_OscConfig+0x784>)
 8004454:	4013      	ands	r3, r2
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800445e:	3a01      	subs	r2, #1
 8004460:	0112      	lsls	r2, r2, #4
 8004462:	4311      	orrs	r1, r2
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004468:	0212      	lsls	r2, r2, #8
 800446a:	4311      	orrs	r1, r2
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004470:	0852      	lsrs	r2, r2, #1
 8004472:	3a01      	subs	r2, #1
 8004474:	0552      	lsls	r2, r2, #21
 8004476:	4311      	orrs	r1, r2
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800447c:	0852      	lsrs	r2, r2, #1
 800447e:	3a01      	subs	r2, #1
 8004480:	0652      	lsls	r2, r2, #25
 8004482:	4311      	orrs	r1, r2
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004488:	0912      	lsrs	r2, r2, #4
 800448a:	0452      	lsls	r2, r2, #17
 800448c:	430a      	orrs	r2, r1
 800448e:	4930      	ldr	r1, [pc, #192]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 8004490:	4313      	orrs	r3, r2
 8004492:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004494:	4b2e      	ldr	r3, [pc, #184]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a2d      	ldr	r2, [pc, #180]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 800449a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800449e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80044a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	4a2a      	ldr	r2, [pc, #168]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 80044a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044aa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80044ac:	f7fe f88e 	bl	80025cc <HAL_GetTick>
 80044b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044b2:	e008      	b.n	80044c6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044b4:	f7fe f88a 	bl	80025cc <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e058      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044c6:	4b22      	ldr	r3, [pc, #136]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d0f0      	beq.n	80044b4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80044d2:	e050      	b.n	8004576 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e04f      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044d8:	4b1d      	ldr	r3, [pc, #116]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d148      	bne.n	8004576 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80044e4:	4b1a      	ldr	r3, [pc, #104]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a19      	ldr	r2, [pc, #100]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 80044ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80044f0:	4b17      	ldr	r3, [pc, #92]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	4a16      	ldr	r2, [pc, #88]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 80044f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80044fc:	f7fe f866 	bl	80025cc <HAL_GetTick>
 8004500:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004502:	e008      	b.n	8004516 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004504:	f7fe f862 	bl	80025cc <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b02      	cmp	r3, #2
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e030      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004516:	4b0e      	ldr	r3, [pc, #56]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d0f0      	beq.n	8004504 <HAL_RCC_OscConfig+0x734>
 8004522:	e028      	b.n	8004576 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004524:	69bb      	ldr	r3, [r7, #24]
 8004526:	2b0c      	cmp	r3, #12
 8004528:	d023      	beq.n	8004572 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800452a:	4b09      	ldr	r3, [pc, #36]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a08      	ldr	r2, [pc, #32]	@ (8004550 <HAL_RCC_OscConfig+0x780>)
 8004530:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004534:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004536:	f7fe f849 	bl	80025cc <HAL_GetTick>
 800453a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800453c:	e00c      	b.n	8004558 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800453e:	f7fe f845 	bl	80025cc <HAL_GetTick>
 8004542:	4602      	mov	r2, r0
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	2b02      	cmp	r3, #2
 800454a:	d905      	bls.n	8004558 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e013      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
 8004550:	40021000 	.word	0x40021000
 8004554:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004558:	4b09      	ldr	r3, [pc, #36]	@ (8004580 <HAL_RCC_OscConfig+0x7b0>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1ec      	bne.n	800453e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004564:	4b06      	ldr	r3, [pc, #24]	@ (8004580 <HAL_RCC_OscConfig+0x7b0>)
 8004566:	68da      	ldr	r2, [r3, #12]
 8004568:	4905      	ldr	r1, [pc, #20]	@ (8004580 <HAL_RCC_OscConfig+0x7b0>)
 800456a:	4b06      	ldr	r3, [pc, #24]	@ (8004584 <HAL_RCC_OscConfig+0x7b4>)
 800456c:	4013      	ands	r3, r2
 800456e:	60cb      	str	r3, [r1, #12]
 8004570:	e001      	b.n	8004576 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e000      	b.n	8004578 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	3720      	adds	r7, #32
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	40021000 	.word	0x40021000
 8004584:	feeefffc 	.word	0xfeeefffc

08004588 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d101      	bne.n	800459c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e0e7      	b.n	800476c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800459c:	4b75      	ldr	r3, [pc, #468]	@ (8004774 <HAL_RCC_ClockConfig+0x1ec>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0307 	and.w	r3, r3, #7
 80045a4:	683a      	ldr	r2, [r7, #0]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d910      	bls.n	80045cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045aa:	4b72      	ldr	r3, [pc, #456]	@ (8004774 <HAL_RCC_ClockConfig+0x1ec>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f023 0207 	bic.w	r2, r3, #7
 80045b2:	4970      	ldr	r1, [pc, #448]	@ (8004774 <HAL_RCC_ClockConfig+0x1ec>)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ba:	4b6e      	ldr	r3, [pc, #440]	@ (8004774 <HAL_RCC_ClockConfig+0x1ec>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0307 	and.w	r3, r3, #7
 80045c2:	683a      	ldr	r2, [r7, #0]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d001      	beq.n	80045cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e0cf      	b.n	800476c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0302 	and.w	r3, r3, #2
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d010      	beq.n	80045fa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	689a      	ldr	r2, [r3, #8]
 80045dc:	4b66      	ldr	r3, [pc, #408]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d908      	bls.n	80045fa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045e8:	4b63      	ldr	r3, [pc, #396]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	4960      	ldr	r1, [pc, #384]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	2b00      	cmp	r3, #0
 8004604:	d04c      	beq.n	80046a0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	2b03      	cmp	r3, #3
 800460c:	d107      	bne.n	800461e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800460e:	4b5a      	ldr	r3, [pc, #360]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d121      	bne.n	800465e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e0a6      	b.n	800476c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	2b02      	cmp	r3, #2
 8004624:	d107      	bne.n	8004636 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004626:	4b54      	ldr	r3, [pc, #336]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d115      	bne.n	800465e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e09a      	b.n	800476c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d107      	bne.n	800464e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800463e:	4b4e      	ldr	r3, [pc, #312]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0302 	and.w	r3, r3, #2
 8004646:	2b00      	cmp	r3, #0
 8004648:	d109      	bne.n	800465e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e08e      	b.n	800476c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800464e:	4b4a      	ldr	r3, [pc, #296]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004656:	2b00      	cmp	r3, #0
 8004658:	d101      	bne.n	800465e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e086      	b.n	800476c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800465e:	4b46      	ldr	r3, [pc, #280]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f023 0203 	bic.w	r2, r3, #3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	4943      	ldr	r1, [pc, #268]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 800466c:	4313      	orrs	r3, r2
 800466e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004670:	f7fd ffac 	bl	80025cc <HAL_GetTick>
 8004674:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004676:	e00a      	b.n	800468e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004678:	f7fd ffa8 	bl	80025cc <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004686:	4293      	cmp	r3, r2
 8004688:	d901      	bls.n	800468e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e06e      	b.n	800476c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800468e:	4b3a      	ldr	r3, [pc, #232]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	f003 020c 	and.w	r2, r3, #12
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	429a      	cmp	r2, r3
 800469e:	d1eb      	bne.n	8004678 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0302 	and.w	r3, r3, #2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d010      	beq.n	80046ce <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	689a      	ldr	r2, [r3, #8]
 80046b0:	4b31      	ldr	r3, [pc, #196]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d208      	bcs.n	80046ce <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046bc:	4b2e      	ldr	r3, [pc, #184]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	492b      	ldr	r1, [pc, #172]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046ce:	4b29      	ldr	r3, [pc, #164]	@ (8004774 <HAL_RCC_ClockConfig+0x1ec>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0307 	and.w	r3, r3, #7
 80046d6:	683a      	ldr	r2, [r7, #0]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d210      	bcs.n	80046fe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046dc:	4b25      	ldr	r3, [pc, #148]	@ (8004774 <HAL_RCC_ClockConfig+0x1ec>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f023 0207 	bic.w	r2, r3, #7
 80046e4:	4923      	ldr	r1, [pc, #140]	@ (8004774 <HAL_RCC_ClockConfig+0x1ec>)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ec:	4b21      	ldr	r3, [pc, #132]	@ (8004774 <HAL_RCC_ClockConfig+0x1ec>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0307 	and.w	r3, r3, #7
 80046f4:	683a      	ldr	r2, [r7, #0]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d001      	beq.n	80046fe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e036      	b.n	800476c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0304 	and.w	r3, r3, #4
 8004706:	2b00      	cmp	r3, #0
 8004708:	d008      	beq.n	800471c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800470a:	4b1b      	ldr	r3, [pc, #108]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	4918      	ldr	r1, [pc, #96]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 8004718:	4313      	orrs	r3, r2
 800471a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0308 	and.w	r3, r3, #8
 8004724:	2b00      	cmp	r3, #0
 8004726:	d009      	beq.n	800473c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004728:	4b13      	ldr	r3, [pc, #76]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	691b      	ldr	r3, [r3, #16]
 8004734:	00db      	lsls	r3, r3, #3
 8004736:	4910      	ldr	r1, [pc, #64]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 8004738:	4313      	orrs	r3, r2
 800473a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800473c:	f000 f824 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 8004740:	4602      	mov	r2, r0
 8004742:	4b0d      	ldr	r3, [pc, #52]	@ (8004778 <HAL_RCC_ClockConfig+0x1f0>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	091b      	lsrs	r3, r3, #4
 8004748:	f003 030f 	and.w	r3, r3, #15
 800474c:	490b      	ldr	r1, [pc, #44]	@ (800477c <HAL_RCC_ClockConfig+0x1f4>)
 800474e:	5ccb      	ldrb	r3, [r1, r3]
 8004750:	f003 031f 	and.w	r3, r3, #31
 8004754:	fa22 f303 	lsr.w	r3, r2, r3
 8004758:	4a09      	ldr	r2, [pc, #36]	@ (8004780 <HAL_RCC_ClockConfig+0x1f8>)
 800475a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800475c:	4b09      	ldr	r3, [pc, #36]	@ (8004784 <HAL_RCC_ClockConfig+0x1fc>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4618      	mov	r0, r3
 8004762:	f7fd fee3 	bl	800252c <HAL_InitTick>
 8004766:	4603      	mov	r3, r0
 8004768:	72fb      	strb	r3, [r7, #11]

  return status;
 800476a:	7afb      	ldrb	r3, [r7, #11]
}
 800476c:	4618      	mov	r0, r3
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}
 8004774:	40022000 	.word	0x40022000
 8004778:	40021000 	.word	0x40021000
 800477c:	0800c134 	.word	0x0800c134
 8004780:	20000014 	.word	0x20000014
 8004784:	20000018 	.word	0x20000018

08004788 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004788:	b480      	push	{r7}
 800478a:	b089      	sub	sp, #36	@ 0x24
 800478c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800478e:	2300      	movs	r3, #0
 8004790:	61fb      	str	r3, [r7, #28]
 8004792:	2300      	movs	r3, #0
 8004794:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004796:	4b3e      	ldr	r3, [pc, #248]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x108>)
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f003 030c 	and.w	r3, r3, #12
 800479e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047a0:	4b3b      	ldr	r3, [pc, #236]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x108>)
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	f003 0303 	and.w	r3, r3, #3
 80047a8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d005      	beq.n	80047bc <HAL_RCC_GetSysClockFreq+0x34>
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	2b0c      	cmp	r3, #12
 80047b4:	d121      	bne.n	80047fa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d11e      	bne.n	80047fa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80047bc:	4b34      	ldr	r3, [pc, #208]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x108>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0308 	and.w	r3, r3, #8
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d107      	bne.n	80047d8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80047c8:	4b31      	ldr	r3, [pc, #196]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x108>)
 80047ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047ce:	0a1b      	lsrs	r3, r3, #8
 80047d0:	f003 030f 	and.w	r3, r3, #15
 80047d4:	61fb      	str	r3, [r7, #28]
 80047d6:	e005      	b.n	80047e4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80047d8:	4b2d      	ldr	r3, [pc, #180]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x108>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	091b      	lsrs	r3, r3, #4
 80047de:	f003 030f 	and.w	r3, r3, #15
 80047e2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80047e4:	4a2b      	ldr	r2, [pc, #172]	@ (8004894 <HAL_RCC_GetSysClockFreq+0x10c>)
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047ec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d10d      	bne.n	8004810 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80047f4:	69fb      	ldr	r3, [r7, #28]
 80047f6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047f8:	e00a      	b.n	8004810 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	2b04      	cmp	r3, #4
 80047fe:	d102      	bne.n	8004806 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004800:	4b25      	ldr	r3, [pc, #148]	@ (8004898 <HAL_RCC_GetSysClockFreq+0x110>)
 8004802:	61bb      	str	r3, [r7, #24]
 8004804:	e004      	b.n	8004810 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	2b08      	cmp	r3, #8
 800480a:	d101      	bne.n	8004810 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800480c:	4b23      	ldr	r3, [pc, #140]	@ (800489c <HAL_RCC_GetSysClockFreq+0x114>)
 800480e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	2b0c      	cmp	r3, #12
 8004814:	d134      	bne.n	8004880 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004816:	4b1e      	ldr	r3, [pc, #120]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x108>)
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	f003 0303 	and.w	r3, r3, #3
 800481e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	2b02      	cmp	r3, #2
 8004824:	d003      	beq.n	800482e <HAL_RCC_GetSysClockFreq+0xa6>
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	2b03      	cmp	r3, #3
 800482a:	d003      	beq.n	8004834 <HAL_RCC_GetSysClockFreq+0xac>
 800482c:	e005      	b.n	800483a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800482e:	4b1a      	ldr	r3, [pc, #104]	@ (8004898 <HAL_RCC_GetSysClockFreq+0x110>)
 8004830:	617b      	str	r3, [r7, #20]
      break;
 8004832:	e005      	b.n	8004840 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004834:	4b19      	ldr	r3, [pc, #100]	@ (800489c <HAL_RCC_GetSysClockFreq+0x114>)
 8004836:	617b      	str	r3, [r7, #20]
      break;
 8004838:	e002      	b.n	8004840 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800483a:	69fb      	ldr	r3, [r7, #28]
 800483c:	617b      	str	r3, [r7, #20]
      break;
 800483e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004840:	4b13      	ldr	r3, [pc, #76]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x108>)
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	091b      	lsrs	r3, r3, #4
 8004846:	f003 0307 	and.w	r3, r3, #7
 800484a:	3301      	adds	r3, #1
 800484c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800484e:	4b10      	ldr	r3, [pc, #64]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x108>)
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	0a1b      	lsrs	r3, r3, #8
 8004854:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004858:	697a      	ldr	r2, [r7, #20]
 800485a:	fb03 f202 	mul.w	r2, r3, r2
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	fbb2 f3f3 	udiv	r3, r2, r3
 8004864:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004866:	4b0a      	ldr	r3, [pc, #40]	@ (8004890 <HAL_RCC_GetSysClockFreq+0x108>)
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	0e5b      	lsrs	r3, r3, #25
 800486c:	f003 0303 	and.w	r3, r3, #3
 8004870:	3301      	adds	r3, #1
 8004872:	005b      	lsls	r3, r3, #1
 8004874:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	fbb2 f3f3 	udiv	r3, r2, r3
 800487e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004880:	69bb      	ldr	r3, [r7, #24]
}
 8004882:	4618      	mov	r0, r3
 8004884:	3724      	adds	r7, #36	@ 0x24
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop
 8004890:	40021000 	.word	0x40021000
 8004894:	0800c14c 	.word	0x0800c14c
 8004898:	00f42400 	.word	0x00f42400
 800489c:	007a1200 	.word	0x007a1200

080048a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048a0:	b480      	push	{r7}
 80048a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048a4:	4b03      	ldr	r3, [pc, #12]	@ (80048b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80048a6:	681b      	ldr	r3, [r3, #0]
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	20000014 	.word	0x20000014

080048b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80048bc:	f7ff fff0 	bl	80048a0 <HAL_RCC_GetHCLKFreq>
 80048c0:	4602      	mov	r2, r0
 80048c2:	4b06      	ldr	r3, [pc, #24]	@ (80048dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	0a1b      	lsrs	r3, r3, #8
 80048c8:	f003 0307 	and.w	r3, r3, #7
 80048cc:	4904      	ldr	r1, [pc, #16]	@ (80048e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80048ce:	5ccb      	ldrb	r3, [r1, r3]
 80048d0:	f003 031f 	and.w	r3, r3, #31
 80048d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048d8:	4618      	mov	r0, r3
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	40021000 	.word	0x40021000
 80048e0:	0800c144 	.word	0x0800c144

080048e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80048e8:	f7ff ffda 	bl	80048a0 <HAL_RCC_GetHCLKFreq>
 80048ec:	4602      	mov	r2, r0
 80048ee:	4b06      	ldr	r3, [pc, #24]	@ (8004908 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	0adb      	lsrs	r3, r3, #11
 80048f4:	f003 0307 	and.w	r3, r3, #7
 80048f8:	4904      	ldr	r1, [pc, #16]	@ (800490c <HAL_RCC_GetPCLK2Freq+0x28>)
 80048fa:	5ccb      	ldrb	r3, [r1, r3]
 80048fc:	f003 031f 	and.w	r3, r3, #31
 8004900:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004904:	4618      	mov	r0, r3
 8004906:	bd80      	pop	{r7, pc}
 8004908:	40021000 	.word	0x40021000
 800490c:	0800c144 	.word	0x0800c144

08004910 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b086      	sub	sp, #24
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004918:	2300      	movs	r3, #0
 800491a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800491c:	4b2a      	ldr	r3, [pc, #168]	@ (80049c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800491e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004920:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004924:	2b00      	cmp	r3, #0
 8004926:	d003      	beq.n	8004930 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004928:	f7ff f9ee 	bl	8003d08 <HAL_PWREx_GetVoltageRange>
 800492c:	6178      	str	r0, [r7, #20]
 800492e:	e014      	b.n	800495a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004930:	4b25      	ldr	r3, [pc, #148]	@ (80049c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004934:	4a24      	ldr	r2, [pc, #144]	@ (80049c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004936:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800493a:	6593      	str	r3, [r2, #88]	@ 0x58
 800493c:	4b22      	ldr	r3, [pc, #136]	@ (80049c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800493e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004940:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004944:	60fb      	str	r3, [r7, #12]
 8004946:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004948:	f7ff f9de 	bl	8003d08 <HAL_PWREx_GetVoltageRange>
 800494c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800494e:	4b1e      	ldr	r3, [pc, #120]	@ (80049c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004952:	4a1d      	ldr	r2, [pc, #116]	@ (80049c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004954:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004958:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004960:	d10b      	bne.n	800497a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2b80      	cmp	r3, #128	@ 0x80
 8004966:	d919      	bls.n	800499c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2ba0      	cmp	r3, #160	@ 0xa0
 800496c:	d902      	bls.n	8004974 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800496e:	2302      	movs	r3, #2
 8004970:	613b      	str	r3, [r7, #16]
 8004972:	e013      	b.n	800499c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004974:	2301      	movs	r3, #1
 8004976:	613b      	str	r3, [r7, #16]
 8004978:	e010      	b.n	800499c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2b80      	cmp	r3, #128	@ 0x80
 800497e:	d902      	bls.n	8004986 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004980:	2303      	movs	r3, #3
 8004982:	613b      	str	r3, [r7, #16]
 8004984:	e00a      	b.n	800499c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2b80      	cmp	r3, #128	@ 0x80
 800498a:	d102      	bne.n	8004992 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800498c:	2302      	movs	r3, #2
 800498e:	613b      	str	r3, [r7, #16]
 8004990:	e004      	b.n	800499c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2b70      	cmp	r3, #112	@ 0x70
 8004996:	d101      	bne.n	800499c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004998:	2301      	movs	r3, #1
 800499a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800499c:	4b0b      	ldr	r3, [pc, #44]	@ (80049cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f023 0207 	bic.w	r2, r3, #7
 80049a4:	4909      	ldr	r1, [pc, #36]	@ (80049cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80049ac:	4b07      	ldr	r3, [pc, #28]	@ (80049cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0307 	and.w	r3, r3, #7
 80049b4:	693a      	ldr	r2, [r7, #16]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d001      	beq.n	80049be <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e000      	b.n	80049c0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80049be:	2300      	movs	r3, #0
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3718      	adds	r7, #24
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	40021000 	.word	0x40021000
 80049cc:	40022000 	.word	0x40022000

080049d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b086      	sub	sp, #24
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80049d8:	2300      	movs	r3, #0
 80049da:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80049dc:	2300      	movs	r3, #0
 80049de:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d041      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049f0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80049f4:	d02a      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80049f6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80049fa:	d824      	bhi.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80049fc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004a00:	d008      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004a02:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004a06:	d81e      	bhi.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d00a      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004a0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a10:	d010      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004a12:	e018      	b.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004a14:	4b86      	ldr	r3, [pc, #536]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	4a85      	ldr	r2, [pc, #532]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a1e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a20:	e015      	b.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	3304      	adds	r3, #4
 8004a26:	2100      	movs	r1, #0
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f001 f829 	bl	8005a80 <RCCEx_PLLSAI1_Config>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a32:	e00c      	b.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	3320      	adds	r3, #32
 8004a38:	2100      	movs	r1, #0
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f001 f914 	bl	8005c68 <RCCEx_PLLSAI2_Config>
 8004a40:	4603      	mov	r3, r0
 8004a42:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a44:	e003      	b.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	74fb      	strb	r3, [r7, #19]
      break;
 8004a4a:	e000      	b.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004a4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a4e:	7cfb      	ldrb	r3, [r7, #19]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d10b      	bne.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a54:	4b76      	ldr	r3, [pc, #472]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a5a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a62:	4973      	ldr	r1, [pc, #460]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004a6a:	e001      	b.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a6c:	7cfb      	ldrb	r3, [r7, #19]
 8004a6e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d041      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a80:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004a84:	d02a      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004a86:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004a8a:	d824      	bhi.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004a8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a90:	d008      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004a92:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a96:	d81e      	bhi.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d00a      	beq.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004a9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004aa0:	d010      	beq.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004aa2:	e018      	b.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004aa4:	4b62      	ldr	r3, [pc, #392]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	4a61      	ldr	r2, [pc, #388]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004aaa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004aae:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ab0:	e015      	b.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	3304      	adds	r3, #4
 8004ab6:	2100      	movs	r1, #0
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f000 ffe1 	bl	8005a80 <RCCEx_PLLSAI1_Config>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ac2:	e00c      	b.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	3320      	adds	r3, #32
 8004ac8:	2100      	movs	r1, #0
 8004aca:	4618      	mov	r0, r3
 8004acc:	f001 f8cc 	bl	8005c68 <RCCEx_PLLSAI2_Config>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ad4:	e003      	b.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	74fb      	strb	r3, [r7, #19]
      break;
 8004ada:	e000      	b.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004adc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ade:	7cfb      	ldrb	r3, [r7, #19]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d10b      	bne.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004ae4:	4b52      	ldr	r3, [pc, #328]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004af2:	494f      	ldr	r1, [pc, #316]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004af4:	4313      	orrs	r3, r2
 8004af6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004afa:	e001      	b.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004afc:	7cfb      	ldrb	r3, [r7, #19]
 8004afe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	f000 80a0 	beq.w	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004b12:	4b47      	ldr	r3, [pc, #284]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d101      	bne.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e000      	b.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004b22:	2300      	movs	r3, #0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d00d      	beq.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b28:	4b41      	ldr	r3, [pc, #260]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b2c:	4a40      	ldr	r2, [pc, #256]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b32:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b34:	4b3e      	ldr	r3, [pc, #248]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b3c:	60bb      	str	r3, [r7, #8]
 8004b3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b40:	2301      	movs	r3, #1
 8004b42:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b44:	4b3b      	ldr	r3, [pc, #236]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a3a      	ldr	r2, [pc, #232]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004b4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b4e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b50:	f7fd fd3c 	bl	80025cc <HAL_GetTick>
 8004b54:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004b56:	e009      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b58:	f7fd fd38 	bl	80025cc <HAL_GetTick>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	2b02      	cmp	r3, #2
 8004b64:	d902      	bls.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	74fb      	strb	r3, [r7, #19]
        break;
 8004b6a:	e005      	b.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004b6c:	4b31      	ldr	r3, [pc, #196]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d0ef      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004b78:	7cfb      	ldrb	r3, [r7, #19]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d15c      	bne.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004b7e:	4b2c      	ldr	r3, [pc, #176]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b88:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d01f      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d019      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004b9c:	4b24      	ldr	r3, [pc, #144]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ba2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ba6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ba8:	4b21      	ldr	r3, [pc, #132]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bae:	4a20      	ldr	r2, [pc, #128]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bbe:	4a1c      	ldr	r2, [pc, #112]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004bc8:	4a19      	ldr	r2, [pc, #100]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	f003 0301 	and.w	r3, r3, #1
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d016      	beq.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bda:	f7fd fcf7 	bl	80025cc <HAL_GetTick>
 8004bde:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004be0:	e00b      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004be2:	f7fd fcf3 	bl	80025cc <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d902      	bls.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	74fb      	strb	r3, [r7, #19]
            break;
 8004bf8:	e006      	b.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d0ec      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004c08:	7cfb      	ldrb	r3, [r7, #19]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10c      	bne.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c0e:	4b08      	ldr	r3, [pc, #32]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c1e:	4904      	ldr	r1, [pc, #16]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004c26:	e009      	b.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c28:	7cfb      	ldrb	r3, [r7, #19]
 8004c2a:	74bb      	strb	r3, [r7, #18]
 8004c2c:	e006      	b.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004c2e:	bf00      	nop
 8004c30:	40021000 	.word	0x40021000
 8004c34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c38:	7cfb      	ldrb	r3, [r7, #19]
 8004c3a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c3c:	7c7b      	ldrb	r3, [r7, #17]
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d105      	bne.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c42:	4b9e      	ldr	r3, [pc, #632]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c46:	4a9d      	ldr	r2, [pc, #628]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c4c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 0301 	and.w	r3, r3, #1
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00a      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c5a:	4b98      	ldr	r3, [pc, #608]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c60:	f023 0203 	bic.w	r2, r3, #3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c68:	4994      	ldr	r1, [pc, #592]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0302 	and.w	r3, r3, #2
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00a      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c7c:	4b8f      	ldr	r3, [pc, #572]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c82:	f023 020c 	bic.w	r2, r3, #12
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c8a:	498c      	ldr	r1, [pc, #560]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f003 0304 	and.w	r3, r3, #4
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d00a      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004c9e:	4b87      	ldr	r3, [pc, #540]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ca4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cac:	4983      	ldr	r1, [pc, #524]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0308 	and.w	r3, r3, #8
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00a      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004cc0:	4b7e      	ldr	r3, [pc, #504]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cc6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cce:	497b      	ldr	r1, [pc, #492]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0310 	and.w	r3, r3, #16
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00a      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ce2:	4b76      	ldr	r3, [pc, #472]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ce8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cf0:	4972      	ldr	r1, [pc, #456]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 0320 	and.w	r3, r3, #32
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d00a      	beq.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d04:	4b6d      	ldr	r3, [pc, #436]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d0a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d12:	496a      	ldr	r1, [pc, #424]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d14:	4313      	orrs	r3, r2
 8004d16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d00a      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d26:	4b65      	ldr	r3, [pc, #404]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d2c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d34:	4961      	ldr	r1, [pc, #388]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d00a      	beq.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004d48:	4b5c      	ldr	r3, [pc, #368]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d4e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d56:	4959      	ldr	r1, [pc, #356]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d00a      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d6a:	4b54      	ldr	r3, [pc, #336]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d70:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d78:	4950      	ldr	r1, [pc, #320]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d00a      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004d8c:	4b4b      	ldr	r3, [pc, #300]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d92:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d9a:	4948      	ldr	r1, [pc, #288]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00a      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004dae:	4b43      	ldr	r3, [pc, #268]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004db4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dbc:	493f      	ldr	r1, [pc, #252]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d028      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004dd0:	4b3a      	ldr	r3, [pc, #232]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dd6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004dde:	4937      	ldr	r1, [pc, #220]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004dea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dee:	d106      	bne.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004df0:	4b32      	ldr	r3, [pc, #200]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	4a31      	ldr	r2, [pc, #196]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004df6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dfa:	60d3      	str	r3, [r2, #12]
 8004dfc:	e011      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e02:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004e06:	d10c      	bne.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	3304      	adds	r3, #4
 8004e0c:	2101      	movs	r1, #1
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f000 fe36 	bl	8005a80 <RCCEx_PLLSAI1_Config>
 8004e14:	4603      	mov	r3, r0
 8004e16:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004e18:	7cfb      	ldrb	r3, [r7, #19]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d001      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004e1e:	7cfb      	ldrb	r3, [r7, #19]
 8004e20:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d028      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004e2e:	4b23      	ldr	r3, [pc, #140]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e34:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e3c:	491f      	ldr	r1, [pc, #124]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e48:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e4c:	d106      	bne.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	4a1a      	ldr	r2, [pc, #104]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e54:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e58:	60d3      	str	r3, [r2, #12]
 8004e5a:	e011      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e60:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004e64:	d10c      	bne.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	3304      	adds	r3, #4
 8004e6a:	2101      	movs	r1, #1
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f000 fe07 	bl	8005a80 <RCCEx_PLLSAI1_Config>
 8004e72:	4603      	mov	r3, r0
 8004e74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e76:	7cfb      	ldrb	r3, [r7, #19]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004e7c:	7cfb      	ldrb	r3, [r7, #19]
 8004e7e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d02b      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004e8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e92:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e9a:	4908      	ldr	r1, [pc, #32]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ea6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004eaa:	d109      	bne.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004eac:	4b03      	ldr	r3, [pc, #12]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	4a02      	ldr	r2, [pc, #8]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004eb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004eb6:	60d3      	str	r3, [r2, #12]
 8004eb8:	e014      	b.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004eba:	bf00      	nop
 8004ebc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ec4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ec8:	d10c      	bne.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	3304      	adds	r3, #4
 8004ece:	2101      	movs	r1, #1
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f000 fdd5 	bl	8005a80 <RCCEx_PLLSAI1_Config>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004eda:	7cfb      	ldrb	r3, [r7, #19]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d001      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004ee0:	7cfb      	ldrb	r3, [r7, #19]
 8004ee2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d02f      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ef0:	4b2b      	ldr	r3, [pc, #172]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ef6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004efe:	4928      	ldr	r1, [pc, #160]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004f00:	4313      	orrs	r3, r2
 8004f02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f0e:	d10d      	bne.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	3304      	adds	r3, #4
 8004f14:	2102      	movs	r1, #2
 8004f16:	4618      	mov	r0, r3
 8004f18:	f000 fdb2 	bl	8005a80 <RCCEx_PLLSAI1_Config>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f20:	7cfb      	ldrb	r3, [r7, #19]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d014      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004f26:	7cfb      	ldrb	r3, [r7, #19]
 8004f28:	74bb      	strb	r3, [r7, #18]
 8004f2a:	e011      	b.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f34:	d10c      	bne.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	3320      	adds	r3, #32
 8004f3a:	2102      	movs	r1, #2
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f000 fe93 	bl	8005c68 <RCCEx_PLLSAI2_Config>
 8004f42:	4603      	mov	r3, r0
 8004f44:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f46:	7cfb      	ldrb	r3, [r7, #19]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d001      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004f4c:	7cfb      	ldrb	r3, [r7, #19]
 8004f4e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00a      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004f5c:	4b10      	ldr	r3, [pc, #64]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f62:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f6a:	490d      	ldr	r1, [pc, #52]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00b      	beq.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004f7e:	4b08      	ldr	r3, [pc, #32]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f84:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f8e:	4904      	ldr	r1, [pc, #16]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004f90:	4313      	orrs	r3, r2
 8004f92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004f96:	7cbb      	ldrb	r3, [r7, #18]
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3718      	adds	r7, #24
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	40021000 	.word	0x40021000

08004fa4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b088      	sub	sp, #32
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8004fac:	2300      	movs	r3, #0
 8004fae:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fb6:	d13e      	bne.n	8005036 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004fb8:	4bb2      	ldr	r3, [pc, #712]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fc2:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004fca:	d028      	beq.n	800501e <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004fd2:	f200 8542 	bhi.w	8005a5a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fdc:	d005      	beq.n	8004fea <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fe4:	d00e      	beq.n	8005004 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8004fe6:	f000 bd38 	b.w	8005a5a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004fea:	4ba6      	ldr	r3, [pc, #664]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ff0:	f003 0302 	and.w	r3, r3, #2
 8004ff4:	2b02      	cmp	r3, #2
 8004ff6:	f040 8532 	bne.w	8005a5e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8004ffa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ffe:	61fb      	str	r3, [r7, #28]
      break;
 8005000:	f000 bd2d 	b.w	8005a5e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005004:	4b9f      	ldr	r3, [pc, #636]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005006:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800500a:	f003 0302 	and.w	r3, r3, #2
 800500e:	2b02      	cmp	r3, #2
 8005010:	f040 8527 	bne.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8005014:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005018:	61fb      	str	r3, [r7, #28]
      break;
 800501a:	f000 bd22 	b.w	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800501e:	4b99      	ldr	r3, [pc, #612]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005026:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800502a:	f040 851c 	bne.w	8005a66 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 800502e:	4b96      	ldr	r3, [pc, #600]	@ (8005288 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8005030:	61fb      	str	r3, [r7, #28]
      break;
 8005032:	f000 bd18 	b.w	8005a66 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005036:	4b93      	ldr	r3, [pc, #588]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	f003 0303 	and.w	r3, r3, #3
 800503e:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	2b03      	cmp	r3, #3
 8005044:	d036      	beq.n	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	2b03      	cmp	r3, #3
 800504a:	d840      	bhi.n	80050ce <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	2b01      	cmp	r3, #1
 8005050:	d003      	beq.n	800505a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	2b02      	cmp	r3, #2
 8005056:	d020      	beq.n	800509a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8005058:	e039      	b.n	80050ce <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800505a:	4b8a      	ldr	r3, [pc, #552]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 0302 	and.w	r3, r3, #2
 8005062:	2b02      	cmp	r3, #2
 8005064:	d116      	bne.n	8005094 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005066:	4b87      	ldr	r3, [pc, #540]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0308 	and.w	r3, r3, #8
 800506e:	2b00      	cmp	r3, #0
 8005070:	d005      	beq.n	800507e <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8005072:	4b84      	ldr	r3, [pc, #528]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	091b      	lsrs	r3, r3, #4
 8005078:	f003 030f 	and.w	r3, r3, #15
 800507c:	e005      	b.n	800508a <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800507e:	4b81      	ldr	r3, [pc, #516]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005080:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005084:	0a1b      	lsrs	r3, r3, #8
 8005086:	f003 030f 	and.w	r3, r3, #15
 800508a:	4a80      	ldr	r2, [pc, #512]	@ (800528c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800508c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005090:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005092:	e01f      	b.n	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8005094:	2300      	movs	r3, #0
 8005096:	61bb      	str	r3, [r7, #24]
      break;
 8005098:	e01c      	b.n	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800509a:	4b7a      	ldr	r3, [pc, #488]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050a6:	d102      	bne.n	80050ae <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80050a8:	4b79      	ldr	r3, [pc, #484]	@ (8005290 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80050aa:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80050ac:	e012      	b.n	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80050ae:	2300      	movs	r3, #0
 80050b0:	61bb      	str	r3, [r7, #24]
      break;
 80050b2:	e00f      	b.n	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80050b4:	4b73      	ldr	r3, [pc, #460]	@ (8005284 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80050c0:	d102      	bne.n	80050c8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80050c2:	4b74      	ldr	r3, [pc, #464]	@ (8005294 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80050c4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80050c6:	e005      	b.n	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80050c8:	2300      	movs	r3, #0
 80050ca:	61bb      	str	r3, [r7, #24]
      break;
 80050cc:	e002      	b.n	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80050ce:	2300      	movs	r3, #0
 80050d0:	61bb      	str	r3, [r7, #24]
      break;
 80050d2:	bf00      	nop
    }

    switch(PeriphClk)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80050da:	f000 80dd 	beq.w	8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80050e4:	f200 84c1 	bhi.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80050ee:	f000 80d3 	beq.w	8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80050f8:	f200 84b7 	bhi.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005102:	f000 835f 	beq.w	80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800510c:	f200 84ad 	bhi.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005116:	f000 847e 	beq.w	8005a16 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005120:	f200 84a3 	bhi.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800512a:	f000 82cd 	beq.w	80056c8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005134:	f200 8499 	bhi.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800513e:	f000 80ab 	beq.w	8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005148:	f200 848f 	bhi.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005152:	f000 8090 	beq.w	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800515c:	f200 8485 	bhi.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005166:	d07f      	beq.n	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800516e:	f200 847c 	bhi.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005178:	f000 8403 	beq.w	8005982 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005182:	f200 8472 	bhi.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800518c:	f000 83af 	beq.w	80058ee <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005196:	f200 8468 	bhi.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051a0:	f000 8379 	beq.w	8005896 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051aa:	f200 845e 	bhi.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b80      	cmp	r3, #128	@ 0x80
 80051b2:	f000 8344 	beq.w	800583e <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2b80      	cmp	r3, #128	@ 0x80
 80051ba:	f200 8456 	bhi.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2b20      	cmp	r3, #32
 80051c2:	d84b      	bhi.n	800525c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	f000 844f 	beq.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	3b01      	subs	r3, #1
 80051d0:	2b1f      	cmp	r3, #31
 80051d2:	f200 844a 	bhi.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80051d6:	a201      	add	r2, pc, #4	@ (adr r2, 80051dc <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 80051d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051dc:	080053c5 	.word	0x080053c5
 80051e0:	08005433 	.word	0x08005433
 80051e4:	08005a6b 	.word	0x08005a6b
 80051e8:	080054c7 	.word	0x080054c7
 80051ec:	08005a6b 	.word	0x08005a6b
 80051f0:	08005a6b 	.word	0x08005a6b
 80051f4:	08005a6b 	.word	0x08005a6b
 80051f8:	0800554d 	.word	0x0800554d
 80051fc:	08005a6b 	.word	0x08005a6b
 8005200:	08005a6b 	.word	0x08005a6b
 8005204:	08005a6b 	.word	0x08005a6b
 8005208:	08005a6b 	.word	0x08005a6b
 800520c:	08005a6b 	.word	0x08005a6b
 8005210:	08005a6b 	.word	0x08005a6b
 8005214:	08005a6b 	.word	0x08005a6b
 8005218:	080055c5 	.word	0x080055c5
 800521c:	08005a6b 	.word	0x08005a6b
 8005220:	08005a6b 	.word	0x08005a6b
 8005224:	08005a6b 	.word	0x08005a6b
 8005228:	08005a6b 	.word	0x08005a6b
 800522c:	08005a6b 	.word	0x08005a6b
 8005230:	08005a6b 	.word	0x08005a6b
 8005234:	08005a6b 	.word	0x08005a6b
 8005238:	08005a6b 	.word	0x08005a6b
 800523c:	08005a6b 	.word	0x08005a6b
 8005240:	08005a6b 	.word	0x08005a6b
 8005244:	08005a6b 	.word	0x08005a6b
 8005248:	08005a6b 	.word	0x08005a6b
 800524c:	08005a6b 	.word	0x08005a6b
 8005250:	08005a6b 	.word	0x08005a6b
 8005254:	08005a6b 	.word	0x08005a6b
 8005258:	08005647 	.word	0x08005647
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b40      	cmp	r3, #64	@ 0x40
 8005260:	f000 82c1 	beq.w	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8005264:	f000 bc01 	b.w	8005a6a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8005268:	69b9      	ldr	r1, [r7, #24]
 800526a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800526e:	f000 fdd9 	bl	8005e24 <RCCEx_GetSAIxPeriphCLKFreq>
 8005272:	61f8      	str	r0, [r7, #28]
      break;
 8005274:	e3fa      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8005276:	69b9      	ldr	r1, [r7, #24]
 8005278:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800527c:	f000 fdd2 	bl	8005e24 <RCCEx_GetSAIxPeriphCLKFreq>
 8005280:	61f8      	str	r0, [r7, #28]
      break;
 8005282:	e3f3      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8005284:	40021000 	.word	0x40021000
 8005288:	0003d090 	.word	0x0003d090
 800528c:	0800c14c 	.word	0x0800c14c
 8005290:	00f42400 	.word	0x00f42400
 8005294:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8005298:	4ba9      	ldr	r3, [pc, #676]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800529a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800529e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80052a2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80052aa:	d00c      	beq.n	80052c6 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80052b2:	d87f      	bhi.n	80053b4 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052ba:	d04e      	beq.n	800535a <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052c2:	d01d      	beq.n	8005300 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80052c4:	e076      	b.n	80053b4 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80052c6:	4b9e      	ldr	r3, [pc, #632]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0302 	and.w	r3, r3, #2
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d172      	bne.n	80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80052d2:	4b9b      	ldr	r3, [pc, #620]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0308 	and.w	r3, r3, #8
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d005      	beq.n	80052ea <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 80052de:	4b98      	ldr	r3, [pc, #608]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	091b      	lsrs	r3, r3, #4
 80052e4:	f003 030f 	and.w	r3, r3, #15
 80052e8:	e005      	b.n	80052f6 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 80052ea:	4b95      	ldr	r3, [pc, #596]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80052ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052f0:	0a1b      	lsrs	r3, r3, #8
 80052f2:	f003 030f 	and.w	r3, r3, #15
 80052f6:	4a93      	ldr	r2, [pc, #588]	@ (8005544 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 80052f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052fc:	61fb      	str	r3, [r7, #28]
          break;
 80052fe:	e05b      	b.n	80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8005300:	4b8f      	ldr	r3, [pc, #572]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005308:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800530c:	d156      	bne.n	80053bc <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800530e:	4b8c      	ldr	r3, [pc, #560]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005316:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800531a:	d14f      	bne.n	80053bc <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800531c:	4b88      	ldr	r3, [pc, #544]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	0a1b      	lsrs	r3, r3, #8
 8005322:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005326:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005328:	69bb      	ldr	r3, [r7, #24]
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	fb03 f202 	mul.w	r2, r3, r2
 8005330:	4b83      	ldr	r3, [pc, #524]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	091b      	lsrs	r3, r3, #4
 8005336:	f003 0307 	and.w	r3, r3, #7
 800533a:	3301      	adds	r3, #1
 800533c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005340:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8005342:	4b7f      	ldr	r3, [pc, #508]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	0d5b      	lsrs	r3, r3, #21
 8005348:	f003 0303 	and.w	r3, r3, #3
 800534c:	3301      	adds	r3, #1
 800534e:	005b      	lsls	r3, r3, #1
 8005350:	69ba      	ldr	r2, [r7, #24]
 8005352:	fbb2 f3f3 	udiv	r3, r2, r3
 8005356:	61fb      	str	r3, [r7, #28]
          break;
 8005358:	e030      	b.n	80053bc <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800535a:	4b79      	ldr	r3, [pc, #484]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005362:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005366:	d12b      	bne.n	80053c0 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8005368:	4b75      	ldr	r3, [pc, #468]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800536a:	691b      	ldr	r3, [r3, #16]
 800536c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005370:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005374:	d124      	bne.n	80053c0 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005376:	4b72      	ldr	r3, [pc, #456]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	0a1b      	lsrs	r3, r3, #8
 800537c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005380:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005382:	69bb      	ldr	r3, [r7, #24]
 8005384:	68fa      	ldr	r2, [r7, #12]
 8005386:	fb03 f202 	mul.w	r2, r3, r2
 800538a:	4b6d      	ldr	r3, [pc, #436]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	091b      	lsrs	r3, r3, #4
 8005390:	f003 0307 	and.w	r3, r3, #7
 8005394:	3301      	adds	r3, #1
 8005396:	fbb2 f3f3 	udiv	r3, r2, r3
 800539a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800539c:	4b68      	ldr	r3, [pc, #416]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800539e:	691b      	ldr	r3, [r3, #16]
 80053a0:	0d5b      	lsrs	r3, r3, #21
 80053a2:	f003 0303 	and.w	r3, r3, #3
 80053a6:	3301      	adds	r3, #1
 80053a8:	005b      	lsls	r3, r3, #1
 80053aa:	69ba      	ldr	r2, [r7, #24]
 80053ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80053b0:	61fb      	str	r3, [r7, #28]
          break;
 80053b2:	e005      	b.n	80053c0 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80053b4:	bf00      	nop
 80053b6:	e359      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80053b8:	bf00      	nop
 80053ba:	e357      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80053bc:	bf00      	nop
 80053be:	e355      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80053c0:	bf00      	nop
        break;
 80053c2:	e353      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80053c4:	4b5e      	ldr	r3, [pc, #376]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80053c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ca:	f003 0303 	and.w	r3, r3, #3
 80053ce:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	2b03      	cmp	r3, #3
 80053d4:	d827      	bhi.n	8005426 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 80053d6:	a201      	add	r2, pc, #4	@ (adr r2, 80053dc <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 80053d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053dc:	080053ed 	.word	0x080053ed
 80053e0:	080053f5 	.word	0x080053f5
 80053e4:	080053fd 	.word	0x080053fd
 80053e8:	08005411 	.word	0x08005411
          frequency = HAL_RCC_GetPCLK2Freq();
 80053ec:	f7ff fa7a 	bl	80048e4 <HAL_RCC_GetPCLK2Freq>
 80053f0:	61f8      	str	r0, [r7, #28]
          break;
 80053f2:	e01d      	b.n	8005430 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 80053f4:	f7ff f9c8 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 80053f8:	61f8      	str	r0, [r7, #28]
          break;
 80053fa:	e019      	b.n	8005430 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80053fc:	4b50      	ldr	r3, [pc, #320]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005404:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005408:	d10f      	bne.n	800542a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 800540a:	4b4f      	ldr	r3, [pc, #316]	@ (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800540c:	61fb      	str	r3, [r7, #28]
          break;
 800540e:	e00c      	b.n	800542a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005410:	4b4b      	ldr	r3, [pc, #300]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005416:	f003 0302 	and.w	r3, r3, #2
 800541a:	2b02      	cmp	r3, #2
 800541c:	d107      	bne.n	800542e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 800541e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005422:	61fb      	str	r3, [r7, #28]
          break;
 8005424:	e003      	b.n	800542e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8005426:	bf00      	nop
 8005428:	e320      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800542a:	bf00      	nop
 800542c:	e31e      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800542e:	bf00      	nop
        break;
 8005430:	e31c      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8005432:	4b43      	ldr	r3, [pc, #268]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005434:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005438:	f003 030c 	and.w	r3, r3, #12
 800543c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	2b0c      	cmp	r3, #12
 8005442:	d83a      	bhi.n	80054ba <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8005444:	a201      	add	r2, pc, #4	@ (adr r2, 800544c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8005446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800544a:	bf00      	nop
 800544c:	08005481 	.word	0x08005481
 8005450:	080054bb 	.word	0x080054bb
 8005454:	080054bb 	.word	0x080054bb
 8005458:	080054bb 	.word	0x080054bb
 800545c:	08005489 	.word	0x08005489
 8005460:	080054bb 	.word	0x080054bb
 8005464:	080054bb 	.word	0x080054bb
 8005468:	080054bb 	.word	0x080054bb
 800546c:	08005491 	.word	0x08005491
 8005470:	080054bb 	.word	0x080054bb
 8005474:	080054bb 	.word	0x080054bb
 8005478:	080054bb 	.word	0x080054bb
 800547c:	080054a5 	.word	0x080054a5
          frequency = HAL_RCC_GetPCLK1Freq();
 8005480:	f7ff fa1a 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 8005484:	61f8      	str	r0, [r7, #28]
          break;
 8005486:	e01d      	b.n	80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8005488:	f7ff f97e 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 800548c:	61f8      	str	r0, [r7, #28]
          break;
 800548e:	e019      	b.n	80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005490:	4b2b      	ldr	r3, [pc, #172]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800549c:	d10f      	bne.n	80054be <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 800549e:	4b2a      	ldr	r3, [pc, #168]	@ (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80054a0:	61fb      	str	r3, [r7, #28]
          break;
 80054a2:	e00c      	b.n	80054be <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80054a4:	4b26      	ldr	r3, [pc, #152]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80054a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d107      	bne.n	80054c2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80054b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054b6:	61fb      	str	r3, [r7, #28]
          break;
 80054b8:	e003      	b.n	80054c2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80054ba:	bf00      	nop
 80054bc:	e2d6      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80054be:	bf00      	nop
 80054c0:	e2d4      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80054c2:	bf00      	nop
        break;
 80054c4:	e2d2      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80054c6:	4b1e      	ldr	r3, [pc, #120]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80054c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054cc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80054d0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	2b30      	cmp	r3, #48	@ 0x30
 80054d6:	d021      	beq.n	800551c <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	2b30      	cmp	r3, #48	@ 0x30
 80054dc:	d829      	bhi.n	8005532 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	2b20      	cmp	r3, #32
 80054e2:	d011      	beq.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	2b20      	cmp	r3, #32
 80054e8:	d823      	bhi.n	8005532 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d003      	beq.n	80054f8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	2b10      	cmp	r3, #16
 80054f4:	d004      	beq.n	8005500 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 80054f6:	e01c      	b.n	8005532 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80054f8:	f7ff f9de 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 80054fc:	61f8      	str	r0, [r7, #28]
          break;
 80054fe:	e01d      	b.n	800553c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8005500:	f7ff f942 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 8005504:	61f8      	str	r0, [r7, #28]
          break;
 8005506:	e019      	b.n	800553c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005508:	4b0d      	ldr	r3, [pc, #52]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005510:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005514:	d10f      	bne.n	8005536 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8005516:	4b0c      	ldr	r3, [pc, #48]	@ (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8005518:	61fb      	str	r3, [r7, #28]
          break;
 800551a:	e00c      	b.n	8005536 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800551c:	4b08      	ldr	r3, [pc, #32]	@ (8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800551e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005522:	f003 0302 	and.w	r3, r3, #2
 8005526:	2b02      	cmp	r3, #2
 8005528:	d107      	bne.n	800553a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 800552a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800552e:	61fb      	str	r3, [r7, #28]
          break;
 8005530:	e003      	b.n	800553a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8005532:	bf00      	nop
 8005534:	e29a      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005536:	bf00      	nop
 8005538:	e298      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800553a:	bf00      	nop
        break;
 800553c:	e296      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800553e:	bf00      	nop
 8005540:	40021000 	.word	0x40021000
 8005544:	0800c14c 	.word	0x0800c14c
 8005548:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800554c:	4b9b      	ldr	r3, [pc, #620]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800554e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005552:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005556:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	2bc0      	cmp	r3, #192	@ 0xc0
 800555c:	d021      	beq.n	80055a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	2bc0      	cmp	r3, #192	@ 0xc0
 8005562:	d829      	bhi.n	80055b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	2b80      	cmp	r3, #128	@ 0x80
 8005568:	d011      	beq.n	800558e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	2b80      	cmp	r3, #128	@ 0x80
 800556e:	d823      	bhi.n	80055b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d003      	beq.n	800557e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	2b40      	cmp	r3, #64	@ 0x40
 800557a:	d004      	beq.n	8005586 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 800557c:	e01c      	b.n	80055b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 800557e:	f7ff f99b 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 8005582:	61f8      	str	r0, [r7, #28]
          break;
 8005584:	e01d      	b.n	80055c2 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8005586:	f7ff f8ff 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 800558a:	61f8      	str	r0, [r7, #28]
          break;
 800558c:	e019      	b.n	80055c2 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800558e:	4b8b      	ldr	r3, [pc, #556]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800559a:	d10f      	bne.n	80055bc <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 800559c:	4b88      	ldr	r3, [pc, #544]	@ (80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800559e:	61fb      	str	r3, [r7, #28]
          break;
 80055a0:	e00c      	b.n	80055bc <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80055a2:	4b86      	ldr	r3, [pc, #536]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80055a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055a8:	f003 0302 	and.w	r3, r3, #2
 80055ac:	2b02      	cmp	r3, #2
 80055ae:	d107      	bne.n	80055c0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80055b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055b4:	61fb      	str	r3, [r7, #28]
          break;
 80055b6:	e003      	b.n	80055c0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80055b8:	bf00      	nop
 80055ba:	e257      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80055bc:	bf00      	nop
 80055be:	e255      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80055c0:	bf00      	nop
        break;
 80055c2:	e253      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80055c4:	4b7d      	ldr	r3, [pc, #500]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80055c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055ce:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055d6:	d025      	beq.n	8005624 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055de:	d82c      	bhi.n	800563a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055e6:	d013      	beq.n	8005610 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055ee:	d824      	bhi.n	800563a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d004      	beq.n	8005600 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055fc:	d004      	beq.n	8005608 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 80055fe:	e01c      	b.n	800563a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005600:	f7ff f95a 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 8005604:	61f8      	str	r0, [r7, #28]
          break;
 8005606:	e01d      	b.n	8005644 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8005608:	f7ff f8be 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 800560c:	61f8      	str	r0, [r7, #28]
          break;
 800560e:	e019      	b.n	8005644 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005610:	4b6a      	ldr	r3, [pc, #424]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005618:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800561c:	d10f      	bne.n	800563e <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 800561e:	4b68      	ldr	r3, [pc, #416]	@ (80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8005620:	61fb      	str	r3, [r7, #28]
          break;
 8005622:	e00c      	b.n	800563e <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005624:	4b65      	ldr	r3, [pc, #404]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005626:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800562a:	f003 0302 	and.w	r3, r3, #2
 800562e:	2b02      	cmp	r3, #2
 8005630:	d107      	bne.n	8005642 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8005632:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005636:	61fb      	str	r3, [r7, #28]
          break;
 8005638:	e003      	b.n	8005642 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 800563a:	bf00      	nop
 800563c:	e216      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800563e:	bf00      	nop
 8005640:	e214      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005642:	bf00      	nop
        break;
 8005644:	e212      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005646:	4b5d      	ldr	r3, [pc, #372]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005648:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800564c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005650:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005658:	d025      	beq.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005660:	d82c      	bhi.n	80056bc <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005668:	d013      	beq.n	8005692 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005670:	d824      	bhi.n	80056bc <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d004      	beq.n	8005682 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800567e:	d004      	beq.n	800568a <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8005680:	e01c      	b.n	80056bc <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005682:	f7ff f919 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 8005686:	61f8      	str	r0, [r7, #28]
          break;
 8005688:	e01d      	b.n	80056c6 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 800568a:	f7ff f87d 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 800568e:	61f8      	str	r0, [r7, #28]
          break;
 8005690:	e019      	b.n	80056c6 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005692:	4b4a      	ldr	r3, [pc, #296]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800569a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800569e:	d10f      	bne.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 80056a0:	4b47      	ldr	r3, [pc, #284]	@ (80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80056a2:	61fb      	str	r3, [r7, #28]
          break;
 80056a4:	e00c      	b.n	80056c0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80056a6:	4b45      	ldr	r3, [pc, #276]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80056a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056ac:	f003 0302 	and.w	r3, r3, #2
 80056b0:	2b02      	cmp	r3, #2
 80056b2:	d107      	bne.n	80056c4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 80056b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056b8:	61fb      	str	r3, [r7, #28]
          break;
 80056ba:	e003      	b.n	80056c4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 80056bc:	bf00      	nop
 80056be:	e1d5      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80056c0:	bf00      	nop
 80056c2:	e1d3      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80056c4:	bf00      	nop
        break;
 80056c6:	e1d1      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80056c8:	4b3c      	ldr	r3, [pc, #240]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80056ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ce:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80056d2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80056da:	d00c      	beq.n	80056f6 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80056e2:	d864      	bhi.n	80057ae <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80056ea:	d008      	beq.n	80056fe <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056f2:	d030      	beq.n	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 80056f4:	e05b      	b.n	80057ae <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 80056f6:	f7ff f847 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 80056fa:	61f8      	str	r0, [r7, #28]
          break;
 80056fc:	e05c      	b.n	80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 80056fe:	4b2f      	ldr	r3, [pc, #188]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005706:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800570a:	d152      	bne.n	80057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 800570c:	4b2b      	ldr	r3, [pc, #172]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800570e:	691b      	ldr	r3, [r3, #16]
 8005710:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005714:	2b00      	cmp	r3, #0
 8005716:	d04c      	beq.n	80057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005718:	4b28      	ldr	r3, [pc, #160]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	0a1b      	lsrs	r3, r3, #8
 800571e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005722:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005724:	69bb      	ldr	r3, [r7, #24]
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	fb03 f202 	mul.w	r2, r3, r2
 800572c:	4b23      	ldr	r3, [pc, #140]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	091b      	lsrs	r3, r3, #4
 8005732:	f003 0307 	and.w	r3, r3, #7
 8005736:	3301      	adds	r3, #1
 8005738:	fbb2 f3f3 	udiv	r3, r2, r3
 800573c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800573e:	4b1f      	ldr	r3, [pc, #124]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005740:	691b      	ldr	r3, [r3, #16]
 8005742:	0e5b      	lsrs	r3, r3, #25
 8005744:	f003 0303 	and.w	r3, r3, #3
 8005748:	3301      	adds	r3, #1
 800574a:	005b      	lsls	r3, r3, #1
 800574c:	69ba      	ldr	r2, [r7, #24]
 800574e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005752:	61fb      	str	r3, [r7, #28]
          break;
 8005754:	e02d      	b.n	80057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8005756:	4b19      	ldr	r3, [pc, #100]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800575e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005762:	d128      	bne.n	80057b6 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8005764:	4b15      	ldr	r3, [pc, #84]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005766:	695b      	ldr	r3, [r3, #20]
 8005768:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800576c:	2b00      	cmp	r3, #0
 800576e:	d022      	beq.n	80057b6 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005770:	4b12      	ldr	r3, [pc, #72]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005772:	695b      	ldr	r3, [r3, #20]
 8005774:	0a1b      	lsrs	r3, r3, #8
 8005776:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800577a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800577c:	69bb      	ldr	r3, [r7, #24]
 800577e:	68fa      	ldr	r2, [r7, #12]
 8005780:	fb03 f202 	mul.w	r2, r3, r2
 8005784:	4b0d      	ldr	r3, [pc, #52]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	091b      	lsrs	r3, r3, #4
 800578a:	f003 0307 	and.w	r3, r3, #7
 800578e:	3301      	adds	r3, #1
 8005790:	fbb2 f3f3 	udiv	r3, r2, r3
 8005794:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8005796:	4b09      	ldr	r3, [pc, #36]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	0e5b      	lsrs	r3, r3, #25
 800579c:	f003 0303 	and.w	r3, r3, #3
 80057a0:	3301      	adds	r3, #1
 80057a2:	005b      	lsls	r3, r3, #1
 80057a4:	69ba      	ldr	r2, [r7, #24]
 80057a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057aa:	61fb      	str	r3, [r7, #28]
          break;
 80057ac:	e003      	b.n	80057b6 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 80057ae:	bf00      	nop
 80057b0:	e15c      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80057b2:	bf00      	nop
 80057b4:	e15a      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80057b6:	bf00      	nop
        break;
 80057b8:	e158      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80057ba:	bf00      	nop
 80057bc:	40021000 	.word	0x40021000
 80057c0:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80057c4:	4b9d      	ldr	r3, [pc, #628]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80057c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057ce:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d103      	bne.n	80057de <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 80057d6:	f7ff f885 	bl	80048e4 <HAL_RCC_GetPCLK2Freq>
 80057da:	61f8      	str	r0, [r7, #28]
        break;
 80057dc:	e146      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 80057de:	f7fe ffd3 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 80057e2:	61f8      	str	r0, [r7, #28]
        break;
 80057e4:	e142      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80057e6:	4b95      	ldr	r3, [pc, #596]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80057e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057ec:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80057f0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057f8:	d013      	beq.n	8005822 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005800:	d819      	bhi.n	8005836 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d004      	beq.n	8005812 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800580e:	d004      	beq.n	800581a <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8005810:	e011      	b.n	8005836 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005812:	f7ff f851 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 8005816:	61f8      	str	r0, [r7, #28]
          break;
 8005818:	e010      	b.n	800583c <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 800581a:	f7fe ffb5 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 800581e:	61f8      	str	r0, [r7, #28]
          break;
 8005820:	e00c      	b.n	800583c <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005822:	4b86      	ldr	r3, [pc, #536]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800582a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800582e:	d104      	bne.n	800583a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8005830:	4b83      	ldr	r3, [pc, #524]	@ (8005a40 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005832:	61fb      	str	r3, [r7, #28]
          break;
 8005834:	e001      	b.n	800583a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8005836:	bf00      	nop
 8005838:	e118      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800583a:	bf00      	nop
        break;
 800583c:	e116      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800583e:	4b7f      	ldr	r3, [pc, #508]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005840:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005844:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005848:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005850:	d013      	beq.n	800587a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005858:	d819      	bhi.n	800588e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d004      	beq.n	800586a <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005866:	d004      	beq.n	8005872 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8005868:	e011      	b.n	800588e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 800586a:	f7ff f825 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 800586e:	61f8      	str	r0, [r7, #28]
          break;
 8005870:	e010      	b.n	8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8005872:	f7fe ff89 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 8005876:	61f8      	str	r0, [r7, #28]
          break;
 8005878:	e00c      	b.n	8005894 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800587a:	4b70      	ldr	r3, [pc, #448]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005886:	d104      	bne.n	8005892 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8005888:	4b6d      	ldr	r3, [pc, #436]	@ (8005a40 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800588a:	61fb      	str	r3, [r7, #28]
          break;
 800588c:	e001      	b.n	8005892 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 800588e:	bf00      	nop
 8005890:	e0ec      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005892:	bf00      	nop
        break;
 8005894:	e0ea      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8005896:	4b69      	ldr	r3, [pc, #420]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005898:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800589c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058a0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058a8:	d013      	beq.n	80058d2 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058b0:	d819      	bhi.n	80058e6 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d004      	beq.n	80058c2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058be:	d004      	beq.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 80058c0:	e011      	b.n	80058e6 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 80058c2:	f7fe fff9 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 80058c6:	61f8      	str	r0, [r7, #28]
          break;
 80058c8:	e010      	b.n	80058ec <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 80058ca:	f7fe ff5d 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 80058ce:	61f8      	str	r0, [r7, #28]
          break;
 80058d0:	e00c      	b.n	80058ec <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80058d2:	4b5a      	ldr	r3, [pc, #360]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058de:	d104      	bne.n	80058ea <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 80058e0:	4b57      	ldr	r3, [pc, #348]	@ (8005a40 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80058e2:	61fb      	str	r3, [r7, #28]
          break;
 80058e4:	e001      	b.n	80058ea <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 80058e6:	bf00      	nop
 80058e8:	e0c0      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80058ea:	bf00      	nop
        break;
 80058ec:	e0be      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80058ee:	4b53      	ldr	r3, [pc, #332]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80058f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058f4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80058f8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005900:	d02c      	beq.n	800595c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005908:	d833      	bhi.n	8005972 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005910:	d01a      	beq.n	8005948 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005918:	d82b      	bhi.n	8005972 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d004      	beq.n	800592a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005926:	d004      	beq.n	8005932 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8005928:	e023      	b.n	8005972 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 800592a:	f7fe ffc5 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 800592e:	61f8      	str	r0, [r7, #28]
          break;
 8005930:	e026      	b.n	8005980 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005932:	4b42      	ldr	r3, [pc, #264]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005934:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005938:	f003 0302 	and.w	r3, r3, #2
 800593c:	2b02      	cmp	r3, #2
 800593e:	d11a      	bne.n	8005976 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8005940:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005944:	61fb      	str	r3, [r7, #28]
          break;
 8005946:	e016      	b.n	8005976 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005948:	4b3c      	ldr	r3, [pc, #240]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005950:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005954:	d111      	bne.n	800597a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8005956:	4b3a      	ldr	r3, [pc, #232]	@ (8005a40 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005958:	61fb      	str	r3, [r7, #28]
          break;
 800595a:	e00e      	b.n	800597a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800595c:	4b37      	ldr	r3, [pc, #220]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800595e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005962:	f003 0302 	and.w	r3, r3, #2
 8005966:	2b02      	cmp	r3, #2
 8005968:	d109      	bne.n	800597e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 800596a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800596e:	61fb      	str	r3, [r7, #28]
          break;
 8005970:	e005      	b.n	800597e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8005972:	bf00      	nop
 8005974:	e07a      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005976:	bf00      	nop
 8005978:	e078      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800597a:	bf00      	nop
 800597c:	e076      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800597e:	bf00      	nop
        break;
 8005980:	e074      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005982:	4b2e      	ldr	r3, [pc, #184]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005984:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005988:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800598c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005994:	d02c      	beq.n	80059f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800599c:	d833      	bhi.n	8005a06 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80059a4:	d01a      	beq.n	80059dc <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80059ac:	d82b      	bhi.n	8005a06 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d004      	beq.n	80059be <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059ba:	d004      	beq.n	80059c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 80059bc:	e023      	b.n	8005a06 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 80059be:	f7fe ff7b 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 80059c2:	61f8      	str	r0, [r7, #28]
          break;
 80059c4:	e026      	b.n	8005a14 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80059c6:	4b1d      	ldr	r3, [pc, #116]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80059c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059cc:	f003 0302 	and.w	r3, r3, #2
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d11a      	bne.n	8005a0a <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 80059d4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80059d8:	61fb      	str	r3, [r7, #28]
          break;
 80059da:	e016      	b.n	8005a0a <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80059dc:	4b17      	ldr	r3, [pc, #92]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059e8:	d111      	bne.n	8005a0e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 80059ea:	4b15      	ldr	r3, [pc, #84]	@ (8005a40 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80059ec:	61fb      	str	r3, [r7, #28]
          break;
 80059ee:	e00e      	b.n	8005a0e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80059f0:	4b12      	ldr	r3, [pc, #72]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80059f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059f6:	f003 0302 	and.w	r3, r3, #2
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d109      	bne.n	8005a12 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 80059fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a02:	61fb      	str	r3, [r7, #28]
          break;
 8005a04:	e005      	b.n	8005a12 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8005a06:	bf00      	nop
 8005a08:	e030      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005a0a:	bf00      	nop
 8005a0c:	e02e      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005a0e:	bf00      	nop
 8005a10:	e02c      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005a12:	bf00      	nop
        break;
 8005a14:	e02a      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8005a16:	4b09      	ldr	r3, [pc, #36]	@ (8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a1c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005a20:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d004      	beq.n	8005a32 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a2e:	d009      	beq.n	8005a44 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8005a30:	e012      	b.n	8005a58 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005a32:	f7fe ff41 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 8005a36:	61f8      	str	r0, [r7, #28]
          break;
 8005a38:	e00e      	b.n	8005a58 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8005a3a:	bf00      	nop
 8005a3c:	40021000 	.word	0x40021000
 8005a40:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005a44:	4b0c      	ldr	r3, [pc, #48]	@ (8005a78 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a50:	d101      	bne.n	8005a56 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8005a52:	4b0a      	ldr	r3, [pc, #40]	@ (8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8005a54:	61fb      	str	r3, [r7, #28]
          break;
 8005a56:	bf00      	nop
        break;
 8005a58:	e008      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005a5a:	bf00      	nop
 8005a5c:	e006      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005a5e:	bf00      	nop
 8005a60:	e004      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005a62:	bf00      	nop
 8005a64:	e002      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005a66:	bf00      	nop
 8005a68:	e000      	b.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005a6a:	bf00      	nop
    }
  }

  return(frequency);
 8005a6c:	69fb      	ldr	r3, [r7, #28]
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3720      	adds	r7, #32
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	40021000 	.word	0x40021000
 8005a7c:	00f42400 	.word	0x00f42400

08005a80 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005a8e:	4b75      	ldr	r3, [pc, #468]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	f003 0303 	and.w	r3, r3, #3
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d018      	beq.n	8005acc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005a9a:	4b72      	ldr	r3, [pc, #456]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	f003 0203 	and.w	r2, r3, #3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d10d      	bne.n	8005ac6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
       ||
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d009      	beq.n	8005ac6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005ab2:	4b6c      	ldr	r3, [pc, #432]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	091b      	lsrs	r3, r3, #4
 8005ab8:	f003 0307 	and.w	r3, r3, #7
 8005abc:	1c5a      	adds	r2, r3, #1
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	685b      	ldr	r3, [r3, #4]
       ||
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d047      	beq.n	8005b56 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	73fb      	strb	r3, [r7, #15]
 8005aca:	e044      	b.n	8005b56 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2b03      	cmp	r3, #3
 8005ad2:	d018      	beq.n	8005b06 <RCCEx_PLLSAI1_Config+0x86>
 8005ad4:	2b03      	cmp	r3, #3
 8005ad6:	d825      	bhi.n	8005b24 <RCCEx_PLLSAI1_Config+0xa4>
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d002      	beq.n	8005ae2 <RCCEx_PLLSAI1_Config+0x62>
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	d009      	beq.n	8005af4 <RCCEx_PLLSAI1_Config+0x74>
 8005ae0:	e020      	b.n	8005b24 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005ae2:	4b60      	ldr	r3, [pc, #384]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0302 	and.w	r3, r3, #2
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d11d      	bne.n	8005b2a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005af2:	e01a      	b.n	8005b2a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005af4:	4b5b      	ldr	r3, [pc, #364]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d116      	bne.n	8005b2e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b04:	e013      	b.n	8005b2e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005b06:	4b57      	ldr	r3, [pc, #348]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d10f      	bne.n	8005b32 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005b12:	4b54      	ldr	r3, [pc, #336]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d109      	bne.n	8005b32 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005b22:	e006      	b.n	8005b32 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	73fb      	strb	r3, [r7, #15]
      break;
 8005b28:	e004      	b.n	8005b34 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005b2a:	bf00      	nop
 8005b2c:	e002      	b.n	8005b34 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005b2e:	bf00      	nop
 8005b30:	e000      	b.n	8005b34 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005b32:	bf00      	nop
    }

    if(status == HAL_OK)
 8005b34:	7bfb      	ldrb	r3, [r7, #15]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d10d      	bne.n	8005b56 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005b3a:	4b4a      	ldr	r3, [pc, #296]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6819      	ldr	r1, [r3, #0]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	3b01      	subs	r3, #1
 8005b4c:	011b      	lsls	r3, r3, #4
 8005b4e:	430b      	orrs	r3, r1
 8005b50:	4944      	ldr	r1, [pc, #272]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005b56:	7bfb      	ldrb	r3, [r7, #15]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d17d      	bne.n	8005c58 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005b5c:	4b41      	ldr	r3, [pc, #260]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a40      	ldr	r2, [pc, #256]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b62:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005b66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b68:	f7fc fd30 	bl	80025cc <HAL_GetTick>
 8005b6c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b6e:	e009      	b.n	8005b84 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b70:	f7fc fd2c 	bl	80025cc <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	2b02      	cmp	r3, #2
 8005b7c:	d902      	bls.n	8005b84 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005b7e:	2303      	movs	r3, #3
 8005b80:	73fb      	strb	r3, [r7, #15]
        break;
 8005b82:	e005      	b.n	8005b90 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b84:	4b37      	ldr	r3, [pc, #220]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d1ef      	bne.n	8005b70 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005b90:	7bfb      	ldrb	r3, [r7, #15]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d160      	bne.n	8005c58 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d111      	bne.n	8005bc0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b9c:	4b31      	ldr	r3, [pc, #196]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b9e:	691b      	ldr	r3, [r3, #16]
 8005ba0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005ba4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	6892      	ldr	r2, [r2, #8]
 8005bac:	0211      	lsls	r1, r2, #8
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	68d2      	ldr	r2, [r2, #12]
 8005bb2:	0912      	lsrs	r2, r2, #4
 8005bb4:	0452      	lsls	r2, r2, #17
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	492a      	ldr	r1, [pc, #168]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	610b      	str	r3, [r1, #16]
 8005bbe:	e027      	b.n	8005c10 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d112      	bne.n	8005bec <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005bc6:	4b27      	ldr	r3, [pc, #156]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005bce:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	6892      	ldr	r2, [r2, #8]
 8005bd6:	0211      	lsls	r1, r2, #8
 8005bd8:	687a      	ldr	r2, [r7, #4]
 8005bda:	6912      	ldr	r2, [r2, #16]
 8005bdc:	0852      	lsrs	r2, r2, #1
 8005bde:	3a01      	subs	r2, #1
 8005be0:	0552      	lsls	r2, r2, #21
 8005be2:	430a      	orrs	r2, r1
 8005be4:	491f      	ldr	r1, [pc, #124]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	610b      	str	r3, [r1, #16]
 8005bea:	e011      	b.n	8005c10 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005bec:	4b1d      	ldr	r3, [pc, #116]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bee:	691b      	ldr	r3, [r3, #16]
 8005bf0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005bf4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	6892      	ldr	r2, [r2, #8]
 8005bfc:	0211      	lsls	r1, r2, #8
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	6952      	ldr	r2, [r2, #20]
 8005c02:	0852      	lsrs	r2, r2, #1
 8005c04:	3a01      	subs	r2, #1
 8005c06:	0652      	lsls	r2, r2, #25
 8005c08:	430a      	orrs	r2, r1
 8005c0a:	4916      	ldr	r1, [pc, #88]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005c10:	4b14      	ldr	r3, [pc, #80]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a13      	ldr	r2, [pc, #76]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c16:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005c1a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c1c:	f7fc fcd6 	bl	80025cc <HAL_GetTick>
 8005c20:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005c22:	e009      	b.n	8005c38 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005c24:	f7fc fcd2 	bl	80025cc <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	d902      	bls.n	8005c38 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005c32:	2303      	movs	r3, #3
 8005c34:	73fb      	strb	r3, [r7, #15]
          break;
 8005c36:	e005      	b.n	8005c44 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005c38:	4b0a      	ldr	r3, [pc, #40]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d0ef      	beq.n	8005c24 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005c44:	7bfb      	ldrb	r3, [r7, #15]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d106      	bne.n	8005c58 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005c4a:	4b06      	ldr	r3, [pc, #24]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c4c:	691a      	ldr	r2, [r3, #16]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	4904      	ldr	r1, [pc, #16]	@ (8005c64 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c54:	4313      	orrs	r3, r2
 8005c56:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3710      	adds	r7, #16
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	bf00      	nop
 8005c64:	40021000 	.word	0x40021000

08005c68 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c72:	2300      	movs	r3, #0
 8005c74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005c76:	4b6a      	ldr	r3, [pc, #424]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	f003 0303 	and.w	r3, r3, #3
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d018      	beq.n	8005cb4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005c82:	4b67      	ldr	r3, [pc, #412]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	f003 0203 	and.w	r2, r3, #3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	429a      	cmp	r2, r3
 8005c90:	d10d      	bne.n	8005cae <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
       ||
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d009      	beq.n	8005cae <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005c9a:	4b61      	ldr	r3, [pc, #388]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	091b      	lsrs	r3, r3, #4
 8005ca0:	f003 0307 	and.w	r3, r3, #7
 8005ca4:	1c5a      	adds	r2, r3, #1
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
       ||
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d047      	beq.n	8005d3e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	73fb      	strb	r3, [r7, #15]
 8005cb2:	e044      	b.n	8005d3e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2b03      	cmp	r3, #3
 8005cba:	d018      	beq.n	8005cee <RCCEx_PLLSAI2_Config+0x86>
 8005cbc:	2b03      	cmp	r3, #3
 8005cbe:	d825      	bhi.n	8005d0c <RCCEx_PLLSAI2_Config+0xa4>
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d002      	beq.n	8005cca <RCCEx_PLLSAI2_Config+0x62>
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d009      	beq.n	8005cdc <RCCEx_PLLSAI2_Config+0x74>
 8005cc8:	e020      	b.n	8005d0c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005cca:	4b55      	ldr	r3, [pc, #340]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 0302 	and.w	r3, r3, #2
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d11d      	bne.n	8005d12 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cda:	e01a      	b.n	8005d12 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005cdc:	4b50      	ldr	r3, [pc, #320]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d116      	bne.n	8005d16 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cec:	e013      	b.n	8005d16 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005cee:	4b4c      	ldr	r3, [pc, #304]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d10f      	bne.n	8005d1a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005cfa:	4b49      	ldr	r3, [pc, #292]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d109      	bne.n	8005d1a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005d0a:	e006      	b.n	8005d1a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	73fb      	strb	r3, [r7, #15]
      break;
 8005d10:	e004      	b.n	8005d1c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005d12:	bf00      	nop
 8005d14:	e002      	b.n	8005d1c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005d16:	bf00      	nop
 8005d18:	e000      	b.n	8005d1c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005d1a:	bf00      	nop
    }

    if(status == HAL_OK)
 8005d1c:	7bfb      	ldrb	r3, [r7, #15]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d10d      	bne.n	8005d3e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005d22:	4b3f      	ldr	r3, [pc, #252]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6819      	ldr	r1, [r3, #0]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	3b01      	subs	r3, #1
 8005d34:	011b      	lsls	r3, r3, #4
 8005d36:	430b      	orrs	r3, r1
 8005d38:	4939      	ldr	r1, [pc, #228]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005d3e:	7bfb      	ldrb	r3, [r7, #15]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d167      	bne.n	8005e14 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005d44:	4b36      	ldr	r3, [pc, #216]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a35      	ldr	r2, [pc, #212]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d50:	f7fc fc3c 	bl	80025cc <HAL_GetTick>
 8005d54:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005d56:	e009      	b.n	8005d6c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005d58:	f7fc fc38 	bl	80025cc <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d902      	bls.n	8005d6c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	73fb      	strb	r3, [r7, #15]
        break;
 8005d6a:	e005      	b.n	8005d78 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005d6c:	4b2c      	ldr	r3, [pc, #176]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d1ef      	bne.n	8005d58 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005d78:	7bfb      	ldrb	r3, [r7, #15]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d14a      	bne.n	8005e14 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d111      	bne.n	8005da8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005d84:	4b26      	ldr	r3, [pc, #152]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d86:	695b      	ldr	r3, [r3, #20]
 8005d88:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005d8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	6892      	ldr	r2, [r2, #8]
 8005d94:	0211      	lsls	r1, r2, #8
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	68d2      	ldr	r2, [r2, #12]
 8005d9a:	0912      	lsrs	r2, r2, #4
 8005d9c:	0452      	lsls	r2, r2, #17
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	491f      	ldr	r1, [pc, #124]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005da2:	4313      	orrs	r3, r2
 8005da4:	614b      	str	r3, [r1, #20]
 8005da6:	e011      	b.n	8005dcc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005da8:	4b1d      	ldr	r3, [pc, #116]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005daa:	695b      	ldr	r3, [r3, #20]
 8005dac:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005db0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	6892      	ldr	r2, [r2, #8]
 8005db8:	0211      	lsls	r1, r2, #8
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	6912      	ldr	r2, [r2, #16]
 8005dbe:	0852      	lsrs	r2, r2, #1
 8005dc0:	3a01      	subs	r2, #1
 8005dc2:	0652      	lsls	r2, r2, #25
 8005dc4:	430a      	orrs	r2, r1
 8005dc6:	4916      	ldr	r1, [pc, #88]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005dcc:	4b14      	ldr	r3, [pc, #80]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a13      	ldr	r2, [pc, #76]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005dd6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dd8:	f7fc fbf8 	bl	80025cc <HAL_GetTick>
 8005ddc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005dde:	e009      	b.n	8005df4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005de0:	f7fc fbf4 	bl	80025cc <HAL_GetTick>
 8005de4:	4602      	mov	r2, r0
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	1ad3      	subs	r3, r2, r3
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	d902      	bls.n	8005df4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005dee:	2303      	movs	r3, #3
 8005df0:	73fb      	strb	r3, [r7, #15]
          break;
 8005df2:	e005      	b.n	8005e00 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005df4:	4b0a      	ldr	r3, [pc, #40]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d0ef      	beq.n	8005de0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005e00:	7bfb      	ldrb	r3, [r7, #15]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d106      	bne.n	8005e14 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005e06:	4b06      	ldr	r3, [pc, #24]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e08:	695a      	ldr	r2, [r3, #20]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	695b      	ldr	r3, [r3, #20]
 8005e0e:	4904      	ldr	r1, [pc, #16]	@ (8005e20 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e10:	4313      	orrs	r3, r2
 8005e12:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3710      	adds	r7, #16
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	bf00      	nop
 8005e20:	40021000 	.word	0x40021000

08005e24 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b089      	sub	sp, #36	@ 0x24
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8005e32:	2300      	movs	r3, #0
 8005e34:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8005e36:	2300      	movs	r3, #0
 8005e38:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e40:	d10c      	bne.n	8005e5c <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005e42:	4b6e      	ldr	r3, [pc, #440]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e48:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005e4c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005e54:	d112      	bne.n	8005e7c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005e56:	4b6a      	ldr	r3, [pc, #424]	@ (8006000 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005e58:	61fb      	str	r3, [r7, #28]
 8005e5a:	e00f      	b.n	8005e7c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e62:	d10b      	bne.n	8005e7c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005e64:	4b65      	ldr	r3, [pc, #404]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e6a:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005e6e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005e70:	69bb      	ldr	r3, [r7, #24]
 8005e72:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005e76:	d101      	bne.n	8005e7c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005e78:	4b61      	ldr	r3, [pc, #388]	@ (8006000 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005e7a:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	f040 80b4 	bne.w	8005fec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005e88:	69bb      	ldr	r3, [r7, #24]
 8005e8a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005e8e:	d003      	beq.n	8005e98 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8005e90:	69bb      	ldr	r3, [r7, #24]
 8005e92:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e96:	d135      	bne.n	8005f04 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005e98:	4b58      	ldr	r3, [pc, #352]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ea0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ea4:	f040 80a1 	bne.w	8005fea <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8005ea8:	4b54      	ldr	r3, [pc, #336]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	f000 809a 	beq.w	8005fea <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005eb6:	4b51      	ldr	r3, [pc, #324]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005eb8:	68db      	ldr	r3, [r3, #12]
 8005eba:	091b      	lsrs	r3, r3, #4
 8005ebc:	f003 0307 	and.w	r3, r3, #7
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	693a      	ldr	r2, [r7, #16]
 8005ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ec8:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005eca:	4b4c      	ldr	r3, [pc, #304]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	0a1b      	lsrs	r3, r3, #8
 8005ed0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ed4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d10a      	bne.n	8005ef2 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8005edc:	4b47      	ldr	r3, [pc, #284]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d002      	beq.n	8005eee <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8005ee8:	2311      	movs	r3, #17
 8005eea:	617b      	str	r3, [r7, #20]
 8005eec:	e001      	b.n	8005ef2 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8005eee:	2307      	movs	r3, #7
 8005ef0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	fb03 f202 	mul.w	r2, r3, r2
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f00:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005f02:	e072      	b.n	8005fea <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d133      	bne.n	8005f72 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8005f0a:	4b3c      	ldr	r3, [pc, #240]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f16:	d169      	bne.n	8005fec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005f18:	4b38      	ldr	r3, [pc, #224]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005f1a:	691b      	ldr	r3, [r3, #16]
 8005f1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d063      	beq.n	8005fec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005f24:	4b35      	ldr	r3, [pc, #212]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	091b      	lsrs	r3, r3, #4
 8005f2a:	f003 0307 	and.w	r3, r3, #7
 8005f2e:	3301      	adds	r3, #1
 8005f30:	693a      	ldr	r2, [r7, #16]
 8005f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f36:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005f38:	4b30      	ldr	r3, [pc, #192]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005f3a:	691b      	ldr	r3, [r3, #16]
 8005f3c:	0a1b      	lsrs	r3, r3, #8
 8005f3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f42:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10a      	bne.n	8005f60 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005f4a:	4b2c      	ldr	r3, [pc, #176]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005f4c:	691b      	ldr	r3, [r3, #16]
 8005f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d002      	beq.n	8005f5c <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8005f56:	2311      	movs	r3, #17
 8005f58:	617b      	str	r3, [r7, #20]
 8005f5a:	e001      	b.n	8005f60 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005f5c:	2307      	movs	r3, #7
 8005f5e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	68fa      	ldr	r2, [r7, #12]
 8005f64:	fb03 f202 	mul.w	r2, r3, r2
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f6e:	61fb      	str	r3, [r7, #28]
 8005f70:	e03c      	b.n	8005fec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f78:	d003      	beq.n	8005f82 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8005f7a:	69bb      	ldr	r3, [r7, #24]
 8005f7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f80:	d134      	bne.n	8005fec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8005f82:	4b1e      	ldr	r3, [pc, #120]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f8e:	d12d      	bne.n	8005fec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005f90:	4b1a      	ldr	r3, [pc, #104]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005f92:	695b      	ldr	r3, [r3, #20]
 8005f94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d027      	beq.n	8005fec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005f9c:	4b17      	ldr	r3, [pc, #92]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005f9e:	68db      	ldr	r3, [r3, #12]
 8005fa0:	091b      	lsrs	r3, r3, #4
 8005fa2:	f003 0307 	and.w	r3, r3, #7
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	693a      	ldr	r2, [r7, #16]
 8005faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fae:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005fb0:	4b12      	ldr	r3, [pc, #72]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005fb2:	695b      	ldr	r3, [r3, #20]
 8005fb4:	0a1b      	lsrs	r3, r3, #8
 8005fb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005fba:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d10a      	bne.n	8005fd8 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8005fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8005ffc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d002      	beq.n	8005fd4 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8005fce:	2311      	movs	r3, #17
 8005fd0:	617b      	str	r3, [r7, #20]
 8005fd2:	e001      	b.n	8005fd8 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8005fd4:	2307      	movs	r3, #7
 8005fd6:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	fb03 f202 	mul.w	r2, r3, r2
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fe6:	61fb      	str	r3, [r7, #28]
 8005fe8:	e000      	b.n	8005fec <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005fea:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8005fec:	69fb      	ldr	r3, [r7, #28]
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3724      	adds	r7, #36	@ 0x24
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	40021000 	.word	0x40021000
 8006000:	001fff68 	.word	0x001fff68

08006004 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b086      	sub	sp, #24
 8006008:	af00      	add	r7, sp, #0
 800600a:	60f8      	str	r0, [r7, #12]
 800600c:	60b9      	str	r1, [r7, #8]
 800600e:	607a      	str	r2, [r7, #4]
 8006010:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	2b02      	cmp	r3, #2
 8006016:	d904      	bls.n	8006022 <HAL_SAI_InitProtocol+0x1e>
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	3b03      	subs	r3, #3
 800601c:	2b01      	cmp	r3, #1
 800601e:	d812      	bhi.n	8006046 <HAL_SAI_InitProtocol+0x42>
 8006020:	e008      	b.n	8006034 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	68b9      	ldr	r1, [r7, #8]
 8006028:	68f8      	ldr	r0, [r7, #12]
 800602a:	f000 fce1 	bl	80069f0 <SAI_InitI2S>
 800602e:	4603      	mov	r3, r0
 8006030:	75fb      	strb	r3, [r7, #23]
      break;
 8006032:	e00b      	b.n	800604c <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	68b9      	ldr	r1, [r7, #8]
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f000 fd8a 	bl	8006b54 <SAI_InitPCM>
 8006040:	4603      	mov	r3, r0
 8006042:	75fb      	strb	r3, [r7, #23]
      break;
 8006044:	e002      	b.n	800604c <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	75fb      	strb	r3, [r7, #23]
      break;
 800604a:	bf00      	nop
  }

  if (status == HAL_OK)
 800604c:	7dfb      	ldrb	r3, [r7, #23]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d104      	bne.n	800605c <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8006052:	68f8      	ldr	r0, [r7, #12]
 8006054:	f000 f808 	bl	8006068 <HAL_SAI_Init>
 8006058:	4603      	mov	r3, r0
 800605a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800605c:	7dfb      	ldrb	r3, [r7, #23]
}
 800605e:	4618      	mov	r0, r3
 8006060:	3718      	adds	r7, #24
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
	...

08006068 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b088      	sub	sp, #32
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d101      	bne.n	800607a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e155      	b.n	8006326 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006080:	b2db      	uxtb	r3, r3
 8006082:	2b00      	cmp	r3, #0
 8006084:	d106      	bne.n	8006094 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f7fb fd7e 	bl	8001b90 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	f000 fe17 	bl	8006cc8 <SAI_Disable>
 800609a:	4603      	mov	r3, r0
 800609c:	2b00      	cmp	r3, #0
 800609e:	d001      	beq.n	80060a4 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e140      	b.n	8006326 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2202      	movs	r2, #2
 80060a8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d00c      	beq.n	80060ce <HAL_SAI_Init+0x66>
 80060b4:	2b02      	cmp	r3, #2
 80060b6:	d80d      	bhi.n	80060d4 <HAL_SAI_Init+0x6c>
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d002      	beq.n	80060c2 <HAL_SAI_Init+0x5a>
 80060bc:	2b01      	cmp	r3, #1
 80060be:	d003      	beq.n	80060c8 <HAL_SAI_Init+0x60>
 80060c0:	e008      	b.n	80060d4 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80060c2:	2300      	movs	r3, #0
 80060c4:	61fb      	str	r3, [r7, #28]
      break;
 80060c6:	e008      	b.n	80060da <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80060c8:	2310      	movs	r3, #16
 80060ca:	61fb      	str	r3, [r7, #28]
      break;
 80060cc:	e005      	b.n	80060da <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80060ce:	2320      	movs	r3, #32
 80060d0:	61fb      	str	r3, [r7, #28]
      break;
 80060d2:	e002      	b.n	80060da <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80060d4:	2300      	movs	r3, #0
 80060d6:	61fb      	str	r3, [r7, #28]
      break;
 80060d8:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	2b03      	cmp	r3, #3
 80060e0:	d81d      	bhi.n	800611e <HAL_SAI_Init+0xb6>
 80060e2:	a201      	add	r2, pc, #4	@ (adr r2, 80060e8 <HAL_SAI_Init+0x80>)
 80060e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e8:	080060f9 	.word	0x080060f9
 80060ec:	080060ff 	.word	0x080060ff
 80060f0:	08006107 	.word	0x08006107
 80060f4:	0800610f 	.word	0x0800610f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80060f8:	2300      	movs	r3, #0
 80060fa:	617b      	str	r3, [r7, #20]
      break;
 80060fc:	e012      	b.n	8006124 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80060fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006102:	617b      	str	r3, [r7, #20]
      break;
 8006104:	e00e      	b.n	8006124 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8006106:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800610a:	617b      	str	r3, [r7, #20]
      break;
 800610c:	e00a      	b.n	8006124 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800610e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006112:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	f043 0301 	orr.w	r3, r3, #1
 800611a:	61fb      	str	r3, [r7, #28]
      break;
 800611c:	e002      	b.n	8006124 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800611e:	2300      	movs	r3, #0
 8006120:	617b      	str	r3, [r7, #20]
      break;
 8006122:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a81      	ldr	r2, [pc, #516]	@ (8006330 <HAL_SAI_Init+0x2c8>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d004      	beq.n	8006138 <HAL_SAI_Init+0xd0>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a80      	ldr	r2, [pc, #512]	@ (8006334 <HAL_SAI_Init+0x2cc>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d103      	bne.n	8006140 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8006138:	4a7f      	ldr	r2, [pc, #508]	@ (8006338 <HAL_SAI_Init+0x2d0>)
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	6013      	str	r3, [r2, #0]
 800613e:	e002      	b.n	8006146 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8006140:	4a7e      	ldr	r2, [pc, #504]	@ (800633c <HAL_SAI_Init+0x2d4>)
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	69db      	ldr	r3, [r3, #28]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d041      	beq.n	80061d2 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a77      	ldr	r2, [pc, #476]	@ (8006330 <HAL_SAI_Init+0x2c8>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d004      	beq.n	8006162 <HAL_SAI_Init+0xfa>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a75      	ldr	r2, [pc, #468]	@ (8006334 <HAL_SAI_Init+0x2cc>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d105      	bne.n	800616e <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8006162:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006166:	f7fe ff1d 	bl	8004fa4 <HAL_RCCEx_GetPeriphCLKFreq>
 800616a:	6138      	str	r0, [r7, #16]
 800616c:	e004      	b.n	8006178 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800616e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006172:	f7fe ff17 	bl	8004fa4 <HAL_RCCEx_GetPeriphCLKFreq>
 8006176:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8006178:	693a      	ldr	r2, [r7, #16]
 800617a:	4613      	mov	r3, r2
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	4413      	add	r3, r2
 8006180:	005b      	lsls	r3, r3, #1
 8006182:	461a      	mov	r2, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	69db      	ldr	r3, [r3, #28]
 8006188:	025b      	lsls	r3, r3, #9
 800618a:	fbb2 f3f3 	udiv	r3, r2, r3
 800618e:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	4a6b      	ldr	r2, [pc, #428]	@ (8006340 <HAL_SAI_Init+0x2d8>)
 8006194:	fba2 2303 	umull	r2, r3, r2, r3
 8006198:	08da      	lsrs	r2, r3, #3
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800619e:	68f9      	ldr	r1, [r7, #12]
 80061a0:	4b67      	ldr	r3, [pc, #412]	@ (8006340 <HAL_SAI_Init+0x2d8>)
 80061a2:	fba3 2301 	umull	r2, r3, r3, r1
 80061a6:	08da      	lsrs	r2, r3, #3
 80061a8:	4613      	mov	r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	4413      	add	r3, r2
 80061ae:	005b      	lsls	r3, r3, #1
 80061b0:	1aca      	subs	r2, r1, r3
 80061b2:	2a08      	cmp	r2, #8
 80061b4:	d904      	bls.n	80061c0 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	1c5a      	adds	r2, r3, #1
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061c4:	2b04      	cmp	r3, #4
 80061c6:	d104      	bne.n	80061d2 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a1b      	ldr	r3, [r3, #32]
 80061cc:	085a      	lsrs	r2, r3, #1
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d003      	beq.n	80061e2 <HAL_SAI_Init+0x17a>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	2b02      	cmp	r3, #2
 80061e0:	d109      	bne.n	80061f6 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d101      	bne.n	80061ee <HAL_SAI_Init+0x186>
 80061ea:	2300      	movs	r3, #0
 80061ec:	e001      	b.n	80061f2 <HAL_SAI_Init+0x18a>
 80061ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80061f2:	61bb      	str	r3, [r7, #24]
 80061f4:	e008      	b.n	8006208 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d102      	bne.n	8006204 <HAL_SAI_Init+0x19c>
 80061fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006202:	e000      	b.n	8006206 <HAL_SAI_Init+0x19e>
 8006204:	2300      	movs	r3, #0
 8006206:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	6819      	ldr	r1, [r3, #0]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	4b4c      	ldr	r3, [pc, #304]	@ (8006344 <HAL_SAI_Init+0x2dc>)
 8006214:	400b      	ands	r3, r1
 8006216:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	6819      	ldr	r1, [r3, #0]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	685a      	ldr	r2, [r3, #4]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006226:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800622c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006232:	431a      	orrs	r2, r3
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8006240:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	691b      	ldr	r3, [r3, #16]
 8006246:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800624c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a1b      	ldr	r3, [r3, #32]
 8006252:	051b      	lsls	r3, r3, #20
 8006254:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	430a      	orrs	r2, r1
 800625c:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	6812      	ldr	r2, [r2, #0]
 8006268:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800626c:	f023 030f 	bic.w	r3, r3, #15
 8006270:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	6859      	ldr	r1, [r3, #4]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	699a      	ldr	r2, [r3, #24]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006280:	431a      	orrs	r2, r3
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006286:	431a      	orrs	r2, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	430a      	orrs	r2, r1
 800628e:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	6899      	ldr	r1, [r3, #8]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	4b2b      	ldr	r3, [pc, #172]	@ (8006348 <HAL_SAI_Init+0x2e0>)
 800629c:	400b      	ands	r3, r1
 800629e:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	6899      	ldr	r1, [r3, #8]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062aa:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80062b0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80062b6:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80062bc:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062c2:	3b01      	subs	r3, #1
 80062c4:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80062c6:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	430a      	orrs	r2, r1
 80062ce:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	68d9      	ldr	r1, [r3, #12]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80062de:	400b      	ands	r3, r1
 80062e0:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	68d9      	ldr	r1, [r3, #12]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062f0:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062f6:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80062f8:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062fe:	3b01      	subs	r3, #1
 8006300:	021b      	lsls	r3, r3, #8
 8006302:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	430a      	orrs	r2, r1
 800630a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3720      	adds	r7, #32
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	40015404 	.word	0x40015404
 8006334:	40015424 	.word	0x40015424
 8006338:	40015400 	.word	0x40015400
 800633c:	40015800 	.word	0x40015800
 8006340:	cccccccd 	.word	0xcccccccd
 8006344:	ff05c010 	.word	0xff05c010
 8006348:	fff88000 	.word	0xfff88000

0800634c <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b084      	sub	sp, #16
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006354:	2300      	movs	r3, #0
 8006356:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800635e:	2b01      	cmp	r3, #1
 8006360:	d101      	bne.n	8006366 <HAL_SAI_Abort+0x1a>
 8006362:	2302      	movs	r3, #2
 8006364:	e053      	b.n	800640e <HAL_SAI_Abort+0xc2>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2201      	movs	r2, #1
 800636a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 fcaa 	bl	8006cc8 <SAI_Disable>
 8006374:	4603      	mov	r3, r0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d001      	beq.n	800637e <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006388:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800638c:	d125      	bne.n	80063da <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800639c:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	2b12      	cmp	r3, #18
 80063a8:	d108      	bne.n	80063bc <HAL_SAI_Abort+0x70>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d004      	beq.n	80063bc <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063b6:	4618      	mov	r0, r3
 80063b8:	f7fc fb62 	bl	8002a80 <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b22      	cmp	r3, #34	@ 0x22
 80063c6:	d108      	bne.n	80063da <HAL_SAI_Abort+0x8e>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d004      	beq.n	80063da <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063d4:	4618      	mov	r0, r3
 80063d6:	f7fc fb53 	bl	8002a80 <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2200      	movs	r2, #0
 80063e0:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80063ea:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	685a      	ldr	r2, [r3, #4]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f042 0208 	orr.w	r2, r2, #8
 80063fa:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2200      	movs	r2, #0
 8006408:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 800640c:	7bfb      	ldrb	r3, [r7, #15]
}
 800640e:	4618      	mov	r0, r3
 8006410:	3710      	adds	r7, #16
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
	...

08006418 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b086      	sub	sp, #24
 800641c:	af00      	add	r7, sp, #0
 800641e:	60f8      	str	r0, [r7, #12]
 8006420:	60b9      	str	r1, [r7, #8]
 8006422:	4613      	mov	r3, r2
 8006424:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8006426:	f7fc f8d1 	bl	80025cc <HAL_GetTick>
 800642a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d002      	beq.n	8006438 <HAL_SAI_Transmit_DMA+0x20>
 8006432:	88fb      	ldrh	r3, [r7, #6]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d101      	bne.n	800643c <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e093      	b.n	8006564 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006442:	b2db      	uxtb	r3, r3
 8006444:	2b01      	cmp	r3, #1
 8006446:	f040 808c 	bne.w	8006562 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8006450:	2b01      	cmp	r3, #1
 8006452:	d101      	bne.n	8006458 <HAL_SAI_Transmit_DMA+0x40>
 8006454:	2302      	movs	r3, #2
 8006456:	e085      	b.n	8006564 <HAL_SAI_Transmit_DMA+0x14c>
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2201      	movs	r2, #1
 800645c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	68ba      	ldr	r2, [r7, #8]
 8006464:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	88fa      	ldrh	r2, [r7, #6]
 800646a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	88fa      	ldrh	r2, [r7, #6]
 8006472:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2200      	movs	r2, #0
 800647a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2212      	movs	r2, #18
 8006482:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800648a:	4a38      	ldr	r2, [pc, #224]	@ (800656c <HAL_SAI_Transmit_DMA+0x154>)
 800648c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006492:	4a37      	ldr	r2, [pc, #220]	@ (8006570 <HAL_SAI_Transmit_DMA+0x158>)
 8006494:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800649a:	4a36      	ldr	r2, [pc, #216]	@ (8006574 <HAL_SAI_Transmit_DMA+0x15c>)
 800649c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064a2:	2200      	movs	r2, #0
 80064a4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80064ae:	4619      	mov	r1, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	331c      	adds	r3, #28
 80064b6:	461a      	mov	r2, r3
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80064be:	f7fc fa7f 	bl	80029c0 <HAL_DMA_Start_IT>
 80064c2:	4603      	mov	r3, r0
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d005      	beq.n	80064d4 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e047      	b.n	8006564 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80064d4:	2100      	movs	r1, #0
 80064d6:	68f8      	ldr	r0, [r7, #12]
 80064d8:	f000 fbbe 	bl	8006c58 <SAI_InterruptFlag>
 80064dc:	4601      	mov	r1, r0
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	691a      	ldr	r2, [r3, #16]
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	430a      	orrs	r2, r1
 80064ea:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80064fa:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80064fc:	e015      	b.n	800652a <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 80064fe:	f7fc f865 	bl	80025cc <HAL_GetTick>
 8006502:	4602      	mov	r2, r0
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	1ad3      	subs	r3, r2, r3
 8006508:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800650c:	d90d      	bls.n	800652a <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006514:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006526:	2303      	movs	r3, #3
 8006528:	e01c      	b.n	8006564 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	695b      	ldr	r3, [r3, #20]
 8006530:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006534:	2b00      	cmp	r3, #0
 8006536:	d0e2      	beq.n	80064fe <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d107      	bne.n	8006556 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006554:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2200      	movs	r2, #0
 800655a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800655e:	2300      	movs	r3, #0
 8006560:	e000      	b.n	8006564 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8006562:	2302      	movs	r3, #2
  }
}
 8006564:	4618      	mov	r0, r3
 8006566:	3718      	adds	r7, #24
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}
 800656c:	08006d9b 	.word	0x08006d9b
 8006570:	08006d3d 	.word	0x08006d3d
 8006574:	08006e31 	.word	0x08006e31

08006578 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	60b9      	str	r1, [r7, #8]
 8006582:	4613      	mov	r3, r2
 8006584:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d002      	beq.n	8006592 <HAL_SAI_Receive_DMA+0x1a>
 800658c:	88fb      	ldrh	r3, [r7, #6]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d101      	bne.n	8006596 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e074      	b.n	8006680 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d16d      	bne.n	800667e <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d101      	bne.n	80065b0 <HAL_SAI_Receive_DMA+0x38>
 80065ac:	2302      	movs	r3, #2
 80065ae:	e067      	b.n	8006680 <HAL_SAI_Receive_DMA+0x108>
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	68ba      	ldr	r2, [r7, #8]
 80065bc:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	88fa      	ldrh	r2, [r7, #6]
 80065c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	88fa      	ldrh	r2, [r7, #6]
 80065ca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2200      	movs	r2, #0
 80065d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2222      	movs	r2, #34	@ 0x22
 80065da:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065e2:	4a29      	ldr	r2, [pc, #164]	@ (8006688 <HAL_SAI_Receive_DMA+0x110>)
 80065e4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065ea:	4a28      	ldr	r2, [pc, #160]	@ (800668c <HAL_SAI_Receive_DMA+0x114>)
 80065ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065f2:	4a27      	ldr	r2, [pc, #156]	@ (8006690 <HAL_SAI_Receive_DMA+0x118>)
 80065f4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065fa:	2200      	movs	r2, #0
 80065fc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	331c      	adds	r3, #28
 8006608:	4619      	mov	r1, r3
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800660e:	461a      	mov	r2, r3
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006616:	f7fc f9d3 	bl	80029c0 <HAL_DMA_Start_IT>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d005      	beq.n	800662c <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	e029      	b.n	8006680 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800662c:	2100      	movs	r1, #0
 800662e:	68f8      	ldr	r0, [r7, #12]
 8006630:	f000 fb12 	bl	8006c58 <SAI_InterruptFlag>
 8006634:	4601      	mov	r1, r0
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	691a      	ldr	r2, [r3, #16]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	430a      	orrs	r2, r1
 8006642:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006652:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800665e:	2b00      	cmp	r3, #0
 8006660:	d107      	bne.n	8006672 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006670:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2200      	movs	r2, #0
 8006676:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800667a:	2300      	movs	r3, #0
 800667c:	e000      	b.n	8006680 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800667e:	2302      	movs	r3, #2
  }
}
 8006680:	4618      	mov	r0, r3
 8006682:	3710      	adds	r7, #16
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}
 8006688:	08006e15 	.word	0x08006e15
 800668c:	08006db7 	.word	0x08006db7
 8006690:	08006e31 	.word	0x08006e31

08006694 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b086      	sub	sp, #24
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	f000 8192 	beq.w	80069ce <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	695b      	ldr	r3, [r3, #20]
 80066b0:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	f003 0308 	and.w	r3, r3, #8
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d009      	beq.n	80066e0 <HAL_SAI_IRQHandler+0x4c>
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	f003 0308 	and.w	r3, r3, #8
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d004      	beq.n	80066e0 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	4798      	blx	r3
 80066de:	e176      	b.n	80069ce <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	f003 0301 	and.w	r3, r3, #1
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d01e      	beq.n	8006728 <HAL_SAI_IRQHandler+0x94>
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	f003 0301 	and.w	r3, r3, #1
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d019      	beq.n	8006728 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	2201      	movs	r2, #1
 80066fa:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006702:	b2db      	uxtb	r3, r3
 8006704:	2b22      	cmp	r3, #34	@ 0x22
 8006706:	d101      	bne.n	800670c <HAL_SAI_IRQHandler+0x78>
 8006708:	2301      	movs	r3, #1
 800670a:	e000      	b.n	800670e <HAL_SAI_IRQHandler+0x7a>
 800670c:	2302      	movs	r3, #2
 800670e:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	431a      	orrs	r2, r3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f000 f95b 	bl	80069dc <HAL_SAI_ErrorCallback>
 8006726:	e152      	b.n	80069ce <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	f003 0302 	and.w	r3, r3, #2
 800672e:	2b00      	cmp	r3, #0
 8006730:	d011      	beq.n	8006756 <HAL_SAI_IRQHandler+0xc2>
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	f003 0302 	and.w	r3, r3, #2
 8006738:	2b00      	cmp	r3, #0
 800673a:	d00c      	beq.n	8006756 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	2202      	movs	r2, #2
 8006742:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006748:	2b00      	cmp	r3, #0
 800674a:	f000 8140 	beq.w	80069ce <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006752:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8006754:	e13b      	b.n	80069ce <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	f003 0320 	and.w	r3, r3, #32
 800675c:	2b00      	cmp	r3, #0
 800675e:	d055      	beq.n	800680c <HAL_SAI_IRQHandler+0x178>
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	f003 0320 	and.w	r3, r3, #32
 8006766:	2b00      	cmp	r3, #0
 8006768:	d050      	beq.n	800680c <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2220      	movs	r2, #32
 8006770:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006778:	f043 0204 	orr.w	r2, r3, #4
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006788:	2b00      	cmp	r3, #0
 800678a:	d038      	beq.n	80067fe <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006790:	2b00      	cmp	r3, #0
 8006792:	d016      	beq.n	80067c2 <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006798:	4a8f      	ldr	r2, [pc, #572]	@ (80069d8 <HAL_SAI_IRQHandler+0x344>)
 800679a:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067a0:	4618      	mov	r0, r3
 80067a2:	f7fc f9ab 	bl	8002afc <HAL_DMA_Abort_IT>
 80067a6:	4603      	mov	r3, r0
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d00a      	beq.n	80067c2 <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067b2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 f90d 	bl	80069dc <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	f000 80fc 	beq.w	80069c4 <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067d0:	4a81      	ldr	r2, [pc, #516]	@ (80069d8 <HAL_SAI_IRQHandler+0x344>)
 80067d2:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067d8:	4618      	mov	r0, r3
 80067da:	f7fc f98f 	bl	8002afc <HAL_DMA_Abort_IT>
 80067de:	4603      	mov	r3, r0
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	f000 80ef 	beq.w	80069c4 <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067ec:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 f8f0 	bl	80069dc <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80067fc:	e0e2      	b.n	80069c4 <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f7ff fda4 	bl	800634c <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 f8e9 	bl	80069dc <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800680a:	e0db      	b.n	80069c4 <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006812:	2b00      	cmp	r3, #0
 8006814:	d055      	beq.n	80068c2 <HAL_SAI_IRQHandler+0x22e>
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800681c:	2b00      	cmp	r3, #0
 800681e:	d050      	beq.n	80068c2 <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2240      	movs	r2, #64	@ 0x40
 8006826:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800682e:	f043 0208 	orr.w	r2, r3, #8
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800683e:	2b00      	cmp	r3, #0
 8006840:	d038      	beq.n	80068b4 <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006846:	2b00      	cmp	r3, #0
 8006848:	d016      	beq.n	8006878 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800684e:	4a62      	ldr	r2, [pc, #392]	@ (80069d8 <HAL_SAI_IRQHandler+0x344>)
 8006850:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006856:	4618      	mov	r0, r3
 8006858:	f7fc f950 	bl	8002afc <HAL_DMA_Abort_IT>
 800685c:	4603      	mov	r3, r0
 800685e:	2b00      	cmp	r3, #0
 8006860:	d00a      	beq.n	8006878 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006868:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f000 f8b2 	bl	80069dc <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800687c:	2b00      	cmp	r3, #0
 800687e:	f000 80a3 	beq.w	80069c8 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006886:	4a54      	ldr	r2, [pc, #336]	@ (80069d8 <HAL_SAI_IRQHandler+0x344>)
 8006888:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800688e:	4618      	mov	r0, r3
 8006890:	f7fc f934 	bl	8002afc <HAL_DMA_Abort_IT>
 8006894:	4603      	mov	r3, r0
 8006896:	2b00      	cmp	r3, #0
 8006898:	f000 8096 	beq.w	80069c8 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068a2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f000 f895 	bl	80069dc <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80068b2:	e089      	b.n	80069c8 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f7ff fd49 	bl	800634c <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 f88e 	bl	80069dc <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80068c0:	e082      	b.n	80069c8 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	f003 0304 	and.w	r3, r3, #4
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d061      	beq.n	8006990 <HAL_SAI_IRQHandler+0x2fc>
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	f003 0304 	and.w	r3, r3, #4
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d05c      	beq.n	8006990 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	2204      	movs	r2, #4
 80068dc:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068e4:	f043 0220 	orr.w	r2, r3, #32
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d036      	beq.n	8006966 <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d016      	beq.n	800692e <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006904:	4a34      	ldr	r2, [pc, #208]	@ (80069d8 <HAL_SAI_IRQHandler+0x344>)
 8006906:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800690c:	4618      	mov	r0, r3
 800690e:	f7fc f8f5 	bl	8002afc <HAL_DMA_Abort_IT>
 8006912:	4603      	mov	r3, r0
 8006914:	2b00      	cmp	r3, #0
 8006916:	d00a      	beq.n	800692e <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800691e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f000 f857 	bl	80069dc <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006932:	2b00      	cmp	r3, #0
 8006934:	d04a      	beq.n	80069cc <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800693a:	4a27      	ldr	r2, [pc, #156]	@ (80069d8 <HAL_SAI_IRQHandler+0x344>)
 800693c:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006942:	4618      	mov	r0, r3
 8006944:	f7fc f8da 	bl	8002afc <HAL_DMA_Abort_IT>
 8006948:	4603      	mov	r3, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	d03e      	beq.n	80069cc <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006954:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f000 f83c 	bl	80069dc <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006964:	e032      	b.n	80069cc <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	2200      	movs	r2, #0
 800696c:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006976:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f000 f827 	bl	80069dc <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800698e:	e01d      	b.n	80069cc <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	f003 0310 	and.w	r3, r3, #16
 8006996:	2b00      	cmp	r3, #0
 8006998:	d019      	beq.n	80069ce <HAL_SAI_IRQHandler+0x33a>
 800699a:	693b      	ldr	r3, [r7, #16]
 800699c:	f003 0310 	and.w	r3, r3, #16
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d014      	beq.n	80069ce <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2210      	movs	r2, #16
 80069aa:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069b2:	f043 0210 	orr.w	r2, r3, #16
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 f80d 	bl	80069dc <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 80069c2:	e004      	b.n	80069ce <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80069c4:	bf00      	nop
 80069c6:	e002      	b.n	80069ce <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80069c8:	bf00      	nop
 80069ca:	e000      	b.n	80069ce <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80069cc:	bf00      	nop
}
 80069ce:	bf00      	nop
 80069d0:	3718      	adds	r7, #24
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}
 80069d6:	bf00      	nop
 80069d8:	08006e83 	.word	0x08006e83

080069dc <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 80069e4:	bf00      	nop
 80069e6:	370c      	adds	r7, #12
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b087      	sub	sp, #28
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	60f8      	str	r0, [r7, #12]
 80069f8:	60b9      	str	r1, [r7, #8]
 80069fa:	607a      	str	r2, [r7, #4]
 80069fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069fe:	2300      	movs	r3, #0
 8006a00:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2200      	movs	r2, #0
 8006a06:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d003      	beq.n	8006a1e <SAI_InitI2S+0x2e>
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	2b02      	cmp	r3, #2
 8006a1c:	d103      	bne.n	8006a26 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2200      	movs	r2, #0
 8006a22:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006a24:	e002      	b.n	8006a2c <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2201      	movs	r2, #1
 8006a2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006a32:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a3a:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	683a      	ldr	r2, [r7, #0]
 8006a46:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	f003 0301 	and.w	r3, r3, #1
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d001      	beq.n	8006a56 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e077      	b.n	8006b46 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d107      	bne.n	8006a6c <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006a68:	651a      	str	r2, [r3, #80]	@ 0x50
 8006a6a:	e006      	b.n	8006a7a <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006a72:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2200      	movs	r2, #0
 8006a78:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2b03      	cmp	r3, #3
 8006a7e:	d84f      	bhi.n	8006b20 <SAI_InitI2S+0x130>
 8006a80:	a201      	add	r2, pc, #4	@ (adr r2, 8006a88 <SAI_InitI2S+0x98>)
 8006a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a86:	bf00      	nop
 8006a88:	08006a99 	.word	0x08006a99
 8006a8c:	08006abb 	.word	0x08006abb
 8006a90:	08006add 	.word	0x08006add
 8006a94:	08006aff 	.word	0x08006aff
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	2280      	movs	r2, #128	@ 0x80
 8006a9c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	085b      	lsrs	r3, r3, #1
 8006aa2:	015a      	lsls	r2, r3, #5
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	085b      	lsrs	r3, r3, #1
 8006aac:	011a      	lsls	r2, r3, #4
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	2240      	movs	r2, #64	@ 0x40
 8006ab6:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006ab8:	e035      	b.n	8006b26 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2280      	movs	r2, #128	@ 0x80
 8006abe:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	085b      	lsrs	r3, r3, #1
 8006ac4:	019a      	lsls	r2, r3, #6
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	085b      	lsrs	r3, r3, #1
 8006ace:	015a      	lsls	r2, r3, #5
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2280      	movs	r2, #128	@ 0x80
 8006ad8:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006ada:	e024      	b.n	8006b26 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	22c0      	movs	r2, #192	@ 0xc0
 8006ae0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	085b      	lsrs	r3, r3, #1
 8006ae6:	019a      	lsls	r2, r3, #6
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	085b      	lsrs	r3, r3, #1
 8006af0:	015a      	lsls	r2, r3, #5
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2280      	movs	r2, #128	@ 0x80
 8006afa:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006afc:	e013      	b.n	8006b26 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	22e0      	movs	r2, #224	@ 0xe0
 8006b02:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	085b      	lsrs	r3, r3, #1
 8006b08:	019a      	lsls	r2, r3, #6
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	085b      	lsrs	r3, r3, #1
 8006b12:	015a      	lsls	r2, r3, #5
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2280      	movs	r2, #128	@ 0x80
 8006b1c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006b1e:	e002      	b.n	8006b26 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	75fb      	strb	r3, [r7, #23]
      break;
 8006b24:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	2b02      	cmp	r3, #2
 8006b2a:	d10b      	bne.n	8006b44 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d102      	bne.n	8006b38 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2210      	movs	r2, #16
 8006b36:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2b02      	cmp	r3, #2
 8006b3c:	d102      	bne.n	8006b44 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2208      	movs	r2, #8
 8006b42:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8006b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	371c      	adds	r7, #28
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop

08006b54 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b087      	sub	sp, #28
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	60b9      	str	r1, [r7, #8]
 8006b5e:	607a      	str	r2, [r7, #4]
 8006b60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b62:	2300      	movs	r3, #0
 8006b64:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d003      	beq.n	8006b82 <SAI_InitPCM+0x2e>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	2b02      	cmp	r3, #2
 8006b80:	d103      	bne.n	8006b8a <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2201      	movs	r2, #1
 8006b86:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006b88:	e002      	b.n	8006b90 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2200      	movs	r2, #0
 8006b94:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006b9c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006ba4:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	683a      	ldr	r2, [r7, #0]
 8006bb0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006bb8:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	2b04      	cmp	r3, #4
 8006bbe:	d103      	bne.n	8006bc8 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	645a      	str	r2, [r3, #68]	@ 0x44
 8006bc6:	e002      	b.n	8006bce <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	220d      	movs	r2, #13
 8006bcc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2b03      	cmp	r3, #3
 8006bd2:	d837      	bhi.n	8006c44 <SAI_InitPCM+0xf0>
 8006bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8006bdc <SAI_InitPCM+0x88>)
 8006bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bda:	bf00      	nop
 8006bdc:	08006bed 	.word	0x08006bed
 8006be0:	08006c03 	.word	0x08006c03
 8006be4:	08006c19 	.word	0x08006c19
 8006be8:	08006c2f 	.word	0x08006c2f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2280      	movs	r2, #128	@ 0x80
 8006bf0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	011a      	lsls	r2, r3, #4
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2240      	movs	r2, #64	@ 0x40
 8006bfe:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006c00:	e023      	b.n	8006c4a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2280      	movs	r2, #128	@ 0x80
 8006c06:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	015a      	lsls	r2, r3, #5
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2280      	movs	r2, #128	@ 0x80
 8006c14:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006c16:	e018      	b.n	8006c4a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	22c0      	movs	r2, #192	@ 0xc0
 8006c1c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	015a      	lsls	r2, r3, #5
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2280      	movs	r2, #128	@ 0x80
 8006c2a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006c2c:	e00d      	b.n	8006c4a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	22e0      	movs	r2, #224	@ 0xe0
 8006c32:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	015a      	lsls	r2, r3, #5
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2280      	movs	r2, #128	@ 0x80
 8006c40:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006c42:	e002      	b.n	8006c4a <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	75fb      	strb	r3, [r7, #23]
      break;
 8006c48:	bf00      	nop
  }

  return status;
 8006c4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	371c      	adds	r7, #28
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b085      	sub	sp, #20
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
 8006c60:	460b      	mov	r3, r1
 8006c62:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8006c68:	78fb      	ldrb	r3, [r7, #3]
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d103      	bne.n	8006c76 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f043 0308 	orr.w	r3, r3, #8
 8006c74:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c7a:	2b08      	cmp	r3, #8
 8006c7c:	d10b      	bne.n	8006c96 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006c82:	2b03      	cmp	r3, #3
 8006c84:	d003      	beq.n	8006c8e <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d103      	bne.n	8006c96 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	f043 0310 	orr.w	r3, r3, #16
 8006c94:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	2b03      	cmp	r3, #3
 8006c9c:	d003      	beq.n	8006ca6 <SAI_InterruptFlag+0x4e>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	2b02      	cmp	r3, #2
 8006ca4:	d104      	bne.n	8006cb0 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006cac:	60fb      	str	r3, [r7, #12]
 8006cae:	e003      	b.n	8006cb8 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f043 0304 	orr.w	r3, r3, #4
 8006cb6:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3714      	adds	r7, #20
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr
	...

08006cc8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b085      	sub	sp, #20
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8006cd0:	4b18      	ldr	r3, [pc, #96]	@ (8006d34 <SAI_Disable+0x6c>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a18      	ldr	r2, [pc, #96]	@ (8006d38 <SAI_Disable+0x70>)
 8006cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8006cda:	0b1b      	lsrs	r3, r3, #12
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006cf2:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d10a      	bne.n	8006d10 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d00:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	72fb      	strb	r3, [r7, #11]
      break;
 8006d0e:	e009      	b.n	8006d24 <SAI_Disable+0x5c>
    }
    count--;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	3b01      	subs	r3, #1
 8006d14:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1e7      	bne.n	8006cf4 <SAI_Disable+0x2c>

  return status;
 8006d24:	7afb      	ldrb	r3, [r7, #11]
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3714      	adds	r7, #20
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	20000014 	.word	0x20000014
 8006d38:	95cbec1b 	.word	0x95cbec1b

08006d3c <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b084      	sub	sp, #16
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d48:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	69db      	ldr	r3, [r3, #28]
 8006d4e:	2b20      	cmp	r3, #32
 8006d50:	d01c      	beq.n	8006d8c <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2200      	movs	r2, #0
 8006d56:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	681a      	ldr	r2, [r3, #0]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006d68:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006d6a:	2100      	movs	r1, #0
 8006d6c:	68f8      	ldr	r0, [r7, #12]
 8006d6e:	f7ff ff73 	bl	8006c58 <SAI_InterruptFlag>
 8006d72:	4603      	mov	r3, r0
 8006d74:	43d9      	mvns	r1, r3
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	691a      	ldr	r2, [r3, #16]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	400a      	ands	r2, r1
 8006d82:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8006d8c:	68f8      	ldr	r0, [r7, #12]
 8006d8e:	f7fa fe3b 	bl	8001a08 <HAL_SAI_TxCpltCallback>
#endif
}
 8006d92:	bf00      	nop
 8006d94:	3710      	adds	r7, #16
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}

08006d9a <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006d9a:	b580      	push	{r7, lr}
 8006d9c:	b084      	sub	sp, #16
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8006da8:	68f8      	ldr	r0, [r7, #12]
 8006daa:	f7fa fe23 	bl	80019f4 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8006dae:	bf00      	nop
 8006db0:	3710      	adds	r7, #16
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8006db6:	b580      	push	{r7, lr}
 8006db8:	b084      	sub	sp, #16
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc2:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	69db      	ldr	r3, [r3, #28]
 8006dc8:	2b20      	cmp	r3, #32
 8006dca:	d01c      	beq.n	8006e06 <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006dda:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2200      	movs	r2, #0
 8006de0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006de4:	2100      	movs	r1, #0
 8006de6:	68f8      	ldr	r0, [r7, #12]
 8006de8:	f7ff ff36 	bl	8006c58 <SAI_InterruptFlag>
 8006dec:	4603      	mov	r3, r0
 8006dee:	43d9      	mvns	r1, r3
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	691a      	ldr	r2, [r3, #16]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	400a      	ands	r2, r1
 8006dfc:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2201      	movs	r2, #1
 8006e02:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8006e06:	68f8      	ldr	r0, [r7, #12]
 8006e08:	f7fa fe20 	bl	8001a4c <HAL_SAI_RxCpltCallback>
#endif
}
 8006e0c:	bf00      	nop
 8006e0e:	3710      	adds	r7, #16
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}

08006e14 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e20:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8006e22:	68f8      	ldr	r0, [r7, #12]
 8006e24:	f7fa fdfa 	bl	8001a1c <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8006e28:	bf00      	nop
 8006e2a:	3710      	adds	r7, #16
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}

08006e30 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e3c:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e44:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006e5c:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8006e5e:	68f8      	ldr	r0, [r7, #12]
 8006e60:	f7ff ff32 	bl	8006cc8 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2201      	movs	r2, #1
 8006e68:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006e74:	68f8      	ldr	r0, [r7, #12]
 8006e76:	f7ff fdb1 	bl	80069dc <HAL_SAI_ErrorCallback>
#endif
}
 8006e7a:	bf00      	nop
 8006e7c:	3710      	adds	r7, #16
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}

08006e82 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006e82:	b580      	push	{r7, lr}
 8006e84:	b084      	sub	sp, #16
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e8e:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	681a      	ldr	r2, [r3, #0]
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006e9e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006eb0:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006eb8:	2b20      	cmp	r3, #32
 8006eba:	d00a      	beq.n	8006ed2 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8006ebc:	68f8      	ldr	r0, [r7, #12]
 8006ebe:	f7ff ff03 	bl	8006cc8 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	685a      	ldr	r2, [r3, #4]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f042 0208 	orr.w	r2, r2, #8
 8006ed0:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2200      	movs	r2, #0
 8006ede:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006ee2:	68f8      	ldr	r0, [r7, #12]
 8006ee4:	f7ff fd7a 	bl	80069dc <HAL_SAI_ErrorCallback>
#endif
}
 8006ee8:	bf00      	nop
 8006eea:	3710      	adds	r7, #16
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b084      	sub	sp, #16
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d101      	bne.n	8006f02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006efe:	2301      	movs	r3, #1
 8006f00:	e095      	b.n	800702e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d108      	bne.n	8006f1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f12:	d009      	beq.n	8006f28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2200      	movs	r2, #0
 8006f18:	61da      	str	r2, [r3, #28]
 8006f1a:	e005      	b.n	8006f28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d106      	bne.n	8006f48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f7fb f8ee 	bl	8002124 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2202      	movs	r2, #2
 8006f4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f5e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	68db      	ldr	r3, [r3, #12]
 8006f64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006f68:	d902      	bls.n	8006f70 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	60fb      	str	r3, [r7, #12]
 8006f6e:	e002      	b.n	8006f76 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006f70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006f74:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006f7e:	d007      	beq.n	8006f90 <HAL_SPI_Init+0xa0>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	68db      	ldr	r3, [r3, #12]
 8006f84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006f88:	d002      	beq.n	8006f90 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006fa0:	431a      	orrs	r2, r3
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	691b      	ldr	r3, [r3, #16]
 8006fa6:	f003 0302 	and.w	r3, r3, #2
 8006faa:	431a      	orrs	r2, r3
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	695b      	ldr	r3, [r3, #20]
 8006fb0:	f003 0301 	and.w	r3, r3, #1
 8006fb4:	431a      	orrs	r2, r3
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	699b      	ldr	r3, [r3, #24]
 8006fba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006fbe:	431a      	orrs	r2, r3
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	69db      	ldr	r3, [r3, #28]
 8006fc4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006fc8:	431a      	orrs	r2, r3
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a1b      	ldr	r3, [r3, #32]
 8006fce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fd2:	ea42 0103 	orr.w	r1, r2, r3
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fda:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	430a      	orrs	r2, r1
 8006fe4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	0c1b      	lsrs	r3, r3, #16
 8006fec:	f003 0204 	and.w	r2, r3, #4
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ff4:	f003 0310 	and.w	r3, r3, #16
 8006ff8:	431a      	orrs	r2, r3
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ffe:	f003 0308 	and.w	r3, r3, #8
 8007002:	431a      	orrs	r2, r3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800700c:	ea42 0103 	orr.w	r1, r2, r3
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	430a      	orrs	r2, r1
 800701c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2200      	movs	r2, #0
 8007022:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2201      	movs	r2, #1
 8007028:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800702c:	2300      	movs	r3, #0
}
 800702e:	4618      	mov	r0, r3
 8007030:	3710      	adds	r7, #16
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}

08007036 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007036:	b580      	push	{r7, lr}
 8007038:	b088      	sub	sp, #32
 800703a:	af00      	add	r7, sp, #0
 800703c:	60f8      	str	r0, [r7, #12]
 800703e:	60b9      	str	r1, [r7, #8]
 8007040:	603b      	str	r3, [r7, #0]
 8007042:	4613      	mov	r3, r2
 8007044:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007046:	f7fb fac1 	bl	80025cc <HAL_GetTick>
 800704a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800704c:	88fb      	ldrh	r3, [r7, #6]
 800704e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007056:	b2db      	uxtb	r3, r3
 8007058:	2b01      	cmp	r3, #1
 800705a:	d001      	beq.n	8007060 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800705c:	2302      	movs	r3, #2
 800705e:	e15c      	b.n	800731a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d002      	beq.n	800706c <HAL_SPI_Transmit+0x36>
 8007066:	88fb      	ldrh	r3, [r7, #6]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d101      	bne.n	8007070 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800706c:	2301      	movs	r3, #1
 800706e:	e154      	b.n	800731a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007076:	2b01      	cmp	r3, #1
 8007078:	d101      	bne.n	800707e <HAL_SPI_Transmit+0x48>
 800707a:	2302      	movs	r3, #2
 800707c:	e14d      	b.n	800731a <HAL_SPI_Transmit+0x2e4>
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2201      	movs	r2, #1
 8007082:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2203      	movs	r2, #3
 800708a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2200      	movs	r2, #0
 8007092:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	68ba      	ldr	r2, [r7, #8]
 8007098:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	88fa      	ldrh	r2, [r7, #6]
 800709e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	88fa      	ldrh	r2, [r7, #6]
 80070a4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2200      	movs	r2, #0
 80070aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2200      	movs	r2, #0
 80070b0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2200      	movs	r2, #0
 80070b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2200      	movs	r2, #0
 80070c0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2200      	movs	r2, #0
 80070c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070d0:	d10f      	bne.n	80070f2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80070f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070fc:	2b40      	cmp	r3, #64	@ 0x40
 80070fe:	d007      	beq.n	8007110 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800710e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	68db      	ldr	r3, [r3, #12]
 8007114:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007118:	d952      	bls.n	80071c0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d002      	beq.n	8007128 <HAL_SPI_Transmit+0xf2>
 8007122:	8b7b      	ldrh	r3, [r7, #26]
 8007124:	2b01      	cmp	r3, #1
 8007126:	d145      	bne.n	80071b4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800712c:	881a      	ldrh	r2, [r3, #0]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007138:	1c9a      	adds	r2, r3, #2
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007142:	b29b      	uxth	r3, r3
 8007144:	3b01      	subs	r3, #1
 8007146:	b29a      	uxth	r2, r3
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800714c:	e032      	b.n	80071b4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	f003 0302 	and.w	r3, r3, #2
 8007158:	2b02      	cmp	r3, #2
 800715a:	d112      	bne.n	8007182 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007160:	881a      	ldrh	r2, [r3, #0]
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800716c:	1c9a      	adds	r2, r3, #2
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007176:	b29b      	uxth	r3, r3
 8007178:	3b01      	subs	r3, #1
 800717a:	b29a      	uxth	r2, r3
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007180:	e018      	b.n	80071b4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007182:	f7fb fa23 	bl	80025cc <HAL_GetTick>
 8007186:	4602      	mov	r2, r0
 8007188:	69fb      	ldr	r3, [r7, #28]
 800718a:	1ad3      	subs	r3, r2, r3
 800718c:	683a      	ldr	r2, [r7, #0]
 800718e:	429a      	cmp	r2, r3
 8007190:	d803      	bhi.n	800719a <HAL_SPI_Transmit+0x164>
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007198:	d102      	bne.n	80071a0 <HAL_SPI_Transmit+0x16a>
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d109      	bne.n	80071b4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80071b0:	2303      	movs	r3, #3
 80071b2:	e0b2      	b.n	800731a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1c7      	bne.n	800714e <HAL_SPI_Transmit+0x118>
 80071be:	e083      	b.n	80072c8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d002      	beq.n	80071ce <HAL_SPI_Transmit+0x198>
 80071c8:	8b7b      	ldrh	r3, [r7, #26]
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d177      	bne.n	80072be <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	2b01      	cmp	r3, #1
 80071d6:	d912      	bls.n	80071fe <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071dc:	881a      	ldrh	r2, [r3, #0]
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e8:	1c9a      	adds	r2, r3, #2
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	3b02      	subs	r3, #2
 80071f6:	b29a      	uxth	r2, r3
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80071fc:	e05f      	b.n	80072be <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	330c      	adds	r3, #12
 8007208:	7812      	ldrb	r2, [r2, #0]
 800720a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007210:	1c5a      	adds	r2, r3, #1
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800721a:	b29b      	uxth	r3, r3
 800721c:	3b01      	subs	r3, #1
 800721e:	b29a      	uxth	r2, r3
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007224:	e04b      	b.n	80072be <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	f003 0302 	and.w	r3, r3, #2
 8007230:	2b02      	cmp	r3, #2
 8007232:	d12b      	bne.n	800728c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007238:	b29b      	uxth	r3, r3
 800723a:	2b01      	cmp	r3, #1
 800723c:	d912      	bls.n	8007264 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007242:	881a      	ldrh	r2, [r3, #0]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800724e:	1c9a      	adds	r2, r3, #2
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007258:	b29b      	uxth	r3, r3
 800725a:	3b02      	subs	r3, #2
 800725c:	b29a      	uxth	r2, r3
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007262:	e02c      	b.n	80072be <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	330c      	adds	r3, #12
 800726e:	7812      	ldrb	r2, [r2, #0]
 8007270:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007276:	1c5a      	adds	r2, r3, #1
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007280:	b29b      	uxth	r3, r3
 8007282:	3b01      	subs	r3, #1
 8007284:	b29a      	uxth	r2, r3
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800728a:	e018      	b.n	80072be <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800728c:	f7fb f99e 	bl	80025cc <HAL_GetTick>
 8007290:	4602      	mov	r2, r0
 8007292:	69fb      	ldr	r3, [r7, #28]
 8007294:	1ad3      	subs	r3, r2, r3
 8007296:	683a      	ldr	r2, [r7, #0]
 8007298:	429a      	cmp	r2, r3
 800729a:	d803      	bhi.n	80072a4 <HAL_SPI_Transmit+0x26e>
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80072a2:	d102      	bne.n	80072aa <HAL_SPI_Transmit+0x274>
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d109      	bne.n	80072be <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2201      	movs	r2, #1
 80072ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2200      	movs	r2, #0
 80072b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80072ba:	2303      	movs	r3, #3
 80072bc:	e02d      	b.n	800731a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d1ae      	bne.n	8007226 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072c8:	69fa      	ldr	r2, [r7, #28]
 80072ca:	6839      	ldr	r1, [r7, #0]
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f000 fb65 	bl	800799c <SPI_EndRxTxTransaction>
 80072d2:	4603      	mov	r3, r0
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d002      	beq.n	80072de <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2220      	movs	r2, #32
 80072dc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d10a      	bne.n	80072fc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80072e6:	2300      	movs	r3, #0
 80072e8:	617b      	str	r3, [r7, #20]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	617b      	str	r3, [r7, #20]
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	617b      	str	r3, [r7, #20]
 80072fa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2201      	movs	r2, #1
 8007300:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2200      	movs	r2, #0
 8007308:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007310:	2b00      	cmp	r3, #0
 8007312:	d001      	beq.n	8007318 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8007314:	2301      	movs	r3, #1
 8007316:	e000      	b.n	800731a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8007318:	2300      	movs	r3, #0
  }
}
 800731a:	4618      	mov	r0, r3
 800731c:	3720      	adds	r7, #32
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}

08007322 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007322:	b580      	push	{r7, lr}
 8007324:	b08a      	sub	sp, #40	@ 0x28
 8007326:	af00      	add	r7, sp, #0
 8007328:	60f8      	str	r0, [r7, #12]
 800732a:	60b9      	str	r1, [r7, #8]
 800732c:	607a      	str	r2, [r7, #4]
 800732e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007330:	2301      	movs	r3, #1
 8007332:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007334:	f7fb f94a 	bl	80025cc <HAL_GetTick>
 8007338:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007340:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007348:	887b      	ldrh	r3, [r7, #2]
 800734a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800734c:	887b      	ldrh	r3, [r7, #2]
 800734e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007350:	7ffb      	ldrb	r3, [r7, #31]
 8007352:	2b01      	cmp	r3, #1
 8007354:	d00c      	beq.n	8007370 <HAL_SPI_TransmitReceive+0x4e>
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800735c:	d106      	bne.n	800736c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d102      	bne.n	800736c <HAL_SPI_TransmitReceive+0x4a>
 8007366:	7ffb      	ldrb	r3, [r7, #31]
 8007368:	2b04      	cmp	r3, #4
 800736a:	d001      	beq.n	8007370 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800736c:	2302      	movs	r3, #2
 800736e:	e1f3      	b.n	8007758 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d005      	beq.n	8007382 <HAL_SPI_TransmitReceive+0x60>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d002      	beq.n	8007382 <HAL_SPI_TransmitReceive+0x60>
 800737c:	887b      	ldrh	r3, [r7, #2]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d101      	bne.n	8007386 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007382:	2301      	movs	r3, #1
 8007384:	e1e8      	b.n	8007758 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800738c:	2b01      	cmp	r3, #1
 800738e:	d101      	bne.n	8007394 <HAL_SPI_TransmitReceive+0x72>
 8007390:	2302      	movs	r3, #2
 8007392:	e1e1      	b.n	8007758 <HAL_SPI_TransmitReceive+0x436>
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2201      	movs	r2, #1
 8007398:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	2b04      	cmp	r3, #4
 80073a6:	d003      	beq.n	80073b0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2205      	movs	r2, #5
 80073ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2200      	movs	r2, #0
 80073b4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	887a      	ldrh	r2, [r7, #2]
 80073c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	887a      	ldrh	r2, [r7, #2]
 80073c8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	68ba      	ldr	r2, [r7, #8]
 80073d0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	887a      	ldrh	r2, [r7, #2]
 80073d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	887a      	ldrh	r2, [r7, #2]
 80073dc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	2200      	movs	r2, #0
 80073e2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2200      	movs	r2, #0
 80073e8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80073f2:	d802      	bhi.n	80073fa <HAL_SPI_TransmitReceive+0xd8>
 80073f4:	8abb      	ldrh	r3, [r7, #20]
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d908      	bls.n	800740c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	685a      	ldr	r2, [r3, #4]
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007408:	605a      	str	r2, [r3, #4]
 800740a:	e007      	b.n	800741c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	685a      	ldr	r2, [r3, #4]
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800741a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007426:	2b40      	cmp	r3, #64	@ 0x40
 8007428:	d007      	beq.n	800743a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007438:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	68db      	ldr	r3, [r3, #12]
 800743e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007442:	f240 8083 	bls.w	800754c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d002      	beq.n	8007454 <HAL_SPI_TransmitReceive+0x132>
 800744e:	8afb      	ldrh	r3, [r7, #22]
 8007450:	2b01      	cmp	r3, #1
 8007452:	d16f      	bne.n	8007534 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007458:	881a      	ldrh	r2, [r3, #0]
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007464:	1c9a      	adds	r2, r3, #2
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800746e:	b29b      	uxth	r3, r3
 8007470:	3b01      	subs	r3, #1
 8007472:	b29a      	uxth	r2, r3
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007478:	e05c      	b.n	8007534 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	f003 0302 	and.w	r3, r3, #2
 8007484:	2b02      	cmp	r3, #2
 8007486:	d11b      	bne.n	80074c0 <HAL_SPI_TransmitReceive+0x19e>
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800748c:	b29b      	uxth	r3, r3
 800748e:	2b00      	cmp	r3, #0
 8007490:	d016      	beq.n	80074c0 <HAL_SPI_TransmitReceive+0x19e>
 8007492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007494:	2b01      	cmp	r3, #1
 8007496:	d113      	bne.n	80074c0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800749c:	881a      	ldrh	r2, [r3, #0]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a8:	1c9a      	adds	r2, r3, #2
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074b2:	b29b      	uxth	r3, r3
 80074b4:	3b01      	subs	r3, #1
 80074b6:	b29a      	uxth	r2, r3
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80074bc:	2300      	movs	r3, #0
 80074be:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	f003 0301 	and.w	r3, r3, #1
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	d11c      	bne.n	8007508 <HAL_SPI_TransmitReceive+0x1e6>
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d016      	beq.n	8007508 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	68da      	ldr	r2, [r3, #12]
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074e4:	b292      	uxth	r2, r2
 80074e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ec:	1c9a      	adds	r2, r3, #2
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	3b01      	subs	r3, #1
 80074fc:	b29a      	uxth	r2, r3
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007504:	2301      	movs	r3, #1
 8007506:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007508:	f7fb f860 	bl	80025cc <HAL_GetTick>
 800750c:	4602      	mov	r2, r0
 800750e:	6a3b      	ldr	r3, [r7, #32]
 8007510:	1ad3      	subs	r3, r2, r3
 8007512:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007514:	429a      	cmp	r2, r3
 8007516:	d80d      	bhi.n	8007534 <HAL_SPI_TransmitReceive+0x212>
 8007518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800751e:	d009      	beq.n	8007534 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007530:	2303      	movs	r3, #3
 8007532:	e111      	b.n	8007758 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007538:	b29b      	uxth	r3, r3
 800753a:	2b00      	cmp	r3, #0
 800753c:	d19d      	bne.n	800747a <HAL_SPI_TransmitReceive+0x158>
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007544:	b29b      	uxth	r3, r3
 8007546:	2b00      	cmp	r3, #0
 8007548:	d197      	bne.n	800747a <HAL_SPI_TransmitReceive+0x158>
 800754a:	e0e5      	b.n	8007718 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d003      	beq.n	800755c <HAL_SPI_TransmitReceive+0x23a>
 8007554:	8afb      	ldrh	r3, [r7, #22]
 8007556:	2b01      	cmp	r3, #1
 8007558:	f040 80d1 	bne.w	80076fe <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007560:	b29b      	uxth	r3, r3
 8007562:	2b01      	cmp	r3, #1
 8007564:	d912      	bls.n	800758c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800756a:	881a      	ldrh	r2, [r3, #0]
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007576:	1c9a      	adds	r2, r3, #2
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007580:	b29b      	uxth	r3, r3
 8007582:	3b02      	subs	r3, #2
 8007584:	b29a      	uxth	r2, r3
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800758a:	e0b8      	b.n	80076fe <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	330c      	adds	r3, #12
 8007596:	7812      	ldrb	r2, [r2, #0]
 8007598:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800759e:	1c5a      	adds	r2, r3, #1
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075a8:	b29b      	uxth	r3, r3
 80075aa:	3b01      	subs	r3, #1
 80075ac:	b29a      	uxth	r2, r3
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80075b2:	e0a4      	b.n	80076fe <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	689b      	ldr	r3, [r3, #8]
 80075ba:	f003 0302 	and.w	r3, r3, #2
 80075be:	2b02      	cmp	r3, #2
 80075c0:	d134      	bne.n	800762c <HAL_SPI_TransmitReceive+0x30a>
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d02f      	beq.n	800762c <HAL_SPI_TransmitReceive+0x30a>
 80075cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d12c      	bne.n	800762c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	2b01      	cmp	r3, #1
 80075da:	d912      	bls.n	8007602 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075e0:	881a      	ldrh	r2, [r3, #0]
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075ec:	1c9a      	adds	r2, r3, #2
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075f6:	b29b      	uxth	r3, r3
 80075f8:	3b02      	subs	r3, #2
 80075fa:	b29a      	uxth	r2, r3
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007600:	e012      	b.n	8007628 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	330c      	adds	r3, #12
 800760c:	7812      	ldrb	r2, [r2, #0]
 800760e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007614:	1c5a      	adds	r2, r3, #1
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800761e:	b29b      	uxth	r3, r3
 8007620:	3b01      	subs	r3, #1
 8007622:	b29a      	uxth	r2, r3
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007628:	2300      	movs	r3, #0
 800762a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	f003 0301 	and.w	r3, r3, #1
 8007636:	2b01      	cmp	r3, #1
 8007638:	d148      	bne.n	80076cc <HAL_SPI_TransmitReceive+0x3aa>
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007640:	b29b      	uxth	r3, r3
 8007642:	2b00      	cmp	r3, #0
 8007644:	d042      	beq.n	80076cc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800764c:	b29b      	uxth	r3, r3
 800764e:	2b01      	cmp	r3, #1
 8007650:	d923      	bls.n	800769a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	68da      	ldr	r2, [r3, #12]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800765c:	b292      	uxth	r2, r2
 800765e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007664:	1c9a      	adds	r2, r3, #2
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007670:	b29b      	uxth	r3, r3
 8007672:	3b02      	subs	r3, #2
 8007674:	b29a      	uxth	r2, r3
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007682:	b29b      	uxth	r3, r3
 8007684:	2b01      	cmp	r3, #1
 8007686:	d81f      	bhi.n	80076c8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	685a      	ldr	r2, [r3, #4]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007696:	605a      	str	r2, [r3, #4]
 8007698:	e016      	b.n	80076c8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f103 020c 	add.w	r2, r3, #12
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076a6:	7812      	ldrb	r2, [r2, #0]
 80076a8:	b2d2      	uxtb	r2, r2
 80076aa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076b0:	1c5a      	adds	r2, r3, #1
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80076bc:	b29b      	uxth	r3, r3
 80076be:	3b01      	subs	r3, #1
 80076c0:	b29a      	uxth	r2, r3
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80076c8:	2301      	movs	r3, #1
 80076ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80076cc:	f7fa ff7e 	bl	80025cc <HAL_GetTick>
 80076d0:	4602      	mov	r2, r0
 80076d2:	6a3b      	ldr	r3, [r7, #32]
 80076d4:	1ad3      	subs	r3, r2, r3
 80076d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076d8:	429a      	cmp	r2, r3
 80076da:	d803      	bhi.n	80076e4 <HAL_SPI_TransmitReceive+0x3c2>
 80076dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076e2:	d102      	bne.n	80076ea <HAL_SPI_TransmitReceive+0x3c8>
 80076e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d109      	bne.n	80076fe <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2201      	movs	r2, #1
 80076ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2200      	movs	r2, #0
 80076f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80076fa:	2303      	movs	r3, #3
 80076fc:	e02c      	b.n	8007758 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007702:	b29b      	uxth	r3, r3
 8007704:	2b00      	cmp	r3, #0
 8007706:	f47f af55 	bne.w	80075b4 <HAL_SPI_TransmitReceive+0x292>
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007710:	b29b      	uxth	r3, r3
 8007712:	2b00      	cmp	r3, #0
 8007714:	f47f af4e 	bne.w	80075b4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007718:	6a3a      	ldr	r2, [r7, #32]
 800771a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800771c:	68f8      	ldr	r0, [r7, #12]
 800771e:	f000 f93d 	bl	800799c <SPI_EndRxTxTransaction>
 8007722:	4603      	mov	r3, r0
 8007724:	2b00      	cmp	r3, #0
 8007726:	d008      	beq.n	800773a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2220      	movs	r2, #32
 800772c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2200      	movs	r2, #0
 8007732:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007736:	2301      	movs	r3, #1
 8007738:	e00e      	b.n	8007758 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2201      	movs	r2, #1
 800773e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2200      	movs	r2, #0
 8007746:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800774e:	2b00      	cmp	r3, #0
 8007750:	d001      	beq.n	8007756 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	e000      	b.n	8007758 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007756:	2300      	movs	r3, #0
  }
}
 8007758:	4618      	mov	r0, r3
 800775a:	3728      	adds	r7, #40	@ 0x28
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}

08007760 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b088      	sub	sp, #32
 8007764:	af00      	add	r7, sp, #0
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	60b9      	str	r1, [r7, #8]
 800776a:	603b      	str	r3, [r7, #0]
 800776c:	4613      	mov	r3, r2
 800776e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007770:	f7fa ff2c 	bl	80025cc <HAL_GetTick>
 8007774:	4602      	mov	r2, r0
 8007776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007778:	1a9b      	subs	r3, r3, r2
 800777a:	683a      	ldr	r2, [r7, #0]
 800777c:	4413      	add	r3, r2
 800777e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007780:	f7fa ff24 	bl	80025cc <HAL_GetTick>
 8007784:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007786:	4b39      	ldr	r3, [pc, #228]	@ (800786c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	015b      	lsls	r3, r3, #5
 800778c:	0d1b      	lsrs	r3, r3, #20
 800778e:	69fa      	ldr	r2, [r7, #28]
 8007790:	fb02 f303 	mul.w	r3, r2, r3
 8007794:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007796:	e054      	b.n	8007842 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800779e:	d050      	beq.n	8007842 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80077a0:	f7fa ff14 	bl	80025cc <HAL_GetTick>
 80077a4:	4602      	mov	r2, r0
 80077a6:	69bb      	ldr	r3, [r7, #24]
 80077a8:	1ad3      	subs	r3, r2, r3
 80077aa:	69fa      	ldr	r2, [r7, #28]
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d902      	bls.n	80077b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d13d      	bne.n	8007832 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	685a      	ldr	r2, [r3, #4]
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80077c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077ce:	d111      	bne.n	80077f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077d8:	d004      	beq.n	80077e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077e2:	d107      	bne.n	80077f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077fc:	d10f      	bne.n	800781e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	681a      	ldr	r2, [r3, #0]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800780c:	601a      	str	r2, [r3, #0]
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800781c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2201      	movs	r2, #1
 8007822:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2200      	movs	r2, #0
 800782a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800782e:	2303      	movs	r3, #3
 8007830:	e017      	b.n	8007862 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d101      	bne.n	800783c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007838:	2300      	movs	r3, #0
 800783a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	3b01      	subs	r3, #1
 8007840:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	689a      	ldr	r2, [r3, #8]
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	4013      	ands	r3, r2
 800784c:	68ba      	ldr	r2, [r7, #8]
 800784e:	429a      	cmp	r2, r3
 8007850:	bf0c      	ite	eq
 8007852:	2301      	moveq	r3, #1
 8007854:	2300      	movne	r3, #0
 8007856:	b2db      	uxtb	r3, r3
 8007858:	461a      	mov	r2, r3
 800785a:	79fb      	ldrb	r3, [r7, #7]
 800785c:	429a      	cmp	r2, r3
 800785e:	d19b      	bne.n	8007798 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007860:	2300      	movs	r3, #0
}
 8007862:	4618      	mov	r0, r3
 8007864:	3720      	adds	r7, #32
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	bf00      	nop
 800786c:	20000014 	.word	0x20000014

08007870 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b08a      	sub	sp, #40	@ 0x28
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	607a      	str	r2, [r7, #4]
 800787c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800787e:	2300      	movs	r3, #0
 8007880:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007882:	f7fa fea3 	bl	80025cc <HAL_GetTick>
 8007886:	4602      	mov	r2, r0
 8007888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800788a:	1a9b      	subs	r3, r3, r2
 800788c:	683a      	ldr	r2, [r7, #0]
 800788e:	4413      	add	r3, r2
 8007890:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007892:	f7fa fe9b 	bl	80025cc <HAL_GetTick>
 8007896:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	330c      	adds	r3, #12
 800789e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80078a0:	4b3d      	ldr	r3, [pc, #244]	@ (8007998 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80078a2:	681a      	ldr	r2, [r3, #0]
 80078a4:	4613      	mov	r3, r2
 80078a6:	009b      	lsls	r3, r3, #2
 80078a8:	4413      	add	r3, r2
 80078aa:	00da      	lsls	r2, r3, #3
 80078ac:	1ad3      	subs	r3, r2, r3
 80078ae:	0d1b      	lsrs	r3, r3, #20
 80078b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078b2:	fb02 f303 	mul.w	r3, r2, r3
 80078b6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80078b8:	e060      	b.n	800797c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80078c0:	d107      	bne.n	80078d2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d104      	bne.n	80078d2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80078c8:	69fb      	ldr	r3, [r7, #28]
 80078ca:	781b      	ldrb	r3, [r3, #0]
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80078d0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80078d8:	d050      	beq.n	800797c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80078da:	f7fa fe77 	bl	80025cc <HAL_GetTick>
 80078de:	4602      	mov	r2, r0
 80078e0:	6a3b      	ldr	r3, [r7, #32]
 80078e2:	1ad3      	subs	r3, r2, r3
 80078e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d902      	bls.n	80078f0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80078ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d13d      	bne.n	800796c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	685a      	ldr	r2, [r3, #4]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80078fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007908:	d111      	bne.n	800792e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007912:	d004      	beq.n	800791e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800791c:	d107      	bne.n	800792e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	681a      	ldr	r2, [r3, #0]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800792c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007932:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007936:	d10f      	bne.n	8007958 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	681a      	ldr	r2, [r3, #0]
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007946:	601a      	str	r2, [r3, #0]
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007956:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2201      	movs	r2, #1
 800795c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2200      	movs	r2, #0
 8007964:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007968:	2303      	movs	r3, #3
 800796a:	e010      	b.n	800798e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d101      	bne.n	8007976 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007972:	2300      	movs	r3, #0
 8007974:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007976:	69bb      	ldr	r3, [r7, #24]
 8007978:	3b01      	subs	r3, #1
 800797a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	689a      	ldr	r2, [r3, #8]
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	4013      	ands	r3, r2
 8007986:	687a      	ldr	r2, [r7, #4]
 8007988:	429a      	cmp	r2, r3
 800798a:	d196      	bne.n	80078ba <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800798c:	2300      	movs	r3, #0
}
 800798e:	4618      	mov	r0, r3
 8007990:	3728      	adds	r7, #40	@ 0x28
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}
 8007996:	bf00      	nop
 8007998:	20000014 	.word	0x20000014

0800799c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b086      	sub	sp, #24
 80079a0:	af02      	add	r7, sp, #8
 80079a2:	60f8      	str	r0, [r7, #12]
 80079a4:	60b9      	str	r1, [r7, #8]
 80079a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	9300      	str	r3, [sp, #0]
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	2200      	movs	r2, #0
 80079b0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80079b4:	68f8      	ldr	r0, [r7, #12]
 80079b6:	f7ff ff5b 	bl	8007870 <SPI_WaitFifoStateUntilTimeout>
 80079ba:	4603      	mov	r3, r0
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d007      	beq.n	80079d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079c4:	f043 0220 	orr.w	r2, r3, #32
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80079cc:	2303      	movs	r3, #3
 80079ce:	e027      	b.n	8007a20 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	9300      	str	r3, [sp, #0]
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	2200      	movs	r2, #0
 80079d8:	2180      	movs	r1, #128	@ 0x80
 80079da:	68f8      	ldr	r0, [r7, #12]
 80079dc:	f7ff fec0 	bl	8007760 <SPI_WaitFlagStateUntilTimeout>
 80079e0:	4603      	mov	r3, r0
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d007      	beq.n	80079f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079ea:	f043 0220 	orr.w	r2, r3, #32
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80079f2:	2303      	movs	r3, #3
 80079f4:	e014      	b.n	8007a20 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	9300      	str	r3, [sp, #0]
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	2200      	movs	r2, #0
 80079fe:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007a02:	68f8      	ldr	r0, [r7, #12]
 8007a04:	f7ff ff34 	bl	8007870 <SPI_WaitFifoStateUntilTimeout>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d007      	beq.n	8007a1e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a12:	f043 0220 	orr.w	r2, r3, #32
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007a1a:	2303      	movs	r3, #3
 8007a1c:	e000      	b.n	8007a20 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007a1e:	2300      	movs	r3, #0
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3710      	adds	r7, #16
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b082      	sub	sp, #8
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d101      	bne.n	8007a3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a36:	2301      	movs	r3, #1
 8007a38:	e040      	b.n	8007abc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d106      	bne.n	8007a50 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2200      	movs	r2, #0
 8007a46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f7fa fcc0 	bl	80023d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2224      	movs	r2, #36	@ 0x24
 8007a54:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f022 0201 	bic.w	r2, r2, #1
 8007a64:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d002      	beq.n	8007a74 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 fedc 	bl	800882c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f000 fc21 	bl	80082bc <UART_SetConfig>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d101      	bne.n	8007a84 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007a80:	2301      	movs	r3, #1
 8007a82:	e01b      	b.n	8007abc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	685a      	ldr	r2, [r3, #4]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007a92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	689a      	ldr	r2, [r3, #8]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007aa2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f042 0201 	orr.w	r2, r2, #1
 8007ab2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f000 ff5b 	bl	8008970 <UART_CheckIdleState>
 8007aba:	4603      	mov	r3, r0
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3708      	adds	r7, #8
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}

08007ac4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b08a      	sub	sp, #40	@ 0x28
 8007ac8:	af02      	add	r7, sp, #8
 8007aca:	60f8      	str	r0, [r7, #12]
 8007acc:	60b9      	str	r1, [r7, #8]
 8007ace:	603b      	str	r3, [r7, #0]
 8007ad0:	4613      	mov	r3, r2
 8007ad2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007ad8:	2b20      	cmp	r3, #32
 8007ada:	d177      	bne.n	8007bcc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d002      	beq.n	8007ae8 <HAL_UART_Transmit+0x24>
 8007ae2:	88fb      	ldrh	r3, [r7, #6]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d101      	bne.n	8007aec <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	e070      	b.n	8007bce <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	2200      	movs	r2, #0
 8007af0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2221      	movs	r2, #33	@ 0x21
 8007af8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007afa:	f7fa fd67 	bl	80025cc <HAL_GetTick>
 8007afe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	88fa      	ldrh	r2, [r7, #6]
 8007b04:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	88fa      	ldrh	r2, [r7, #6]
 8007b0c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b18:	d108      	bne.n	8007b2c <HAL_UART_Transmit+0x68>
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	691b      	ldr	r3, [r3, #16]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d104      	bne.n	8007b2c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007b22:	2300      	movs	r3, #0
 8007b24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	61bb      	str	r3, [r7, #24]
 8007b2a:	e003      	b.n	8007b34 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b30:	2300      	movs	r3, #0
 8007b32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007b34:	e02f      	b.n	8007b96 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	9300      	str	r3, [sp, #0]
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	2180      	movs	r1, #128	@ 0x80
 8007b40:	68f8      	ldr	r0, [r7, #12]
 8007b42:	f000 ffbd 	bl	8008ac0 <UART_WaitOnFlagUntilTimeout>
 8007b46:	4603      	mov	r3, r0
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d004      	beq.n	8007b56 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	2220      	movs	r2, #32
 8007b50:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007b52:	2303      	movs	r3, #3
 8007b54:	e03b      	b.n	8007bce <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007b56:	69fb      	ldr	r3, [r7, #28]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d10b      	bne.n	8007b74 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007b5c:	69bb      	ldr	r3, [r7, #24]
 8007b5e:	881a      	ldrh	r2, [r3, #0]
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b68:	b292      	uxth	r2, r2
 8007b6a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007b6c:	69bb      	ldr	r3, [r7, #24]
 8007b6e:	3302      	adds	r3, #2
 8007b70:	61bb      	str	r3, [r7, #24]
 8007b72:	e007      	b.n	8007b84 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007b74:	69fb      	ldr	r3, [r7, #28]
 8007b76:	781a      	ldrb	r2, [r3, #0]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007b7e:	69fb      	ldr	r3, [r7, #28]
 8007b80:	3301      	adds	r3, #1
 8007b82:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	3b01      	subs	r3, #1
 8007b8e:	b29a      	uxth	r2, r3
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d1c9      	bne.n	8007b36 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	9300      	str	r3, [sp, #0]
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	2140      	movs	r1, #64	@ 0x40
 8007bac:	68f8      	ldr	r0, [r7, #12]
 8007bae:	f000 ff87 	bl	8008ac0 <UART_WaitOnFlagUntilTimeout>
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d004      	beq.n	8007bc2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2220      	movs	r2, #32
 8007bbc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007bbe:	2303      	movs	r3, #3
 8007bc0:	e005      	b.n	8007bce <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2220      	movs	r2, #32
 8007bc6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	e000      	b.n	8007bce <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007bcc:	2302      	movs	r3, #2
  }
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3720      	adds	r7, #32
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}
	...

08007bd8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b08a      	sub	sp, #40	@ 0x28
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	60f8      	str	r0, [r7, #12]
 8007be0:	60b9      	str	r1, [r7, #8]
 8007be2:	4613      	mov	r3, r2
 8007be4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bec:	2b20      	cmp	r3, #32
 8007bee:	d137      	bne.n	8007c60 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d002      	beq.n	8007bfc <HAL_UART_Receive_IT+0x24>
 8007bf6:	88fb      	ldrh	r3, [r7, #6]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d101      	bne.n	8007c00 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	e030      	b.n	8007c62 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2200      	movs	r2, #0
 8007c04:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a18      	ldr	r2, [pc, #96]	@ (8007c6c <HAL_UART_Receive_IT+0x94>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d01f      	beq.n	8007c50 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d018      	beq.n	8007c50 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	e853 3f00 	ldrex	r3, [r3]
 8007c2a:	613b      	str	r3, [r7, #16]
   return(result);
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007c32:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	461a      	mov	r2, r3
 8007c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c3c:	623b      	str	r3, [r7, #32]
 8007c3e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c40:	69f9      	ldr	r1, [r7, #28]
 8007c42:	6a3a      	ldr	r2, [r7, #32]
 8007c44:	e841 2300 	strex	r3, r2, [r1]
 8007c48:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c4a:	69bb      	ldr	r3, [r7, #24]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d1e6      	bne.n	8007c1e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007c50:	88fb      	ldrh	r3, [r7, #6]
 8007c52:	461a      	mov	r2, r3
 8007c54:	68b9      	ldr	r1, [r7, #8]
 8007c56:	68f8      	ldr	r0, [r7, #12]
 8007c58:	f000 ffa0 	bl	8008b9c <UART_Start_Receive_IT>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	e000      	b.n	8007c62 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007c60:	2302      	movs	r3, #2
  }
}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3728      	adds	r7, #40	@ 0x28
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}
 8007c6a:	bf00      	nop
 8007c6c:	40008000 	.word	0x40008000

08007c70 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b0ba      	sub	sp, #232	@ 0xe8
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	69db      	ldr	r3, [r3, #28]
 8007c7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	689b      	ldr	r3, [r3, #8]
 8007c92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007c96:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007c9a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007c9e:	4013      	ands	r3, r2
 8007ca0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007ca4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d115      	bne.n	8007cd8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007cac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cb0:	f003 0320 	and.w	r3, r3, #32
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d00f      	beq.n	8007cd8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cbc:	f003 0320 	and.w	r3, r3, #32
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d009      	beq.n	8007cd8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	f000 82ca 	beq.w	8008262 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	4798      	blx	r3
      }
      return;
 8007cd6:	e2c4      	b.n	8008262 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007cd8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	f000 8117 	beq.w	8007f10 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007ce2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ce6:	f003 0301 	and.w	r3, r3, #1
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d106      	bne.n	8007cfc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007cee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007cf2:	4b85      	ldr	r3, [pc, #532]	@ (8007f08 <HAL_UART_IRQHandler+0x298>)
 8007cf4:	4013      	ands	r3, r2
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	f000 810a 	beq.w	8007f10 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007cfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d00:	f003 0301 	and.w	r3, r3, #1
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d011      	beq.n	8007d2c <HAL_UART_IRQHandler+0xbc>
 8007d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d00b      	beq.n	8007d2c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	2201      	movs	r2, #1
 8007d1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d22:	f043 0201 	orr.w	r2, r3, #1
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d30:	f003 0302 	and.w	r3, r3, #2
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d011      	beq.n	8007d5c <HAL_UART_IRQHandler+0xec>
 8007d38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d3c:	f003 0301 	and.w	r3, r3, #1
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d00b      	beq.n	8007d5c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	2202      	movs	r2, #2
 8007d4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d52:	f043 0204 	orr.w	r2, r3, #4
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d60:	f003 0304 	and.w	r3, r3, #4
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d011      	beq.n	8007d8c <HAL_UART_IRQHandler+0x11c>
 8007d68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d6c:	f003 0301 	and.w	r3, r3, #1
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d00b      	beq.n	8007d8c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	2204      	movs	r2, #4
 8007d7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d82:	f043 0202 	orr.w	r2, r3, #2
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007d8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d90:	f003 0308 	and.w	r3, r3, #8
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d017      	beq.n	8007dc8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d9c:	f003 0320 	and.w	r3, r3, #32
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d105      	bne.n	8007db0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007da4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007da8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d00b      	beq.n	8007dc8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	2208      	movs	r2, #8
 8007db6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007dbe:	f043 0208 	orr.w	r2, r3, #8
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007dc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007dcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d012      	beq.n	8007dfa <HAL_UART_IRQHandler+0x18a>
 8007dd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dd8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d00c      	beq.n	8007dfa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007de8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007df0:	f043 0220 	orr.w	r2, r3, #32
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	f000 8230 	beq.w	8008266 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007e06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e0a:	f003 0320 	and.w	r3, r3, #32
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d00d      	beq.n	8007e2e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007e12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e16:	f003 0320 	and.w	r3, r3, #32
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d007      	beq.n	8007e2e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d003      	beq.n	8007e2e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e34:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e42:	2b40      	cmp	r3, #64	@ 0x40
 8007e44:	d005      	beq.n	8007e52 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007e46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e4a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d04f      	beq.n	8007ef2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f000 ff68 	bl	8008d28 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	689b      	ldr	r3, [r3, #8]
 8007e5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e62:	2b40      	cmp	r3, #64	@ 0x40
 8007e64:	d141      	bne.n	8007eea <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	3308      	adds	r3, #8
 8007e6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e70:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007e74:	e853 3f00 	ldrex	r3, [r3]
 8007e78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007e7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	3308      	adds	r3, #8
 8007e8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007e92:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007e96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e9a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007e9e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007ea2:	e841 2300 	strex	r3, r2, [r1]
 8007ea6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007eaa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d1d9      	bne.n	8007e66 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d013      	beq.n	8007ee2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ebe:	4a13      	ldr	r2, [pc, #76]	@ (8007f0c <HAL_UART_IRQHandler+0x29c>)
 8007ec0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f7fa fe18 	bl	8002afc <HAL_DMA_Abort_IT>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d017      	beq.n	8007f02 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ed8:	687a      	ldr	r2, [r7, #4]
 8007eda:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007edc:	4610      	mov	r0, r2
 8007ede:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ee0:	e00f      	b.n	8007f02 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 f9d4 	bl	8008290 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ee8:	e00b      	b.n	8007f02 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f000 f9d0 	bl	8008290 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ef0:	e007      	b.n	8007f02 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f000 f9cc 	bl	8008290 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2200      	movs	r2, #0
 8007efc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007f00:	e1b1      	b.n	8008266 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f02:	bf00      	nop
    return;
 8007f04:	e1af      	b.n	8008266 <HAL_UART_IRQHandler+0x5f6>
 8007f06:	bf00      	nop
 8007f08:	04000120 	.word	0x04000120
 8007f0c:	08008df1 	.word	0x08008df1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	f040 816a 	bne.w	80081ee <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f1e:	f003 0310 	and.w	r3, r3, #16
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	f000 8163 	beq.w	80081ee <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007f28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f2c:	f003 0310 	and.w	r3, r3, #16
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	f000 815c 	beq.w	80081ee <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	2210      	movs	r2, #16
 8007f3c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	689b      	ldr	r3, [r3, #8]
 8007f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f48:	2b40      	cmp	r3, #64	@ 0x40
 8007f4a:	f040 80d4 	bne.w	80080f6 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007f5a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	f000 80ad 	beq.w	80080be <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007f6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f6e:	429a      	cmp	r2, r3
 8007f70:	f080 80a5 	bcs.w	80080be <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f7a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 0320 	and.w	r3, r3, #32
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	f040 8086 	bne.w	800809c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f98:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007f9c:	e853 3f00 	ldrex	r3, [r3]
 8007fa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007fa4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007fa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007fac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	461a      	mov	r2, r3
 8007fb6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007fba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007fbe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007fc6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007fca:	e841 2300 	strex	r3, r2, [r1]
 8007fce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007fd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d1da      	bne.n	8007f90 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	3308      	adds	r3, #8
 8007fe0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fe2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007fe4:	e853 3f00 	ldrex	r3, [r3]
 8007fe8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007fea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007fec:	f023 0301 	bic.w	r3, r3, #1
 8007ff0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	3308      	adds	r3, #8
 8007ffa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007ffe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008002:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008004:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008006:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800800a:	e841 2300 	strex	r3, r2, [r1]
 800800e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008010:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008012:	2b00      	cmp	r3, #0
 8008014:	d1e1      	bne.n	8007fda <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	3308      	adds	r3, #8
 800801c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800801e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008020:	e853 3f00 	ldrex	r3, [r3]
 8008024:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008026:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008028:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800802c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	3308      	adds	r3, #8
 8008036:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800803a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800803c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800803e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008040:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008042:	e841 2300 	strex	r3, r2, [r1]
 8008046:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008048:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800804a:	2b00      	cmp	r3, #0
 800804c:	d1e3      	bne.n	8008016 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2220      	movs	r2, #32
 8008052:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2200      	movs	r2, #0
 800805a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008062:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008064:	e853 3f00 	ldrex	r3, [r3]
 8008068:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800806a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800806c:	f023 0310 	bic.w	r3, r3, #16
 8008070:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	461a      	mov	r2, r3
 800807a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800807e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008080:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008082:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008084:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008086:	e841 2300 	strex	r3, r2, [r1]
 800808a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800808c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800808e:	2b00      	cmp	r3, #0
 8008090:	d1e4      	bne.n	800805c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008096:	4618      	mov	r0, r3
 8008098:	f7fa fcf2 	bl	8002a80 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2202      	movs	r2, #2
 80080a0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80080ae:	b29b      	uxth	r3, r3
 80080b0:	1ad3      	subs	r3, r2, r3
 80080b2:	b29b      	uxth	r3, r3
 80080b4:	4619      	mov	r1, r3
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f000 f8f4 	bl	80082a4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80080bc:	e0d5      	b.n	800826a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80080c4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80080c8:	429a      	cmp	r2, r3
 80080ca:	f040 80ce 	bne.w	800826a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f003 0320 	and.w	r3, r3, #32
 80080da:	2b20      	cmp	r3, #32
 80080dc:	f040 80c5 	bne.w	800826a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2202      	movs	r2, #2
 80080e4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80080ec:	4619      	mov	r1, r3
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f000 f8d8 	bl	80082a4 <HAL_UARTEx_RxEventCallback>
      return;
 80080f4:	e0b9      	b.n	800826a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008102:	b29b      	uxth	r3, r3
 8008104:	1ad3      	subs	r3, r2, r3
 8008106:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008110:	b29b      	uxth	r3, r3
 8008112:	2b00      	cmp	r3, #0
 8008114:	f000 80ab 	beq.w	800826e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8008118:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800811c:	2b00      	cmp	r3, #0
 800811e:	f000 80a6 	beq.w	800826e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800812a:	e853 3f00 	ldrex	r3, [r3]
 800812e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008132:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008136:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	461a      	mov	r2, r3
 8008140:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008144:	647b      	str	r3, [r7, #68]	@ 0x44
 8008146:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008148:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800814a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800814c:	e841 2300 	strex	r3, r2, [r1]
 8008150:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008152:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008154:	2b00      	cmp	r3, #0
 8008156:	d1e4      	bne.n	8008122 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	3308      	adds	r3, #8
 800815e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008162:	e853 3f00 	ldrex	r3, [r3]
 8008166:	623b      	str	r3, [r7, #32]
   return(result);
 8008168:	6a3b      	ldr	r3, [r7, #32]
 800816a:	f023 0301 	bic.w	r3, r3, #1
 800816e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	3308      	adds	r3, #8
 8008178:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800817c:	633a      	str	r2, [r7, #48]	@ 0x30
 800817e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008180:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008182:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008184:	e841 2300 	strex	r3, r2, [r1]
 8008188:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800818a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800818c:	2b00      	cmp	r3, #0
 800818e:	d1e3      	bne.n	8008158 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2220      	movs	r2, #32
 8008194:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2200      	movs	r2, #0
 800819c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2200      	movs	r2, #0
 80081a2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081aa:	693b      	ldr	r3, [r7, #16]
 80081ac:	e853 3f00 	ldrex	r3, [r3]
 80081b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	f023 0310 	bic.w	r3, r3, #16
 80081b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	461a      	mov	r2, r3
 80081c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80081c6:	61fb      	str	r3, [r7, #28]
 80081c8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ca:	69b9      	ldr	r1, [r7, #24]
 80081cc:	69fa      	ldr	r2, [r7, #28]
 80081ce:	e841 2300 	strex	r3, r2, [r1]
 80081d2:	617b      	str	r3, [r7, #20]
   return(result);
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d1e4      	bne.n	80081a4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2202      	movs	r2, #2
 80081de:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80081e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80081e4:	4619      	mov	r1, r3
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	f000 f85c 	bl	80082a4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80081ec:	e03f      	b.n	800826e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80081ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d00e      	beq.n	8008218 <HAL_UART_IRQHandler+0x5a8>
 80081fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008202:	2b00      	cmp	r3, #0
 8008204:	d008      	beq.n	8008218 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800820e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f000 ffe9 	bl	80091e8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008216:	e02d      	b.n	8008274 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800821c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008220:	2b00      	cmp	r3, #0
 8008222:	d00e      	beq.n	8008242 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008228:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800822c:	2b00      	cmp	r3, #0
 800822e:	d008      	beq.n	8008242 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008234:	2b00      	cmp	r3, #0
 8008236:	d01c      	beq.n	8008272 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	4798      	blx	r3
    }
    return;
 8008240:	e017      	b.n	8008272 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008242:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800824a:	2b00      	cmp	r3, #0
 800824c:	d012      	beq.n	8008274 <HAL_UART_IRQHandler+0x604>
 800824e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00c      	beq.n	8008274 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f000 fdde 	bl	8008e1c <UART_EndTransmit_IT>
    return;
 8008260:	e008      	b.n	8008274 <HAL_UART_IRQHandler+0x604>
      return;
 8008262:	bf00      	nop
 8008264:	e006      	b.n	8008274 <HAL_UART_IRQHandler+0x604>
    return;
 8008266:	bf00      	nop
 8008268:	e004      	b.n	8008274 <HAL_UART_IRQHandler+0x604>
      return;
 800826a:	bf00      	nop
 800826c:	e002      	b.n	8008274 <HAL_UART_IRQHandler+0x604>
      return;
 800826e:	bf00      	nop
 8008270:	e000      	b.n	8008274 <HAL_UART_IRQHandler+0x604>
    return;
 8008272:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008274:	37e8      	adds	r7, #232	@ 0xe8
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}
 800827a:	bf00      	nop

0800827c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800827c:	b480      	push	{r7}
 800827e:	b083      	sub	sp, #12
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008284:	bf00      	nop
 8008286:	370c      	adds	r7, #12
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr

08008290 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008290:	b480      	push	{r7}
 8008292:	b083      	sub	sp, #12
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008298:	bf00      	nop
 800829a:	370c      	adds	r7, #12
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr

080082a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b083      	sub	sp, #12
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	460b      	mov	r3, r1
 80082ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80082b0:	bf00      	nop
 80082b2:	370c      	adds	r7, #12
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr

080082bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80082c0:	b08a      	sub	sp, #40	@ 0x28
 80082c2:	af00      	add	r7, sp, #0
 80082c4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80082c6:	2300      	movs	r3, #0
 80082c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	689a      	ldr	r2, [r3, #8]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	691b      	ldr	r3, [r3, #16]
 80082d4:	431a      	orrs	r2, r3
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	695b      	ldr	r3, [r3, #20]
 80082da:	431a      	orrs	r2, r3
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	69db      	ldr	r3, [r3, #28]
 80082e0:	4313      	orrs	r3, r2
 80082e2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	4ba4      	ldr	r3, [pc, #656]	@ (800857c <UART_SetConfig+0x2c0>)
 80082ec:	4013      	ands	r3, r2
 80082ee:	68fa      	ldr	r2, [r7, #12]
 80082f0:	6812      	ldr	r2, [r2, #0]
 80082f2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80082f4:	430b      	orrs	r3, r1
 80082f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	68da      	ldr	r2, [r3, #12]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	430a      	orrs	r2, r1
 800830c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	699b      	ldr	r3, [r3, #24]
 8008312:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a99      	ldr	r2, [pc, #612]	@ (8008580 <UART_SetConfig+0x2c4>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d004      	beq.n	8008328 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	6a1b      	ldr	r3, [r3, #32]
 8008322:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008324:	4313      	orrs	r3, r2
 8008326:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008338:	430a      	orrs	r2, r1
 800833a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a90      	ldr	r2, [pc, #576]	@ (8008584 <UART_SetConfig+0x2c8>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d126      	bne.n	8008394 <UART_SetConfig+0xd8>
 8008346:	4b90      	ldr	r3, [pc, #576]	@ (8008588 <UART_SetConfig+0x2cc>)
 8008348:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800834c:	f003 0303 	and.w	r3, r3, #3
 8008350:	2b03      	cmp	r3, #3
 8008352:	d81b      	bhi.n	800838c <UART_SetConfig+0xd0>
 8008354:	a201      	add	r2, pc, #4	@ (adr r2, 800835c <UART_SetConfig+0xa0>)
 8008356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800835a:	bf00      	nop
 800835c:	0800836d 	.word	0x0800836d
 8008360:	0800837d 	.word	0x0800837d
 8008364:	08008375 	.word	0x08008375
 8008368:	08008385 	.word	0x08008385
 800836c:	2301      	movs	r3, #1
 800836e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008372:	e116      	b.n	80085a2 <UART_SetConfig+0x2e6>
 8008374:	2302      	movs	r3, #2
 8008376:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800837a:	e112      	b.n	80085a2 <UART_SetConfig+0x2e6>
 800837c:	2304      	movs	r3, #4
 800837e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008382:	e10e      	b.n	80085a2 <UART_SetConfig+0x2e6>
 8008384:	2308      	movs	r3, #8
 8008386:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800838a:	e10a      	b.n	80085a2 <UART_SetConfig+0x2e6>
 800838c:	2310      	movs	r3, #16
 800838e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008392:	e106      	b.n	80085a2 <UART_SetConfig+0x2e6>
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4a7c      	ldr	r2, [pc, #496]	@ (800858c <UART_SetConfig+0x2d0>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d138      	bne.n	8008410 <UART_SetConfig+0x154>
 800839e:	4b7a      	ldr	r3, [pc, #488]	@ (8008588 <UART_SetConfig+0x2cc>)
 80083a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083a4:	f003 030c 	and.w	r3, r3, #12
 80083a8:	2b0c      	cmp	r3, #12
 80083aa:	d82d      	bhi.n	8008408 <UART_SetConfig+0x14c>
 80083ac:	a201      	add	r2, pc, #4	@ (adr r2, 80083b4 <UART_SetConfig+0xf8>)
 80083ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083b2:	bf00      	nop
 80083b4:	080083e9 	.word	0x080083e9
 80083b8:	08008409 	.word	0x08008409
 80083bc:	08008409 	.word	0x08008409
 80083c0:	08008409 	.word	0x08008409
 80083c4:	080083f9 	.word	0x080083f9
 80083c8:	08008409 	.word	0x08008409
 80083cc:	08008409 	.word	0x08008409
 80083d0:	08008409 	.word	0x08008409
 80083d4:	080083f1 	.word	0x080083f1
 80083d8:	08008409 	.word	0x08008409
 80083dc:	08008409 	.word	0x08008409
 80083e0:	08008409 	.word	0x08008409
 80083e4:	08008401 	.word	0x08008401
 80083e8:	2300      	movs	r3, #0
 80083ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083ee:	e0d8      	b.n	80085a2 <UART_SetConfig+0x2e6>
 80083f0:	2302      	movs	r3, #2
 80083f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083f6:	e0d4      	b.n	80085a2 <UART_SetConfig+0x2e6>
 80083f8:	2304      	movs	r3, #4
 80083fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083fe:	e0d0      	b.n	80085a2 <UART_SetConfig+0x2e6>
 8008400:	2308      	movs	r3, #8
 8008402:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008406:	e0cc      	b.n	80085a2 <UART_SetConfig+0x2e6>
 8008408:	2310      	movs	r3, #16
 800840a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800840e:	e0c8      	b.n	80085a2 <UART_SetConfig+0x2e6>
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a5e      	ldr	r2, [pc, #376]	@ (8008590 <UART_SetConfig+0x2d4>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d125      	bne.n	8008466 <UART_SetConfig+0x1aa>
 800841a:	4b5b      	ldr	r3, [pc, #364]	@ (8008588 <UART_SetConfig+0x2cc>)
 800841c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008420:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008424:	2b30      	cmp	r3, #48	@ 0x30
 8008426:	d016      	beq.n	8008456 <UART_SetConfig+0x19a>
 8008428:	2b30      	cmp	r3, #48	@ 0x30
 800842a:	d818      	bhi.n	800845e <UART_SetConfig+0x1a2>
 800842c:	2b20      	cmp	r3, #32
 800842e:	d00a      	beq.n	8008446 <UART_SetConfig+0x18a>
 8008430:	2b20      	cmp	r3, #32
 8008432:	d814      	bhi.n	800845e <UART_SetConfig+0x1a2>
 8008434:	2b00      	cmp	r3, #0
 8008436:	d002      	beq.n	800843e <UART_SetConfig+0x182>
 8008438:	2b10      	cmp	r3, #16
 800843a:	d008      	beq.n	800844e <UART_SetConfig+0x192>
 800843c:	e00f      	b.n	800845e <UART_SetConfig+0x1a2>
 800843e:	2300      	movs	r3, #0
 8008440:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008444:	e0ad      	b.n	80085a2 <UART_SetConfig+0x2e6>
 8008446:	2302      	movs	r3, #2
 8008448:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800844c:	e0a9      	b.n	80085a2 <UART_SetConfig+0x2e6>
 800844e:	2304      	movs	r3, #4
 8008450:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008454:	e0a5      	b.n	80085a2 <UART_SetConfig+0x2e6>
 8008456:	2308      	movs	r3, #8
 8008458:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800845c:	e0a1      	b.n	80085a2 <UART_SetConfig+0x2e6>
 800845e:	2310      	movs	r3, #16
 8008460:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008464:	e09d      	b.n	80085a2 <UART_SetConfig+0x2e6>
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a4a      	ldr	r2, [pc, #296]	@ (8008594 <UART_SetConfig+0x2d8>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d125      	bne.n	80084bc <UART_SetConfig+0x200>
 8008470:	4b45      	ldr	r3, [pc, #276]	@ (8008588 <UART_SetConfig+0x2cc>)
 8008472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008476:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800847a:	2bc0      	cmp	r3, #192	@ 0xc0
 800847c:	d016      	beq.n	80084ac <UART_SetConfig+0x1f0>
 800847e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008480:	d818      	bhi.n	80084b4 <UART_SetConfig+0x1f8>
 8008482:	2b80      	cmp	r3, #128	@ 0x80
 8008484:	d00a      	beq.n	800849c <UART_SetConfig+0x1e0>
 8008486:	2b80      	cmp	r3, #128	@ 0x80
 8008488:	d814      	bhi.n	80084b4 <UART_SetConfig+0x1f8>
 800848a:	2b00      	cmp	r3, #0
 800848c:	d002      	beq.n	8008494 <UART_SetConfig+0x1d8>
 800848e:	2b40      	cmp	r3, #64	@ 0x40
 8008490:	d008      	beq.n	80084a4 <UART_SetConfig+0x1e8>
 8008492:	e00f      	b.n	80084b4 <UART_SetConfig+0x1f8>
 8008494:	2300      	movs	r3, #0
 8008496:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800849a:	e082      	b.n	80085a2 <UART_SetConfig+0x2e6>
 800849c:	2302      	movs	r3, #2
 800849e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084a2:	e07e      	b.n	80085a2 <UART_SetConfig+0x2e6>
 80084a4:	2304      	movs	r3, #4
 80084a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084aa:	e07a      	b.n	80085a2 <UART_SetConfig+0x2e6>
 80084ac:	2308      	movs	r3, #8
 80084ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084b2:	e076      	b.n	80085a2 <UART_SetConfig+0x2e6>
 80084b4:	2310      	movs	r3, #16
 80084b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084ba:	e072      	b.n	80085a2 <UART_SetConfig+0x2e6>
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a35      	ldr	r2, [pc, #212]	@ (8008598 <UART_SetConfig+0x2dc>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d12a      	bne.n	800851c <UART_SetConfig+0x260>
 80084c6:	4b30      	ldr	r3, [pc, #192]	@ (8008588 <UART_SetConfig+0x2cc>)
 80084c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80084d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084d4:	d01a      	beq.n	800850c <UART_SetConfig+0x250>
 80084d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084da:	d81b      	bhi.n	8008514 <UART_SetConfig+0x258>
 80084dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084e0:	d00c      	beq.n	80084fc <UART_SetConfig+0x240>
 80084e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084e6:	d815      	bhi.n	8008514 <UART_SetConfig+0x258>
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d003      	beq.n	80084f4 <UART_SetConfig+0x238>
 80084ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084f0:	d008      	beq.n	8008504 <UART_SetConfig+0x248>
 80084f2:	e00f      	b.n	8008514 <UART_SetConfig+0x258>
 80084f4:	2300      	movs	r3, #0
 80084f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084fa:	e052      	b.n	80085a2 <UART_SetConfig+0x2e6>
 80084fc:	2302      	movs	r3, #2
 80084fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008502:	e04e      	b.n	80085a2 <UART_SetConfig+0x2e6>
 8008504:	2304      	movs	r3, #4
 8008506:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800850a:	e04a      	b.n	80085a2 <UART_SetConfig+0x2e6>
 800850c:	2308      	movs	r3, #8
 800850e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008512:	e046      	b.n	80085a2 <UART_SetConfig+0x2e6>
 8008514:	2310      	movs	r3, #16
 8008516:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800851a:	e042      	b.n	80085a2 <UART_SetConfig+0x2e6>
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a17      	ldr	r2, [pc, #92]	@ (8008580 <UART_SetConfig+0x2c4>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d13a      	bne.n	800859c <UART_SetConfig+0x2e0>
 8008526:	4b18      	ldr	r3, [pc, #96]	@ (8008588 <UART_SetConfig+0x2cc>)
 8008528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800852c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008530:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008534:	d01a      	beq.n	800856c <UART_SetConfig+0x2b0>
 8008536:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800853a:	d81b      	bhi.n	8008574 <UART_SetConfig+0x2b8>
 800853c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008540:	d00c      	beq.n	800855c <UART_SetConfig+0x2a0>
 8008542:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008546:	d815      	bhi.n	8008574 <UART_SetConfig+0x2b8>
 8008548:	2b00      	cmp	r3, #0
 800854a:	d003      	beq.n	8008554 <UART_SetConfig+0x298>
 800854c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008550:	d008      	beq.n	8008564 <UART_SetConfig+0x2a8>
 8008552:	e00f      	b.n	8008574 <UART_SetConfig+0x2b8>
 8008554:	2300      	movs	r3, #0
 8008556:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800855a:	e022      	b.n	80085a2 <UART_SetConfig+0x2e6>
 800855c:	2302      	movs	r3, #2
 800855e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008562:	e01e      	b.n	80085a2 <UART_SetConfig+0x2e6>
 8008564:	2304      	movs	r3, #4
 8008566:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800856a:	e01a      	b.n	80085a2 <UART_SetConfig+0x2e6>
 800856c:	2308      	movs	r3, #8
 800856e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008572:	e016      	b.n	80085a2 <UART_SetConfig+0x2e6>
 8008574:	2310      	movs	r3, #16
 8008576:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800857a:	e012      	b.n	80085a2 <UART_SetConfig+0x2e6>
 800857c:	efff69f3 	.word	0xefff69f3
 8008580:	40008000 	.word	0x40008000
 8008584:	40013800 	.word	0x40013800
 8008588:	40021000 	.word	0x40021000
 800858c:	40004400 	.word	0x40004400
 8008590:	40004800 	.word	0x40004800
 8008594:	40004c00 	.word	0x40004c00
 8008598:	40005000 	.word	0x40005000
 800859c:	2310      	movs	r3, #16
 800859e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4a9f      	ldr	r2, [pc, #636]	@ (8008824 <UART_SetConfig+0x568>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d17a      	bne.n	80086a2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80085ac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80085b0:	2b08      	cmp	r3, #8
 80085b2:	d824      	bhi.n	80085fe <UART_SetConfig+0x342>
 80085b4:	a201      	add	r2, pc, #4	@ (adr r2, 80085bc <UART_SetConfig+0x300>)
 80085b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ba:	bf00      	nop
 80085bc:	080085e1 	.word	0x080085e1
 80085c0:	080085ff 	.word	0x080085ff
 80085c4:	080085e9 	.word	0x080085e9
 80085c8:	080085ff 	.word	0x080085ff
 80085cc:	080085ef 	.word	0x080085ef
 80085d0:	080085ff 	.word	0x080085ff
 80085d4:	080085ff 	.word	0x080085ff
 80085d8:	080085ff 	.word	0x080085ff
 80085dc:	080085f7 	.word	0x080085f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085e0:	f7fc f96a 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 80085e4:	61f8      	str	r0, [r7, #28]
        break;
 80085e6:	e010      	b.n	800860a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80085e8:	4b8f      	ldr	r3, [pc, #572]	@ (8008828 <UART_SetConfig+0x56c>)
 80085ea:	61fb      	str	r3, [r7, #28]
        break;
 80085ec:	e00d      	b.n	800860a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085ee:	f7fc f8cb 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 80085f2:	61f8      	str	r0, [r7, #28]
        break;
 80085f4:	e009      	b.n	800860a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085fa:	61fb      	str	r3, [r7, #28]
        break;
 80085fc:	e005      	b.n	800860a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80085fe:	2300      	movs	r3, #0
 8008600:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008602:	2301      	movs	r3, #1
 8008604:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008608:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800860a:	69fb      	ldr	r3, [r7, #28]
 800860c:	2b00      	cmp	r3, #0
 800860e:	f000 80fb 	beq.w	8008808 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	685a      	ldr	r2, [r3, #4]
 8008616:	4613      	mov	r3, r2
 8008618:	005b      	lsls	r3, r3, #1
 800861a:	4413      	add	r3, r2
 800861c:	69fa      	ldr	r2, [r7, #28]
 800861e:	429a      	cmp	r2, r3
 8008620:	d305      	bcc.n	800862e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	685b      	ldr	r3, [r3, #4]
 8008626:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008628:	69fa      	ldr	r2, [r7, #28]
 800862a:	429a      	cmp	r2, r3
 800862c:	d903      	bls.n	8008636 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800862e:	2301      	movs	r3, #1
 8008630:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008634:	e0e8      	b.n	8008808 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008636:	69fb      	ldr	r3, [r7, #28]
 8008638:	2200      	movs	r2, #0
 800863a:	461c      	mov	r4, r3
 800863c:	4615      	mov	r5, r2
 800863e:	f04f 0200 	mov.w	r2, #0
 8008642:	f04f 0300 	mov.w	r3, #0
 8008646:	022b      	lsls	r3, r5, #8
 8008648:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800864c:	0222      	lsls	r2, r4, #8
 800864e:	68f9      	ldr	r1, [r7, #12]
 8008650:	6849      	ldr	r1, [r1, #4]
 8008652:	0849      	lsrs	r1, r1, #1
 8008654:	2000      	movs	r0, #0
 8008656:	4688      	mov	r8, r1
 8008658:	4681      	mov	r9, r0
 800865a:	eb12 0a08 	adds.w	sl, r2, r8
 800865e:	eb43 0b09 	adc.w	fp, r3, r9
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	2200      	movs	r2, #0
 8008668:	603b      	str	r3, [r7, #0]
 800866a:	607a      	str	r2, [r7, #4]
 800866c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008670:	4650      	mov	r0, sl
 8008672:	4659      	mov	r1, fp
 8008674:	f7f8 fa2a 	bl	8000acc <__aeabi_uldivmod>
 8008678:	4602      	mov	r2, r0
 800867a:	460b      	mov	r3, r1
 800867c:	4613      	mov	r3, r2
 800867e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008680:	69bb      	ldr	r3, [r7, #24]
 8008682:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008686:	d308      	bcc.n	800869a <UART_SetConfig+0x3de>
 8008688:	69bb      	ldr	r3, [r7, #24]
 800868a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800868e:	d204      	bcs.n	800869a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	69ba      	ldr	r2, [r7, #24]
 8008696:	60da      	str	r2, [r3, #12]
 8008698:	e0b6      	b.n	8008808 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800869a:	2301      	movs	r3, #1
 800869c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80086a0:	e0b2      	b.n	8008808 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	69db      	ldr	r3, [r3, #28]
 80086a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80086aa:	d15e      	bne.n	800876a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80086ac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80086b0:	2b08      	cmp	r3, #8
 80086b2:	d828      	bhi.n	8008706 <UART_SetConfig+0x44a>
 80086b4:	a201      	add	r2, pc, #4	@ (adr r2, 80086bc <UART_SetConfig+0x400>)
 80086b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ba:	bf00      	nop
 80086bc:	080086e1 	.word	0x080086e1
 80086c0:	080086e9 	.word	0x080086e9
 80086c4:	080086f1 	.word	0x080086f1
 80086c8:	08008707 	.word	0x08008707
 80086cc:	080086f7 	.word	0x080086f7
 80086d0:	08008707 	.word	0x08008707
 80086d4:	08008707 	.word	0x08008707
 80086d8:	08008707 	.word	0x08008707
 80086dc:	080086ff 	.word	0x080086ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086e0:	f7fc f8ea 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 80086e4:	61f8      	str	r0, [r7, #28]
        break;
 80086e6:	e014      	b.n	8008712 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086e8:	f7fc f8fc 	bl	80048e4 <HAL_RCC_GetPCLK2Freq>
 80086ec:	61f8      	str	r0, [r7, #28]
        break;
 80086ee:	e010      	b.n	8008712 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80086f0:	4b4d      	ldr	r3, [pc, #308]	@ (8008828 <UART_SetConfig+0x56c>)
 80086f2:	61fb      	str	r3, [r7, #28]
        break;
 80086f4:	e00d      	b.n	8008712 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086f6:	f7fc f847 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 80086fa:	61f8      	str	r0, [r7, #28]
        break;
 80086fc:	e009      	b.n	8008712 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008702:	61fb      	str	r3, [r7, #28]
        break;
 8008704:	e005      	b.n	8008712 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008706:	2300      	movs	r3, #0
 8008708:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800870a:	2301      	movs	r3, #1
 800870c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008710:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008712:	69fb      	ldr	r3, [r7, #28]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d077      	beq.n	8008808 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008718:	69fb      	ldr	r3, [r7, #28]
 800871a:	005a      	lsls	r2, r3, #1
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	085b      	lsrs	r3, r3, #1
 8008722:	441a      	add	r2, r3
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	fbb2 f3f3 	udiv	r3, r2, r3
 800872c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800872e:	69bb      	ldr	r3, [r7, #24]
 8008730:	2b0f      	cmp	r3, #15
 8008732:	d916      	bls.n	8008762 <UART_SetConfig+0x4a6>
 8008734:	69bb      	ldr	r3, [r7, #24]
 8008736:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800873a:	d212      	bcs.n	8008762 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800873c:	69bb      	ldr	r3, [r7, #24]
 800873e:	b29b      	uxth	r3, r3
 8008740:	f023 030f 	bic.w	r3, r3, #15
 8008744:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008746:	69bb      	ldr	r3, [r7, #24]
 8008748:	085b      	lsrs	r3, r3, #1
 800874a:	b29b      	uxth	r3, r3
 800874c:	f003 0307 	and.w	r3, r3, #7
 8008750:	b29a      	uxth	r2, r3
 8008752:	8afb      	ldrh	r3, [r7, #22]
 8008754:	4313      	orrs	r3, r2
 8008756:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	8afa      	ldrh	r2, [r7, #22]
 800875e:	60da      	str	r2, [r3, #12]
 8008760:	e052      	b.n	8008808 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008762:	2301      	movs	r3, #1
 8008764:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008768:	e04e      	b.n	8008808 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800876a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800876e:	2b08      	cmp	r3, #8
 8008770:	d827      	bhi.n	80087c2 <UART_SetConfig+0x506>
 8008772:	a201      	add	r2, pc, #4	@ (adr r2, 8008778 <UART_SetConfig+0x4bc>)
 8008774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008778:	0800879d 	.word	0x0800879d
 800877c:	080087a5 	.word	0x080087a5
 8008780:	080087ad 	.word	0x080087ad
 8008784:	080087c3 	.word	0x080087c3
 8008788:	080087b3 	.word	0x080087b3
 800878c:	080087c3 	.word	0x080087c3
 8008790:	080087c3 	.word	0x080087c3
 8008794:	080087c3 	.word	0x080087c3
 8008798:	080087bb 	.word	0x080087bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800879c:	f7fc f88c 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 80087a0:	61f8      	str	r0, [r7, #28]
        break;
 80087a2:	e014      	b.n	80087ce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087a4:	f7fc f89e 	bl	80048e4 <HAL_RCC_GetPCLK2Freq>
 80087a8:	61f8      	str	r0, [r7, #28]
        break;
 80087aa:	e010      	b.n	80087ce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80087ac:	4b1e      	ldr	r3, [pc, #120]	@ (8008828 <UART_SetConfig+0x56c>)
 80087ae:	61fb      	str	r3, [r7, #28]
        break;
 80087b0:	e00d      	b.n	80087ce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80087b2:	f7fb ffe9 	bl	8004788 <HAL_RCC_GetSysClockFreq>
 80087b6:	61f8      	str	r0, [r7, #28]
        break;
 80087b8:	e009      	b.n	80087ce <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80087ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80087be:	61fb      	str	r3, [r7, #28]
        break;
 80087c0:	e005      	b.n	80087ce <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80087c2:	2300      	movs	r3, #0
 80087c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80087c6:	2301      	movs	r3, #1
 80087c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80087cc:	bf00      	nop
    }

    if (pclk != 0U)
 80087ce:	69fb      	ldr	r3, [r7, #28]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d019      	beq.n	8008808 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	685b      	ldr	r3, [r3, #4]
 80087d8:	085a      	lsrs	r2, r3, #1
 80087da:	69fb      	ldr	r3, [r7, #28]
 80087dc:	441a      	add	r2, r3
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80087e6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80087e8:	69bb      	ldr	r3, [r7, #24]
 80087ea:	2b0f      	cmp	r3, #15
 80087ec:	d909      	bls.n	8008802 <UART_SetConfig+0x546>
 80087ee:	69bb      	ldr	r3, [r7, #24]
 80087f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087f4:	d205      	bcs.n	8008802 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80087f6:	69bb      	ldr	r3, [r7, #24]
 80087f8:	b29a      	uxth	r2, r3
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	60da      	str	r2, [r3, #12]
 8008800:	e002      	b.n	8008808 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008802:	2301      	movs	r3, #1
 8008804:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	2200      	movs	r2, #0
 800880c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008814:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008818:	4618      	mov	r0, r3
 800881a:	3728      	adds	r7, #40	@ 0x28
 800881c:	46bd      	mov	sp, r7
 800881e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008822:	bf00      	nop
 8008824:	40008000 	.word	0x40008000
 8008828:	00f42400 	.word	0x00f42400

0800882c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800882c:	b480      	push	{r7}
 800882e:	b083      	sub	sp, #12
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008838:	f003 0308 	and.w	r3, r3, #8
 800883c:	2b00      	cmp	r3, #0
 800883e:	d00a      	beq.n	8008856 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	430a      	orrs	r2, r1
 8008854:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800885a:	f003 0301 	and.w	r3, r3, #1
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00a      	beq.n	8008878 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	430a      	orrs	r2, r1
 8008876:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800887c:	f003 0302 	and.w	r3, r3, #2
 8008880:	2b00      	cmp	r3, #0
 8008882:	d00a      	beq.n	800889a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	430a      	orrs	r2, r1
 8008898:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800889e:	f003 0304 	and.w	r3, r3, #4
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d00a      	beq.n	80088bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	430a      	orrs	r2, r1
 80088ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088c0:	f003 0310 	and.w	r3, r3, #16
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d00a      	beq.n	80088de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	689b      	ldr	r3, [r3, #8]
 80088ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	430a      	orrs	r2, r1
 80088dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088e2:	f003 0320 	and.w	r3, r3, #32
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d00a      	beq.n	8008900 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	689b      	ldr	r3, [r3, #8]
 80088f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	430a      	orrs	r2, r1
 80088fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008908:	2b00      	cmp	r3, #0
 800890a:	d01a      	beq.n	8008942 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	685b      	ldr	r3, [r3, #4]
 8008912:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	430a      	orrs	r2, r1
 8008920:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008926:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800892a:	d10a      	bne.n	8008942 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	685b      	ldr	r3, [r3, #4]
 8008932:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	430a      	orrs	r2, r1
 8008940:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008946:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800894a:	2b00      	cmp	r3, #0
 800894c:	d00a      	beq.n	8008964 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	430a      	orrs	r2, r1
 8008962:	605a      	str	r2, [r3, #4]
  }
}
 8008964:	bf00      	nop
 8008966:	370c      	adds	r7, #12
 8008968:	46bd      	mov	sp, r7
 800896a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896e:	4770      	bx	lr

08008970 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b098      	sub	sp, #96	@ 0x60
 8008974:	af02      	add	r7, sp, #8
 8008976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2200      	movs	r2, #0
 800897c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008980:	f7f9 fe24 	bl	80025cc <HAL_GetTick>
 8008984:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f003 0308 	and.w	r3, r3, #8
 8008990:	2b08      	cmp	r3, #8
 8008992:	d12e      	bne.n	80089f2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008994:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008998:	9300      	str	r3, [sp, #0]
 800899a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800899c:	2200      	movs	r2, #0
 800899e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 f88c 	bl	8008ac0 <UART_WaitOnFlagUntilTimeout>
 80089a8:	4603      	mov	r3, r0
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d021      	beq.n	80089f2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b6:	e853 3f00 	ldrex	r3, [r3]
 80089ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80089bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	461a      	mov	r2, r3
 80089ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80089ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80089d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80089d4:	e841 2300 	strex	r3, r2, [r1]
 80089d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80089da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d1e6      	bne.n	80089ae <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2220      	movs	r2, #32
 80089e4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2200      	movs	r2, #0
 80089ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089ee:	2303      	movs	r3, #3
 80089f0:	e062      	b.n	8008ab8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f003 0304 	and.w	r3, r3, #4
 80089fc:	2b04      	cmp	r3, #4
 80089fe:	d149      	bne.n	8008a94 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008a04:	9300      	str	r3, [sp, #0]
 8008a06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a08:	2200      	movs	r2, #0
 8008a0a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f000 f856 	bl	8008ac0 <UART_WaitOnFlagUntilTimeout>
 8008a14:	4603      	mov	r3, r0
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d03c      	beq.n	8008a94 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a22:	e853 3f00 	ldrex	r3, [r3]
 8008a26:	623b      	str	r3, [r7, #32]
   return(result);
 8008a28:	6a3b      	ldr	r3, [r7, #32]
 8008a2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	461a      	mov	r2, r3
 8008a36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a38:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a3c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a40:	e841 2300 	strex	r3, r2, [r1]
 8008a44:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d1e6      	bne.n	8008a1a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	3308      	adds	r3, #8
 8008a52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	e853 3f00 	ldrex	r3, [r3]
 8008a5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	f023 0301 	bic.w	r3, r3, #1
 8008a62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	3308      	adds	r3, #8
 8008a6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a6c:	61fa      	str	r2, [r7, #28]
 8008a6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a70:	69b9      	ldr	r1, [r7, #24]
 8008a72:	69fa      	ldr	r2, [r7, #28]
 8008a74:	e841 2300 	strex	r3, r2, [r1]
 8008a78:	617b      	str	r3, [r7, #20]
   return(result);
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d1e5      	bne.n	8008a4c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2220      	movs	r2, #32
 8008a84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a90:	2303      	movs	r3, #3
 8008a92:	e011      	b.n	8008ab8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2220      	movs	r2, #32
 8008a98:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2220      	movs	r2, #32
 8008a9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2200      	movs	r2, #0
 8008aac:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008ab6:	2300      	movs	r3, #0
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3758      	adds	r7, #88	@ 0x58
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bd80      	pop	{r7, pc}

08008ac0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b084      	sub	sp, #16
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	60f8      	str	r0, [r7, #12]
 8008ac8:	60b9      	str	r1, [r7, #8]
 8008aca:	603b      	str	r3, [r7, #0]
 8008acc:	4613      	mov	r3, r2
 8008ace:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ad0:	e04f      	b.n	8008b72 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ad2:	69bb      	ldr	r3, [r7, #24]
 8008ad4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ad8:	d04b      	beq.n	8008b72 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ada:	f7f9 fd77 	bl	80025cc <HAL_GetTick>
 8008ade:	4602      	mov	r2, r0
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	1ad3      	subs	r3, r2, r3
 8008ae4:	69ba      	ldr	r2, [r7, #24]
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	d302      	bcc.n	8008af0 <UART_WaitOnFlagUntilTimeout+0x30>
 8008aea:	69bb      	ldr	r3, [r7, #24]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d101      	bne.n	8008af4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008af0:	2303      	movs	r3, #3
 8008af2:	e04e      	b.n	8008b92 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f003 0304 	and.w	r3, r3, #4
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d037      	beq.n	8008b72 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	2b80      	cmp	r3, #128	@ 0x80
 8008b06:	d034      	beq.n	8008b72 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	2b40      	cmp	r3, #64	@ 0x40
 8008b0c:	d031      	beq.n	8008b72 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	69db      	ldr	r3, [r3, #28]
 8008b14:	f003 0308 	and.w	r3, r3, #8
 8008b18:	2b08      	cmp	r3, #8
 8008b1a:	d110      	bne.n	8008b3e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	2208      	movs	r2, #8
 8008b22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f000 f8ff 	bl	8008d28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	2208      	movs	r2, #8
 8008b2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2200      	movs	r2, #0
 8008b36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	e029      	b.n	8008b92 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	69db      	ldr	r3, [r3, #28]
 8008b44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b4c:	d111      	bne.n	8008b72 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b58:	68f8      	ldr	r0, [r7, #12]
 8008b5a:	f000 f8e5 	bl	8008d28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2220      	movs	r2, #32
 8008b62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008b6e:	2303      	movs	r3, #3
 8008b70:	e00f      	b.n	8008b92 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	69da      	ldr	r2, [r3, #28]
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	4013      	ands	r3, r2
 8008b7c:	68ba      	ldr	r2, [r7, #8]
 8008b7e:	429a      	cmp	r2, r3
 8008b80:	bf0c      	ite	eq
 8008b82:	2301      	moveq	r3, #1
 8008b84:	2300      	movne	r3, #0
 8008b86:	b2db      	uxtb	r3, r3
 8008b88:	461a      	mov	r2, r3
 8008b8a:	79fb      	ldrb	r3, [r7, #7]
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d0a0      	beq.n	8008ad2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b90:	2300      	movs	r3, #0
}
 8008b92:	4618      	mov	r0, r3
 8008b94:	3710      	adds	r7, #16
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bd80      	pop	{r7, pc}
	...

08008b9c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b097      	sub	sp, #92	@ 0x5c
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	60f8      	str	r0, [r7, #12]
 8008ba4:	60b9      	str	r1, [r7, #8]
 8008ba6:	4613      	mov	r3, r2
 8008ba8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	68ba      	ldr	r2, [r7, #8]
 8008bae:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	88fa      	ldrh	r2, [r7, #6]
 8008bb4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	88fa      	ldrh	r2, [r7, #6]
 8008bbc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bce:	d10e      	bne.n	8008bee <UART_Start_Receive_IT+0x52>
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	691b      	ldr	r3, [r3, #16]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d105      	bne.n	8008be4 <UART_Start_Receive_IT+0x48>
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008bde:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008be2:	e02d      	b.n	8008c40 <UART_Start_Receive_IT+0xa4>
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	22ff      	movs	r2, #255	@ 0xff
 8008be8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008bec:	e028      	b.n	8008c40 <UART_Start_Receive_IT+0xa4>
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d10d      	bne.n	8008c12 <UART_Start_Receive_IT+0x76>
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	691b      	ldr	r3, [r3, #16]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d104      	bne.n	8008c08 <UART_Start_Receive_IT+0x6c>
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	22ff      	movs	r2, #255	@ 0xff
 8008c02:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008c06:	e01b      	b.n	8008c40 <UART_Start_Receive_IT+0xa4>
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	227f      	movs	r2, #127	@ 0x7f
 8008c0c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008c10:	e016      	b.n	8008c40 <UART_Start_Receive_IT+0xa4>
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	689b      	ldr	r3, [r3, #8]
 8008c16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c1a:	d10d      	bne.n	8008c38 <UART_Start_Receive_IT+0x9c>
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	691b      	ldr	r3, [r3, #16]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d104      	bne.n	8008c2e <UART_Start_Receive_IT+0x92>
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	227f      	movs	r2, #127	@ 0x7f
 8008c28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008c2c:	e008      	b.n	8008c40 <UART_Start_Receive_IT+0xa4>
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	223f      	movs	r2, #63	@ 0x3f
 8008c32:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008c36:	e003      	b.n	8008c40 <UART_Start_Receive_IT+0xa4>
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	2200      	movs	r2, #0
 8008c44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2222      	movs	r2, #34	@ 0x22
 8008c4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	3308      	adds	r3, #8
 8008c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c5a:	e853 3f00 	ldrex	r3, [r3]
 8008c5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c62:	f043 0301 	orr.w	r3, r3, #1
 8008c66:	657b      	str	r3, [r7, #84]	@ 0x54
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	3308      	adds	r3, #8
 8008c6e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008c70:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008c72:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c74:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008c76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c78:	e841 2300 	strex	r3, r2, [r1]
 8008c7c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008c7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d1e5      	bne.n	8008c50 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	689b      	ldr	r3, [r3, #8]
 8008c88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c8c:	d107      	bne.n	8008c9e <UART_Start_Receive_IT+0x102>
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	691b      	ldr	r3, [r3, #16]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d103      	bne.n	8008c9e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	4a21      	ldr	r2, [pc, #132]	@ (8008d20 <UART_Start_Receive_IT+0x184>)
 8008c9a:	669a      	str	r2, [r3, #104]	@ 0x68
 8008c9c:	e002      	b.n	8008ca4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	4a20      	ldr	r2, [pc, #128]	@ (8008d24 <UART_Start_Receive_IT+0x188>)
 8008ca2:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	691b      	ldr	r3, [r3, #16]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d019      	beq.n	8008ce0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cb4:	e853 3f00 	ldrex	r3, [r3]
 8008cb8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cbc:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008cc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	461a      	mov	r2, r3
 8008cc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cca:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ccc:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008cd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008cd2:	e841 2300 	strex	r3, r2, [r1]
 8008cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d1e6      	bne.n	8008cac <UART_Start_Receive_IT+0x110>
 8008cde:	e018      	b.n	8008d12 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	e853 3f00 	ldrex	r3, [r3]
 8008cec:	613b      	str	r3, [r7, #16]
   return(result);
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	f043 0320 	orr.w	r3, r3, #32
 8008cf4:	653b      	str	r3, [r7, #80]	@ 0x50
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008cfe:	623b      	str	r3, [r7, #32]
 8008d00:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d02:	69f9      	ldr	r1, [r7, #28]
 8008d04:	6a3a      	ldr	r2, [r7, #32]
 8008d06:	e841 2300 	strex	r3, r2, [r1]
 8008d0a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d0c:	69bb      	ldr	r3, [r7, #24]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d1e6      	bne.n	8008ce0 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8008d12:	2300      	movs	r3, #0
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	375c      	adds	r7, #92	@ 0x5c
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr
 8008d20:	0800902d 	.word	0x0800902d
 8008d24:	08008e71 	.word	0x08008e71

08008d28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b095      	sub	sp, #84	@ 0x54
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d38:	e853 3f00 	ldrex	r3, [r3]
 8008d3c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d44:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d4e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d50:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d52:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008d54:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008d56:	e841 2300 	strex	r3, r2, [r1]
 8008d5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d1e6      	bne.n	8008d30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	3308      	adds	r3, #8
 8008d68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d6a:	6a3b      	ldr	r3, [r7, #32]
 8008d6c:	e853 3f00 	ldrex	r3, [r3]
 8008d70:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d72:	69fb      	ldr	r3, [r7, #28]
 8008d74:	f023 0301 	bic.w	r3, r3, #1
 8008d78:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	3308      	adds	r3, #8
 8008d80:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d82:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008d84:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d8a:	e841 2300 	strex	r3, r2, [r1]
 8008d8e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d1e5      	bne.n	8008d62 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d118      	bne.n	8008dd0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	e853 3f00 	ldrex	r3, [r3]
 8008daa:	60bb      	str	r3, [r7, #8]
   return(result);
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	f023 0310 	bic.w	r3, r3, #16
 8008db2:	647b      	str	r3, [r7, #68]	@ 0x44
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	461a      	mov	r2, r3
 8008dba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008dbc:	61bb      	str	r3, [r7, #24]
 8008dbe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc0:	6979      	ldr	r1, [r7, #20]
 8008dc2:	69ba      	ldr	r2, [r7, #24]
 8008dc4:	e841 2300 	strex	r3, r2, [r1]
 8008dc8:	613b      	str	r3, [r7, #16]
   return(result);
 8008dca:	693b      	ldr	r3, [r7, #16]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d1e6      	bne.n	8008d9e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2220      	movs	r2, #32
 8008dd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2200      	movs	r2, #0
 8008de2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008de4:	bf00      	nop
 8008de6:	3754      	adds	r7, #84	@ 0x54
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr

08008df0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b084      	sub	sp, #16
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dfc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	2200      	movs	r2, #0
 8008e02:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008e0e:	68f8      	ldr	r0, [r7, #12]
 8008e10:	f7ff fa3e 	bl	8008290 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e14:	bf00      	nop
 8008e16:	3710      	adds	r7, #16
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}

08008e1c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b088      	sub	sp, #32
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	e853 3f00 	ldrex	r3, [r3]
 8008e30:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e38:	61fb      	str	r3, [r7, #28]
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	461a      	mov	r2, r3
 8008e40:	69fb      	ldr	r3, [r7, #28]
 8008e42:	61bb      	str	r3, [r7, #24]
 8008e44:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e46:	6979      	ldr	r1, [r7, #20]
 8008e48:	69ba      	ldr	r2, [r7, #24]
 8008e4a:	e841 2300 	strex	r3, r2, [r1]
 8008e4e:	613b      	str	r3, [r7, #16]
   return(result);
 8008e50:	693b      	ldr	r3, [r7, #16]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d1e6      	bne.n	8008e24 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2220      	movs	r2, #32
 8008e5a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f7ff fa0a 	bl	800827c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e68:	bf00      	nop
 8008e6a:	3720      	adds	r7, #32
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b09c      	sub	sp, #112	@ 0x70
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e7e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e88:	2b22      	cmp	r3, #34	@ 0x22
 8008e8a:	f040 80be 	bne.w	800900a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008e94:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008e98:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008e9c:	b2d9      	uxtb	r1, r3
 8008e9e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008ea2:	b2da      	uxtb	r2, r3
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ea8:	400a      	ands	r2, r1
 8008eaa:	b2d2      	uxtb	r2, r2
 8008eac:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008eb2:	1c5a      	adds	r2, r3, #1
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008ebe:	b29b      	uxth	r3, r3
 8008ec0:	3b01      	subs	r3, #1
 8008ec2:	b29a      	uxth	r2, r3
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008ed0:	b29b      	uxth	r3, r3
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	f040 80a3 	bne.w	800901e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ede:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ee0:	e853 3f00 	ldrex	r3, [r3]
 8008ee4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008ee6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ee8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008eec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008ef6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008ef8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008efa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008efc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008efe:	e841 2300 	strex	r3, r2, [r1]
 8008f02:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008f04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d1e6      	bne.n	8008ed8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	3308      	adds	r3, #8
 8008f10:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f14:	e853 3f00 	ldrex	r3, [r3]
 8008f18:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f1c:	f023 0301 	bic.w	r3, r3, #1
 8008f20:	667b      	str	r3, [r7, #100]	@ 0x64
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	3308      	adds	r3, #8
 8008f28:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008f2a:	647a      	str	r2, [r7, #68]	@ 0x44
 8008f2c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f32:	e841 2300 	strex	r3, r2, [r1]
 8008f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d1e5      	bne.n	8008f0a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2220      	movs	r2, #32
 8008f42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a34      	ldr	r2, [pc, #208]	@ (8009028 <UART_RxISR_8BIT+0x1b8>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d01f      	beq.n	8008f9c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d018      	beq.n	8008f9c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f72:	e853 3f00 	ldrex	r3, [r3]
 8008f76:	623b      	str	r3, [r7, #32]
   return(result);
 8008f78:	6a3b      	ldr	r3, [r7, #32]
 8008f7a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008f7e:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	461a      	mov	r2, r3
 8008f86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f88:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f90:	e841 2300 	strex	r3, r2, [r1]
 8008f94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d1e6      	bne.n	8008f6a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d12e      	bne.n	8009002 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb0:	693b      	ldr	r3, [r7, #16]
 8008fb2:	e853 3f00 	ldrex	r3, [r3]
 8008fb6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	f023 0310 	bic.w	r3, r3, #16
 8008fbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	461a      	mov	r2, r3
 8008fc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008fc8:	61fb      	str	r3, [r7, #28]
 8008fca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fcc:	69b9      	ldr	r1, [r7, #24]
 8008fce:	69fa      	ldr	r2, [r7, #28]
 8008fd0:	e841 2300 	strex	r3, r2, [r1]
 8008fd4:	617b      	str	r3, [r7, #20]
   return(result);
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d1e6      	bne.n	8008faa <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	69db      	ldr	r3, [r3, #28]
 8008fe2:	f003 0310 	and.w	r3, r3, #16
 8008fe6:	2b10      	cmp	r3, #16
 8008fe8:	d103      	bne.n	8008ff2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	2210      	movs	r2, #16
 8008ff0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008ff8:	4619      	mov	r1, r3
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	f7ff f952 	bl	80082a4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009000:	e00d      	b.n	800901e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f7f8 fcc4 	bl	8001990 <HAL_UART_RxCpltCallback>
}
 8009008:	e009      	b.n	800901e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	8b1b      	ldrh	r3, [r3, #24]
 8009010:	b29a      	uxth	r2, r3
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f042 0208 	orr.w	r2, r2, #8
 800901a:	b292      	uxth	r2, r2
 800901c:	831a      	strh	r2, [r3, #24]
}
 800901e:	bf00      	nop
 8009020:	3770      	adds	r7, #112	@ 0x70
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}
 8009026:	bf00      	nop
 8009028:	40008000 	.word	0x40008000

0800902c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b09c      	sub	sp, #112	@ 0x70
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800903a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009044:	2b22      	cmp	r3, #34	@ 0x22
 8009046:	f040 80be 	bne.w	80091c6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009050:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009058:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800905a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800905e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009062:	4013      	ands	r3, r2
 8009064:	b29a      	uxth	r2, r3
 8009066:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009068:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800906e:	1c9a      	adds	r2, r3, #2
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800907a:	b29b      	uxth	r3, r3
 800907c:	3b01      	subs	r3, #1
 800907e:	b29a      	uxth	r2, r3
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800908c:	b29b      	uxth	r3, r3
 800908e:	2b00      	cmp	r3, #0
 8009090:	f040 80a3 	bne.w	80091da <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800909c:	e853 3f00 	ldrex	r3, [r3]
 80090a0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80090a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80090a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	461a      	mov	r2, r3
 80090b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80090b4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80090b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80090ba:	e841 2300 	strex	r3, r2, [r1]
 80090be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80090c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d1e6      	bne.n	8009094 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	3308      	adds	r3, #8
 80090cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090d0:	e853 3f00 	ldrex	r3, [r3]
 80090d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80090d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d8:	f023 0301 	bic.w	r3, r3, #1
 80090dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	3308      	adds	r3, #8
 80090e4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80090e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80090e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80090ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80090ee:	e841 2300 	strex	r3, r2, [r1]
 80090f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80090f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d1e5      	bne.n	80090c6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2220      	movs	r2, #32
 80090fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2200      	movs	r2, #0
 8009106:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2200      	movs	r2, #0
 800910c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	4a34      	ldr	r2, [pc, #208]	@ (80091e4 <UART_RxISR_16BIT+0x1b8>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d01f      	beq.n	8009158 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009122:	2b00      	cmp	r3, #0
 8009124:	d018      	beq.n	8009158 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800912c:	6a3b      	ldr	r3, [r7, #32]
 800912e:	e853 3f00 	ldrex	r3, [r3]
 8009132:	61fb      	str	r3, [r7, #28]
   return(result);
 8009134:	69fb      	ldr	r3, [r7, #28]
 8009136:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800913a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	461a      	mov	r2, r3
 8009142:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009144:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009146:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009148:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800914a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800914c:	e841 2300 	strex	r3, r2, [r1]
 8009150:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009154:	2b00      	cmp	r3, #0
 8009156:	d1e6      	bne.n	8009126 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800915c:	2b01      	cmp	r3, #1
 800915e:	d12e      	bne.n	80091be <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	e853 3f00 	ldrex	r3, [r3]
 8009172:	60bb      	str	r3, [r7, #8]
   return(result);
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	f023 0310 	bic.w	r3, r3, #16
 800917a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	461a      	mov	r2, r3
 8009182:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009184:	61bb      	str	r3, [r7, #24]
 8009186:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009188:	6979      	ldr	r1, [r7, #20]
 800918a:	69ba      	ldr	r2, [r7, #24]
 800918c:	e841 2300 	strex	r3, r2, [r1]
 8009190:	613b      	str	r3, [r7, #16]
   return(result);
 8009192:	693b      	ldr	r3, [r7, #16]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d1e6      	bne.n	8009166 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	69db      	ldr	r3, [r3, #28]
 800919e:	f003 0310 	and.w	r3, r3, #16
 80091a2:	2b10      	cmp	r3, #16
 80091a4:	d103      	bne.n	80091ae <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	2210      	movs	r2, #16
 80091ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80091b4:	4619      	mov	r1, r3
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f7ff f874 	bl	80082a4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80091bc:	e00d      	b.n	80091da <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	f7f8 fbe6 	bl	8001990 <HAL_UART_RxCpltCallback>
}
 80091c4:	e009      	b.n	80091da <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	8b1b      	ldrh	r3, [r3, #24]
 80091cc:	b29a      	uxth	r2, r3
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f042 0208 	orr.w	r2, r2, #8
 80091d6:	b292      	uxth	r2, r2
 80091d8:	831a      	strh	r2, [r3, #24]
}
 80091da:	bf00      	nop
 80091dc:	3770      	adds	r7, #112	@ 0x70
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}
 80091e2:	bf00      	nop
 80091e4:	40008000 	.word	0x40008000

080091e8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80091f0:	bf00      	nop
 80091f2:	370c      	adds	r7, #12
 80091f4:	46bd      	mov	sp, r7
 80091f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fa:	4770      	bx	lr

080091fc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b085      	sub	sp, #20
 8009200:	af00      	add	r7, sp, #0
 8009202:	4603      	mov	r3, r0
 8009204:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009206:	2300      	movs	r3, #0
 8009208:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800920a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800920e:	2b84      	cmp	r3, #132	@ 0x84
 8009210:	d005      	beq.n	800921e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009212:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	4413      	add	r3, r2
 800921a:	3303      	adds	r3, #3
 800921c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800921e:	68fb      	ldr	r3, [r7, #12]
}
 8009220:	4618      	mov	r0, r3
 8009222:	3714      	adds	r7, #20
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr

0800922c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009230:	f000 fe22 	bl	8009e78 <vTaskStartScheduler>
  
  return osOK;
 8009234:	2300      	movs	r3, #0
}
 8009236:	4618      	mov	r0, r3
 8009238:	bd80      	pop	{r7, pc}

0800923a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800923a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800923c:	b089      	sub	sp, #36	@ 0x24
 800923e:	af04      	add	r7, sp, #16
 8009240:	6078      	str	r0, [r7, #4]
 8009242:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	695b      	ldr	r3, [r3, #20]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d020      	beq.n	800928e <osThreadCreate+0x54>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	699b      	ldr	r3, [r3, #24]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d01c      	beq.n	800928e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	685c      	ldr	r4, [r3, #4]
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	691e      	ldr	r6, [r3, #16]
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009266:	4618      	mov	r0, r3
 8009268:	f7ff ffc8 	bl	80091fc <makeFreeRtosPriority>
 800926c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	695b      	ldr	r3, [r3, #20]
 8009272:	687a      	ldr	r2, [r7, #4]
 8009274:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009276:	9202      	str	r2, [sp, #8]
 8009278:	9301      	str	r3, [sp, #4]
 800927a:	9100      	str	r1, [sp, #0]
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	4632      	mov	r2, r6
 8009280:	4629      	mov	r1, r5
 8009282:	4620      	mov	r0, r4
 8009284:	f000 fc2a 	bl	8009adc <xTaskCreateStatic>
 8009288:	4603      	mov	r3, r0
 800928a:	60fb      	str	r3, [r7, #12]
 800928c:	e01c      	b.n	80092c8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	685c      	ldr	r4, [r3, #4]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800929a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80092a2:	4618      	mov	r0, r3
 80092a4:	f7ff ffaa 	bl	80091fc <makeFreeRtosPriority>
 80092a8:	4602      	mov	r2, r0
 80092aa:	f107 030c 	add.w	r3, r7, #12
 80092ae:	9301      	str	r3, [sp, #4]
 80092b0:	9200      	str	r2, [sp, #0]
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	4632      	mov	r2, r6
 80092b6:	4629      	mov	r1, r5
 80092b8:	4620      	mov	r0, r4
 80092ba:	f000 fc6f 	bl	8009b9c <xTaskCreate>
 80092be:	4603      	mov	r3, r0
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d001      	beq.n	80092c8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80092c4:	2300      	movs	r3, #0
 80092c6:	e000      	b.n	80092ca <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80092c8:	68fb      	ldr	r3, [r7, #12]
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3714      	adds	r7, #20
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080092d2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80092d2:	b580      	push	{r7, lr}
 80092d4:	b084      	sub	sp, #16
 80092d6:	af00      	add	r7, sp, #0
 80092d8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d001      	beq.n	80092e8 <osDelay+0x16>
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	e000      	b.n	80092ea <osDelay+0x18>
 80092e8:	2301      	movs	r3, #1
 80092ea:	4618      	mov	r0, r3
 80092ec:	f000 fd8e 	bl	8009e0c <vTaskDelay>
  
  return osOK;
 80092f0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3710      	adds	r7, #16
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}

080092fa <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80092fa:	b480      	push	{r7}
 80092fc:	b083      	sub	sp, #12
 80092fe:	af00      	add	r7, sp, #0
 8009300:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f103 0208 	add.w	r2, r3, #8
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009312:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f103 0208 	add.w	r2, r3, #8
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	f103 0208 	add.w	r2, r3, #8
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2200      	movs	r2, #0
 800932c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800932e:	bf00      	nop
 8009330:	370c      	adds	r7, #12
 8009332:	46bd      	mov	sp, r7
 8009334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009338:	4770      	bx	lr

0800933a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800933a:	b480      	push	{r7}
 800933c:	b083      	sub	sp, #12
 800933e:	af00      	add	r7, sp, #0
 8009340:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2200      	movs	r2, #0
 8009346:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009348:	bf00      	nop
 800934a:	370c      	adds	r7, #12
 800934c:	46bd      	mov	sp, r7
 800934e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009352:	4770      	bx	lr

08009354 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009354:	b480      	push	{r7}
 8009356:	b085      	sub	sp, #20
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	685b      	ldr	r3, [r3, #4]
 8009362:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	68fa      	ldr	r2, [r7, #12]
 8009368:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	689a      	ldr	r2, [r3, #8]
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	689b      	ldr	r3, [r3, #8]
 8009376:	683a      	ldr	r2, [r7, #0]
 8009378:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	683a      	ldr	r2, [r7, #0]
 800937e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	687a      	ldr	r2, [r7, #4]
 8009384:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	1c5a      	adds	r2, r3, #1
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	601a      	str	r2, [r3, #0]
}
 8009390:	bf00      	nop
 8009392:	3714      	adds	r7, #20
 8009394:	46bd      	mov	sp, r7
 8009396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939a:	4770      	bx	lr

0800939c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800939c:	b480      	push	{r7}
 800939e:	b085      	sub	sp, #20
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
 80093a4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80093b2:	d103      	bne.n	80093bc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	691b      	ldr	r3, [r3, #16]
 80093b8:	60fb      	str	r3, [r7, #12]
 80093ba:	e00c      	b.n	80093d6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	3308      	adds	r3, #8
 80093c0:	60fb      	str	r3, [r7, #12]
 80093c2:	e002      	b.n	80093ca <vListInsert+0x2e>
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	60fb      	str	r3, [r7, #12]
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	685b      	ldr	r3, [r3, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	68ba      	ldr	r2, [r7, #8]
 80093d2:	429a      	cmp	r2, r3
 80093d4:	d2f6      	bcs.n	80093c4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	685a      	ldr	r2, [r3, #4]
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	683a      	ldr	r2, [r7, #0]
 80093e4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	68fa      	ldr	r2, [r7, #12]
 80093ea:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	683a      	ldr	r2, [r7, #0]
 80093f0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	687a      	ldr	r2, [r7, #4]
 80093f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	1c5a      	adds	r2, r3, #1
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	601a      	str	r2, [r3, #0]
}
 8009402:	bf00      	nop
 8009404:	3714      	adds	r7, #20
 8009406:	46bd      	mov	sp, r7
 8009408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940c:	4770      	bx	lr

0800940e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800940e:	b480      	push	{r7}
 8009410:	b085      	sub	sp, #20
 8009412:	af00      	add	r7, sp, #0
 8009414:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	691b      	ldr	r3, [r3, #16]
 800941a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	685b      	ldr	r3, [r3, #4]
 8009420:	687a      	ldr	r2, [r7, #4]
 8009422:	6892      	ldr	r2, [r2, #8]
 8009424:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	689b      	ldr	r3, [r3, #8]
 800942a:	687a      	ldr	r2, [r7, #4]
 800942c:	6852      	ldr	r2, [r2, #4]
 800942e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	687a      	ldr	r2, [r7, #4]
 8009436:	429a      	cmp	r2, r3
 8009438:	d103      	bne.n	8009442 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	689a      	ldr	r2, [r3, #8]
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2200      	movs	r2, #0
 8009446:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	1e5a      	subs	r2, r3, #1
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
}
 8009456:	4618      	mov	r0, r3
 8009458:	3714      	adds	r7, #20
 800945a:	46bd      	mov	sp, r7
 800945c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009460:	4770      	bx	lr
	...

08009464 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b084      	sub	sp, #16
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
 800946c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d10b      	bne.n	8009490 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800947c:	f383 8811 	msr	BASEPRI, r3
 8009480:	f3bf 8f6f 	isb	sy
 8009484:	f3bf 8f4f 	dsb	sy
 8009488:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800948a:	bf00      	nop
 800948c:	bf00      	nop
 800948e:	e7fd      	b.n	800948c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009490:	f001 fb3a 	bl	800ab08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681a      	ldr	r2, [r3, #0]
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800949c:	68f9      	ldr	r1, [r7, #12]
 800949e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80094a0:	fb01 f303 	mul.w	r3, r1, r3
 80094a4:	441a      	add	r2, r3
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	2200      	movs	r2, #0
 80094ae:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681a      	ldr	r2, [r3, #0]
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681a      	ldr	r2, [r3, #0]
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094c0:	3b01      	subs	r3, #1
 80094c2:	68f9      	ldr	r1, [r7, #12]
 80094c4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80094c6:	fb01 f303 	mul.w	r3, r1, r3
 80094ca:	441a      	add	r2, r3
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	22ff      	movs	r2, #255	@ 0xff
 80094d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	22ff      	movs	r2, #255	@ 0xff
 80094dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d114      	bne.n	8009510 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	691b      	ldr	r3, [r3, #16]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d01a      	beq.n	8009524 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	3310      	adds	r3, #16
 80094f2:	4618      	mov	r0, r3
 80094f4:	f000 ff0a 	bl	800a30c <xTaskRemoveFromEventList>
 80094f8:	4603      	mov	r3, r0
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d012      	beq.n	8009524 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80094fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009534 <xQueueGenericReset+0xd0>)
 8009500:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009504:	601a      	str	r2, [r3, #0]
 8009506:	f3bf 8f4f 	dsb	sy
 800950a:	f3bf 8f6f 	isb	sy
 800950e:	e009      	b.n	8009524 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	3310      	adds	r3, #16
 8009514:	4618      	mov	r0, r3
 8009516:	f7ff fef0 	bl	80092fa <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	3324      	adds	r3, #36	@ 0x24
 800951e:	4618      	mov	r0, r3
 8009520:	f7ff feeb 	bl	80092fa <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009524:	f001 fb22 	bl	800ab6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009528:	2301      	movs	r3, #1
}
 800952a:	4618      	mov	r0, r3
 800952c:	3710      	adds	r7, #16
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}
 8009532:	bf00      	nop
 8009534:	e000ed04 	.word	0xe000ed04

08009538 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009538:	b580      	push	{r7, lr}
 800953a:	b08a      	sub	sp, #40	@ 0x28
 800953c:	af02      	add	r7, sp, #8
 800953e:	60f8      	str	r0, [r7, #12]
 8009540:	60b9      	str	r1, [r7, #8]
 8009542:	4613      	mov	r3, r2
 8009544:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d10b      	bne.n	8009564 <xQueueGenericCreate+0x2c>
	__asm volatile
 800954c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009550:	f383 8811 	msr	BASEPRI, r3
 8009554:	f3bf 8f6f 	isb	sy
 8009558:	f3bf 8f4f 	dsb	sy
 800955c:	613b      	str	r3, [r7, #16]
}
 800955e:	bf00      	nop
 8009560:	bf00      	nop
 8009562:	e7fd      	b.n	8009560 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	68ba      	ldr	r2, [r7, #8]
 8009568:	fb02 f303 	mul.w	r3, r2, r3
 800956c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800956e:	69fb      	ldr	r3, [r7, #28]
 8009570:	3348      	adds	r3, #72	@ 0x48
 8009572:	4618      	mov	r0, r3
 8009574:	f001 fbea 	bl	800ad4c <pvPortMalloc>
 8009578:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800957a:	69bb      	ldr	r3, [r7, #24]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d011      	beq.n	80095a4 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009580:	69bb      	ldr	r3, [r7, #24]
 8009582:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	3348      	adds	r3, #72	@ 0x48
 8009588:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800958a:	69bb      	ldr	r3, [r7, #24]
 800958c:	2200      	movs	r2, #0
 800958e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009592:	79fa      	ldrb	r2, [r7, #7]
 8009594:	69bb      	ldr	r3, [r7, #24]
 8009596:	9300      	str	r3, [sp, #0]
 8009598:	4613      	mov	r3, r2
 800959a:	697a      	ldr	r2, [r7, #20]
 800959c:	68b9      	ldr	r1, [r7, #8]
 800959e:	68f8      	ldr	r0, [r7, #12]
 80095a0:	f000 f805 	bl	80095ae <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80095a4:	69bb      	ldr	r3, [r7, #24]
	}
 80095a6:	4618      	mov	r0, r3
 80095a8:	3720      	adds	r7, #32
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}

080095ae <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80095ae:	b580      	push	{r7, lr}
 80095b0:	b084      	sub	sp, #16
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	60f8      	str	r0, [r7, #12]
 80095b6:	60b9      	str	r1, [r7, #8]
 80095b8:	607a      	str	r2, [r7, #4]
 80095ba:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d103      	bne.n	80095ca <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80095c2:	69bb      	ldr	r3, [r7, #24]
 80095c4:	69ba      	ldr	r2, [r7, #24]
 80095c6:	601a      	str	r2, [r3, #0]
 80095c8:	e002      	b.n	80095d0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80095ca:	69bb      	ldr	r3, [r7, #24]
 80095cc:	687a      	ldr	r2, [r7, #4]
 80095ce:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80095d0:	69bb      	ldr	r3, [r7, #24]
 80095d2:	68fa      	ldr	r2, [r7, #12]
 80095d4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80095d6:	69bb      	ldr	r3, [r7, #24]
 80095d8:	68ba      	ldr	r2, [r7, #8]
 80095da:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80095dc:	2101      	movs	r1, #1
 80095de:	69b8      	ldr	r0, [r7, #24]
 80095e0:	f7ff ff40 	bl	8009464 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80095e4:	bf00      	nop
 80095e6:	3710      	adds	r7, #16
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}

080095ec <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b090      	sub	sp, #64	@ 0x40
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	60f8      	str	r0, [r7, #12]
 80095f4:	60b9      	str	r1, [r7, #8]
 80095f6:	607a      	str	r2, [r7, #4]
 80095f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80095fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009600:	2b00      	cmp	r3, #0
 8009602:	d10b      	bne.n	800961c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009608:	f383 8811 	msr	BASEPRI, r3
 800960c:	f3bf 8f6f 	isb	sy
 8009610:	f3bf 8f4f 	dsb	sy
 8009614:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009616:	bf00      	nop
 8009618:	bf00      	nop
 800961a:	e7fd      	b.n	8009618 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d103      	bne.n	800962a <xQueueGenericSendFromISR+0x3e>
 8009622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009626:	2b00      	cmp	r3, #0
 8009628:	d101      	bne.n	800962e <xQueueGenericSendFromISR+0x42>
 800962a:	2301      	movs	r3, #1
 800962c:	e000      	b.n	8009630 <xQueueGenericSendFromISR+0x44>
 800962e:	2300      	movs	r3, #0
 8009630:	2b00      	cmp	r3, #0
 8009632:	d10b      	bne.n	800964c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009638:	f383 8811 	msr	BASEPRI, r3
 800963c:	f3bf 8f6f 	isb	sy
 8009640:	f3bf 8f4f 	dsb	sy
 8009644:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009646:	bf00      	nop
 8009648:	bf00      	nop
 800964a:	e7fd      	b.n	8009648 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	2b02      	cmp	r3, #2
 8009650:	d103      	bne.n	800965a <xQueueGenericSendFromISR+0x6e>
 8009652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009656:	2b01      	cmp	r3, #1
 8009658:	d101      	bne.n	800965e <xQueueGenericSendFromISR+0x72>
 800965a:	2301      	movs	r3, #1
 800965c:	e000      	b.n	8009660 <xQueueGenericSendFromISR+0x74>
 800965e:	2300      	movs	r3, #0
 8009660:	2b00      	cmp	r3, #0
 8009662:	d10b      	bne.n	800967c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009668:	f383 8811 	msr	BASEPRI, r3
 800966c:	f3bf 8f6f 	isb	sy
 8009670:	f3bf 8f4f 	dsb	sy
 8009674:	623b      	str	r3, [r7, #32]
}
 8009676:	bf00      	nop
 8009678:	bf00      	nop
 800967a:	e7fd      	b.n	8009678 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800967c:	f001 fb24 	bl	800acc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009680:	f3ef 8211 	mrs	r2, BASEPRI
 8009684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009688:	f383 8811 	msr	BASEPRI, r3
 800968c:	f3bf 8f6f 	isb	sy
 8009690:	f3bf 8f4f 	dsb	sy
 8009694:	61fa      	str	r2, [r7, #28]
 8009696:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009698:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800969a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800969c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800969e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096a4:	429a      	cmp	r2, r3
 80096a6:	d302      	bcc.n	80096ae <xQueueGenericSendFromISR+0xc2>
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	2b02      	cmp	r3, #2
 80096ac:	d12f      	bne.n	800970e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80096ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80096b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80096b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80096be:	683a      	ldr	r2, [r7, #0]
 80096c0:	68b9      	ldr	r1, [r7, #8]
 80096c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80096c4:	f000 f912 	bl	80098ec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80096c8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80096cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80096d0:	d112      	bne.n	80096f8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80096d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d016      	beq.n	8009708 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80096da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096dc:	3324      	adds	r3, #36	@ 0x24
 80096de:	4618      	mov	r0, r3
 80096e0:	f000 fe14 	bl	800a30c <xTaskRemoveFromEventList>
 80096e4:	4603      	mov	r3, r0
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d00e      	beq.n	8009708 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d00b      	beq.n	8009708 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2201      	movs	r2, #1
 80096f4:	601a      	str	r2, [r3, #0]
 80096f6:	e007      	b.n	8009708 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80096f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80096fc:	3301      	adds	r3, #1
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	b25a      	sxtb	r2, r3
 8009702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009704:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009708:	2301      	movs	r3, #1
 800970a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800970c:	e001      	b.n	8009712 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800970e:	2300      	movs	r3, #0
 8009710:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009714:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800971c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800971e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009720:	4618      	mov	r0, r3
 8009722:	3740      	adds	r7, #64	@ 0x40
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}

08009728 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b08c      	sub	sp, #48	@ 0x30
 800972c:	af00      	add	r7, sp, #0
 800972e:	60f8      	str	r0, [r7, #12]
 8009730:	60b9      	str	r1, [r7, #8]
 8009732:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009734:	2300      	movs	r3, #0
 8009736:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800973c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800973e:	2b00      	cmp	r3, #0
 8009740:	d10b      	bne.n	800975a <xQueueReceive+0x32>
	__asm volatile
 8009742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009746:	f383 8811 	msr	BASEPRI, r3
 800974a:	f3bf 8f6f 	isb	sy
 800974e:	f3bf 8f4f 	dsb	sy
 8009752:	623b      	str	r3, [r7, #32]
}
 8009754:	bf00      	nop
 8009756:	bf00      	nop
 8009758:	e7fd      	b.n	8009756 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d103      	bne.n	8009768 <xQueueReceive+0x40>
 8009760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009764:	2b00      	cmp	r3, #0
 8009766:	d101      	bne.n	800976c <xQueueReceive+0x44>
 8009768:	2301      	movs	r3, #1
 800976a:	e000      	b.n	800976e <xQueueReceive+0x46>
 800976c:	2300      	movs	r3, #0
 800976e:	2b00      	cmp	r3, #0
 8009770:	d10b      	bne.n	800978a <xQueueReceive+0x62>
	__asm volatile
 8009772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009776:	f383 8811 	msr	BASEPRI, r3
 800977a:	f3bf 8f6f 	isb	sy
 800977e:	f3bf 8f4f 	dsb	sy
 8009782:	61fb      	str	r3, [r7, #28]
}
 8009784:	bf00      	nop
 8009786:	bf00      	nop
 8009788:	e7fd      	b.n	8009786 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800978a:	f000 ff7f 	bl	800a68c <xTaskGetSchedulerState>
 800978e:	4603      	mov	r3, r0
 8009790:	2b00      	cmp	r3, #0
 8009792:	d102      	bne.n	800979a <xQueueReceive+0x72>
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d101      	bne.n	800979e <xQueueReceive+0x76>
 800979a:	2301      	movs	r3, #1
 800979c:	e000      	b.n	80097a0 <xQueueReceive+0x78>
 800979e:	2300      	movs	r3, #0
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d10b      	bne.n	80097bc <xQueueReceive+0x94>
	__asm volatile
 80097a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a8:	f383 8811 	msr	BASEPRI, r3
 80097ac:	f3bf 8f6f 	isb	sy
 80097b0:	f3bf 8f4f 	dsb	sy
 80097b4:	61bb      	str	r3, [r7, #24]
}
 80097b6:	bf00      	nop
 80097b8:	bf00      	nop
 80097ba:	e7fd      	b.n	80097b8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80097bc:	f001 f9a4 	bl	800ab08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80097c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097c4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80097c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d01f      	beq.n	800980c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80097cc:	68b9      	ldr	r1, [r7, #8]
 80097ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097d0:	f000 f8f6 	bl	80099c0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80097d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d6:	1e5a      	subs	r2, r3, #1
 80097d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097da:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80097dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097de:	691b      	ldr	r3, [r3, #16]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d00f      	beq.n	8009804 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80097e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e6:	3310      	adds	r3, #16
 80097e8:	4618      	mov	r0, r3
 80097ea:	f000 fd8f 	bl	800a30c <xTaskRemoveFromEventList>
 80097ee:	4603      	mov	r3, r0
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d007      	beq.n	8009804 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80097f4:	4b3c      	ldr	r3, [pc, #240]	@ (80098e8 <xQueueReceive+0x1c0>)
 80097f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097fa:	601a      	str	r2, [r3, #0]
 80097fc:	f3bf 8f4f 	dsb	sy
 8009800:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009804:	f001 f9b2 	bl	800ab6c <vPortExitCritical>
				return pdPASS;
 8009808:	2301      	movs	r3, #1
 800980a:	e069      	b.n	80098e0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d103      	bne.n	800981a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009812:	f001 f9ab 	bl	800ab6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009816:	2300      	movs	r3, #0
 8009818:	e062      	b.n	80098e0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800981a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800981c:	2b00      	cmp	r3, #0
 800981e:	d106      	bne.n	800982e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009820:	f107 0310 	add.w	r3, r7, #16
 8009824:	4618      	mov	r0, r3
 8009826:	f000 fdd5 	bl	800a3d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800982a:	2301      	movs	r3, #1
 800982c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800982e:	f001 f99d 	bl	800ab6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009832:	f000 fb83 	bl	8009f3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009836:	f001 f967 	bl	800ab08 <vPortEnterCritical>
 800983a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800983c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009840:	b25b      	sxtb	r3, r3
 8009842:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009846:	d103      	bne.n	8009850 <xQueueReceive+0x128>
 8009848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800984a:	2200      	movs	r2, #0
 800984c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009852:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009856:	b25b      	sxtb	r3, r3
 8009858:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800985c:	d103      	bne.n	8009866 <xQueueReceive+0x13e>
 800985e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009860:	2200      	movs	r2, #0
 8009862:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009866:	f001 f981 	bl	800ab6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800986a:	1d3a      	adds	r2, r7, #4
 800986c:	f107 0310 	add.w	r3, r7, #16
 8009870:	4611      	mov	r1, r2
 8009872:	4618      	mov	r0, r3
 8009874:	f000 fdc4 	bl	800a400 <xTaskCheckForTimeOut>
 8009878:	4603      	mov	r3, r0
 800987a:	2b00      	cmp	r3, #0
 800987c:	d123      	bne.n	80098c6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800987e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009880:	f000 f916 	bl	8009ab0 <prvIsQueueEmpty>
 8009884:	4603      	mov	r3, r0
 8009886:	2b00      	cmp	r3, #0
 8009888:	d017      	beq.n	80098ba <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800988a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800988c:	3324      	adds	r3, #36	@ 0x24
 800988e:	687a      	ldr	r2, [r7, #4]
 8009890:	4611      	mov	r1, r2
 8009892:	4618      	mov	r0, r3
 8009894:	f000 fd14 	bl	800a2c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009898:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800989a:	f000 f8b7 	bl	8009a0c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800989e:	f000 fb5b 	bl	8009f58 <xTaskResumeAll>
 80098a2:	4603      	mov	r3, r0
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d189      	bne.n	80097bc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80098a8:	4b0f      	ldr	r3, [pc, #60]	@ (80098e8 <xQueueReceive+0x1c0>)
 80098aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098ae:	601a      	str	r2, [r3, #0]
 80098b0:	f3bf 8f4f 	dsb	sy
 80098b4:	f3bf 8f6f 	isb	sy
 80098b8:	e780      	b.n	80097bc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80098ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098bc:	f000 f8a6 	bl	8009a0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80098c0:	f000 fb4a 	bl	8009f58 <xTaskResumeAll>
 80098c4:	e77a      	b.n	80097bc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80098c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098c8:	f000 f8a0 	bl	8009a0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80098cc:	f000 fb44 	bl	8009f58 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80098d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098d2:	f000 f8ed 	bl	8009ab0 <prvIsQueueEmpty>
 80098d6:	4603      	mov	r3, r0
 80098d8:	2b00      	cmp	r3, #0
 80098da:	f43f af6f 	beq.w	80097bc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80098de:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	3730      	adds	r7, #48	@ 0x30
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}
 80098e8:	e000ed04 	.word	0xe000ed04

080098ec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b086      	sub	sp, #24
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	60f8      	str	r0, [r7, #12]
 80098f4:	60b9      	str	r1, [r7, #8]
 80098f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80098f8:	2300      	movs	r3, #0
 80098fa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009900:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009906:	2b00      	cmp	r3, #0
 8009908:	d10d      	bne.n	8009926 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d14d      	bne.n	80099ae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	689b      	ldr	r3, [r3, #8]
 8009916:	4618      	mov	r0, r3
 8009918:	f000 fed6 	bl	800a6c8 <xTaskPriorityDisinherit>
 800991c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	2200      	movs	r2, #0
 8009922:	609a      	str	r2, [r3, #8]
 8009924:	e043      	b.n	80099ae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d119      	bne.n	8009960 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	6858      	ldr	r0, [r3, #4]
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009934:	461a      	mov	r2, r3
 8009936:	68b9      	ldr	r1, [r7, #8]
 8009938:	f001 fec0 	bl	800b6bc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	685a      	ldr	r2, [r3, #4]
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009944:	441a      	add	r2, r3
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	685a      	ldr	r2, [r3, #4]
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	689b      	ldr	r3, [r3, #8]
 8009952:	429a      	cmp	r2, r3
 8009954:	d32b      	bcc.n	80099ae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681a      	ldr	r2, [r3, #0]
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	605a      	str	r2, [r3, #4]
 800995e:	e026      	b.n	80099ae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	68d8      	ldr	r0, [r3, #12]
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009968:	461a      	mov	r2, r3
 800996a:	68b9      	ldr	r1, [r7, #8]
 800996c:	f001 fea6 	bl	800b6bc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	68da      	ldr	r2, [r3, #12]
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009978:	425b      	negs	r3, r3
 800997a:	441a      	add	r2, r3
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	68da      	ldr	r2, [r3, #12]
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	429a      	cmp	r2, r3
 800998a:	d207      	bcs.n	800999c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	689a      	ldr	r2, [r3, #8]
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009994:	425b      	negs	r3, r3
 8009996:	441a      	add	r2, r3
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2b02      	cmp	r3, #2
 80099a0:	d105      	bne.n	80099ae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d002      	beq.n	80099ae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	3b01      	subs	r3, #1
 80099ac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	1c5a      	adds	r2, r3, #1
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80099b6:	697b      	ldr	r3, [r7, #20]
}
 80099b8:	4618      	mov	r0, r3
 80099ba:	3718      	adds	r7, #24
 80099bc:	46bd      	mov	sp, r7
 80099be:	bd80      	pop	{r7, pc}

080099c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b082      	sub	sp, #8
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
 80099c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d018      	beq.n	8009a04 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	68da      	ldr	r2, [r3, #12]
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099da:	441a      	add	r2, r3
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	68da      	ldr	r2, [r3, #12]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	689b      	ldr	r3, [r3, #8]
 80099e8:	429a      	cmp	r2, r3
 80099ea:	d303      	bcc.n	80099f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681a      	ldr	r2, [r3, #0]
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	68d9      	ldr	r1, [r3, #12]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099fc:	461a      	mov	r2, r3
 80099fe:	6838      	ldr	r0, [r7, #0]
 8009a00:	f001 fe5c 	bl	800b6bc <memcpy>
	}
}
 8009a04:	bf00      	nop
 8009a06:	3708      	adds	r7, #8
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}

08009a0c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b084      	sub	sp, #16
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009a14:	f001 f878 	bl	800ab08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009a1e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009a20:	e011      	b.n	8009a46 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d012      	beq.n	8009a50 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	3324      	adds	r3, #36	@ 0x24
 8009a2e:	4618      	mov	r0, r3
 8009a30:	f000 fc6c 	bl	800a30c <xTaskRemoveFromEventList>
 8009a34:	4603      	mov	r3, r0
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d001      	beq.n	8009a3e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009a3a:	f000 fd45 	bl	800a4c8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009a3e:	7bfb      	ldrb	r3, [r7, #15]
 8009a40:	3b01      	subs	r3, #1
 8009a42:	b2db      	uxtb	r3, r3
 8009a44:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009a46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	dce9      	bgt.n	8009a22 <prvUnlockQueue+0x16>
 8009a4e:	e000      	b.n	8009a52 <prvUnlockQueue+0x46>
					break;
 8009a50:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	22ff      	movs	r2, #255	@ 0xff
 8009a56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009a5a:	f001 f887 	bl	800ab6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009a5e:	f001 f853 	bl	800ab08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009a68:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009a6a:	e011      	b.n	8009a90 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	691b      	ldr	r3, [r3, #16]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d012      	beq.n	8009a9a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	3310      	adds	r3, #16
 8009a78:	4618      	mov	r0, r3
 8009a7a:	f000 fc47 	bl	800a30c <xTaskRemoveFromEventList>
 8009a7e:	4603      	mov	r3, r0
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d001      	beq.n	8009a88 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009a84:	f000 fd20 	bl	800a4c8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009a88:	7bbb      	ldrb	r3, [r7, #14]
 8009a8a:	3b01      	subs	r3, #1
 8009a8c:	b2db      	uxtb	r3, r3
 8009a8e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009a90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	dce9      	bgt.n	8009a6c <prvUnlockQueue+0x60>
 8009a98:	e000      	b.n	8009a9c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009a9a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	22ff      	movs	r2, #255	@ 0xff
 8009aa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009aa4:	f001 f862 	bl	800ab6c <vPortExitCritical>
}
 8009aa8:	bf00      	nop
 8009aaa:	3710      	adds	r7, #16
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}

08009ab0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b084      	sub	sp, #16
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009ab8:	f001 f826 	bl	800ab08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d102      	bne.n	8009aca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	60fb      	str	r3, [r7, #12]
 8009ac8:	e001      	b.n	8009ace <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009aca:	2300      	movs	r3, #0
 8009acc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009ace:	f001 f84d 	bl	800ab6c <vPortExitCritical>

	return xReturn;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3710      	adds	r7, #16
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}

08009adc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b08e      	sub	sp, #56	@ 0x38
 8009ae0:	af04      	add	r7, sp, #16
 8009ae2:	60f8      	str	r0, [r7, #12]
 8009ae4:	60b9      	str	r1, [r7, #8]
 8009ae6:	607a      	str	r2, [r7, #4]
 8009ae8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009aea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d10b      	bne.n	8009b08 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af4:	f383 8811 	msr	BASEPRI, r3
 8009af8:	f3bf 8f6f 	isb	sy
 8009afc:	f3bf 8f4f 	dsb	sy
 8009b00:	623b      	str	r3, [r7, #32]
}
 8009b02:	bf00      	nop
 8009b04:	bf00      	nop
 8009b06:	e7fd      	b.n	8009b04 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d10b      	bne.n	8009b26 <xTaskCreateStatic+0x4a>
	__asm volatile
 8009b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b12:	f383 8811 	msr	BASEPRI, r3
 8009b16:	f3bf 8f6f 	isb	sy
 8009b1a:	f3bf 8f4f 	dsb	sy
 8009b1e:	61fb      	str	r3, [r7, #28]
}
 8009b20:	bf00      	nop
 8009b22:	bf00      	nop
 8009b24:	e7fd      	b.n	8009b22 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009b26:	2354      	movs	r3, #84	@ 0x54
 8009b28:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009b2a:	693b      	ldr	r3, [r7, #16]
 8009b2c:	2b54      	cmp	r3, #84	@ 0x54
 8009b2e:	d00b      	beq.n	8009b48 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b34:	f383 8811 	msr	BASEPRI, r3
 8009b38:	f3bf 8f6f 	isb	sy
 8009b3c:	f3bf 8f4f 	dsb	sy
 8009b40:	61bb      	str	r3, [r7, #24]
}
 8009b42:	bf00      	nop
 8009b44:	bf00      	nop
 8009b46:	e7fd      	b.n	8009b44 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009b48:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d01e      	beq.n	8009b8e <xTaskCreateStatic+0xb2>
 8009b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d01b      	beq.n	8009b8e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009b56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b58:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b5e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b62:	2202      	movs	r2, #2
 8009b64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009b68:	2300      	movs	r3, #0
 8009b6a:	9303      	str	r3, [sp, #12]
 8009b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b6e:	9302      	str	r3, [sp, #8]
 8009b70:	f107 0314 	add.w	r3, r7, #20
 8009b74:	9301      	str	r3, [sp, #4]
 8009b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b78:	9300      	str	r3, [sp, #0]
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	687a      	ldr	r2, [r7, #4]
 8009b7e:	68b9      	ldr	r1, [r7, #8]
 8009b80:	68f8      	ldr	r0, [r7, #12]
 8009b82:	f000 f850 	bl	8009c26 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009b86:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009b88:	f000 f8d6 	bl	8009d38 <prvAddNewTaskToReadyList>
 8009b8c:	e001      	b.n	8009b92 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009b92:	697b      	ldr	r3, [r7, #20]
	}
 8009b94:	4618      	mov	r0, r3
 8009b96:	3728      	adds	r7, #40	@ 0x28
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	bd80      	pop	{r7, pc}

08009b9c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b08c      	sub	sp, #48	@ 0x30
 8009ba0:	af04      	add	r7, sp, #16
 8009ba2:	60f8      	str	r0, [r7, #12]
 8009ba4:	60b9      	str	r1, [r7, #8]
 8009ba6:	603b      	str	r3, [r7, #0]
 8009ba8:	4613      	mov	r3, r2
 8009baa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009bac:	88fb      	ldrh	r3, [r7, #6]
 8009bae:	009b      	lsls	r3, r3, #2
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	f001 f8cb 	bl	800ad4c <pvPortMalloc>
 8009bb6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d00e      	beq.n	8009bdc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009bbe:	2054      	movs	r0, #84	@ 0x54
 8009bc0:	f001 f8c4 	bl	800ad4c <pvPortMalloc>
 8009bc4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009bc6:	69fb      	ldr	r3, [r7, #28]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d003      	beq.n	8009bd4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009bcc:	69fb      	ldr	r3, [r7, #28]
 8009bce:	697a      	ldr	r2, [r7, #20]
 8009bd0:	631a      	str	r2, [r3, #48]	@ 0x30
 8009bd2:	e005      	b.n	8009be0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009bd4:	6978      	ldr	r0, [r7, #20]
 8009bd6:	f001 f987 	bl	800aee8 <vPortFree>
 8009bda:	e001      	b.n	8009be0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009be0:	69fb      	ldr	r3, [r7, #28]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d017      	beq.n	8009c16 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009be6:	69fb      	ldr	r3, [r7, #28]
 8009be8:	2200      	movs	r2, #0
 8009bea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009bee:	88fa      	ldrh	r2, [r7, #6]
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	9303      	str	r3, [sp, #12]
 8009bf4:	69fb      	ldr	r3, [r7, #28]
 8009bf6:	9302      	str	r3, [sp, #8]
 8009bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bfa:	9301      	str	r3, [sp, #4]
 8009bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bfe:	9300      	str	r3, [sp, #0]
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	68b9      	ldr	r1, [r7, #8]
 8009c04:	68f8      	ldr	r0, [r7, #12]
 8009c06:	f000 f80e 	bl	8009c26 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009c0a:	69f8      	ldr	r0, [r7, #28]
 8009c0c:	f000 f894 	bl	8009d38 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009c10:	2301      	movs	r3, #1
 8009c12:	61bb      	str	r3, [r7, #24]
 8009c14:	e002      	b.n	8009c1c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009c16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009c1a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009c1c:	69bb      	ldr	r3, [r7, #24]
	}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3720      	adds	r7, #32
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}

08009c26 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009c26:	b580      	push	{r7, lr}
 8009c28:	b088      	sub	sp, #32
 8009c2a:	af00      	add	r7, sp, #0
 8009c2c:	60f8      	str	r0, [r7, #12]
 8009c2e:	60b9      	str	r1, [r7, #8]
 8009c30:	607a      	str	r2, [r7, #4]
 8009c32:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c36:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009c3e:	3b01      	subs	r3, #1
 8009c40:	009b      	lsls	r3, r3, #2
 8009c42:	4413      	add	r3, r2
 8009c44:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009c46:	69bb      	ldr	r3, [r7, #24]
 8009c48:	f023 0307 	bic.w	r3, r3, #7
 8009c4c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009c4e:	69bb      	ldr	r3, [r7, #24]
 8009c50:	f003 0307 	and.w	r3, r3, #7
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d00b      	beq.n	8009c70 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c5c:	f383 8811 	msr	BASEPRI, r3
 8009c60:	f3bf 8f6f 	isb	sy
 8009c64:	f3bf 8f4f 	dsb	sy
 8009c68:	617b      	str	r3, [r7, #20]
}
 8009c6a:	bf00      	nop
 8009c6c:	bf00      	nop
 8009c6e:	e7fd      	b.n	8009c6c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d01f      	beq.n	8009cb6 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c76:	2300      	movs	r3, #0
 8009c78:	61fb      	str	r3, [r7, #28]
 8009c7a:	e012      	b.n	8009ca2 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009c7c:	68ba      	ldr	r2, [r7, #8]
 8009c7e:	69fb      	ldr	r3, [r7, #28]
 8009c80:	4413      	add	r3, r2
 8009c82:	7819      	ldrb	r1, [r3, #0]
 8009c84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c86:	69fb      	ldr	r3, [r7, #28]
 8009c88:	4413      	add	r3, r2
 8009c8a:	3334      	adds	r3, #52	@ 0x34
 8009c8c:	460a      	mov	r2, r1
 8009c8e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009c90:	68ba      	ldr	r2, [r7, #8]
 8009c92:	69fb      	ldr	r3, [r7, #28]
 8009c94:	4413      	add	r3, r2
 8009c96:	781b      	ldrb	r3, [r3, #0]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d006      	beq.n	8009caa <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c9c:	69fb      	ldr	r3, [r7, #28]
 8009c9e:	3301      	adds	r3, #1
 8009ca0:	61fb      	str	r3, [r7, #28]
 8009ca2:	69fb      	ldr	r3, [r7, #28]
 8009ca4:	2b0f      	cmp	r3, #15
 8009ca6:	d9e9      	bls.n	8009c7c <prvInitialiseNewTask+0x56>
 8009ca8:	e000      	b.n	8009cac <prvInitialiseNewTask+0x86>
			{
				break;
 8009caa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cae:	2200      	movs	r2, #0
 8009cb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009cb4:	e003      	b.n	8009cbe <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb8:	2200      	movs	r2, #0
 8009cba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cc0:	2b06      	cmp	r3, #6
 8009cc2:	d901      	bls.n	8009cc8 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009cc4:	2306      	movs	r3, #6
 8009cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009ccc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cd0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009cd2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cdc:	3304      	adds	r3, #4
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f7ff fb2b 	bl	800933a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ce6:	3318      	adds	r3, #24
 8009ce8:	4618      	mov	r0, r3
 8009cea:	f7ff fb26 	bl	800933a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cf2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cf6:	f1c3 0207 	rsb	r2, r3, #7
 8009cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cfc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d02:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d06:	2200      	movs	r2, #0
 8009d08:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009d12:	683a      	ldr	r2, [r7, #0]
 8009d14:	68f9      	ldr	r1, [r7, #12]
 8009d16:	69b8      	ldr	r0, [r7, #24]
 8009d18:	f000 fdc4 	bl	800a8a4 <pxPortInitialiseStack>
 8009d1c:	4602      	mov	r2, r0
 8009d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d20:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d002      	beq.n	8009d2e <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d2e:	bf00      	nop
 8009d30:	3720      	adds	r7, #32
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}
	...

08009d38 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b082      	sub	sp, #8
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009d40:	f000 fee2 	bl	800ab08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009d44:	4b2a      	ldr	r3, [pc, #168]	@ (8009df0 <prvAddNewTaskToReadyList+0xb8>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	3301      	adds	r3, #1
 8009d4a:	4a29      	ldr	r2, [pc, #164]	@ (8009df0 <prvAddNewTaskToReadyList+0xb8>)
 8009d4c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009d4e:	4b29      	ldr	r3, [pc, #164]	@ (8009df4 <prvAddNewTaskToReadyList+0xbc>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d109      	bne.n	8009d6a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009d56:	4a27      	ldr	r2, [pc, #156]	@ (8009df4 <prvAddNewTaskToReadyList+0xbc>)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009d5c:	4b24      	ldr	r3, [pc, #144]	@ (8009df0 <prvAddNewTaskToReadyList+0xb8>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	2b01      	cmp	r3, #1
 8009d62:	d110      	bne.n	8009d86 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009d64:	f000 fbd4 	bl	800a510 <prvInitialiseTaskLists>
 8009d68:	e00d      	b.n	8009d86 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009d6a:	4b23      	ldr	r3, [pc, #140]	@ (8009df8 <prvAddNewTaskToReadyList+0xc0>)
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d109      	bne.n	8009d86 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009d72:	4b20      	ldr	r3, [pc, #128]	@ (8009df4 <prvAddNewTaskToReadyList+0xbc>)
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d7c:	429a      	cmp	r2, r3
 8009d7e:	d802      	bhi.n	8009d86 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009d80:	4a1c      	ldr	r2, [pc, #112]	@ (8009df4 <prvAddNewTaskToReadyList+0xbc>)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009d86:	4b1d      	ldr	r3, [pc, #116]	@ (8009dfc <prvAddNewTaskToReadyList+0xc4>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	3301      	adds	r3, #1
 8009d8c:	4a1b      	ldr	r2, [pc, #108]	@ (8009dfc <prvAddNewTaskToReadyList+0xc4>)
 8009d8e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d94:	2201      	movs	r2, #1
 8009d96:	409a      	lsls	r2, r3
 8009d98:	4b19      	ldr	r3, [pc, #100]	@ (8009e00 <prvAddNewTaskToReadyList+0xc8>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	4313      	orrs	r3, r2
 8009d9e:	4a18      	ldr	r2, [pc, #96]	@ (8009e00 <prvAddNewTaskToReadyList+0xc8>)
 8009da0:	6013      	str	r3, [r2, #0]
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009da6:	4613      	mov	r3, r2
 8009da8:	009b      	lsls	r3, r3, #2
 8009daa:	4413      	add	r3, r2
 8009dac:	009b      	lsls	r3, r3, #2
 8009dae:	4a15      	ldr	r2, [pc, #84]	@ (8009e04 <prvAddNewTaskToReadyList+0xcc>)
 8009db0:	441a      	add	r2, r3
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	3304      	adds	r3, #4
 8009db6:	4619      	mov	r1, r3
 8009db8:	4610      	mov	r0, r2
 8009dba:	f7ff facb 	bl	8009354 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009dbe:	f000 fed5 	bl	800ab6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8009df8 <prvAddNewTaskToReadyList+0xc0>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d00e      	beq.n	8009de8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009dca:	4b0a      	ldr	r3, [pc, #40]	@ (8009df4 <prvAddNewTaskToReadyList+0xbc>)
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	d207      	bcs.n	8009de8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8009e08 <prvAddNewTaskToReadyList+0xd0>)
 8009dda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009dde:	601a      	str	r2, [r3, #0]
 8009de0:	f3bf 8f4f 	dsb	sy
 8009de4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009de8:	bf00      	nop
 8009dea:	3708      	adds	r7, #8
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}
 8009df0:	2000aa98 	.word	0x2000aa98
 8009df4:	2000a998 	.word	0x2000a998
 8009df8:	2000aaa4 	.word	0x2000aaa4
 8009dfc:	2000aab4 	.word	0x2000aab4
 8009e00:	2000aaa0 	.word	0x2000aaa0
 8009e04:	2000a99c 	.word	0x2000a99c
 8009e08:	e000ed04 	.word	0xe000ed04

08009e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b084      	sub	sp, #16
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009e14:	2300      	movs	r3, #0
 8009e16:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d018      	beq.n	8009e50 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009e1e:	4b14      	ldr	r3, [pc, #80]	@ (8009e70 <vTaskDelay+0x64>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d00b      	beq.n	8009e3e <vTaskDelay+0x32>
	__asm volatile
 8009e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e2a:	f383 8811 	msr	BASEPRI, r3
 8009e2e:	f3bf 8f6f 	isb	sy
 8009e32:	f3bf 8f4f 	dsb	sy
 8009e36:	60bb      	str	r3, [r7, #8]
}
 8009e38:	bf00      	nop
 8009e3a:	bf00      	nop
 8009e3c:	e7fd      	b.n	8009e3a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009e3e:	f000 f87d 	bl	8009f3c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009e42:	2100      	movs	r1, #0
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f000 fcc7 	bl	800a7d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009e4a:	f000 f885 	bl	8009f58 <xTaskResumeAll>
 8009e4e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d107      	bne.n	8009e66 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009e56:	4b07      	ldr	r3, [pc, #28]	@ (8009e74 <vTaskDelay+0x68>)
 8009e58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e5c:	601a      	str	r2, [r3, #0]
 8009e5e:	f3bf 8f4f 	dsb	sy
 8009e62:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009e66:	bf00      	nop
 8009e68:	3710      	adds	r7, #16
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}
 8009e6e:	bf00      	nop
 8009e70:	2000aac0 	.word	0x2000aac0
 8009e74:	e000ed04 	.word	0xe000ed04

08009e78 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b08a      	sub	sp, #40	@ 0x28
 8009e7c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009e82:	2300      	movs	r3, #0
 8009e84:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009e86:	463a      	mov	r2, r7
 8009e88:	1d39      	adds	r1, r7, #4
 8009e8a:	f107 0308 	add.w	r3, r7, #8
 8009e8e:	4618      	mov	r0, r3
 8009e90:	f7f7 f9de 	bl	8001250 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009e94:	6839      	ldr	r1, [r7, #0]
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	68ba      	ldr	r2, [r7, #8]
 8009e9a:	9202      	str	r2, [sp, #8]
 8009e9c:	9301      	str	r3, [sp, #4]
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	9300      	str	r3, [sp, #0]
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	460a      	mov	r2, r1
 8009ea6:	491f      	ldr	r1, [pc, #124]	@ (8009f24 <vTaskStartScheduler+0xac>)
 8009ea8:	481f      	ldr	r0, [pc, #124]	@ (8009f28 <vTaskStartScheduler+0xb0>)
 8009eaa:	f7ff fe17 	bl	8009adc <xTaskCreateStatic>
 8009eae:	4603      	mov	r3, r0
 8009eb0:	4a1e      	ldr	r2, [pc, #120]	@ (8009f2c <vTaskStartScheduler+0xb4>)
 8009eb2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009eb4:	4b1d      	ldr	r3, [pc, #116]	@ (8009f2c <vTaskStartScheduler+0xb4>)
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d002      	beq.n	8009ec2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	617b      	str	r3, [r7, #20]
 8009ec0:	e001      	b.n	8009ec6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009ec6:	697b      	ldr	r3, [r7, #20]
 8009ec8:	2b01      	cmp	r3, #1
 8009eca:	d116      	bne.n	8009efa <vTaskStartScheduler+0x82>
	__asm volatile
 8009ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ed0:	f383 8811 	msr	BASEPRI, r3
 8009ed4:	f3bf 8f6f 	isb	sy
 8009ed8:	f3bf 8f4f 	dsb	sy
 8009edc:	613b      	str	r3, [r7, #16]
}
 8009ede:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009ee0:	4b13      	ldr	r3, [pc, #76]	@ (8009f30 <vTaskStartScheduler+0xb8>)
 8009ee2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009ee6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009ee8:	4b12      	ldr	r3, [pc, #72]	@ (8009f34 <vTaskStartScheduler+0xbc>)
 8009eea:	2201      	movs	r2, #1
 8009eec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009eee:	4b12      	ldr	r3, [pc, #72]	@ (8009f38 <vTaskStartScheduler+0xc0>)
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009ef4:	f000 fd64 	bl	800a9c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009ef8:	e00f      	b.n	8009f1a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009efa:	697b      	ldr	r3, [r7, #20]
 8009efc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f00:	d10b      	bne.n	8009f1a <vTaskStartScheduler+0xa2>
	__asm volatile
 8009f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f06:	f383 8811 	msr	BASEPRI, r3
 8009f0a:	f3bf 8f6f 	isb	sy
 8009f0e:	f3bf 8f4f 	dsb	sy
 8009f12:	60fb      	str	r3, [r7, #12]
}
 8009f14:	bf00      	nop
 8009f16:	bf00      	nop
 8009f18:	e7fd      	b.n	8009f16 <vTaskStartScheduler+0x9e>
}
 8009f1a:	bf00      	nop
 8009f1c:	3718      	adds	r7, #24
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}
 8009f22:	bf00      	nop
 8009f24:	0800c0a8 	.word	0x0800c0a8
 8009f28:	0800a4e1 	.word	0x0800a4e1
 8009f2c:	2000aabc 	.word	0x2000aabc
 8009f30:	2000aab8 	.word	0x2000aab8
 8009f34:	2000aaa4 	.word	0x2000aaa4
 8009f38:	2000aa9c 	.word	0x2000aa9c

08009f3c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009f40:	4b04      	ldr	r3, [pc, #16]	@ (8009f54 <vTaskSuspendAll+0x18>)
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	3301      	adds	r3, #1
 8009f46:	4a03      	ldr	r2, [pc, #12]	@ (8009f54 <vTaskSuspendAll+0x18>)
 8009f48:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009f4a:	bf00      	nop
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f52:	4770      	bx	lr
 8009f54:	2000aac0 	.word	0x2000aac0

08009f58 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b084      	sub	sp, #16
 8009f5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009f62:	2300      	movs	r3, #0
 8009f64:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009f66:	4b42      	ldr	r3, [pc, #264]	@ (800a070 <xTaskResumeAll+0x118>)
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d10b      	bne.n	8009f86 <xTaskResumeAll+0x2e>
	__asm volatile
 8009f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f72:	f383 8811 	msr	BASEPRI, r3
 8009f76:	f3bf 8f6f 	isb	sy
 8009f7a:	f3bf 8f4f 	dsb	sy
 8009f7e:	603b      	str	r3, [r7, #0]
}
 8009f80:	bf00      	nop
 8009f82:	bf00      	nop
 8009f84:	e7fd      	b.n	8009f82 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009f86:	f000 fdbf 	bl	800ab08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009f8a:	4b39      	ldr	r3, [pc, #228]	@ (800a070 <xTaskResumeAll+0x118>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	3b01      	subs	r3, #1
 8009f90:	4a37      	ldr	r2, [pc, #220]	@ (800a070 <xTaskResumeAll+0x118>)
 8009f92:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f94:	4b36      	ldr	r3, [pc, #216]	@ (800a070 <xTaskResumeAll+0x118>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d161      	bne.n	800a060 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009f9c:	4b35      	ldr	r3, [pc, #212]	@ (800a074 <xTaskResumeAll+0x11c>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d05d      	beq.n	800a060 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009fa4:	e02e      	b.n	800a004 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fa6:	4b34      	ldr	r3, [pc, #208]	@ (800a078 <xTaskResumeAll+0x120>)
 8009fa8:	68db      	ldr	r3, [r3, #12]
 8009faa:	68db      	ldr	r3, [r3, #12]
 8009fac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	3318      	adds	r3, #24
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f7ff fa2b 	bl	800940e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	3304      	adds	r3, #4
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f7ff fa26 	bl	800940e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	409a      	lsls	r2, r3
 8009fca:	4b2c      	ldr	r3, [pc, #176]	@ (800a07c <xTaskResumeAll+0x124>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	4313      	orrs	r3, r2
 8009fd0:	4a2a      	ldr	r2, [pc, #168]	@ (800a07c <xTaskResumeAll+0x124>)
 8009fd2:	6013      	str	r3, [r2, #0]
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fd8:	4613      	mov	r3, r2
 8009fda:	009b      	lsls	r3, r3, #2
 8009fdc:	4413      	add	r3, r2
 8009fde:	009b      	lsls	r3, r3, #2
 8009fe0:	4a27      	ldr	r2, [pc, #156]	@ (800a080 <xTaskResumeAll+0x128>)
 8009fe2:	441a      	add	r2, r3
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	3304      	adds	r3, #4
 8009fe8:	4619      	mov	r1, r3
 8009fea:	4610      	mov	r0, r2
 8009fec:	f7ff f9b2 	bl	8009354 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ff4:	4b23      	ldr	r3, [pc, #140]	@ (800a084 <xTaskResumeAll+0x12c>)
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ffa:	429a      	cmp	r2, r3
 8009ffc:	d302      	bcc.n	800a004 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009ffe:	4b22      	ldr	r3, [pc, #136]	@ (800a088 <xTaskResumeAll+0x130>)
 800a000:	2201      	movs	r2, #1
 800a002:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a004:	4b1c      	ldr	r3, [pc, #112]	@ (800a078 <xTaskResumeAll+0x120>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d1cc      	bne.n	8009fa6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d001      	beq.n	800a016 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a012:	f000 fb1b 	bl	800a64c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a016:	4b1d      	ldr	r3, [pc, #116]	@ (800a08c <xTaskResumeAll+0x134>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d010      	beq.n	800a044 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a022:	f000 f837 	bl	800a094 <xTaskIncrementTick>
 800a026:	4603      	mov	r3, r0
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d002      	beq.n	800a032 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a02c:	4b16      	ldr	r3, [pc, #88]	@ (800a088 <xTaskResumeAll+0x130>)
 800a02e:	2201      	movs	r2, #1
 800a030:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	3b01      	subs	r3, #1
 800a036:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d1f1      	bne.n	800a022 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a03e:	4b13      	ldr	r3, [pc, #76]	@ (800a08c <xTaskResumeAll+0x134>)
 800a040:	2200      	movs	r2, #0
 800a042:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a044:	4b10      	ldr	r3, [pc, #64]	@ (800a088 <xTaskResumeAll+0x130>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d009      	beq.n	800a060 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a04c:	2301      	movs	r3, #1
 800a04e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a050:	4b0f      	ldr	r3, [pc, #60]	@ (800a090 <xTaskResumeAll+0x138>)
 800a052:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a056:	601a      	str	r2, [r3, #0]
 800a058:	f3bf 8f4f 	dsb	sy
 800a05c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a060:	f000 fd84 	bl	800ab6c <vPortExitCritical>

	return xAlreadyYielded;
 800a064:	68bb      	ldr	r3, [r7, #8]
}
 800a066:	4618      	mov	r0, r3
 800a068:	3710      	adds	r7, #16
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}
 800a06e:	bf00      	nop
 800a070:	2000aac0 	.word	0x2000aac0
 800a074:	2000aa98 	.word	0x2000aa98
 800a078:	2000aa58 	.word	0x2000aa58
 800a07c:	2000aaa0 	.word	0x2000aaa0
 800a080:	2000a99c 	.word	0x2000a99c
 800a084:	2000a998 	.word	0x2000a998
 800a088:	2000aaac 	.word	0x2000aaac
 800a08c:	2000aaa8 	.word	0x2000aaa8
 800a090:	e000ed04 	.word	0xe000ed04

0800a094 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b086      	sub	sp, #24
 800a098:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a09a:	2300      	movs	r3, #0
 800a09c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a09e:	4b4f      	ldr	r3, [pc, #316]	@ (800a1dc <xTaskIncrementTick+0x148>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	f040 808f 	bne.w	800a1c6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a0a8:	4b4d      	ldr	r3, [pc, #308]	@ (800a1e0 <xTaskIncrementTick+0x14c>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	3301      	adds	r3, #1
 800a0ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a0b0:	4a4b      	ldr	r2, [pc, #300]	@ (800a1e0 <xTaskIncrementTick+0x14c>)
 800a0b2:	693b      	ldr	r3, [r7, #16]
 800a0b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d121      	bne.n	800a100 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a0bc:	4b49      	ldr	r3, [pc, #292]	@ (800a1e4 <xTaskIncrementTick+0x150>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d00b      	beq.n	800a0de <xTaskIncrementTick+0x4a>
	__asm volatile
 800a0c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ca:	f383 8811 	msr	BASEPRI, r3
 800a0ce:	f3bf 8f6f 	isb	sy
 800a0d2:	f3bf 8f4f 	dsb	sy
 800a0d6:	603b      	str	r3, [r7, #0]
}
 800a0d8:	bf00      	nop
 800a0da:	bf00      	nop
 800a0dc:	e7fd      	b.n	800a0da <xTaskIncrementTick+0x46>
 800a0de:	4b41      	ldr	r3, [pc, #260]	@ (800a1e4 <xTaskIncrementTick+0x150>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	60fb      	str	r3, [r7, #12]
 800a0e4:	4b40      	ldr	r3, [pc, #256]	@ (800a1e8 <xTaskIncrementTick+0x154>)
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	4a3e      	ldr	r2, [pc, #248]	@ (800a1e4 <xTaskIncrementTick+0x150>)
 800a0ea:	6013      	str	r3, [r2, #0]
 800a0ec:	4a3e      	ldr	r2, [pc, #248]	@ (800a1e8 <xTaskIncrementTick+0x154>)
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	6013      	str	r3, [r2, #0]
 800a0f2:	4b3e      	ldr	r3, [pc, #248]	@ (800a1ec <xTaskIncrementTick+0x158>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	3301      	adds	r3, #1
 800a0f8:	4a3c      	ldr	r2, [pc, #240]	@ (800a1ec <xTaskIncrementTick+0x158>)
 800a0fa:	6013      	str	r3, [r2, #0]
 800a0fc:	f000 faa6 	bl	800a64c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a100:	4b3b      	ldr	r3, [pc, #236]	@ (800a1f0 <xTaskIncrementTick+0x15c>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	693a      	ldr	r2, [r7, #16]
 800a106:	429a      	cmp	r2, r3
 800a108:	d348      	bcc.n	800a19c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a10a:	4b36      	ldr	r3, [pc, #216]	@ (800a1e4 <xTaskIncrementTick+0x150>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d104      	bne.n	800a11e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a114:	4b36      	ldr	r3, [pc, #216]	@ (800a1f0 <xTaskIncrementTick+0x15c>)
 800a116:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a11a:	601a      	str	r2, [r3, #0]
					break;
 800a11c:	e03e      	b.n	800a19c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a11e:	4b31      	ldr	r3, [pc, #196]	@ (800a1e4 <xTaskIncrementTick+0x150>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	68db      	ldr	r3, [r3, #12]
 800a124:	68db      	ldr	r3, [r3, #12]
 800a126:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	685b      	ldr	r3, [r3, #4]
 800a12c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a12e:	693a      	ldr	r2, [r7, #16]
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	429a      	cmp	r2, r3
 800a134:	d203      	bcs.n	800a13e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a136:	4a2e      	ldr	r2, [pc, #184]	@ (800a1f0 <xTaskIncrementTick+0x15c>)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a13c:	e02e      	b.n	800a19c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	3304      	adds	r3, #4
 800a142:	4618      	mov	r0, r3
 800a144:	f7ff f963 	bl	800940e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d004      	beq.n	800a15a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	3318      	adds	r3, #24
 800a154:	4618      	mov	r0, r3
 800a156:	f7ff f95a 	bl	800940e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a15e:	2201      	movs	r2, #1
 800a160:	409a      	lsls	r2, r3
 800a162:	4b24      	ldr	r3, [pc, #144]	@ (800a1f4 <xTaskIncrementTick+0x160>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	4313      	orrs	r3, r2
 800a168:	4a22      	ldr	r2, [pc, #136]	@ (800a1f4 <xTaskIncrementTick+0x160>)
 800a16a:	6013      	str	r3, [r2, #0]
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a170:	4613      	mov	r3, r2
 800a172:	009b      	lsls	r3, r3, #2
 800a174:	4413      	add	r3, r2
 800a176:	009b      	lsls	r3, r3, #2
 800a178:	4a1f      	ldr	r2, [pc, #124]	@ (800a1f8 <xTaskIncrementTick+0x164>)
 800a17a:	441a      	add	r2, r3
 800a17c:	68bb      	ldr	r3, [r7, #8]
 800a17e:	3304      	adds	r3, #4
 800a180:	4619      	mov	r1, r3
 800a182:	4610      	mov	r0, r2
 800a184:	f7ff f8e6 	bl	8009354 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a18c:	4b1b      	ldr	r3, [pc, #108]	@ (800a1fc <xTaskIncrementTick+0x168>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a192:	429a      	cmp	r2, r3
 800a194:	d3b9      	bcc.n	800a10a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a196:	2301      	movs	r3, #1
 800a198:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a19a:	e7b6      	b.n	800a10a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a19c:	4b17      	ldr	r3, [pc, #92]	@ (800a1fc <xTaskIncrementTick+0x168>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1a2:	4915      	ldr	r1, [pc, #84]	@ (800a1f8 <xTaskIncrementTick+0x164>)
 800a1a4:	4613      	mov	r3, r2
 800a1a6:	009b      	lsls	r3, r3, #2
 800a1a8:	4413      	add	r3, r2
 800a1aa:	009b      	lsls	r3, r3, #2
 800a1ac:	440b      	add	r3, r1
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	2b01      	cmp	r3, #1
 800a1b2:	d901      	bls.n	800a1b8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a1b8:	4b11      	ldr	r3, [pc, #68]	@ (800a200 <xTaskIncrementTick+0x16c>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d007      	beq.n	800a1d0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	617b      	str	r3, [r7, #20]
 800a1c4:	e004      	b.n	800a1d0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a1c6:	4b0f      	ldr	r3, [pc, #60]	@ (800a204 <xTaskIncrementTick+0x170>)
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	3301      	adds	r3, #1
 800a1cc:	4a0d      	ldr	r2, [pc, #52]	@ (800a204 <xTaskIncrementTick+0x170>)
 800a1ce:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a1d0:	697b      	ldr	r3, [r7, #20]
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	3718      	adds	r7, #24
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd80      	pop	{r7, pc}
 800a1da:	bf00      	nop
 800a1dc:	2000aac0 	.word	0x2000aac0
 800a1e0:	2000aa9c 	.word	0x2000aa9c
 800a1e4:	2000aa50 	.word	0x2000aa50
 800a1e8:	2000aa54 	.word	0x2000aa54
 800a1ec:	2000aab0 	.word	0x2000aab0
 800a1f0:	2000aab8 	.word	0x2000aab8
 800a1f4:	2000aaa0 	.word	0x2000aaa0
 800a1f8:	2000a99c 	.word	0x2000a99c
 800a1fc:	2000a998 	.word	0x2000a998
 800a200:	2000aaac 	.word	0x2000aaac
 800a204:	2000aaa8 	.word	0x2000aaa8

0800a208 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a208:	b480      	push	{r7}
 800a20a:	b087      	sub	sp, #28
 800a20c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a20e:	4b27      	ldr	r3, [pc, #156]	@ (800a2ac <vTaskSwitchContext+0xa4>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d003      	beq.n	800a21e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a216:	4b26      	ldr	r3, [pc, #152]	@ (800a2b0 <vTaskSwitchContext+0xa8>)
 800a218:	2201      	movs	r2, #1
 800a21a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a21c:	e040      	b.n	800a2a0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800a21e:	4b24      	ldr	r3, [pc, #144]	@ (800a2b0 <vTaskSwitchContext+0xa8>)
 800a220:	2200      	movs	r2, #0
 800a222:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a224:	4b23      	ldr	r3, [pc, #140]	@ (800a2b4 <vTaskSwitchContext+0xac>)
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	fab3 f383 	clz	r3, r3
 800a230:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a232:	7afb      	ldrb	r3, [r7, #11]
 800a234:	f1c3 031f 	rsb	r3, r3, #31
 800a238:	617b      	str	r3, [r7, #20]
 800a23a:	491f      	ldr	r1, [pc, #124]	@ (800a2b8 <vTaskSwitchContext+0xb0>)
 800a23c:	697a      	ldr	r2, [r7, #20]
 800a23e:	4613      	mov	r3, r2
 800a240:	009b      	lsls	r3, r3, #2
 800a242:	4413      	add	r3, r2
 800a244:	009b      	lsls	r3, r3, #2
 800a246:	440b      	add	r3, r1
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d10b      	bne.n	800a266 <vTaskSwitchContext+0x5e>
	__asm volatile
 800a24e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a252:	f383 8811 	msr	BASEPRI, r3
 800a256:	f3bf 8f6f 	isb	sy
 800a25a:	f3bf 8f4f 	dsb	sy
 800a25e:	607b      	str	r3, [r7, #4]
}
 800a260:	bf00      	nop
 800a262:	bf00      	nop
 800a264:	e7fd      	b.n	800a262 <vTaskSwitchContext+0x5a>
 800a266:	697a      	ldr	r2, [r7, #20]
 800a268:	4613      	mov	r3, r2
 800a26a:	009b      	lsls	r3, r3, #2
 800a26c:	4413      	add	r3, r2
 800a26e:	009b      	lsls	r3, r3, #2
 800a270:	4a11      	ldr	r2, [pc, #68]	@ (800a2b8 <vTaskSwitchContext+0xb0>)
 800a272:	4413      	add	r3, r2
 800a274:	613b      	str	r3, [r7, #16]
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	685b      	ldr	r3, [r3, #4]
 800a27a:	685a      	ldr	r2, [r3, #4]
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	605a      	str	r2, [r3, #4]
 800a280:	693b      	ldr	r3, [r7, #16]
 800a282:	685a      	ldr	r2, [r3, #4]
 800a284:	693b      	ldr	r3, [r7, #16]
 800a286:	3308      	adds	r3, #8
 800a288:	429a      	cmp	r2, r3
 800a28a:	d104      	bne.n	800a296 <vTaskSwitchContext+0x8e>
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	685b      	ldr	r3, [r3, #4]
 800a290:	685a      	ldr	r2, [r3, #4]
 800a292:	693b      	ldr	r3, [r7, #16]
 800a294:	605a      	str	r2, [r3, #4]
 800a296:	693b      	ldr	r3, [r7, #16]
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	68db      	ldr	r3, [r3, #12]
 800a29c:	4a07      	ldr	r2, [pc, #28]	@ (800a2bc <vTaskSwitchContext+0xb4>)
 800a29e:	6013      	str	r3, [r2, #0]
}
 800a2a0:	bf00      	nop
 800a2a2:	371c      	adds	r7, #28
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2aa:	4770      	bx	lr
 800a2ac:	2000aac0 	.word	0x2000aac0
 800a2b0:	2000aaac 	.word	0x2000aaac
 800a2b4:	2000aaa0 	.word	0x2000aaa0
 800a2b8:	2000a99c 	.word	0x2000a99c
 800a2bc:	2000a998 	.word	0x2000a998

0800a2c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b084      	sub	sp, #16
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
 800a2c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d10b      	bne.n	800a2e8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a2d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2d4:	f383 8811 	msr	BASEPRI, r3
 800a2d8:	f3bf 8f6f 	isb	sy
 800a2dc:	f3bf 8f4f 	dsb	sy
 800a2e0:	60fb      	str	r3, [r7, #12]
}
 800a2e2:	bf00      	nop
 800a2e4:	bf00      	nop
 800a2e6:	e7fd      	b.n	800a2e4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a2e8:	4b07      	ldr	r3, [pc, #28]	@ (800a308 <vTaskPlaceOnEventList+0x48>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	3318      	adds	r3, #24
 800a2ee:	4619      	mov	r1, r3
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f7ff f853 	bl	800939c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a2f6:	2101      	movs	r1, #1
 800a2f8:	6838      	ldr	r0, [r7, #0]
 800a2fa:	f000 fa6d 	bl	800a7d8 <prvAddCurrentTaskToDelayedList>
}
 800a2fe:	bf00      	nop
 800a300:	3710      	adds	r7, #16
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}
 800a306:	bf00      	nop
 800a308:	2000a998 	.word	0x2000a998

0800a30c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b086      	sub	sp, #24
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	68db      	ldr	r3, [r3, #12]
 800a318:	68db      	ldr	r3, [r3, #12]
 800a31a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a31c:	693b      	ldr	r3, [r7, #16]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d10b      	bne.n	800a33a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a326:	f383 8811 	msr	BASEPRI, r3
 800a32a:	f3bf 8f6f 	isb	sy
 800a32e:	f3bf 8f4f 	dsb	sy
 800a332:	60fb      	str	r3, [r7, #12]
}
 800a334:	bf00      	nop
 800a336:	bf00      	nop
 800a338:	e7fd      	b.n	800a336 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a33a:	693b      	ldr	r3, [r7, #16]
 800a33c:	3318      	adds	r3, #24
 800a33e:	4618      	mov	r0, r3
 800a340:	f7ff f865 	bl	800940e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a344:	4b1d      	ldr	r3, [pc, #116]	@ (800a3bc <xTaskRemoveFromEventList+0xb0>)
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d11c      	bne.n	800a386 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a34c:	693b      	ldr	r3, [r7, #16]
 800a34e:	3304      	adds	r3, #4
 800a350:	4618      	mov	r0, r3
 800a352:	f7ff f85c 	bl	800940e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a35a:	2201      	movs	r2, #1
 800a35c:	409a      	lsls	r2, r3
 800a35e:	4b18      	ldr	r3, [pc, #96]	@ (800a3c0 <xTaskRemoveFromEventList+0xb4>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4313      	orrs	r3, r2
 800a364:	4a16      	ldr	r2, [pc, #88]	@ (800a3c0 <xTaskRemoveFromEventList+0xb4>)
 800a366:	6013      	str	r3, [r2, #0]
 800a368:	693b      	ldr	r3, [r7, #16]
 800a36a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a36c:	4613      	mov	r3, r2
 800a36e:	009b      	lsls	r3, r3, #2
 800a370:	4413      	add	r3, r2
 800a372:	009b      	lsls	r3, r3, #2
 800a374:	4a13      	ldr	r2, [pc, #76]	@ (800a3c4 <xTaskRemoveFromEventList+0xb8>)
 800a376:	441a      	add	r2, r3
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	3304      	adds	r3, #4
 800a37c:	4619      	mov	r1, r3
 800a37e:	4610      	mov	r0, r2
 800a380:	f7fe ffe8 	bl	8009354 <vListInsertEnd>
 800a384:	e005      	b.n	800a392 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	3318      	adds	r3, #24
 800a38a:	4619      	mov	r1, r3
 800a38c:	480e      	ldr	r0, [pc, #56]	@ (800a3c8 <xTaskRemoveFromEventList+0xbc>)
 800a38e:	f7fe ffe1 	bl	8009354 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a392:	693b      	ldr	r3, [r7, #16]
 800a394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a396:	4b0d      	ldr	r3, [pc, #52]	@ (800a3cc <xTaskRemoveFromEventList+0xc0>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a39c:	429a      	cmp	r2, r3
 800a39e:	d905      	bls.n	800a3ac <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a3a4:	4b0a      	ldr	r3, [pc, #40]	@ (800a3d0 <xTaskRemoveFromEventList+0xc4>)
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	601a      	str	r2, [r3, #0]
 800a3aa:	e001      	b.n	800a3b0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a3b0:	697b      	ldr	r3, [r7, #20]
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3718      	adds	r7, #24
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}
 800a3ba:	bf00      	nop
 800a3bc:	2000aac0 	.word	0x2000aac0
 800a3c0:	2000aaa0 	.word	0x2000aaa0
 800a3c4:	2000a99c 	.word	0x2000a99c
 800a3c8:	2000aa58 	.word	0x2000aa58
 800a3cc:	2000a998 	.word	0x2000a998
 800a3d0:	2000aaac 	.word	0x2000aaac

0800a3d4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b083      	sub	sp, #12
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a3dc:	4b06      	ldr	r3, [pc, #24]	@ (800a3f8 <vTaskInternalSetTimeOutState+0x24>)
 800a3de:	681a      	ldr	r2, [r3, #0]
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a3e4:	4b05      	ldr	r3, [pc, #20]	@ (800a3fc <vTaskInternalSetTimeOutState+0x28>)
 800a3e6:	681a      	ldr	r2, [r3, #0]
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	605a      	str	r2, [r3, #4]
}
 800a3ec:	bf00      	nop
 800a3ee:	370c      	adds	r7, #12
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f6:	4770      	bx	lr
 800a3f8:	2000aab0 	.word	0x2000aab0
 800a3fc:	2000aa9c 	.word	0x2000aa9c

0800a400 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b088      	sub	sp, #32
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
 800a408:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d10b      	bne.n	800a428 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a414:	f383 8811 	msr	BASEPRI, r3
 800a418:	f3bf 8f6f 	isb	sy
 800a41c:	f3bf 8f4f 	dsb	sy
 800a420:	613b      	str	r3, [r7, #16]
}
 800a422:	bf00      	nop
 800a424:	bf00      	nop
 800a426:	e7fd      	b.n	800a424 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d10b      	bne.n	800a446 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a42e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a432:	f383 8811 	msr	BASEPRI, r3
 800a436:	f3bf 8f6f 	isb	sy
 800a43a:	f3bf 8f4f 	dsb	sy
 800a43e:	60fb      	str	r3, [r7, #12]
}
 800a440:	bf00      	nop
 800a442:	bf00      	nop
 800a444:	e7fd      	b.n	800a442 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a446:	f000 fb5f 	bl	800ab08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a44a:	4b1d      	ldr	r3, [pc, #116]	@ (800a4c0 <xTaskCheckForTimeOut+0xc0>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	685b      	ldr	r3, [r3, #4]
 800a454:	69ba      	ldr	r2, [r7, #24]
 800a456:	1ad3      	subs	r3, r2, r3
 800a458:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a462:	d102      	bne.n	800a46a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a464:	2300      	movs	r3, #0
 800a466:	61fb      	str	r3, [r7, #28]
 800a468:	e023      	b.n	800a4b2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681a      	ldr	r2, [r3, #0]
 800a46e:	4b15      	ldr	r3, [pc, #84]	@ (800a4c4 <xTaskCheckForTimeOut+0xc4>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	429a      	cmp	r2, r3
 800a474:	d007      	beq.n	800a486 <xTaskCheckForTimeOut+0x86>
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	685b      	ldr	r3, [r3, #4]
 800a47a:	69ba      	ldr	r2, [r7, #24]
 800a47c:	429a      	cmp	r2, r3
 800a47e:	d302      	bcc.n	800a486 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a480:	2301      	movs	r3, #1
 800a482:	61fb      	str	r3, [r7, #28]
 800a484:	e015      	b.n	800a4b2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	697a      	ldr	r2, [r7, #20]
 800a48c:	429a      	cmp	r2, r3
 800a48e:	d20b      	bcs.n	800a4a8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	681a      	ldr	r2, [r3, #0]
 800a494:	697b      	ldr	r3, [r7, #20]
 800a496:	1ad2      	subs	r2, r2, r3
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a49c:	6878      	ldr	r0, [r7, #4]
 800a49e:	f7ff ff99 	bl	800a3d4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	61fb      	str	r3, [r7, #28]
 800a4a6:	e004      	b.n	800a4b2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a4b2:	f000 fb5b 	bl	800ab6c <vPortExitCritical>

	return xReturn;
 800a4b6:	69fb      	ldr	r3, [r7, #28]
}
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	3720      	adds	r7, #32
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	bd80      	pop	{r7, pc}
 800a4c0:	2000aa9c 	.word	0x2000aa9c
 800a4c4:	2000aab0 	.word	0x2000aab0

0800a4c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a4c8:	b480      	push	{r7}
 800a4ca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a4cc:	4b03      	ldr	r3, [pc, #12]	@ (800a4dc <vTaskMissedYield+0x14>)
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	601a      	str	r2, [r3, #0]
}
 800a4d2:	bf00      	nop
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4da:	4770      	bx	lr
 800a4dc:	2000aaac 	.word	0x2000aaac

0800a4e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b082      	sub	sp, #8
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a4e8:	f000 f852 	bl	800a590 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a4ec:	4b06      	ldr	r3, [pc, #24]	@ (800a508 <prvIdleTask+0x28>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	2b01      	cmp	r3, #1
 800a4f2:	d9f9      	bls.n	800a4e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a4f4:	4b05      	ldr	r3, [pc, #20]	@ (800a50c <prvIdleTask+0x2c>)
 800a4f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4fa:	601a      	str	r2, [r3, #0]
 800a4fc:	f3bf 8f4f 	dsb	sy
 800a500:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a504:	e7f0      	b.n	800a4e8 <prvIdleTask+0x8>
 800a506:	bf00      	nop
 800a508:	2000a99c 	.word	0x2000a99c
 800a50c:	e000ed04 	.word	0xe000ed04

0800a510 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b082      	sub	sp, #8
 800a514:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a516:	2300      	movs	r3, #0
 800a518:	607b      	str	r3, [r7, #4]
 800a51a:	e00c      	b.n	800a536 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a51c:	687a      	ldr	r2, [r7, #4]
 800a51e:	4613      	mov	r3, r2
 800a520:	009b      	lsls	r3, r3, #2
 800a522:	4413      	add	r3, r2
 800a524:	009b      	lsls	r3, r3, #2
 800a526:	4a12      	ldr	r2, [pc, #72]	@ (800a570 <prvInitialiseTaskLists+0x60>)
 800a528:	4413      	add	r3, r2
 800a52a:	4618      	mov	r0, r3
 800a52c:	f7fe fee5 	bl	80092fa <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	3301      	adds	r3, #1
 800a534:	607b      	str	r3, [r7, #4]
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2b06      	cmp	r3, #6
 800a53a:	d9ef      	bls.n	800a51c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a53c:	480d      	ldr	r0, [pc, #52]	@ (800a574 <prvInitialiseTaskLists+0x64>)
 800a53e:	f7fe fedc 	bl	80092fa <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a542:	480d      	ldr	r0, [pc, #52]	@ (800a578 <prvInitialiseTaskLists+0x68>)
 800a544:	f7fe fed9 	bl	80092fa <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a548:	480c      	ldr	r0, [pc, #48]	@ (800a57c <prvInitialiseTaskLists+0x6c>)
 800a54a:	f7fe fed6 	bl	80092fa <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a54e:	480c      	ldr	r0, [pc, #48]	@ (800a580 <prvInitialiseTaskLists+0x70>)
 800a550:	f7fe fed3 	bl	80092fa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a554:	480b      	ldr	r0, [pc, #44]	@ (800a584 <prvInitialiseTaskLists+0x74>)
 800a556:	f7fe fed0 	bl	80092fa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a55a:	4b0b      	ldr	r3, [pc, #44]	@ (800a588 <prvInitialiseTaskLists+0x78>)
 800a55c:	4a05      	ldr	r2, [pc, #20]	@ (800a574 <prvInitialiseTaskLists+0x64>)
 800a55e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a560:	4b0a      	ldr	r3, [pc, #40]	@ (800a58c <prvInitialiseTaskLists+0x7c>)
 800a562:	4a05      	ldr	r2, [pc, #20]	@ (800a578 <prvInitialiseTaskLists+0x68>)
 800a564:	601a      	str	r2, [r3, #0]
}
 800a566:	bf00      	nop
 800a568:	3708      	adds	r7, #8
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd80      	pop	{r7, pc}
 800a56e:	bf00      	nop
 800a570:	2000a99c 	.word	0x2000a99c
 800a574:	2000aa28 	.word	0x2000aa28
 800a578:	2000aa3c 	.word	0x2000aa3c
 800a57c:	2000aa58 	.word	0x2000aa58
 800a580:	2000aa6c 	.word	0x2000aa6c
 800a584:	2000aa84 	.word	0x2000aa84
 800a588:	2000aa50 	.word	0x2000aa50
 800a58c:	2000aa54 	.word	0x2000aa54

0800a590 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b082      	sub	sp, #8
 800a594:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a596:	e019      	b.n	800a5cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a598:	f000 fab6 	bl	800ab08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a59c:	4b10      	ldr	r3, [pc, #64]	@ (800a5e0 <prvCheckTasksWaitingTermination+0x50>)
 800a59e:	68db      	ldr	r3, [r3, #12]
 800a5a0:	68db      	ldr	r3, [r3, #12]
 800a5a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	3304      	adds	r3, #4
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	f7fe ff30 	bl	800940e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a5ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a5e4 <prvCheckTasksWaitingTermination+0x54>)
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	3b01      	subs	r3, #1
 800a5b4:	4a0b      	ldr	r2, [pc, #44]	@ (800a5e4 <prvCheckTasksWaitingTermination+0x54>)
 800a5b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a5b8:	4b0b      	ldr	r3, [pc, #44]	@ (800a5e8 <prvCheckTasksWaitingTermination+0x58>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	3b01      	subs	r3, #1
 800a5be:	4a0a      	ldr	r2, [pc, #40]	@ (800a5e8 <prvCheckTasksWaitingTermination+0x58>)
 800a5c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a5c2:	f000 fad3 	bl	800ab6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 f810 	bl	800a5ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a5cc:	4b06      	ldr	r3, [pc, #24]	@ (800a5e8 <prvCheckTasksWaitingTermination+0x58>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d1e1      	bne.n	800a598 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a5d4:	bf00      	nop
 800a5d6:	bf00      	nop
 800a5d8:	3708      	adds	r7, #8
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}
 800a5de:	bf00      	nop
 800a5e0:	2000aa6c 	.word	0x2000aa6c
 800a5e4:	2000aa98 	.word	0x2000aa98
 800a5e8:	2000aa80 	.word	0x2000aa80

0800a5ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	b084      	sub	sp, #16
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d108      	bne.n	800a610 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a602:	4618      	mov	r0, r3
 800a604:	f000 fc70 	bl	800aee8 <vPortFree>
				vPortFree( pxTCB );
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f000 fc6d 	bl	800aee8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a60e:	e019      	b.n	800a644 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a616:	2b01      	cmp	r3, #1
 800a618:	d103      	bne.n	800a622 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 fc64 	bl	800aee8 <vPortFree>
	}
 800a620:	e010      	b.n	800a644 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a628:	2b02      	cmp	r3, #2
 800a62a:	d00b      	beq.n	800a644 <prvDeleteTCB+0x58>
	__asm volatile
 800a62c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a630:	f383 8811 	msr	BASEPRI, r3
 800a634:	f3bf 8f6f 	isb	sy
 800a638:	f3bf 8f4f 	dsb	sy
 800a63c:	60fb      	str	r3, [r7, #12]
}
 800a63e:	bf00      	nop
 800a640:	bf00      	nop
 800a642:	e7fd      	b.n	800a640 <prvDeleteTCB+0x54>
	}
 800a644:	bf00      	nop
 800a646:	3710      	adds	r7, #16
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a64c:	b480      	push	{r7}
 800a64e:	b083      	sub	sp, #12
 800a650:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a652:	4b0c      	ldr	r3, [pc, #48]	@ (800a684 <prvResetNextTaskUnblockTime+0x38>)
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d104      	bne.n	800a666 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a65c:	4b0a      	ldr	r3, [pc, #40]	@ (800a688 <prvResetNextTaskUnblockTime+0x3c>)
 800a65e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a662:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a664:	e008      	b.n	800a678 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a666:	4b07      	ldr	r3, [pc, #28]	@ (800a684 <prvResetNextTaskUnblockTime+0x38>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	68db      	ldr	r3, [r3, #12]
 800a66c:	68db      	ldr	r3, [r3, #12]
 800a66e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	685b      	ldr	r3, [r3, #4]
 800a674:	4a04      	ldr	r2, [pc, #16]	@ (800a688 <prvResetNextTaskUnblockTime+0x3c>)
 800a676:	6013      	str	r3, [r2, #0]
}
 800a678:	bf00      	nop
 800a67a:	370c      	adds	r7, #12
 800a67c:	46bd      	mov	sp, r7
 800a67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a682:	4770      	bx	lr
 800a684:	2000aa50 	.word	0x2000aa50
 800a688:	2000aab8 	.word	0x2000aab8

0800a68c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a68c:	b480      	push	{r7}
 800a68e:	b083      	sub	sp, #12
 800a690:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a692:	4b0b      	ldr	r3, [pc, #44]	@ (800a6c0 <xTaskGetSchedulerState+0x34>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d102      	bne.n	800a6a0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a69a:	2301      	movs	r3, #1
 800a69c:	607b      	str	r3, [r7, #4]
 800a69e:	e008      	b.n	800a6b2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a6a0:	4b08      	ldr	r3, [pc, #32]	@ (800a6c4 <xTaskGetSchedulerState+0x38>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d102      	bne.n	800a6ae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a6a8:	2302      	movs	r3, #2
 800a6aa:	607b      	str	r3, [r7, #4]
 800a6ac:	e001      	b.n	800a6b2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a6b2:	687b      	ldr	r3, [r7, #4]
	}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	370c      	adds	r7, #12
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	4770      	bx	lr
 800a6c0:	2000aaa4 	.word	0x2000aaa4
 800a6c4:	2000aac0 	.word	0x2000aac0

0800a6c8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b086      	sub	sp, #24
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d070      	beq.n	800a7c0 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a6de:	4b3b      	ldr	r3, [pc, #236]	@ (800a7cc <xTaskPriorityDisinherit+0x104>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	693a      	ldr	r2, [r7, #16]
 800a6e4:	429a      	cmp	r2, r3
 800a6e6:	d00b      	beq.n	800a700 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a6e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6ec:	f383 8811 	msr	BASEPRI, r3
 800a6f0:	f3bf 8f6f 	isb	sy
 800a6f4:	f3bf 8f4f 	dsb	sy
 800a6f8:	60fb      	str	r3, [r7, #12]
}
 800a6fa:	bf00      	nop
 800a6fc:	bf00      	nop
 800a6fe:	e7fd      	b.n	800a6fc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a700:	693b      	ldr	r3, [r7, #16]
 800a702:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a704:	2b00      	cmp	r3, #0
 800a706:	d10b      	bne.n	800a720 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a70c:	f383 8811 	msr	BASEPRI, r3
 800a710:	f3bf 8f6f 	isb	sy
 800a714:	f3bf 8f4f 	dsb	sy
 800a718:	60bb      	str	r3, [r7, #8]
}
 800a71a:	bf00      	nop
 800a71c:	bf00      	nop
 800a71e:	e7fd      	b.n	800a71c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a720:	693b      	ldr	r3, [r7, #16]
 800a722:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a724:	1e5a      	subs	r2, r3, #1
 800a726:	693b      	ldr	r3, [r7, #16]
 800a728:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a72a:	693b      	ldr	r3, [r7, #16]
 800a72c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a732:	429a      	cmp	r2, r3
 800a734:	d044      	beq.n	800a7c0 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a736:	693b      	ldr	r3, [r7, #16]
 800a738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d140      	bne.n	800a7c0 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a73e:	693b      	ldr	r3, [r7, #16]
 800a740:	3304      	adds	r3, #4
 800a742:	4618      	mov	r0, r3
 800a744:	f7fe fe63 	bl	800940e <uxListRemove>
 800a748:	4603      	mov	r3, r0
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d115      	bne.n	800a77a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a74e:	693b      	ldr	r3, [r7, #16]
 800a750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a752:	491f      	ldr	r1, [pc, #124]	@ (800a7d0 <xTaskPriorityDisinherit+0x108>)
 800a754:	4613      	mov	r3, r2
 800a756:	009b      	lsls	r3, r3, #2
 800a758:	4413      	add	r3, r2
 800a75a:	009b      	lsls	r3, r3, #2
 800a75c:	440b      	add	r3, r1
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d10a      	bne.n	800a77a <xTaskPriorityDisinherit+0xb2>
 800a764:	693b      	ldr	r3, [r7, #16]
 800a766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a768:	2201      	movs	r2, #1
 800a76a:	fa02 f303 	lsl.w	r3, r2, r3
 800a76e:	43da      	mvns	r2, r3
 800a770:	4b18      	ldr	r3, [pc, #96]	@ (800a7d4 <xTaskPriorityDisinherit+0x10c>)
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4013      	ands	r3, r2
 800a776:	4a17      	ldr	r2, [pc, #92]	@ (800a7d4 <xTaskPriorityDisinherit+0x10c>)
 800a778:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a77a:	693b      	ldr	r3, [r7, #16]
 800a77c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a77e:	693b      	ldr	r3, [r7, #16]
 800a780:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a782:	693b      	ldr	r3, [r7, #16]
 800a784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a786:	f1c3 0207 	rsb	r2, r3, #7
 800a78a:	693b      	ldr	r3, [r7, #16]
 800a78c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a792:	2201      	movs	r2, #1
 800a794:	409a      	lsls	r2, r3
 800a796:	4b0f      	ldr	r3, [pc, #60]	@ (800a7d4 <xTaskPriorityDisinherit+0x10c>)
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	4313      	orrs	r3, r2
 800a79c:	4a0d      	ldr	r2, [pc, #52]	@ (800a7d4 <xTaskPriorityDisinherit+0x10c>)
 800a79e:	6013      	str	r3, [r2, #0]
 800a7a0:	693b      	ldr	r3, [r7, #16]
 800a7a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7a4:	4613      	mov	r3, r2
 800a7a6:	009b      	lsls	r3, r3, #2
 800a7a8:	4413      	add	r3, r2
 800a7aa:	009b      	lsls	r3, r3, #2
 800a7ac:	4a08      	ldr	r2, [pc, #32]	@ (800a7d0 <xTaskPriorityDisinherit+0x108>)
 800a7ae:	441a      	add	r2, r3
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	3304      	adds	r3, #4
 800a7b4:	4619      	mov	r1, r3
 800a7b6:	4610      	mov	r0, r2
 800a7b8:	f7fe fdcc 	bl	8009354 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a7bc:	2301      	movs	r3, #1
 800a7be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a7c0:	697b      	ldr	r3, [r7, #20]
	}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3718      	adds	r7, #24
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}
 800a7ca:	bf00      	nop
 800a7cc:	2000a998 	.word	0x2000a998
 800a7d0:	2000a99c 	.word	0x2000a99c
 800a7d4:	2000aaa0 	.word	0x2000aaa0

0800a7d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b084      	sub	sp, #16
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
 800a7e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a7e2:	4b29      	ldr	r3, [pc, #164]	@ (800a888 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a7e8:	4b28      	ldr	r3, [pc, #160]	@ (800a88c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	3304      	adds	r3, #4
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f7fe fe0d 	bl	800940e <uxListRemove>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d10b      	bne.n	800a812 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a7fa:	4b24      	ldr	r3, [pc, #144]	@ (800a88c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a800:	2201      	movs	r2, #1
 800a802:	fa02 f303 	lsl.w	r3, r2, r3
 800a806:	43da      	mvns	r2, r3
 800a808:	4b21      	ldr	r3, [pc, #132]	@ (800a890 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	4013      	ands	r3, r2
 800a80e:	4a20      	ldr	r2, [pc, #128]	@ (800a890 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a810:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a818:	d10a      	bne.n	800a830 <prvAddCurrentTaskToDelayedList+0x58>
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d007      	beq.n	800a830 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a820:	4b1a      	ldr	r3, [pc, #104]	@ (800a88c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	3304      	adds	r3, #4
 800a826:	4619      	mov	r1, r3
 800a828:	481a      	ldr	r0, [pc, #104]	@ (800a894 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a82a:	f7fe fd93 	bl	8009354 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a82e:	e026      	b.n	800a87e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a830:	68fa      	ldr	r2, [r7, #12]
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	4413      	add	r3, r2
 800a836:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a838:	4b14      	ldr	r3, [pc, #80]	@ (800a88c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	68ba      	ldr	r2, [r7, #8]
 800a83e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a840:	68ba      	ldr	r2, [r7, #8]
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	429a      	cmp	r2, r3
 800a846:	d209      	bcs.n	800a85c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a848:	4b13      	ldr	r3, [pc, #76]	@ (800a898 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a84a:	681a      	ldr	r2, [r3, #0]
 800a84c:	4b0f      	ldr	r3, [pc, #60]	@ (800a88c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	3304      	adds	r3, #4
 800a852:	4619      	mov	r1, r3
 800a854:	4610      	mov	r0, r2
 800a856:	f7fe fda1 	bl	800939c <vListInsert>
}
 800a85a:	e010      	b.n	800a87e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a85c:	4b0f      	ldr	r3, [pc, #60]	@ (800a89c <prvAddCurrentTaskToDelayedList+0xc4>)
 800a85e:	681a      	ldr	r2, [r3, #0]
 800a860:	4b0a      	ldr	r3, [pc, #40]	@ (800a88c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	3304      	adds	r3, #4
 800a866:	4619      	mov	r1, r3
 800a868:	4610      	mov	r0, r2
 800a86a:	f7fe fd97 	bl	800939c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a86e:	4b0c      	ldr	r3, [pc, #48]	@ (800a8a0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	68ba      	ldr	r2, [r7, #8]
 800a874:	429a      	cmp	r2, r3
 800a876:	d202      	bcs.n	800a87e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a878:	4a09      	ldr	r2, [pc, #36]	@ (800a8a0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a87a:	68bb      	ldr	r3, [r7, #8]
 800a87c:	6013      	str	r3, [r2, #0]
}
 800a87e:	bf00      	nop
 800a880:	3710      	adds	r7, #16
 800a882:	46bd      	mov	sp, r7
 800a884:	bd80      	pop	{r7, pc}
 800a886:	bf00      	nop
 800a888:	2000aa9c 	.word	0x2000aa9c
 800a88c:	2000a998 	.word	0x2000a998
 800a890:	2000aaa0 	.word	0x2000aaa0
 800a894:	2000aa84 	.word	0x2000aa84
 800a898:	2000aa54 	.word	0x2000aa54
 800a89c:	2000aa50 	.word	0x2000aa50
 800a8a0:	2000aab8 	.word	0x2000aab8

0800a8a4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b085      	sub	sp, #20
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	60f8      	str	r0, [r7, #12]
 800a8ac:	60b9      	str	r1, [r7, #8]
 800a8ae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	3b04      	subs	r3, #4
 800a8b4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a8bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	3b04      	subs	r3, #4
 800a8c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	f023 0201 	bic.w	r2, r3, #1
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	3b04      	subs	r3, #4
 800a8d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a8d4:	4a0c      	ldr	r2, [pc, #48]	@ (800a908 <pxPortInitialiseStack+0x64>)
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	3b14      	subs	r3, #20
 800a8de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a8e0:	687a      	ldr	r2, [r7, #4]
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	3b04      	subs	r3, #4
 800a8ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f06f 0202 	mvn.w	r2, #2
 800a8f2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	3b20      	subs	r3, #32
 800a8f8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
}
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	3714      	adds	r7, #20
 800a900:	46bd      	mov	sp, r7
 800a902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a906:	4770      	bx	lr
 800a908:	0800a90d 	.word	0x0800a90d

0800a90c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a90c:	b480      	push	{r7}
 800a90e:	b085      	sub	sp, #20
 800a910:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a912:	2300      	movs	r3, #0
 800a914:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a916:	4b13      	ldr	r3, [pc, #76]	@ (800a964 <prvTaskExitError+0x58>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a91e:	d00b      	beq.n	800a938 <prvTaskExitError+0x2c>
	__asm volatile
 800a920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a924:	f383 8811 	msr	BASEPRI, r3
 800a928:	f3bf 8f6f 	isb	sy
 800a92c:	f3bf 8f4f 	dsb	sy
 800a930:	60fb      	str	r3, [r7, #12]
}
 800a932:	bf00      	nop
 800a934:	bf00      	nop
 800a936:	e7fd      	b.n	800a934 <prvTaskExitError+0x28>
	__asm volatile
 800a938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a93c:	f383 8811 	msr	BASEPRI, r3
 800a940:	f3bf 8f6f 	isb	sy
 800a944:	f3bf 8f4f 	dsb	sy
 800a948:	60bb      	str	r3, [r7, #8]
}
 800a94a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a94c:	bf00      	nop
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d0fc      	beq.n	800a94e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a954:	bf00      	nop
 800a956:	bf00      	nop
 800a958:	3714      	adds	r7, #20
 800a95a:	46bd      	mov	sp, r7
 800a95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a960:	4770      	bx	lr
 800a962:	bf00      	nop
 800a964:	20000020 	.word	0x20000020
	...

0800a970 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a970:	4b07      	ldr	r3, [pc, #28]	@ (800a990 <pxCurrentTCBConst2>)
 800a972:	6819      	ldr	r1, [r3, #0]
 800a974:	6808      	ldr	r0, [r1, #0]
 800a976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a97a:	f380 8809 	msr	PSP, r0
 800a97e:	f3bf 8f6f 	isb	sy
 800a982:	f04f 0000 	mov.w	r0, #0
 800a986:	f380 8811 	msr	BASEPRI, r0
 800a98a:	4770      	bx	lr
 800a98c:	f3af 8000 	nop.w

0800a990 <pxCurrentTCBConst2>:
 800a990:	2000a998 	.word	0x2000a998
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a994:	bf00      	nop
 800a996:	bf00      	nop

0800a998 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a998:	4808      	ldr	r0, [pc, #32]	@ (800a9bc <prvPortStartFirstTask+0x24>)
 800a99a:	6800      	ldr	r0, [r0, #0]
 800a99c:	6800      	ldr	r0, [r0, #0]
 800a99e:	f380 8808 	msr	MSP, r0
 800a9a2:	f04f 0000 	mov.w	r0, #0
 800a9a6:	f380 8814 	msr	CONTROL, r0
 800a9aa:	b662      	cpsie	i
 800a9ac:	b661      	cpsie	f
 800a9ae:	f3bf 8f4f 	dsb	sy
 800a9b2:	f3bf 8f6f 	isb	sy
 800a9b6:	df00      	svc	0
 800a9b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a9ba:	bf00      	nop
 800a9bc:	e000ed08 	.word	0xe000ed08

0800a9c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b086      	sub	sp, #24
 800a9c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a9c6:	4b47      	ldr	r3, [pc, #284]	@ (800aae4 <xPortStartScheduler+0x124>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	4a47      	ldr	r2, [pc, #284]	@ (800aae8 <xPortStartScheduler+0x128>)
 800a9cc:	4293      	cmp	r3, r2
 800a9ce:	d10b      	bne.n	800a9e8 <xPortStartScheduler+0x28>
	__asm volatile
 800a9d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d4:	f383 8811 	msr	BASEPRI, r3
 800a9d8:	f3bf 8f6f 	isb	sy
 800a9dc:	f3bf 8f4f 	dsb	sy
 800a9e0:	60fb      	str	r3, [r7, #12]
}
 800a9e2:	bf00      	nop
 800a9e4:	bf00      	nop
 800a9e6:	e7fd      	b.n	800a9e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a9e8:	4b3e      	ldr	r3, [pc, #248]	@ (800aae4 <xPortStartScheduler+0x124>)
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	4a3f      	ldr	r2, [pc, #252]	@ (800aaec <xPortStartScheduler+0x12c>)
 800a9ee:	4293      	cmp	r3, r2
 800a9f0:	d10b      	bne.n	800aa0a <xPortStartScheduler+0x4a>
	__asm volatile
 800a9f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9f6:	f383 8811 	msr	BASEPRI, r3
 800a9fa:	f3bf 8f6f 	isb	sy
 800a9fe:	f3bf 8f4f 	dsb	sy
 800aa02:	613b      	str	r3, [r7, #16]
}
 800aa04:	bf00      	nop
 800aa06:	bf00      	nop
 800aa08:	e7fd      	b.n	800aa06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aa0a:	4b39      	ldr	r3, [pc, #228]	@ (800aaf0 <xPortStartScheduler+0x130>)
 800aa0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aa0e:	697b      	ldr	r3, [r7, #20]
 800aa10:	781b      	ldrb	r3, [r3, #0]
 800aa12:	b2db      	uxtb	r3, r3
 800aa14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aa16:	697b      	ldr	r3, [r7, #20]
 800aa18:	22ff      	movs	r2, #255	@ 0xff
 800aa1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aa1c:	697b      	ldr	r3, [r7, #20]
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	b2db      	uxtb	r3, r3
 800aa22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aa24:	78fb      	ldrb	r3, [r7, #3]
 800aa26:	b2db      	uxtb	r3, r3
 800aa28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800aa2c:	b2da      	uxtb	r2, r3
 800aa2e:	4b31      	ldr	r3, [pc, #196]	@ (800aaf4 <xPortStartScheduler+0x134>)
 800aa30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aa32:	4b31      	ldr	r3, [pc, #196]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa34:	2207      	movs	r2, #7
 800aa36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa38:	e009      	b.n	800aa4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800aa3a:	4b2f      	ldr	r3, [pc, #188]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	3b01      	subs	r3, #1
 800aa40:	4a2d      	ldr	r2, [pc, #180]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800aa44:	78fb      	ldrb	r3, [r7, #3]
 800aa46:	b2db      	uxtb	r3, r3
 800aa48:	005b      	lsls	r3, r3, #1
 800aa4a:	b2db      	uxtb	r3, r3
 800aa4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa4e:	78fb      	ldrb	r3, [r7, #3]
 800aa50:	b2db      	uxtb	r3, r3
 800aa52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa56:	2b80      	cmp	r3, #128	@ 0x80
 800aa58:	d0ef      	beq.n	800aa3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800aa5a:	4b27      	ldr	r3, [pc, #156]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f1c3 0307 	rsb	r3, r3, #7
 800aa62:	2b04      	cmp	r3, #4
 800aa64:	d00b      	beq.n	800aa7e <xPortStartScheduler+0xbe>
	__asm volatile
 800aa66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa6a:	f383 8811 	msr	BASEPRI, r3
 800aa6e:	f3bf 8f6f 	isb	sy
 800aa72:	f3bf 8f4f 	dsb	sy
 800aa76:	60bb      	str	r3, [r7, #8]
}
 800aa78:	bf00      	nop
 800aa7a:	bf00      	nop
 800aa7c:	e7fd      	b.n	800aa7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800aa7e:	4b1e      	ldr	r3, [pc, #120]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	021b      	lsls	r3, r3, #8
 800aa84:	4a1c      	ldr	r2, [pc, #112]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800aa88:	4b1b      	ldr	r3, [pc, #108]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800aa90:	4a19      	ldr	r2, [pc, #100]	@ (800aaf8 <xPortStartScheduler+0x138>)
 800aa92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	b2da      	uxtb	r2, r3
 800aa98:	697b      	ldr	r3, [r7, #20]
 800aa9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aa9c:	4b17      	ldr	r3, [pc, #92]	@ (800aafc <xPortStartScheduler+0x13c>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	4a16      	ldr	r2, [pc, #88]	@ (800aafc <xPortStartScheduler+0x13c>)
 800aaa2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800aaa6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800aaa8:	4b14      	ldr	r3, [pc, #80]	@ (800aafc <xPortStartScheduler+0x13c>)
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	4a13      	ldr	r2, [pc, #76]	@ (800aafc <xPortStartScheduler+0x13c>)
 800aaae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800aab2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aab4:	f000 f8da 	bl	800ac6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aab8:	4b11      	ldr	r3, [pc, #68]	@ (800ab00 <xPortStartScheduler+0x140>)
 800aaba:	2200      	movs	r2, #0
 800aabc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800aabe:	f000 f8f9 	bl	800acb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aac2:	4b10      	ldr	r3, [pc, #64]	@ (800ab04 <xPortStartScheduler+0x144>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	4a0f      	ldr	r2, [pc, #60]	@ (800ab04 <xPortStartScheduler+0x144>)
 800aac8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800aacc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aace:	f7ff ff63 	bl	800a998 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800aad2:	f7ff fb99 	bl	800a208 <vTaskSwitchContext>
	prvTaskExitError();
 800aad6:	f7ff ff19 	bl	800a90c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aada:	2300      	movs	r3, #0
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3718      	adds	r7, #24
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}
 800aae4:	e000ed00 	.word	0xe000ed00
 800aae8:	410fc271 	.word	0x410fc271
 800aaec:	410fc270 	.word	0x410fc270
 800aaf0:	e000e400 	.word	0xe000e400
 800aaf4:	2000aac4 	.word	0x2000aac4
 800aaf8:	2000aac8 	.word	0x2000aac8
 800aafc:	e000ed20 	.word	0xe000ed20
 800ab00:	20000020 	.word	0x20000020
 800ab04:	e000ef34 	.word	0xe000ef34

0800ab08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ab08:	b480      	push	{r7}
 800ab0a:	b083      	sub	sp, #12
 800ab0c:	af00      	add	r7, sp, #0
	__asm volatile
 800ab0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab12:	f383 8811 	msr	BASEPRI, r3
 800ab16:	f3bf 8f6f 	isb	sy
 800ab1a:	f3bf 8f4f 	dsb	sy
 800ab1e:	607b      	str	r3, [r7, #4]
}
 800ab20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ab22:	4b10      	ldr	r3, [pc, #64]	@ (800ab64 <vPortEnterCritical+0x5c>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	3301      	adds	r3, #1
 800ab28:	4a0e      	ldr	r2, [pc, #56]	@ (800ab64 <vPortEnterCritical+0x5c>)
 800ab2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ab2c:	4b0d      	ldr	r3, [pc, #52]	@ (800ab64 <vPortEnterCritical+0x5c>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	2b01      	cmp	r3, #1
 800ab32:	d110      	bne.n	800ab56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ab34:	4b0c      	ldr	r3, [pc, #48]	@ (800ab68 <vPortEnterCritical+0x60>)
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	b2db      	uxtb	r3, r3
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d00b      	beq.n	800ab56 <vPortEnterCritical+0x4e>
	__asm volatile
 800ab3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab42:	f383 8811 	msr	BASEPRI, r3
 800ab46:	f3bf 8f6f 	isb	sy
 800ab4a:	f3bf 8f4f 	dsb	sy
 800ab4e:	603b      	str	r3, [r7, #0]
}
 800ab50:	bf00      	nop
 800ab52:	bf00      	nop
 800ab54:	e7fd      	b.n	800ab52 <vPortEnterCritical+0x4a>
	}
}
 800ab56:	bf00      	nop
 800ab58:	370c      	adds	r7, #12
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab60:	4770      	bx	lr
 800ab62:	bf00      	nop
 800ab64:	20000020 	.word	0x20000020
 800ab68:	e000ed04 	.word	0xe000ed04

0800ab6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b083      	sub	sp, #12
 800ab70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ab72:	4b12      	ldr	r3, [pc, #72]	@ (800abbc <vPortExitCritical+0x50>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d10b      	bne.n	800ab92 <vPortExitCritical+0x26>
	__asm volatile
 800ab7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab7e:	f383 8811 	msr	BASEPRI, r3
 800ab82:	f3bf 8f6f 	isb	sy
 800ab86:	f3bf 8f4f 	dsb	sy
 800ab8a:	607b      	str	r3, [r7, #4]
}
 800ab8c:	bf00      	nop
 800ab8e:	bf00      	nop
 800ab90:	e7fd      	b.n	800ab8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ab92:	4b0a      	ldr	r3, [pc, #40]	@ (800abbc <vPortExitCritical+0x50>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	3b01      	subs	r3, #1
 800ab98:	4a08      	ldr	r2, [pc, #32]	@ (800abbc <vPortExitCritical+0x50>)
 800ab9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ab9c:	4b07      	ldr	r3, [pc, #28]	@ (800abbc <vPortExitCritical+0x50>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d105      	bne.n	800abb0 <vPortExitCritical+0x44>
 800aba4:	2300      	movs	r3, #0
 800aba6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	f383 8811 	msr	BASEPRI, r3
}
 800abae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800abb0:	bf00      	nop
 800abb2:	370c      	adds	r7, #12
 800abb4:	46bd      	mov	sp, r7
 800abb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abba:	4770      	bx	lr
 800abbc:	20000020 	.word	0x20000020

0800abc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800abc0:	f3ef 8009 	mrs	r0, PSP
 800abc4:	f3bf 8f6f 	isb	sy
 800abc8:	4b15      	ldr	r3, [pc, #84]	@ (800ac20 <pxCurrentTCBConst>)
 800abca:	681a      	ldr	r2, [r3, #0]
 800abcc:	f01e 0f10 	tst.w	lr, #16
 800abd0:	bf08      	it	eq
 800abd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800abd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abda:	6010      	str	r0, [r2, #0]
 800abdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800abe0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800abe4:	f380 8811 	msr	BASEPRI, r0
 800abe8:	f3bf 8f4f 	dsb	sy
 800abec:	f3bf 8f6f 	isb	sy
 800abf0:	f7ff fb0a 	bl	800a208 <vTaskSwitchContext>
 800abf4:	f04f 0000 	mov.w	r0, #0
 800abf8:	f380 8811 	msr	BASEPRI, r0
 800abfc:	bc09      	pop	{r0, r3}
 800abfe:	6819      	ldr	r1, [r3, #0]
 800ac00:	6808      	ldr	r0, [r1, #0]
 800ac02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac06:	f01e 0f10 	tst.w	lr, #16
 800ac0a:	bf08      	it	eq
 800ac0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ac10:	f380 8809 	msr	PSP, r0
 800ac14:	f3bf 8f6f 	isb	sy
 800ac18:	4770      	bx	lr
 800ac1a:	bf00      	nop
 800ac1c:	f3af 8000 	nop.w

0800ac20 <pxCurrentTCBConst>:
 800ac20:	2000a998 	.word	0x2000a998
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ac24:	bf00      	nop
 800ac26:	bf00      	nop

0800ac28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b082      	sub	sp, #8
 800ac2c:	af00      	add	r7, sp, #0
	__asm volatile
 800ac2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac32:	f383 8811 	msr	BASEPRI, r3
 800ac36:	f3bf 8f6f 	isb	sy
 800ac3a:	f3bf 8f4f 	dsb	sy
 800ac3e:	607b      	str	r3, [r7, #4]
}
 800ac40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ac42:	f7ff fa27 	bl	800a094 <xTaskIncrementTick>
 800ac46:	4603      	mov	r3, r0
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d003      	beq.n	800ac54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ac4c:	4b06      	ldr	r3, [pc, #24]	@ (800ac68 <xPortSysTickHandler+0x40>)
 800ac4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac52:	601a      	str	r2, [r3, #0]
 800ac54:	2300      	movs	r3, #0
 800ac56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	f383 8811 	msr	BASEPRI, r3
}
 800ac5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ac60:	bf00      	nop
 800ac62:	3708      	adds	r7, #8
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd80      	pop	{r7, pc}
 800ac68:	e000ed04 	.word	0xe000ed04

0800ac6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ac6c:	b480      	push	{r7}
 800ac6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ac70:	4b0b      	ldr	r3, [pc, #44]	@ (800aca0 <vPortSetupTimerInterrupt+0x34>)
 800ac72:	2200      	movs	r2, #0
 800ac74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ac76:	4b0b      	ldr	r3, [pc, #44]	@ (800aca4 <vPortSetupTimerInterrupt+0x38>)
 800ac78:	2200      	movs	r2, #0
 800ac7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ac7c:	4b0a      	ldr	r3, [pc, #40]	@ (800aca8 <vPortSetupTimerInterrupt+0x3c>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	4a0a      	ldr	r2, [pc, #40]	@ (800acac <vPortSetupTimerInterrupt+0x40>)
 800ac82:	fba2 2303 	umull	r2, r3, r2, r3
 800ac86:	099b      	lsrs	r3, r3, #6
 800ac88:	4a09      	ldr	r2, [pc, #36]	@ (800acb0 <vPortSetupTimerInterrupt+0x44>)
 800ac8a:	3b01      	subs	r3, #1
 800ac8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ac8e:	4b04      	ldr	r3, [pc, #16]	@ (800aca0 <vPortSetupTimerInterrupt+0x34>)
 800ac90:	2207      	movs	r2, #7
 800ac92:	601a      	str	r2, [r3, #0]
}
 800ac94:	bf00      	nop
 800ac96:	46bd      	mov	sp, r7
 800ac98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9c:	4770      	bx	lr
 800ac9e:	bf00      	nop
 800aca0:	e000e010 	.word	0xe000e010
 800aca4:	e000e018 	.word	0xe000e018
 800aca8:	20000014 	.word	0x20000014
 800acac:	10624dd3 	.word	0x10624dd3
 800acb0:	e000e014 	.word	0xe000e014

0800acb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800acb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800acc4 <vPortEnableVFP+0x10>
 800acb8:	6801      	ldr	r1, [r0, #0]
 800acba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800acbe:	6001      	str	r1, [r0, #0]
 800acc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800acc2:	bf00      	nop
 800acc4:	e000ed88 	.word	0xe000ed88

0800acc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800acc8:	b480      	push	{r7}
 800acca:	b085      	sub	sp, #20
 800accc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800acce:	f3ef 8305 	mrs	r3, IPSR
 800acd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	2b0f      	cmp	r3, #15
 800acd8:	d915      	bls.n	800ad06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800acda:	4a18      	ldr	r2, [pc, #96]	@ (800ad3c <vPortValidateInterruptPriority+0x74>)
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	4413      	add	r3, r2
 800ace0:	781b      	ldrb	r3, [r3, #0]
 800ace2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ace4:	4b16      	ldr	r3, [pc, #88]	@ (800ad40 <vPortValidateInterruptPriority+0x78>)
 800ace6:	781b      	ldrb	r3, [r3, #0]
 800ace8:	7afa      	ldrb	r2, [r7, #11]
 800acea:	429a      	cmp	r2, r3
 800acec:	d20b      	bcs.n	800ad06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800acee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acf2:	f383 8811 	msr	BASEPRI, r3
 800acf6:	f3bf 8f6f 	isb	sy
 800acfa:	f3bf 8f4f 	dsb	sy
 800acfe:	607b      	str	r3, [r7, #4]
}
 800ad00:	bf00      	nop
 800ad02:	bf00      	nop
 800ad04:	e7fd      	b.n	800ad02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ad06:	4b0f      	ldr	r3, [pc, #60]	@ (800ad44 <vPortValidateInterruptPriority+0x7c>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ad0e:	4b0e      	ldr	r3, [pc, #56]	@ (800ad48 <vPortValidateInterruptPriority+0x80>)
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	429a      	cmp	r2, r3
 800ad14:	d90b      	bls.n	800ad2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ad16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad1a:	f383 8811 	msr	BASEPRI, r3
 800ad1e:	f3bf 8f6f 	isb	sy
 800ad22:	f3bf 8f4f 	dsb	sy
 800ad26:	603b      	str	r3, [r7, #0]
}
 800ad28:	bf00      	nop
 800ad2a:	bf00      	nop
 800ad2c:	e7fd      	b.n	800ad2a <vPortValidateInterruptPriority+0x62>
	}
 800ad2e:	bf00      	nop
 800ad30:	3714      	adds	r7, #20
 800ad32:	46bd      	mov	sp, r7
 800ad34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad38:	4770      	bx	lr
 800ad3a:	bf00      	nop
 800ad3c:	e000e3f0 	.word	0xe000e3f0
 800ad40:	2000aac4 	.word	0x2000aac4
 800ad44:	e000ed0c 	.word	0xe000ed0c
 800ad48:	2000aac8 	.word	0x2000aac8

0800ad4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b08a      	sub	sp, #40	@ 0x28
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ad54:	2300      	movs	r3, #0
 800ad56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ad58:	f7ff f8f0 	bl	8009f3c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ad5c:	4b5c      	ldr	r3, [pc, #368]	@ (800aed0 <pvPortMalloc+0x184>)
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d101      	bne.n	800ad68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ad64:	f000 f924 	bl	800afb0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ad68:	4b5a      	ldr	r3, [pc, #360]	@ (800aed4 <pvPortMalloc+0x188>)
 800ad6a:	681a      	ldr	r2, [r3, #0]
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	4013      	ands	r3, r2
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	f040 8095 	bne.w	800aea0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d01e      	beq.n	800adba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ad7c:	2208      	movs	r2, #8
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	4413      	add	r3, r2
 800ad82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	f003 0307 	and.w	r3, r3, #7
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d015      	beq.n	800adba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	f023 0307 	bic.w	r3, r3, #7
 800ad94:	3308      	adds	r3, #8
 800ad96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f003 0307 	and.w	r3, r3, #7
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d00b      	beq.n	800adba <pvPortMalloc+0x6e>
	__asm volatile
 800ada2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ada6:	f383 8811 	msr	BASEPRI, r3
 800adaa:	f3bf 8f6f 	isb	sy
 800adae:	f3bf 8f4f 	dsb	sy
 800adb2:	617b      	str	r3, [r7, #20]
}
 800adb4:	bf00      	nop
 800adb6:	bf00      	nop
 800adb8:	e7fd      	b.n	800adb6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d06f      	beq.n	800aea0 <pvPortMalloc+0x154>
 800adc0:	4b45      	ldr	r3, [pc, #276]	@ (800aed8 <pvPortMalloc+0x18c>)
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	687a      	ldr	r2, [r7, #4]
 800adc6:	429a      	cmp	r2, r3
 800adc8:	d86a      	bhi.n	800aea0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800adca:	4b44      	ldr	r3, [pc, #272]	@ (800aedc <pvPortMalloc+0x190>)
 800adcc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800adce:	4b43      	ldr	r3, [pc, #268]	@ (800aedc <pvPortMalloc+0x190>)
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800add4:	e004      	b.n	800ade0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800add6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800add8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800adda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ade0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ade2:	685b      	ldr	r3, [r3, #4]
 800ade4:	687a      	ldr	r2, [r7, #4]
 800ade6:	429a      	cmp	r2, r3
 800ade8:	d903      	bls.n	800adf2 <pvPortMalloc+0xa6>
 800adea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d1f1      	bne.n	800add6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800adf2:	4b37      	ldr	r3, [pc, #220]	@ (800aed0 <pvPortMalloc+0x184>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800adf8:	429a      	cmp	r2, r3
 800adfa:	d051      	beq.n	800aea0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800adfc:	6a3b      	ldr	r3, [r7, #32]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	2208      	movs	r2, #8
 800ae02:	4413      	add	r3, r2
 800ae04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ae06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae08:	681a      	ldr	r2, [r3, #0]
 800ae0a:	6a3b      	ldr	r3, [r7, #32]
 800ae0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ae0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae10:	685a      	ldr	r2, [r3, #4]
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	1ad2      	subs	r2, r2, r3
 800ae16:	2308      	movs	r3, #8
 800ae18:	005b      	lsls	r3, r3, #1
 800ae1a:	429a      	cmp	r2, r3
 800ae1c:	d920      	bls.n	800ae60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ae1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	4413      	add	r3, r2
 800ae24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae26:	69bb      	ldr	r3, [r7, #24]
 800ae28:	f003 0307 	and.w	r3, r3, #7
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d00b      	beq.n	800ae48 <pvPortMalloc+0xfc>
	__asm volatile
 800ae30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae34:	f383 8811 	msr	BASEPRI, r3
 800ae38:	f3bf 8f6f 	isb	sy
 800ae3c:	f3bf 8f4f 	dsb	sy
 800ae40:	613b      	str	r3, [r7, #16]
}
 800ae42:	bf00      	nop
 800ae44:	bf00      	nop
 800ae46:	e7fd      	b.n	800ae44 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ae48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae4a:	685a      	ldr	r2, [r3, #4]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	1ad2      	subs	r2, r2, r3
 800ae50:	69bb      	ldr	r3, [r7, #24]
 800ae52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ae54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae56:	687a      	ldr	r2, [r7, #4]
 800ae58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ae5a:	69b8      	ldr	r0, [r7, #24]
 800ae5c:	f000 f90a 	bl	800b074 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ae60:	4b1d      	ldr	r3, [pc, #116]	@ (800aed8 <pvPortMalloc+0x18c>)
 800ae62:	681a      	ldr	r2, [r3, #0]
 800ae64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae66:	685b      	ldr	r3, [r3, #4]
 800ae68:	1ad3      	subs	r3, r2, r3
 800ae6a:	4a1b      	ldr	r2, [pc, #108]	@ (800aed8 <pvPortMalloc+0x18c>)
 800ae6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ae6e:	4b1a      	ldr	r3, [pc, #104]	@ (800aed8 <pvPortMalloc+0x18c>)
 800ae70:	681a      	ldr	r2, [r3, #0]
 800ae72:	4b1b      	ldr	r3, [pc, #108]	@ (800aee0 <pvPortMalloc+0x194>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	429a      	cmp	r2, r3
 800ae78:	d203      	bcs.n	800ae82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ae7a:	4b17      	ldr	r3, [pc, #92]	@ (800aed8 <pvPortMalloc+0x18c>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	4a18      	ldr	r2, [pc, #96]	@ (800aee0 <pvPortMalloc+0x194>)
 800ae80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ae82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae84:	685a      	ldr	r2, [r3, #4]
 800ae86:	4b13      	ldr	r3, [pc, #76]	@ (800aed4 <pvPortMalloc+0x188>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	431a      	orrs	r2, r3
 800ae8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ae90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae92:	2200      	movs	r2, #0
 800ae94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ae96:	4b13      	ldr	r3, [pc, #76]	@ (800aee4 <pvPortMalloc+0x198>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	3301      	adds	r3, #1
 800ae9c:	4a11      	ldr	r2, [pc, #68]	@ (800aee4 <pvPortMalloc+0x198>)
 800ae9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aea0:	f7ff f85a 	bl	8009f58 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aea4:	69fb      	ldr	r3, [r7, #28]
 800aea6:	f003 0307 	and.w	r3, r3, #7
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d00b      	beq.n	800aec6 <pvPortMalloc+0x17a>
	__asm volatile
 800aeae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeb2:	f383 8811 	msr	BASEPRI, r3
 800aeb6:	f3bf 8f6f 	isb	sy
 800aeba:	f3bf 8f4f 	dsb	sy
 800aebe:	60fb      	str	r3, [r7, #12]
}
 800aec0:	bf00      	nop
 800aec2:	bf00      	nop
 800aec4:	e7fd      	b.n	800aec2 <pvPortMalloc+0x176>
	return pvReturn;
 800aec6:	69fb      	ldr	r3, [r7, #28]
}
 800aec8:	4618      	mov	r0, r3
 800aeca:	3728      	adds	r7, #40	@ 0x28
 800aecc:	46bd      	mov	sp, r7
 800aece:	bd80      	pop	{r7, pc}
 800aed0:	2000d1e4 	.word	0x2000d1e4
 800aed4:	2000d1f8 	.word	0x2000d1f8
 800aed8:	2000d1e8 	.word	0x2000d1e8
 800aedc:	2000d1dc 	.word	0x2000d1dc
 800aee0:	2000d1ec 	.word	0x2000d1ec
 800aee4:	2000d1f0 	.word	0x2000d1f0

0800aee8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b086      	sub	sp, #24
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d04f      	beq.n	800af9a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800aefa:	2308      	movs	r3, #8
 800aefc:	425b      	negs	r3, r3
 800aefe:	697a      	ldr	r2, [r7, #20]
 800af00:	4413      	add	r3, r2
 800af02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800af08:	693b      	ldr	r3, [r7, #16]
 800af0a:	685a      	ldr	r2, [r3, #4]
 800af0c:	4b25      	ldr	r3, [pc, #148]	@ (800afa4 <vPortFree+0xbc>)
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	4013      	ands	r3, r2
 800af12:	2b00      	cmp	r3, #0
 800af14:	d10b      	bne.n	800af2e <vPortFree+0x46>
	__asm volatile
 800af16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af1a:	f383 8811 	msr	BASEPRI, r3
 800af1e:	f3bf 8f6f 	isb	sy
 800af22:	f3bf 8f4f 	dsb	sy
 800af26:	60fb      	str	r3, [r7, #12]
}
 800af28:	bf00      	nop
 800af2a:	bf00      	nop
 800af2c:	e7fd      	b.n	800af2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800af2e:	693b      	ldr	r3, [r7, #16]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d00b      	beq.n	800af4e <vPortFree+0x66>
	__asm volatile
 800af36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af3a:	f383 8811 	msr	BASEPRI, r3
 800af3e:	f3bf 8f6f 	isb	sy
 800af42:	f3bf 8f4f 	dsb	sy
 800af46:	60bb      	str	r3, [r7, #8]
}
 800af48:	bf00      	nop
 800af4a:	bf00      	nop
 800af4c:	e7fd      	b.n	800af4a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	685a      	ldr	r2, [r3, #4]
 800af52:	4b14      	ldr	r3, [pc, #80]	@ (800afa4 <vPortFree+0xbc>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	4013      	ands	r3, r2
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d01e      	beq.n	800af9a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800af5c:	693b      	ldr	r3, [r7, #16]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d11a      	bne.n	800af9a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800af64:	693b      	ldr	r3, [r7, #16]
 800af66:	685a      	ldr	r2, [r3, #4]
 800af68:	4b0e      	ldr	r3, [pc, #56]	@ (800afa4 <vPortFree+0xbc>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	43db      	mvns	r3, r3
 800af6e:	401a      	ands	r2, r3
 800af70:	693b      	ldr	r3, [r7, #16]
 800af72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800af74:	f7fe ffe2 	bl	8009f3c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800af78:	693b      	ldr	r3, [r7, #16]
 800af7a:	685a      	ldr	r2, [r3, #4]
 800af7c:	4b0a      	ldr	r3, [pc, #40]	@ (800afa8 <vPortFree+0xc0>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	4413      	add	r3, r2
 800af82:	4a09      	ldr	r2, [pc, #36]	@ (800afa8 <vPortFree+0xc0>)
 800af84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800af86:	6938      	ldr	r0, [r7, #16]
 800af88:	f000 f874 	bl	800b074 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800af8c:	4b07      	ldr	r3, [pc, #28]	@ (800afac <vPortFree+0xc4>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	3301      	adds	r3, #1
 800af92:	4a06      	ldr	r2, [pc, #24]	@ (800afac <vPortFree+0xc4>)
 800af94:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800af96:	f7fe ffdf 	bl	8009f58 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800af9a:	bf00      	nop
 800af9c:	3718      	adds	r7, #24
 800af9e:	46bd      	mov	sp, r7
 800afa0:	bd80      	pop	{r7, pc}
 800afa2:	bf00      	nop
 800afa4:	2000d1f8 	.word	0x2000d1f8
 800afa8:	2000d1e8 	.word	0x2000d1e8
 800afac:	2000d1f4 	.word	0x2000d1f4

0800afb0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800afb0:	b480      	push	{r7}
 800afb2:	b085      	sub	sp, #20
 800afb4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800afb6:	f242 7310 	movw	r3, #10000	@ 0x2710
 800afba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800afbc:	4b27      	ldr	r3, [pc, #156]	@ (800b05c <prvHeapInit+0xac>)
 800afbe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	f003 0307 	and.w	r3, r3, #7
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d00c      	beq.n	800afe4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	3307      	adds	r3, #7
 800afce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	f023 0307 	bic.w	r3, r3, #7
 800afd6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800afd8:	68ba      	ldr	r2, [r7, #8]
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	1ad3      	subs	r3, r2, r3
 800afde:	4a1f      	ldr	r2, [pc, #124]	@ (800b05c <prvHeapInit+0xac>)
 800afe0:	4413      	add	r3, r2
 800afe2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800afe8:	4a1d      	ldr	r2, [pc, #116]	@ (800b060 <prvHeapInit+0xb0>)
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800afee:	4b1c      	ldr	r3, [pc, #112]	@ (800b060 <prvHeapInit+0xb0>)
 800aff0:	2200      	movs	r2, #0
 800aff2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	68ba      	ldr	r2, [r7, #8]
 800aff8:	4413      	add	r3, r2
 800affa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800affc:	2208      	movs	r2, #8
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	1a9b      	subs	r3, r3, r2
 800b002:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	f023 0307 	bic.w	r3, r3, #7
 800b00a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	4a15      	ldr	r2, [pc, #84]	@ (800b064 <prvHeapInit+0xb4>)
 800b010:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b012:	4b14      	ldr	r3, [pc, #80]	@ (800b064 <prvHeapInit+0xb4>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	2200      	movs	r2, #0
 800b018:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b01a:	4b12      	ldr	r3, [pc, #72]	@ (800b064 <prvHeapInit+0xb4>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	2200      	movs	r2, #0
 800b020:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	68fa      	ldr	r2, [r7, #12]
 800b02a:	1ad2      	subs	r2, r2, r3
 800b02c:	683b      	ldr	r3, [r7, #0]
 800b02e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b030:	4b0c      	ldr	r3, [pc, #48]	@ (800b064 <prvHeapInit+0xb4>)
 800b032:	681a      	ldr	r2, [r3, #0]
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	685b      	ldr	r3, [r3, #4]
 800b03c:	4a0a      	ldr	r2, [pc, #40]	@ (800b068 <prvHeapInit+0xb8>)
 800b03e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	685b      	ldr	r3, [r3, #4]
 800b044:	4a09      	ldr	r2, [pc, #36]	@ (800b06c <prvHeapInit+0xbc>)
 800b046:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b048:	4b09      	ldr	r3, [pc, #36]	@ (800b070 <prvHeapInit+0xc0>)
 800b04a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b04e:	601a      	str	r2, [r3, #0]
}
 800b050:	bf00      	nop
 800b052:	3714      	adds	r7, #20
 800b054:	46bd      	mov	sp, r7
 800b056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05a:	4770      	bx	lr
 800b05c:	2000aacc 	.word	0x2000aacc
 800b060:	2000d1dc 	.word	0x2000d1dc
 800b064:	2000d1e4 	.word	0x2000d1e4
 800b068:	2000d1ec 	.word	0x2000d1ec
 800b06c:	2000d1e8 	.word	0x2000d1e8
 800b070:	2000d1f8 	.word	0x2000d1f8

0800b074 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b074:	b480      	push	{r7}
 800b076:	b085      	sub	sp, #20
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b07c:	4b28      	ldr	r3, [pc, #160]	@ (800b120 <prvInsertBlockIntoFreeList+0xac>)
 800b07e:	60fb      	str	r3, [r7, #12]
 800b080:	e002      	b.n	800b088 <prvInsertBlockIntoFreeList+0x14>
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	60fb      	str	r3, [r7, #12]
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	687a      	ldr	r2, [r7, #4]
 800b08e:	429a      	cmp	r2, r3
 800b090:	d8f7      	bhi.n	800b082 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	685b      	ldr	r3, [r3, #4]
 800b09a:	68ba      	ldr	r2, [r7, #8]
 800b09c:	4413      	add	r3, r2
 800b09e:	687a      	ldr	r2, [r7, #4]
 800b0a0:	429a      	cmp	r2, r3
 800b0a2:	d108      	bne.n	800b0b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	685a      	ldr	r2, [r3, #4]
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	685b      	ldr	r3, [r3, #4]
 800b0ac:	441a      	add	r2, r3
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	68ba      	ldr	r2, [r7, #8]
 800b0c0:	441a      	add	r2, r3
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	429a      	cmp	r2, r3
 800b0c8:	d118      	bne.n	800b0fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	681a      	ldr	r2, [r3, #0]
 800b0ce:	4b15      	ldr	r3, [pc, #84]	@ (800b124 <prvInsertBlockIntoFreeList+0xb0>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	429a      	cmp	r2, r3
 800b0d4:	d00d      	beq.n	800b0f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	685a      	ldr	r2, [r3, #4]
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	685b      	ldr	r3, [r3, #4]
 800b0e0:	441a      	add	r2, r3
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	681a      	ldr	r2, [r3, #0]
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	601a      	str	r2, [r3, #0]
 800b0f0:	e008      	b.n	800b104 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b0f2:	4b0c      	ldr	r3, [pc, #48]	@ (800b124 <prvInsertBlockIntoFreeList+0xb0>)
 800b0f4:	681a      	ldr	r2, [r3, #0]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	601a      	str	r2, [r3, #0]
 800b0fa:	e003      	b.n	800b104 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	681a      	ldr	r2, [r3, #0]
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b104:	68fa      	ldr	r2, [r7, #12]
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	429a      	cmp	r2, r3
 800b10a:	d002      	beq.n	800b112 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	687a      	ldr	r2, [r7, #4]
 800b110:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b112:	bf00      	nop
 800b114:	3714      	adds	r7, #20
 800b116:	46bd      	mov	sp, r7
 800b118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11c:	4770      	bx	lr
 800b11e:	bf00      	nop
 800b120:	2000d1dc 	.word	0x2000d1dc
 800b124:	2000d1e4 	.word	0x2000d1e4

0800b128 <drv_uart1_transmit>:
	return 0;	// Life's too short for error management
}
*/

uint8_t drv_uart1_transmit(const char * pData, uint16_t size)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b082      	sub	sp, #8
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	460b      	mov	r3, r1
 800b132:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 800b134:	887a      	ldrh	r2, [r7, #2]
 800b136:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b13a:	6879      	ldr	r1, [r7, #4]
 800b13c:	4803      	ldr	r0, [pc, #12]	@ (800b14c <drv_uart1_transmit+0x24>)
 800b13e:	f7fc fcc1 	bl	8007ac4 <HAL_UART_Transmit>

	return 0;	// Srsly, don't do that kids
 800b142:	2300      	movs	r3, #0
}
 800b144:	4618      	mov	r0, r3
 800b146:	3708      	adds	r7, #8
 800b148:	46bd      	mov	sp, r7
 800b14a:	bd80      	pop	{r7, pc}
 800b14c:	2000a90c 	.word	0x2000a90c

0800b150 <sh_help>:
#include "shell.h"
#include "drv_uart1.h"

extern QueueHandle_t uartQueue;      // Queue pour les caractères UART

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 800b150:	b590      	push	{r4, r7, lr}
 800b152:	b089      	sub	sp, #36	@ 0x24
 800b154:	af02      	add	r7, sp, #8
 800b156:	60f8      	str	r0, [r7, #12]
 800b158:	60b9      	str	r1, [r7, #8]
 800b15a:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800b15c:	2300      	movs	r3, #0
 800b15e:	617b      	str	r3, [r7, #20]
 800b160:	e029      	b.n	800b1b6 <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800b168:	68f9      	ldr	r1, [r7, #12]
 800b16a:	697a      	ldr	r2, [r7, #20]
 800b16c:	4613      	mov	r3, r2
 800b16e:	005b      	lsls	r3, r3, #1
 800b170:	4413      	add	r3, r2
 800b172:	009b      	lsls	r3, r3, #2
 800b174:	440b      	add	r3, r1
 800b176:	3304      	adds	r3, #4
 800b178:	781b      	ldrb	r3, [r3, #0]
 800b17a:	461c      	mov	r4, r3
 800b17c:	68f9      	ldr	r1, [r7, #12]
 800b17e:	697a      	ldr	r2, [r7, #20]
 800b180:	4613      	mov	r3, r2
 800b182:	005b      	lsls	r3, r3, #1
 800b184:	4413      	add	r3, r2
 800b186:	009b      	lsls	r3, r3, #2
 800b188:	440b      	add	r3, r1
 800b18a:	330c      	adds	r3, #12
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	9300      	str	r3, [sp, #0]
 800b190:	4623      	mov	r3, r4
 800b192:	4a0e      	ldr	r2, [pc, #56]	@ (800b1cc <sh_help+0x7c>)
 800b194:	2132      	movs	r1, #50	@ 0x32
 800b196:	f000 f9a3 	bl	800b4e0 <sniprintf>
 800b19a:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 800b1a2:	68fa      	ldr	r2, [r7, #12]
 800b1a4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800b1a8:	6939      	ldr	r1, [r7, #16]
 800b1aa:	b289      	uxth	r1, r1
 800b1ac:	4610      	mov	r0, r2
 800b1ae:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	3301      	adds	r3, #1
 800b1b4:	617b      	str	r3, [r7, #20]
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	697a      	ldr	r2, [r7, #20]
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	dbd0      	blt.n	800b162 <sh_help+0x12>
	}

	return 0;
 800b1c0:	2300      	movs	r3, #0
}
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	371c      	adds	r7, #28
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bd90      	pop	{r4, r7, pc}
 800b1ca:	bf00      	nop
 800b1cc:	0800c0b0 	.word	0x0800c0b0

0800b1d0 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b084      	sub	sp, #16
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
	int size = 0;
 800b1d8:	2300      	movs	r3, #0
 800b1da:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	2200      	movs	r2, #0
 800b1e0:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800b1e8:	4a16      	ldr	r2, [pc, #88]	@ (800b244 <shell_init+0x74>)
 800b1ea:	2132      	movs	r1, #50	@ 0x32
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	f000 f977 	bl	800b4e0 <sniprintf>
 800b1f2:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 800b1fa:	687a      	ldr	r2, [r7, #4]
 800b1fc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800b200:	68f9      	ldr	r1, [r7, #12]
 800b202:	b289      	uxth	r1, r1
 800b204:	4610      	mov	r0, r2
 800b206:	4798      	blx	r3

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Correction TD (v0.2.1 du coup?)\r\n");
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800b20e:	4a0e      	ldr	r2, [pc, #56]	@ (800b248 <shell_init+0x78>)
 800b210:	2132      	movs	r1, #50	@ 0x32
 800b212:	4618      	mov	r0, r3
 800b214:	f000 f964 	bl	800b4e0 <sniprintf>
 800b218:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 800b220:	687a      	ldr	r2, [r7, #4]
 800b222:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800b226:	68f9      	ldr	r1, [r7, #12]
 800b228:	b289      	uxth	r1, r1
 800b22a:	4610      	mov	r0, r2
 800b22c:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 800b22e:	4b07      	ldr	r3, [pc, #28]	@ (800b24c <shell_init+0x7c>)
 800b230:	4a07      	ldr	r2, [pc, #28]	@ (800b250 <shell_init+0x80>)
 800b232:	2168      	movs	r1, #104	@ 0x68
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f000 f80d 	bl	800b254 <shell_add>
}
 800b23a:	bf00      	nop
 800b23c:	3710      	adds	r7, #16
 800b23e:	46bd      	mov	sp, r7
 800b240:	bd80      	pop	{r7, pc}
 800b242:	bf00      	nop
 800b244:	0800c0bc 	.word	0x0800c0bc
 800b248:	0800c0e4 	.word	0x0800c0e4
 800b24c:	0800c108 	.word	0x0800c108
 800b250:	0800b151 	.word	0x0800b151

0800b254 <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 800b254:	b480      	push	{r7}
 800b256:	b085      	sub	sp, #20
 800b258:	af00      	add	r7, sp, #0
 800b25a:	60f8      	str	r0, [r7, #12]
 800b25c:	607a      	str	r2, [r7, #4]
 800b25e:	603b      	str	r3, [r7, #0]
 800b260:	460b      	mov	r3, r1
 800b262:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	2b3f      	cmp	r3, #63	@ 0x3f
 800b26a:	dc27      	bgt.n	800b2bc <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681a      	ldr	r2, [r3, #0]
 800b270:	68f9      	ldr	r1, [r7, #12]
 800b272:	4613      	mov	r3, r2
 800b274:	005b      	lsls	r3, r3, #1
 800b276:	4413      	add	r3, r2
 800b278:	009b      	lsls	r3, r3, #2
 800b27a:	440b      	add	r3, r1
 800b27c:	3304      	adds	r3, #4
 800b27e:	7afa      	ldrb	r2, [r7, #11]
 800b280:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	681a      	ldr	r2, [r3, #0]
 800b286:	68f9      	ldr	r1, [r7, #12]
 800b288:	4613      	mov	r3, r2
 800b28a:	005b      	lsls	r3, r3, #1
 800b28c:	4413      	add	r3, r2
 800b28e:	009b      	lsls	r3, r3, #2
 800b290:	440b      	add	r3, r1
 800b292:	3308      	adds	r3, #8
 800b294:	687a      	ldr	r2, [r7, #4]
 800b296:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	681a      	ldr	r2, [r3, #0]
 800b29c:	68f9      	ldr	r1, [r7, #12]
 800b29e:	4613      	mov	r3, r2
 800b2a0:	005b      	lsls	r3, r3, #1
 800b2a2:	4413      	add	r3, r2
 800b2a4:	009b      	lsls	r3, r3, #2
 800b2a6:	440b      	add	r3, r1
 800b2a8:	330c      	adds	r3, #12
 800b2aa:	683a      	ldr	r2, [r7, #0]
 800b2ac:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	1c5a      	adds	r2, r3, #1
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	601a      	str	r2, [r3, #0]
		return 0;
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	e001      	b.n	800b2c0 <shell_add+0x6c>
	}

	return -1;
 800b2bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	3714      	adds	r7, #20
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ca:	4770      	bx	lr

0800b2cc <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	b090      	sub	sp, #64	@ 0x40
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]
 800b2d4:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 800b2d6:	683b      	ldr	r3, [r7, #0]
 800b2d8:	781b      	ldrb	r3, [r3, #0]
 800b2da:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800b2de:	2300      	movs	r3, #0
 800b2e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b2e2:	e041      	b.n	800b368 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 800b2e4:	6879      	ldr	r1, [r7, #4]
 800b2e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b2e8:	4613      	mov	r3, r2
 800b2ea:	005b      	lsls	r3, r3, #1
 800b2ec:	4413      	add	r3, r2
 800b2ee:	009b      	lsls	r3, r3, #2
 800b2f0:	440b      	add	r3, r1
 800b2f2:	3304      	adds	r3, #4
 800b2f4:	781b      	ldrb	r3, [r3, #0]
 800b2f6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b2fa:	429a      	cmp	r2, r3
 800b2fc:	d131      	bne.n	800b362 <shell_exec+0x96>
			argc = 1;
 800b2fe:	2301      	movs	r3, #1
 800b300:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	637b      	str	r3, [r7, #52]	@ 0x34
 800b30a:	e013      	b.n	800b334 <shell_exec+0x68>
				if(*p == ' ') {
 800b30c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b30e:	781b      	ldrb	r3, [r3, #0]
 800b310:	2b20      	cmp	r3, #32
 800b312:	d10c      	bne.n	800b32e <shell_exec+0x62>
					*p = '\0';
 800b314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b316:	2200      	movs	r2, #0
 800b318:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 800b31a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b31c:	1c5a      	adds	r2, r3, #1
 800b31e:	63ba      	str	r2, [r7, #56]	@ 0x38
 800b320:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b322:	3201      	adds	r2, #1
 800b324:	009b      	lsls	r3, r3, #2
 800b326:	3340      	adds	r3, #64	@ 0x40
 800b328:	443b      	add	r3, r7
 800b32a:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800b32e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b330:	3301      	adds	r3, #1
 800b332:	637b      	str	r3, [r7, #52]	@ 0x34
 800b334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b336:	781b      	ldrb	r3, [r3, #0]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d002      	beq.n	800b342 <shell_exec+0x76>
 800b33c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b33e:	2b07      	cmp	r3, #7
 800b340:	dde4      	ble.n	800b30c <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 800b342:	6879      	ldr	r1, [r7, #4]
 800b344:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b346:	4613      	mov	r3, r2
 800b348:	005b      	lsls	r3, r3, #1
 800b34a:	4413      	add	r3, r2
 800b34c:	009b      	lsls	r3, r3, #2
 800b34e:	440b      	add	r3, r1
 800b350:	3308      	adds	r3, #8
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	f107 020c 	add.w	r2, r7, #12
 800b358:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b35a:	6878      	ldr	r0, [r7, #4]
 800b35c:	4798      	blx	r3
 800b35e:	4603      	mov	r3, r0
 800b360:	e01d      	b.n	800b39e <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800b362:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b364:	3301      	adds	r3, #1
 800b366:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b36e:	429a      	cmp	r2, r3
 800b370:	dbb8      	blt.n	800b2e4 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800b378:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b37c:	4a0a      	ldr	r2, [pc, #40]	@ (800b3a8 <shell_exec+0xdc>)
 800b37e:	2132      	movs	r1, #50	@ 0x32
 800b380:	f000 f8ae 	bl	800b4e0 <sniprintf>
 800b384:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 800b38c:	687a      	ldr	r2, [r7, #4]
 800b38e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800b392:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b394:	b289      	uxth	r1, r1
 800b396:	4610      	mov	r0, r2
 800b398:	4798      	blx	r3
	return -1;
 800b39a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	3740      	adds	r7, #64	@ 0x40
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}
 800b3a6:	bf00      	nop
 800b3a8:	0800c110 	.word	0x0800c110

0800b3ac <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b086      	sub	sp, #24
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
	int reading = 0;
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	617b      	str	r3, [r7, #20]
	int pos = 0;
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	613b      	str	r3, [r7, #16]


	while (1) {
		h_shell->drv.transmit(prompt, 2);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 800b3c2:	2102      	movs	r1, #2
 800b3c4:	483d      	ldr	r0, [pc, #244]	@ (800b4bc <shell_run+0x110>)
 800b3c6:	4798      	blx	r3
		reading = 1;
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	617b      	str	r3, [r7, #20]

		while(reading) {
 800b3cc:	e068      	b.n	800b4a0 <shell_run+0xf4>
			char c;
			if (xQueueReceive(uartQueue, &c, portMAX_DELAY)!= pdTRUE){break;}
 800b3ce:	4b3c      	ldr	r3, [pc, #240]	@ (800b4c0 <shell_run+0x114>)
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	f107 010b 	add.w	r1, r7, #11
 800b3d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f7fe f9a4 	bl	8009728 <xQueueReceive>
 800b3e0:	4603      	mov	r3, r0
 800b3e2:	2b01      	cmp	r3, #1
 800b3e4:	d160      	bne.n	800b4a8 <shell_run+0xfc>
			int size;

			switch (c) {
 800b3e6:	7afb      	ldrb	r3, [r7, #11]
 800b3e8:	2b08      	cmp	r3, #8
 800b3ea:	d036      	beq.n	800b45a <shell_run+0xae>
 800b3ec:	2b0d      	cmp	r3, #13
 800b3ee:	d141      	bne.n	800b474 <shell_run+0xc8>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800b3f6:	4a33      	ldr	r2, [pc, #204]	@ (800b4c4 <shell_run+0x118>)
 800b3f8:	2132      	movs	r1, #50	@ 0x32
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	f000 f870 	bl	800b4e0 <sniprintf>
 800b400:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 800b408:	687a      	ldr	r2, [r7, #4]
 800b40a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800b40e:	68f9      	ldr	r1, [r7, #12]
 800b410:	b289      	uxth	r1, r1
 800b412:	4610      	mov	r0, r2
 800b414:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 800b416:	693b      	ldr	r3, [r7, #16]
 800b418:	1c5a      	adds	r2, r3, #1
 800b41a:	613a      	str	r2, [r7, #16]
 800b41c:	687a      	ldr	r2, [r7, #4]
 800b41e:	4413      	add	r3, r2
 800b420:	2200      	movs	r2, #0
 800b422:	f883 2336 	strb.w	r2, [r3, #822]	@ 0x336
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	f203 3336 	addw	r3, r3, #822	@ 0x336
 800b432:	4a25      	ldr	r2, [pc, #148]	@ (800b4c8 <shell_run+0x11c>)
 800b434:	2132      	movs	r1, #50	@ 0x32
 800b436:	f000 f853 	bl	800b4e0 <sniprintf>
 800b43a:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 800b442:	687a      	ldr	r2, [r7, #4]
 800b444:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800b448:	68f9      	ldr	r1, [r7, #12]
 800b44a:	b289      	uxth	r1, r1
 800b44c:	4610      	mov	r0, r2
 800b44e:	4798      	blx	r3
				reading = 0;        //exit read loop
 800b450:	2300      	movs	r3, #0
 800b452:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 800b454:	2300      	movs	r3, #0
 800b456:	613b      	str	r3, [r7, #16]
				break;
 800b458:	e022      	b.n	800b4a0 <shell_run+0xf4>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 800b45a:	693b      	ldr	r3, [r7, #16]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	dd1e      	ble.n	800b49e <shell_run+0xf2>
					pos--;          //remove it in buffer
 800b460:	693b      	ldr	r3, [r7, #16]
 800b462:	3b01      	subs	r3, #1
 800b464:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 800b46c:	2103      	movs	r1, #3
 800b46e:	4817      	ldr	r0, [pc, #92]	@ (800b4cc <shell_run+0x120>)
 800b470:	4798      	blx	r3
				}
				break;
 800b472:	e014      	b.n	800b49e <shell_run+0xf2>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 800b474:	693b      	ldr	r3, [r7, #16]
 800b476:	2b31      	cmp	r3, #49	@ 0x31
 800b478:	dc12      	bgt.n	800b4a0 <shell_run+0xf4>
					h_shell->drv.transmit(&c, 1);
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	f8d3 3368 	ldr.w	r3, [r3, #872]	@ 0x368
 800b480:	f107 020b 	add.w	r2, r7, #11
 800b484:	2101      	movs	r1, #1
 800b486:	4610      	mov	r0, r2
 800b488:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 800b48a:	693b      	ldr	r3, [r7, #16]
 800b48c:	1c5a      	adds	r2, r3, #1
 800b48e:	613a      	str	r2, [r7, #16]
 800b490:	7af9      	ldrb	r1, [r7, #11]
 800b492:	687a      	ldr	r2, [r7, #4]
 800b494:	4413      	add	r3, r2
 800b496:	460a      	mov	r2, r1
 800b498:	f883 2336 	strb.w	r2, [r3, #822]	@ 0x336
 800b49c:	e000      	b.n	800b4a0 <shell_run+0xf4>
				break;
 800b49e:	bf00      	nop
		while(reading) {
 800b4a0:	697b      	ldr	r3, [r7, #20]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d193      	bne.n	800b3ce <shell_run+0x22>
 800b4a6:	e000      	b.n	800b4aa <shell_run+0xfe>
			if (xQueueReceive(uartQueue, &c, portMAX_DELAY)!= pdTRUE){break;}
 800b4a8:	bf00      	nop
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	f203 3336 	addw	r3, r3, #822	@ 0x336
 800b4b0:	4619      	mov	r1, r3
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	f7ff ff0a 	bl	800b2cc <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 800b4b8:	e780      	b.n	800b3bc <shell_run+0x10>
 800b4ba:	bf00      	nop
 800b4bc:	0800c180 	.word	0x0800c180
 800b4c0:	20009f80 	.word	0x20009f80
 800b4c4:	0800c128 	.word	0x0800c128
 800b4c8:	0800c12c 	.word	0x0800c12c
 800b4cc:	0800c17c 	.word	0x0800c17c

0800b4d0 <abs>:
 800b4d0:	2800      	cmp	r0, #0
 800b4d2:	bfb8      	it	lt
 800b4d4:	4240      	neglt	r0, r0
 800b4d6:	4770      	bx	lr

0800b4d8 <atoi>:
 800b4d8:	220a      	movs	r2, #10
 800b4da:	2100      	movs	r1, #0
 800b4dc:	f000 b8b0 	b.w	800b640 <strtol>

0800b4e0 <sniprintf>:
 800b4e0:	b40c      	push	{r2, r3}
 800b4e2:	b530      	push	{r4, r5, lr}
 800b4e4:	4b18      	ldr	r3, [pc, #96]	@ (800b548 <sniprintf+0x68>)
 800b4e6:	1e0c      	subs	r4, r1, #0
 800b4e8:	681d      	ldr	r5, [r3, #0]
 800b4ea:	b09d      	sub	sp, #116	@ 0x74
 800b4ec:	da08      	bge.n	800b500 <sniprintf+0x20>
 800b4ee:	238b      	movs	r3, #139	@ 0x8b
 800b4f0:	602b      	str	r3, [r5, #0]
 800b4f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b4f6:	b01d      	add	sp, #116	@ 0x74
 800b4f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b4fc:	b002      	add	sp, #8
 800b4fe:	4770      	bx	lr
 800b500:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b504:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b508:	f04f 0300 	mov.w	r3, #0
 800b50c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b50e:	bf14      	ite	ne
 800b510:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800b514:	4623      	moveq	r3, r4
 800b516:	9304      	str	r3, [sp, #16]
 800b518:	9307      	str	r3, [sp, #28]
 800b51a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b51e:	9002      	str	r0, [sp, #8]
 800b520:	9006      	str	r0, [sp, #24]
 800b522:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b526:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b528:	ab21      	add	r3, sp, #132	@ 0x84
 800b52a:	a902      	add	r1, sp, #8
 800b52c:	4628      	mov	r0, r5
 800b52e:	9301      	str	r3, [sp, #4]
 800b530:	f000 f92e 	bl	800b790 <_svfiprintf_r>
 800b534:	1c43      	adds	r3, r0, #1
 800b536:	bfbc      	itt	lt
 800b538:	238b      	movlt	r3, #139	@ 0x8b
 800b53a:	602b      	strlt	r3, [r5, #0]
 800b53c:	2c00      	cmp	r4, #0
 800b53e:	d0da      	beq.n	800b4f6 <sniprintf+0x16>
 800b540:	9b02      	ldr	r3, [sp, #8]
 800b542:	2200      	movs	r2, #0
 800b544:	701a      	strb	r2, [r3, #0]
 800b546:	e7d6      	b.n	800b4f6 <sniprintf+0x16>
 800b548:	20000024 	.word	0x20000024

0800b54c <_strtol_l.isra.0>:
 800b54c:	2b24      	cmp	r3, #36	@ 0x24
 800b54e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b552:	4686      	mov	lr, r0
 800b554:	4690      	mov	r8, r2
 800b556:	d801      	bhi.n	800b55c <_strtol_l.isra.0+0x10>
 800b558:	2b01      	cmp	r3, #1
 800b55a:	d106      	bne.n	800b56a <_strtol_l.isra.0+0x1e>
 800b55c:	f000 f882 	bl	800b664 <__errno>
 800b560:	2316      	movs	r3, #22
 800b562:	6003      	str	r3, [r0, #0]
 800b564:	2000      	movs	r0, #0
 800b566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b56a:	4834      	ldr	r0, [pc, #208]	@ (800b63c <_strtol_l.isra.0+0xf0>)
 800b56c:	460d      	mov	r5, r1
 800b56e:	462a      	mov	r2, r5
 800b570:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b574:	5d06      	ldrb	r6, [r0, r4]
 800b576:	f016 0608 	ands.w	r6, r6, #8
 800b57a:	d1f8      	bne.n	800b56e <_strtol_l.isra.0+0x22>
 800b57c:	2c2d      	cmp	r4, #45	@ 0x2d
 800b57e:	d110      	bne.n	800b5a2 <_strtol_l.isra.0+0x56>
 800b580:	782c      	ldrb	r4, [r5, #0]
 800b582:	2601      	movs	r6, #1
 800b584:	1c95      	adds	r5, r2, #2
 800b586:	f033 0210 	bics.w	r2, r3, #16
 800b58a:	d115      	bne.n	800b5b8 <_strtol_l.isra.0+0x6c>
 800b58c:	2c30      	cmp	r4, #48	@ 0x30
 800b58e:	d10d      	bne.n	800b5ac <_strtol_l.isra.0+0x60>
 800b590:	782a      	ldrb	r2, [r5, #0]
 800b592:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b596:	2a58      	cmp	r2, #88	@ 0x58
 800b598:	d108      	bne.n	800b5ac <_strtol_l.isra.0+0x60>
 800b59a:	786c      	ldrb	r4, [r5, #1]
 800b59c:	3502      	adds	r5, #2
 800b59e:	2310      	movs	r3, #16
 800b5a0:	e00a      	b.n	800b5b8 <_strtol_l.isra.0+0x6c>
 800b5a2:	2c2b      	cmp	r4, #43	@ 0x2b
 800b5a4:	bf04      	itt	eq
 800b5a6:	782c      	ldrbeq	r4, [r5, #0]
 800b5a8:	1c95      	addeq	r5, r2, #2
 800b5aa:	e7ec      	b.n	800b586 <_strtol_l.isra.0+0x3a>
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d1f6      	bne.n	800b59e <_strtol_l.isra.0+0x52>
 800b5b0:	2c30      	cmp	r4, #48	@ 0x30
 800b5b2:	bf14      	ite	ne
 800b5b4:	230a      	movne	r3, #10
 800b5b6:	2308      	moveq	r3, #8
 800b5b8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b5bc:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	fbbc f9f3 	udiv	r9, ip, r3
 800b5c6:	4610      	mov	r0, r2
 800b5c8:	fb03 ca19 	mls	sl, r3, r9, ip
 800b5cc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b5d0:	2f09      	cmp	r7, #9
 800b5d2:	d80f      	bhi.n	800b5f4 <_strtol_l.isra.0+0xa8>
 800b5d4:	463c      	mov	r4, r7
 800b5d6:	42a3      	cmp	r3, r4
 800b5d8:	dd1b      	ble.n	800b612 <_strtol_l.isra.0+0xc6>
 800b5da:	1c57      	adds	r7, r2, #1
 800b5dc:	d007      	beq.n	800b5ee <_strtol_l.isra.0+0xa2>
 800b5de:	4581      	cmp	r9, r0
 800b5e0:	d314      	bcc.n	800b60c <_strtol_l.isra.0+0xc0>
 800b5e2:	d101      	bne.n	800b5e8 <_strtol_l.isra.0+0x9c>
 800b5e4:	45a2      	cmp	sl, r4
 800b5e6:	db11      	blt.n	800b60c <_strtol_l.isra.0+0xc0>
 800b5e8:	fb00 4003 	mla	r0, r0, r3, r4
 800b5ec:	2201      	movs	r2, #1
 800b5ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b5f2:	e7eb      	b.n	800b5cc <_strtol_l.isra.0+0x80>
 800b5f4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b5f8:	2f19      	cmp	r7, #25
 800b5fa:	d801      	bhi.n	800b600 <_strtol_l.isra.0+0xb4>
 800b5fc:	3c37      	subs	r4, #55	@ 0x37
 800b5fe:	e7ea      	b.n	800b5d6 <_strtol_l.isra.0+0x8a>
 800b600:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b604:	2f19      	cmp	r7, #25
 800b606:	d804      	bhi.n	800b612 <_strtol_l.isra.0+0xc6>
 800b608:	3c57      	subs	r4, #87	@ 0x57
 800b60a:	e7e4      	b.n	800b5d6 <_strtol_l.isra.0+0x8a>
 800b60c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b610:	e7ed      	b.n	800b5ee <_strtol_l.isra.0+0xa2>
 800b612:	1c53      	adds	r3, r2, #1
 800b614:	d108      	bne.n	800b628 <_strtol_l.isra.0+0xdc>
 800b616:	2322      	movs	r3, #34	@ 0x22
 800b618:	f8ce 3000 	str.w	r3, [lr]
 800b61c:	4660      	mov	r0, ip
 800b61e:	f1b8 0f00 	cmp.w	r8, #0
 800b622:	d0a0      	beq.n	800b566 <_strtol_l.isra.0+0x1a>
 800b624:	1e69      	subs	r1, r5, #1
 800b626:	e006      	b.n	800b636 <_strtol_l.isra.0+0xea>
 800b628:	b106      	cbz	r6, 800b62c <_strtol_l.isra.0+0xe0>
 800b62a:	4240      	negs	r0, r0
 800b62c:	f1b8 0f00 	cmp.w	r8, #0
 800b630:	d099      	beq.n	800b566 <_strtol_l.isra.0+0x1a>
 800b632:	2a00      	cmp	r2, #0
 800b634:	d1f6      	bne.n	800b624 <_strtol_l.isra.0+0xd8>
 800b636:	f8c8 1000 	str.w	r1, [r8]
 800b63a:	e794      	b.n	800b566 <_strtol_l.isra.0+0x1a>
 800b63c:	0800c184 	.word	0x0800c184

0800b640 <strtol>:
 800b640:	4613      	mov	r3, r2
 800b642:	460a      	mov	r2, r1
 800b644:	4601      	mov	r1, r0
 800b646:	4802      	ldr	r0, [pc, #8]	@ (800b650 <strtol+0x10>)
 800b648:	6800      	ldr	r0, [r0, #0]
 800b64a:	f7ff bf7f 	b.w	800b54c <_strtol_l.isra.0>
 800b64e:	bf00      	nop
 800b650:	20000024 	.word	0x20000024

0800b654 <memset>:
 800b654:	4402      	add	r2, r0
 800b656:	4603      	mov	r3, r0
 800b658:	4293      	cmp	r3, r2
 800b65a:	d100      	bne.n	800b65e <memset+0xa>
 800b65c:	4770      	bx	lr
 800b65e:	f803 1b01 	strb.w	r1, [r3], #1
 800b662:	e7f9      	b.n	800b658 <memset+0x4>

0800b664 <__errno>:
 800b664:	4b01      	ldr	r3, [pc, #4]	@ (800b66c <__errno+0x8>)
 800b666:	6818      	ldr	r0, [r3, #0]
 800b668:	4770      	bx	lr
 800b66a:	bf00      	nop
 800b66c:	20000024 	.word	0x20000024

0800b670 <__libc_init_array>:
 800b670:	b570      	push	{r4, r5, r6, lr}
 800b672:	4d0d      	ldr	r5, [pc, #52]	@ (800b6a8 <__libc_init_array+0x38>)
 800b674:	4c0d      	ldr	r4, [pc, #52]	@ (800b6ac <__libc_init_array+0x3c>)
 800b676:	1b64      	subs	r4, r4, r5
 800b678:	10a4      	asrs	r4, r4, #2
 800b67a:	2600      	movs	r6, #0
 800b67c:	42a6      	cmp	r6, r4
 800b67e:	d109      	bne.n	800b694 <__libc_init_array+0x24>
 800b680:	4d0b      	ldr	r5, [pc, #44]	@ (800b6b0 <__libc_init_array+0x40>)
 800b682:	4c0c      	ldr	r4, [pc, #48]	@ (800b6b4 <__libc_init_array+0x44>)
 800b684:	f000 fc64 	bl	800bf50 <_init>
 800b688:	1b64      	subs	r4, r4, r5
 800b68a:	10a4      	asrs	r4, r4, #2
 800b68c:	2600      	movs	r6, #0
 800b68e:	42a6      	cmp	r6, r4
 800b690:	d105      	bne.n	800b69e <__libc_init_array+0x2e>
 800b692:	bd70      	pop	{r4, r5, r6, pc}
 800b694:	f855 3b04 	ldr.w	r3, [r5], #4
 800b698:	4798      	blx	r3
 800b69a:	3601      	adds	r6, #1
 800b69c:	e7ee      	b.n	800b67c <__libc_init_array+0xc>
 800b69e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6a2:	4798      	blx	r3
 800b6a4:	3601      	adds	r6, #1
 800b6a6:	e7f2      	b.n	800b68e <__libc_init_array+0x1e>
 800b6a8:	0800c2c0 	.word	0x0800c2c0
 800b6ac:	0800c2c0 	.word	0x0800c2c0
 800b6b0:	0800c2c0 	.word	0x0800c2c0
 800b6b4:	0800c2c4 	.word	0x0800c2c4

0800b6b8 <__retarget_lock_acquire_recursive>:
 800b6b8:	4770      	bx	lr

0800b6ba <__retarget_lock_release_recursive>:
 800b6ba:	4770      	bx	lr

0800b6bc <memcpy>:
 800b6bc:	440a      	add	r2, r1
 800b6be:	4291      	cmp	r1, r2
 800b6c0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b6c4:	d100      	bne.n	800b6c8 <memcpy+0xc>
 800b6c6:	4770      	bx	lr
 800b6c8:	b510      	push	{r4, lr}
 800b6ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b6d2:	4291      	cmp	r1, r2
 800b6d4:	d1f9      	bne.n	800b6ca <memcpy+0xe>
 800b6d6:	bd10      	pop	{r4, pc}

0800b6d8 <__ssputs_r>:
 800b6d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6dc:	688e      	ldr	r6, [r1, #8]
 800b6de:	461f      	mov	r7, r3
 800b6e0:	42be      	cmp	r6, r7
 800b6e2:	680b      	ldr	r3, [r1, #0]
 800b6e4:	4682      	mov	sl, r0
 800b6e6:	460c      	mov	r4, r1
 800b6e8:	4690      	mov	r8, r2
 800b6ea:	d82d      	bhi.n	800b748 <__ssputs_r+0x70>
 800b6ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b6f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b6f4:	d026      	beq.n	800b744 <__ssputs_r+0x6c>
 800b6f6:	6965      	ldr	r5, [r4, #20]
 800b6f8:	6909      	ldr	r1, [r1, #16]
 800b6fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b6fe:	eba3 0901 	sub.w	r9, r3, r1
 800b702:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b706:	1c7b      	adds	r3, r7, #1
 800b708:	444b      	add	r3, r9
 800b70a:	106d      	asrs	r5, r5, #1
 800b70c:	429d      	cmp	r5, r3
 800b70e:	bf38      	it	cc
 800b710:	461d      	movcc	r5, r3
 800b712:	0553      	lsls	r3, r2, #21
 800b714:	d527      	bpl.n	800b766 <__ssputs_r+0x8e>
 800b716:	4629      	mov	r1, r5
 800b718:	f000 f958 	bl	800b9cc <_malloc_r>
 800b71c:	4606      	mov	r6, r0
 800b71e:	b360      	cbz	r0, 800b77a <__ssputs_r+0xa2>
 800b720:	6921      	ldr	r1, [r4, #16]
 800b722:	464a      	mov	r2, r9
 800b724:	f7ff ffca 	bl	800b6bc <memcpy>
 800b728:	89a3      	ldrh	r3, [r4, #12]
 800b72a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b72e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b732:	81a3      	strh	r3, [r4, #12]
 800b734:	6126      	str	r6, [r4, #16]
 800b736:	6165      	str	r5, [r4, #20]
 800b738:	444e      	add	r6, r9
 800b73a:	eba5 0509 	sub.w	r5, r5, r9
 800b73e:	6026      	str	r6, [r4, #0]
 800b740:	60a5      	str	r5, [r4, #8]
 800b742:	463e      	mov	r6, r7
 800b744:	42be      	cmp	r6, r7
 800b746:	d900      	bls.n	800b74a <__ssputs_r+0x72>
 800b748:	463e      	mov	r6, r7
 800b74a:	6820      	ldr	r0, [r4, #0]
 800b74c:	4632      	mov	r2, r6
 800b74e:	4641      	mov	r1, r8
 800b750:	f000 fb82 	bl	800be58 <memmove>
 800b754:	68a3      	ldr	r3, [r4, #8]
 800b756:	1b9b      	subs	r3, r3, r6
 800b758:	60a3      	str	r3, [r4, #8]
 800b75a:	6823      	ldr	r3, [r4, #0]
 800b75c:	4433      	add	r3, r6
 800b75e:	6023      	str	r3, [r4, #0]
 800b760:	2000      	movs	r0, #0
 800b762:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b766:	462a      	mov	r2, r5
 800b768:	f000 fb48 	bl	800bdfc <_realloc_r>
 800b76c:	4606      	mov	r6, r0
 800b76e:	2800      	cmp	r0, #0
 800b770:	d1e0      	bne.n	800b734 <__ssputs_r+0x5c>
 800b772:	6921      	ldr	r1, [r4, #16]
 800b774:	4650      	mov	r0, sl
 800b776:	f000 fb99 	bl	800beac <_free_r>
 800b77a:	230c      	movs	r3, #12
 800b77c:	f8ca 3000 	str.w	r3, [sl]
 800b780:	89a3      	ldrh	r3, [r4, #12]
 800b782:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b786:	81a3      	strh	r3, [r4, #12]
 800b788:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b78c:	e7e9      	b.n	800b762 <__ssputs_r+0x8a>
	...

0800b790 <_svfiprintf_r>:
 800b790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b794:	4698      	mov	r8, r3
 800b796:	898b      	ldrh	r3, [r1, #12]
 800b798:	061b      	lsls	r3, r3, #24
 800b79a:	b09d      	sub	sp, #116	@ 0x74
 800b79c:	4607      	mov	r7, r0
 800b79e:	460d      	mov	r5, r1
 800b7a0:	4614      	mov	r4, r2
 800b7a2:	d510      	bpl.n	800b7c6 <_svfiprintf_r+0x36>
 800b7a4:	690b      	ldr	r3, [r1, #16]
 800b7a6:	b973      	cbnz	r3, 800b7c6 <_svfiprintf_r+0x36>
 800b7a8:	2140      	movs	r1, #64	@ 0x40
 800b7aa:	f000 f90f 	bl	800b9cc <_malloc_r>
 800b7ae:	6028      	str	r0, [r5, #0]
 800b7b0:	6128      	str	r0, [r5, #16]
 800b7b2:	b930      	cbnz	r0, 800b7c2 <_svfiprintf_r+0x32>
 800b7b4:	230c      	movs	r3, #12
 800b7b6:	603b      	str	r3, [r7, #0]
 800b7b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b7bc:	b01d      	add	sp, #116	@ 0x74
 800b7be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7c2:	2340      	movs	r3, #64	@ 0x40
 800b7c4:	616b      	str	r3, [r5, #20]
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7ca:	2320      	movs	r3, #32
 800b7cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b7d0:	f8cd 800c 	str.w	r8, [sp, #12]
 800b7d4:	2330      	movs	r3, #48	@ 0x30
 800b7d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b974 <_svfiprintf_r+0x1e4>
 800b7da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b7de:	f04f 0901 	mov.w	r9, #1
 800b7e2:	4623      	mov	r3, r4
 800b7e4:	469a      	mov	sl, r3
 800b7e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7ea:	b10a      	cbz	r2, 800b7f0 <_svfiprintf_r+0x60>
 800b7ec:	2a25      	cmp	r2, #37	@ 0x25
 800b7ee:	d1f9      	bne.n	800b7e4 <_svfiprintf_r+0x54>
 800b7f0:	ebba 0b04 	subs.w	fp, sl, r4
 800b7f4:	d00b      	beq.n	800b80e <_svfiprintf_r+0x7e>
 800b7f6:	465b      	mov	r3, fp
 800b7f8:	4622      	mov	r2, r4
 800b7fa:	4629      	mov	r1, r5
 800b7fc:	4638      	mov	r0, r7
 800b7fe:	f7ff ff6b 	bl	800b6d8 <__ssputs_r>
 800b802:	3001      	adds	r0, #1
 800b804:	f000 80a7 	beq.w	800b956 <_svfiprintf_r+0x1c6>
 800b808:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b80a:	445a      	add	r2, fp
 800b80c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b80e:	f89a 3000 	ldrb.w	r3, [sl]
 800b812:	2b00      	cmp	r3, #0
 800b814:	f000 809f 	beq.w	800b956 <_svfiprintf_r+0x1c6>
 800b818:	2300      	movs	r3, #0
 800b81a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b81e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b822:	f10a 0a01 	add.w	sl, sl, #1
 800b826:	9304      	str	r3, [sp, #16]
 800b828:	9307      	str	r3, [sp, #28]
 800b82a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b82e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b830:	4654      	mov	r4, sl
 800b832:	2205      	movs	r2, #5
 800b834:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b838:	484e      	ldr	r0, [pc, #312]	@ (800b974 <_svfiprintf_r+0x1e4>)
 800b83a:	f7f4 fcd9 	bl	80001f0 <memchr>
 800b83e:	9a04      	ldr	r2, [sp, #16]
 800b840:	b9d8      	cbnz	r0, 800b87a <_svfiprintf_r+0xea>
 800b842:	06d0      	lsls	r0, r2, #27
 800b844:	bf44      	itt	mi
 800b846:	2320      	movmi	r3, #32
 800b848:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b84c:	0711      	lsls	r1, r2, #28
 800b84e:	bf44      	itt	mi
 800b850:	232b      	movmi	r3, #43	@ 0x2b
 800b852:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b856:	f89a 3000 	ldrb.w	r3, [sl]
 800b85a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b85c:	d015      	beq.n	800b88a <_svfiprintf_r+0xfa>
 800b85e:	9a07      	ldr	r2, [sp, #28]
 800b860:	4654      	mov	r4, sl
 800b862:	2000      	movs	r0, #0
 800b864:	f04f 0c0a 	mov.w	ip, #10
 800b868:	4621      	mov	r1, r4
 800b86a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b86e:	3b30      	subs	r3, #48	@ 0x30
 800b870:	2b09      	cmp	r3, #9
 800b872:	d94b      	bls.n	800b90c <_svfiprintf_r+0x17c>
 800b874:	b1b0      	cbz	r0, 800b8a4 <_svfiprintf_r+0x114>
 800b876:	9207      	str	r2, [sp, #28]
 800b878:	e014      	b.n	800b8a4 <_svfiprintf_r+0x114>
 800b87a:	eba0 0308 	sub.w	r3, r0, r8
 800b87e:	fa09 f303 	lsl.w	r3, r9, r3
 800b882:	4313      	orrs	r3, r2
 800b884:	9304      	str	r3, [sp, #16]
 800b886:	46a2      	mov	sl, r4
 800b888:	e7d2      	b.n	800b830 <_svfiprintf_r+0xa0>
 800b88a:	9b03      	ldr	r3, [sp, #12]
 800b88c:	1d19      	adds	r1, r3, #4
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	9103      	str	r1, [sp, #12]
 800b892:	2b00      	cmp	r3, #0
 800b894:	bfbb      	ittet	lt
 800b896:	425b      	neglt	r3, r3
 800b898:	f042 0202 	orrlt.w	r2, r2, #2
 800b89c:	9307      	strge	r3, [sp, #28]
 800b89e:	9307      	strlt	r3, [sp, #28]
 800b8a0:	bfb8      	it	lt
 800b8a2:	9204      	strlt	r2, [sp, #16]
 800b8a4:	7823      	ldrb	r3, [r4, #0]
 800b8a6:	2b2e      	cmp	r3, #46	@ 0x2e
 800b8a8:	d10a      	bne.n	800b8c0 <_svfiprintf_r+0x130>
 800b8aa:	7863      	ldrb	r3, [r4, #1]
 800b8ac:	2b2a      	cmp	r3, #42	@ 0x2a
 800b8ae:	d132      	bne.n	800b916 <_svfiprintf_r+0x186>
 800b8b0:	9b03      	ldr	r3, [sp, #12]
 800b8b2:	1d1a      	adds	r2, r3, #4
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	9203      	str	r2, [sp, #12]
 800b8b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b8bc:	3402      	adds	r4, #2
 800b8be:	9305      	str	r3, [sp, #20]
 800b8c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b984 <_svfiprintf_r+0x1f4>
 800b8c4:	7821      	ldrb	r1, [r4, #0]
 800b8c6:	2203      	movs	r2, #3
 800b8c8:	4650      	mov	r0, sl
 800b8ca:	f7f4 fc91 	bl	80001f0 <memchr>
 800b8ce:	b138      	cbz	r0, 800b8e0 <_svfiprintf_r+0x150>
 800b8d0:	9b04      	ldr	r3, [sp, #16]
 800b8d2:	eba0 000a 	sub.w	r0, r0, sl
 800b8d6:	2240      	movs	r2, #64	@ 0x40
 800b8d8:	4082      	lsls	r2, r0
 800b8da:	4313      	orrs	r3, r2
 800b8dc:	3401      	adds	r4, #1
 800b8de:	9304      	str	r3, [sp, #16]
 800b8e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8e4:	4824      	ldr	r0, [pc, #144]	@ (800b978 <_svfiprintf_r+0x1e8>)
 800b8e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b8ea:	2206      	movs	r2, #6
 800b8ec:	f7f4 fc80 	bl	80001f0 <memchr>
 800b8f0:	2800      	cmp	r0, #0
 800b8f2:	d036      	beq.n	800b962 <_svfiprintf_r+0x1d2>
 800b8f4:	4b21      	ldr	r3, [pc, #132]	@ (800b97c <_svfiprintf_r+0x1ec>)
 800b8f6:	bb1b      	cbnz	r3, 800b940 <_svfiprintf_r+0x1b0>
 800b8f8:	9b03      	ldr	r3, [sp, #12]
 800b8fa:	3307      	adds	r3, #7
 800b8fc:	f023 0307 	bic.w	r3, r3, #7
 800b900:	3308      	adds	r3, #8
 800b902:	9303      	str	r3, [sp, #12]
 800b904:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b906:	4433      	add	r3, r6
 800b908:	9309      	str	r3, [sp, #36]	@ 0x24
 800b90a:	e76a      	b.n	800b7e2 <_svfiprintf_r+0x52>
 800b90c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b910:	460c      	mov	r4, r1
 800b912:	2001      	movs	r0, #1
 800b914:	e7a8      	b.n	800b868 <_svfiprintf_r+0xd8>
 800b916:	2300      	movs	r3, #0
 800b918:	3401      	adds	r4, #1
 800b91a:	9305      	str	r3, [sp, #20]
 800b91c:	4619      	mov	r1, r3
 800b91e:	f04f 0c0a 	mov.w	ip, #10
 800b922:	4620      	mov	r0, r4
 800b924:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b928:	3a30      	subs	r2, #48	@ 0x30
 800b92a:	2a09      	cmp	r2, #9
 800b92c:	d903      	bls.n	800b936 <_svfiprintf_r+0x1a6>
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d0c6      	beq.n	800b8c0 <_svfiprintf_r+0x130>
 800b932:	9105      	str	r1, [sp, #20]
 800b934:	e7c4      	b.n	800b8c0 <_svfiprintf_r+0x130>
 800b936:	fb0c 2101 	mla	r1, ip, r1, r2
 800b93a:	4604      	mov	r4, r0
 800b93c:	2301      	movs	r3, #1
 800b93e:	e7f0      	b.n	800b922 <_svfiprintf_r+0x192>
 800b940:	ab03      	add	r3, sp, #12
 800b942:	9300      	str	r3, [sp, #0]
 800b944:	462a      	mov	r2, r5
 800b946:	4b0e      	ldr	r3, [pc, #56]	@ (800b980 <_svfiprintf_r+0x1f0>)
 800b948:	a904      	add	r1, sp, #16
 800b94a:	4638      	mov	r0, r7
 800b94c:	f3af 8000 	nop.w
 800b950:	1c42      	adds	r2, r0, #1
 800b952:	4606      	mov	r6, r0
 800b954:	d1d6      	bne.n	800b904 <_svfiprintf_r+0x174>
 800b956:	89ab      	ldrh	r3, [r5, #12]
 800b958:	065b      	lsls	r3, r3, #25
 800b95a:	f53f af2d 	bmi.w	800b7b8 <_svfiprintf_r+0x28>
 800b95e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b960:	e72c      	b.n	800b7bc <_svfiprintf_r+0x2c>
 800b962:	ab03      	add	r3, sp, #12
 800b964:	9300      	str	r3, [sp, #0]
 800b966:	462a      	mov	r2, r5
 800b968:	4b05      	ldr	r3, [pc, #20]	@ (800b980 <_svfiprintf_r+0x1f0>)
 800b96a:	a904      	add	r1, sp, #16
 800b96c:	4638      	mov	r0, r7
 800b96e:	f000 f91b 	bl	800bba8 <_printf_i>
 800b972:	e7ed      	b.n	800b950 <_svfiprintf_r+0x1c0>
 800b974:	0800c284 	.word	0x0800c284
 800b978:	0800c28e 	.word	0x0800c28e
 800b97c:	00000000 	.word	0x00000000
 800b980:	0800b6d9 	.word	0x0800b6d9
 800b984:	0800c28a 	.word	0x0800c28a

0800b988 <sbrk_aligned>:
 800b988:	b570      	push	{r4, r5, r6, lr}
 800b98a:	4e0f      	ldr	r6, [pc, #60]	@ (800b9c8 <sbrk_aligned+0x40>)
 800b98c:	460c      	mov	r4, r1
 800b98e:	6831      	ldr	r1, [r6, #0]
 800b990:	4605      	mov	r5, r0
 800b992:	b911      	cbnz	r1, 800b99a <sbrk_aligned+0x12>
 800b994:	f000 fa7a 	bl	800be8c <_sbrk_r>
 800b998:	6030      	str	r0, [r6, #0]
 800b99a:	4621      	mov	r1, r4
 800b99c:	4628      	mov	r0, r5
 800b99e:	f000 fa75 	bl	800be8c <_sbrk_r>
 800b9a2:	1c43      	adds	r3, r0, #1
 800b9a4:	d103      	bne.n	800b9ae <sbrk_aligned+0x26>
 800b9a6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b9aa:	4620      	mov	r0, r4
 800b9ac:	bd70      	pop	{r4, r5, r6, pc}
 800b9ae:	1cc4      	adds	r4, r0, #3
 800b9b0:	f024 0403 	bic.w	r4, r4, #3
 800b9b4:	42a0      	cmp	r0, r4
 800b9b6:	d0f8      	beq.n	800b9aa <sbrk_aligned+0x22>
 800b9b8:	1a21      	subs	r1, r4, r0
 800b9ba:	4628      	mov	r0, r5
 800b9bc:	f000 fa66 	bl	800be8c <_sbrk_r>
 800b9c0:	3001      	adds	r0, #1
 800b9c2:	d1f2      	bne.n	800b9aa <sbrk_aligned+0x22>
 800b9c4:	e7ef      	b.n	800b9a6 <sbrk_aligned+0x1e>
 800b9c6:	bf00      	nop
 800b9c8:	2000d338 	.word	0x2000d338

0800b9cc <_malloc_r>:
 800b9cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9d0:	1ccd      	adds	r5, r1, #3
 800b9d2:	f025 0503 	bic.w	r5, r5, #3
 800b9d6:	3508      	adds	r5, #8
 800b9d8:	2d0c      	cmp	r5, #12
 800b9da:	bf38      	it	cc
 800b9dc:	250c      	movcc	r5, #12
 800b9de:	2d00      	cmp	r5, #0
 800b9e0:	4606      	mov	r6, r0
 800b9e2:	db01      	blt.n	800b9e8 <_malloc_r+0x1c>
 800b9e4:	42a9      	cmp	r1, r5
 800b9e6:	d904      	bls.n	800b9f2 <_malloc_r+0x26>
 800b9e8:	230c      	movs	r3, #12
 800b9ea:	6033      	str	r3, [r6, #0]
 800b9ec:	2000      	movs	r0, #0
 800b9ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bac8 <_malloc_r+0xfc>
 800b9f6:	f000 f9f5 	bl	800bde4 <__malloc_lock>
 800b9fa:	f8d8 3000 	ldr.w	r3, [r8]
 800b9fe:	461c      	mov	r4, r3
 800ba00:	bb44      	cbnz	r4, 800ba54 <_malloc_r+0x88>
 800ba02:	4629      	mov	r1, r5
 800ba04:	4630      	mov	r0, r6
 800ba06:	f7ff ffbf 	bl	800b988 <sbrk_aligned>
 800ba0a:	1c43      	adds	r3, r0, #1
 800ba0c:	4604      	mov	r4, r0
 800ba0e:	d158      	bne.n	800bac2 <_malloc_r+0xf6>
 800ba10:	f8d8 4000 	ldr.w	r4, [r8]
 800ba14:	4627      	mov	r7, r4
 800ba16:	2f00      	cmp	r7, #0
 800ba18:	d143      	bne.n	800baa2 <_malloc_r+0xd6>
 800ba1a:	2c00      	cmp	r4, #0
 800ba1c:	d04b      	beq.n	800bab6 <_malloc_r+0xea>
 800ba1e:	6823      	ldr	r3, [r4, #0]
 800ba20:	4639      	mov	r1, r7
 800ba22:	4630      	mov	r0, r6
 800ba24:	eb04 0903 	add.w	r9, r4, r3
 800ba28:	f000 fa30 	bl	800be8c <_sbrk_r>
 800ba2c:	4581      	cmp	r9, r0
 800ba2e:	d142      	bne.n	800bab6 <_malloc_r+0xea>
 800ba30:	6821      	ldr	r1, [r4, #0]
 800ba32:	1a6d      	subs	r5, r5, r1
 800ba34:	4629      	mov	r1, r5
 800ba36:	4630      	mov	r0, r6
 800ba38:	f7ff ffa6 	bl	800b988 <sbrk_aligned>
 800ba3c:	3001      	adds	r0, #1
 800ba3e:	d03a      	beq.n	800bab6 <_malloc_r+0xea>
 800ba40:	6823      	ldr	r3, [r4, #0]
 800ba42:	442b      	add	r3, r5
 800ba44:	6023      	str	r3, [r4, #0]
 800ba46:	f8d8 3000 	ldr.w	r3, [r8]
 800ba4a:	685a      	ldr	r2, [r3, #4]
 800ba4c:	bb62      	cbnz	r2, 800baa8 <_malloc_r+0xdc>
 800ba4e:	f8c8 7000 	str.w	r7, [r8]
 800ba52:	e00f      	b.n	800ba74 <_malloc_r+0xa8>
 800ba54:	6822      	ldr	r2, [r4, #0]
 800ba56:	1b52      	subs	r2, r2, r5
 800ba58:	d420      	bmi.n	800ba9c <_malloc_r+0xd0>
 800ba5a:	2a0b      	cmp	r2, #11
 800ba5c:	d917      	bls.n	800ba8e <_malloc_r+0xc2>
 800ba5e:	1961      	adds	r1, r4, r5
 800ba60:	42a3      	cmp	r3, r4
 800ba62:	6025      	str	r5, [r4, #0]
 800ba64:	bf18      	it	ne
 800ba66:	6059      	strne	r1, [r3, #4]
 800ba68:	6863      	ldr	r3, [r4, #4]
 800ba6a:	bf08      	it	eq
 800ba6c:	f8c8 1000 	streq.w	r1, [r8]
 800ba70:	5162      	str	r2, [r4, r5]
 800ba72:	604b      	str	r3, [r1, #4]
 800ba74:	4630      	mov	r0, r6
 800ba76:	f000 f9bb 	bl	800bdf0 <__malloc_unlock>
 800ba7a:	f104 000b 	add.w	r0, r4, #11
 800ba7e:	1d23      	adds	r3, r4, #4
 800ba80:	f020 0007 	bic.w	r0, r0, #7
 800ba84:	1ac2      	subs	r2, r0, r3
 800ba86:	bf1c      	itt	ne
 800ba88:	1a1b      	subne	r3, r3, r0
 800ba8a:	50a3      	strne	r3, [r4, r2]
 800ba8c:	e7af      	b.n	800b9ee <_malloc_r+0x22>
 800ba8e:	6862      	ldr	r2, [r4, #4]
 800ba90:	42a3      	cmp	r3, r4
 800ba92:	bf0c      	ite	eq
 800ba94:	f8c8 2000 	streq.w	r2, [r8]
 800ba98:	605a      	strne	r2, [r3, #4]
 800ba9a:	e7eb      	b.n	800ba74 <_malloc_r+0xa8>
 800ba9c:	4623      	mov	r3, r4
 800ba9e:	6864      	ldr	r4, [r4, #4]
 800baa0:	e7ae      	b.n	800ba00 <_malloc_r+0x34>
 800baa2:	463c      	mov	r4, r7
 800baa4:	687f      	ldr	r7, [r7, #4]
 800baa6:	e7b6      	b.n	800ba16 <_malloc_r+0x4a>
 800baa8:	461a      	mov	r2, r3
 800baaa:	685b      	ldr	r3, [r3, #4]
 800baac:	42a3      	cmp	r3, r4
 800baae:	d1fb      	bne.n	800baa8 <_malloc_r+0xdc>
 800bab0:	2300      	movs	r3, #0
 800bab2:	6053      	str	r3, [r2, #4]
 800bab4:	e7de      	b.n	800ba74 <_malloc_r+0xa8>
 800bab6:	230c      	movs	r3, #12
 800bab8:	6033      	str	r3, [r6, #0]
 800baba:	4630      	mov	r0, r6
 800babc:	f000 f998 	bl	800bdf0 <__malloc_unlock>
 800bac0:	e794      	b.n	800b9ec <_malloc_r+0x20>
 800bac2:	6005      	str	r5, [r0, #0]
 800bac4:	e7d6      	b.n	800ba74 <_malloc_r+0xa8>
 800bac6:	bf00      	nop
 800bac8:	2000d33c 	.word	0x2000d33c

0800bacc <_printf_common>:
 800bacc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bad0:	4616      	mov	r6, r2
 800bad2:	4698      	mov	r8, r3
 800bad4:	688a      	ldr	r2, [r1, #8]
 800bad6:	690b      	ldr	r3, [r1, #16]
 800bad8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800badc:	4293      	cmp	r3, r2
 800bade:	bfb8      	it	lt
 800bae0:	4613      	movlt	r3, r2
 800bae2:	6033      	str	r3, [r6, #0]
 800bae4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bae8:	4607      	mov	r7, r0
 800baea:	460c      	mov	r4, r1
 800baec:	b10a      	cbz	r2, 800baf2 <_printf_common+0x26>
 800baee:	3301      	adds	r3, #1
 800baf0:	6033      	str	r3, [r6, #0]
 800baf2:	6823      	ldr	r3, [r4, #0]
 800baf4:	0699      	lsls	r1, r3, #26
 800baf6:	bf42      	ittt	mi
 800baf8:	6833      	ldrmi	r3, [r6, #0]
 800bafa:	3302      	addmi	r3, #2
 800bafc:	6033      	strmi	r3, [r6, #0]
 800bafe:	6825      	ldr	r5, [r4, #0]
 800bb00:	f015 0506 	ands.w	r5, r5, #6
 800bb04:	d106      	bne.n	800bb14 <_printf_common+0x48>
 800bb06:	f104 0a19 	add.w	sl, r4, #25
 800bb0a:	68e3      	ldr	r3, [r4, #12]
 800bb0c:	6832      	ldr	r2, [r6, #0]
 800bb0e:	1a9b      	subs	r3, r3, r2
 800bb10:	42ab      	cmp	r3, r5
 800bb12:	dc26      	bgt.n	800bb62 <_printf_common+0x96>
 800bb14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bb18:	6822      	ldr	r2, [r4, #0]
 800bb1a:	3b00      	subs	r3, #0
 800bb1c:	bf18      	it	ne
 800bb1e:	2301      	movne	r3, #1
 800bb20:	0692      	lsls	r2, r2, #26
 800bb22:	d42b      	bmi.n	800bb7c <_printf_common+0xb0>
 800bb24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bb28:	4641      	mov	r1, r8
 800bb2a:	4638      	mov	r0, r7
 800bb2c:	47c8      	blx	r9
 800bb2e:	3001      	adds	r0, #1
 800bb30:	d01e      	beq.n	800bb70 <_printf_common+0xa4>
 800bb32:	6823      	ldr	r3, [r4, #0]
 800bb34:	6922      	ldr	r2, [r4, #16]
 800bb36:	f003 0306 	and.w	r3, r3, #6
 800bb3a:	2b04      	cmp	r3, #4
 800bb3c:	bf02      	ittt	eq
 800bb3e:	68e5      	ldreq	r5, [r4, #12]
 800bb40:	6833      	ldreq	r3, [r6, #0]
 800bb42:	1aed      	subeq	r5, r5, r3
 800bb44:	68a3      	ldr	r3, [r4, #8]
 800bb46:	bf0c      	ite	eq
 800bb48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb4c:	2500      	movne	r5, #0
 800bb4e:	4293      	cmp	r3, r2
 800bb50:	bfc4      	itt	gt
 800bb52:	1a9b      	subgt	r3, r3, r2
 800bb54:	18ed      	addgt	r5, r5, r3
 800bb56:	2600      	movs	r6, #0
 800bb58:	341a      	adds	r4, #26
 800bb5a:	42b5      	cmp	r5, r6
 800bb5c:	d11a      	bne.n	800bb94 <_printf_common+0xc8>
 800bb5e:	2000      	movs	r0, #0
 800bb60:	e008      	b.n	800bb74 <_printf_common+0xa8>
 800bb62:	2301      	movs	r3, #1
 800bb64:	4652      	mov	r2, sl
 800bb66:	4641      	mov	r1, r8
 800bb68:	4638      	mov	r0, r7
 800bb6a:	47c8      	blx	r9
 800bb6c:	3001      	adds	r0, #1
 800bb6e:	d103      	bne.n	800bb78 <_printf_common+0xac>
 800bb70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb78:	3501      	adds	r5, #1
 800bb7a:	e7c6      	b.n	800bb0a <_printf_common+0x3e>
 800bb7c:	18e1      	adds	r1, r4, r3
 800bb7e:	1c5a      	adds	r2, r3, #1
 800bb80:	2030      	movs	r0, #48	@ 0x30
 800bb82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bb86:	4422      	add	r2, r4
 800bb88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bb8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bb90:	3302      	adds	r3, #2
 800bb92:	e7c7      	b.n	800bb24 <_printf_common+0x58>
 800bb94:	2301      	movs	r3, #1
 800bb96:	4622      	mov	r2, r4
 800bb98:	4641      	mov	r1, r8
 800bb9a:	4638      	mov	r0, r7
 800bb9c:	47c8      	blx	r9
 800bb9e:	3001      	adds	r0, #1
 800bba0:	d0e6      	beq.n	800bb70 <_printf_common+0xa4>
 800bba2:	3601      	adds	r6, #1
 800bba4:	e7d9      	b.n	800bb5a <_printf_common+0x8e>
	...

0800bba8 <_printf_i>:
 800bba8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bbac:	7e0f      	ldrb	r7, [r1, #24]
 800bbae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bbb0:	2f78      	cmp	r7, #120	@ 0x78
 800bbb2:	4691      	mov	r9, r2
 800bbb4:	4680      	mov	r8, r0
 800bbb6:	460c      	mov	r4, r1
 800bbb8:	469a      	mov	sl, r3
 800bbba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bbbe:	d807      	bhi.n	800bbd0 <_printf_i+0x28>
 800bbc0:	2f62      	cmp	r7, #98	@ 0x62
 800bbc2:	d80a      	bhi.n	800bbda <_printf_i+0x32>
 800bbc4:	2f00      	cmp	r7, #0
 800bbc6:	f000 80d1 	beq.w	800bd6c <_printf_i+0x1c4>
 800bbca:	2f58      	cmp	r7, #88	@ 0x58
 800bbcc:	f000 80b8 	beq.w	800bd40 <_printf_i+0x198>
 800bbd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bbd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bbd8:	e03a      	b.n	800bc50 <_printf_i+0xa8>
 800bbda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bbde:	2b15      	cmp	r3, #21
 800bbe0:	d8f6      	bhi.n	800bbd0 <_printf_i+0x28>
 800bbe2:	a101      	add	r1, pc, #4	@ (adr r1, 800bbe8 <_printf_i+0x40>)
 800bbe4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bbe8:	0800bc41 	.word	0x0800bc41
 800bbec:	0800bc55 	.word	0x0800bc55
 800bbf0:	0800bbd1 	.word	0x0800bbd1
 800bbf4:	0800bbd1 	.word	0x0800bbd1
 800bbf8:	0800bbd1 	.word	0x0800bbd1
 800bbfc:	0800bbd1 	.word	0x0800bbd1
 800bc00:	0800bc55 	.word	0x0800bc55
 800bc04:	0800bbd1 	.word	0x0800bbd1
 800bc08:	0800bbd1 	.word	0x0800bbd1
 800bc0c:	0800bbd1 	.word	0x0800bbd1
 800bc10:	0800bbd1 	.word	0x0800bbd1
 800bc14:	0800bd53 	.word	0x0800bd53
 800bc18:	0800bc7f 	.word	0x0800bc7f
 800bc1c:	0800bd0d 	.word	0x0800bd0d
 800bc20:	0800bbd1 	.word	0x0800bbd1
 800bc24:	0800bbd1 	.word	0x0800bbd1
 800bc28:	0800bd75 	.word	0x0800bd75
 800bc2c:	0800bbd1 	.word	0x0800bbd1
 800bc30:	0800bc7f 	.word	0x0800bc7f
 800bc34:	0800bbd1 	.word	0x0800bbd1
 800bc38:	0800bbd1 	.word	0x0800bbd1
 800bc3c:	0800bd15 	.word	0x0800bd15
 800bc40:	6833      	ldr	r3, [r6, #0]
 800bc42:	1d1a      	adds	r2, r3, #4
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	6032      	str	r2, [r6, #0]
 800bc48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bc50:	2301      	movs	r3, #1
 800bc52:	e09c      	b.n	800bd8e <_printf_i+0x1e6>
 800bc54:	6833      	ldr	r3, [r6, #0]
 800bc56:	6820      	ldr	r0, [r4, #0]
 800bc58:	1d19      	adds	r1, r3, #4
 800bc5a:	6031      	str	r1, [r6, #0]
 800bc5c:	0606      	lsls	r6, r0, #24
 800bc5e:	d501      	bpl.n	800bc64 <_printf_i+0xbc>
 800bc60:	681d      	ldr	r5, [r3, #0]
 800bc62:	e003      	b.n	800bc6c <_printf_i+0xc4>
 800bc64:	0645      	lsls	r5, r0, #25
 800bc66:	d5fb      	bpl.n	800bc60 <_printf_i+0xb8>
 800bc68:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bc6c:	2d00      	cmp	r5, #0
 800bc6e:	da03      	bge.n	800bc78 <_printf_i+0xd0>
 800bc70:	232d      	movs	r3, #45	@ 0x2d
 800bc72:	426d      	negs	r5, r5
 800bc74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc78:	4858      	ldr	r0, [pc, #352]	@ (800bddc <_printf_i+0x234>)
 800bc7a:	230a      	movs	r3, #10
 800bc7c:	e011      	b.n	800bca2 <_printf_i+0xfa>
 800bc7e:	6821      	ldr	r1, [r4, #0]
 800bc80:	6833      	ldr	r3, [r6, #0]
 800bc82:	0608      	lsls	r0, r1, #24
 800bc84:	f853 5b04 	ldr.w	r5, [r3], #4
 800bc88:	d402      	bmi.n	800bc90 <_printf_i+0xe8>
 800bc8a:	0649      	lsls	r1, r1, #25
 800bc8c:	bf48      	it	mi
 800bc8e:	b2ad      	uxthmi	r5, r5
 800bc90:	2f6f      	cmp	r7, #111	@ 0x6f
 800bc92:	4852      	ldr	r0, [pc, #328]	@ (800bddc <_printf_i+0x234>)
 800bc94:	6033      	str	r3, [r6, #0]
 800bc96:	bf14      	ite	ne
 800bc98:	230a      	movne	r3, #10
 800bc9a:	2308      	moveq	r3, #8
 800bc9c:	2100      	movs	r1, #0
 800bc9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bca2:	6866      	ldr	r6, [r4, #4]
 800bca4:	60a6      	str	r6, [r4, #8]
 800bca6:	2e00      	cmp	r6, #0
 800bca8:	db05      	blt.n	800bcb6 <_printf_i+0x10e>
 800bcaa:	6821      	ldr	r1, [r4, #0]
 800bcac:	432e      	orrs	r6, r5
 800bcae:	f021 0104 	bic.w	r1, r1, #4
 800bcb2:	6021      	str	r1, [r4, #0]
 800bcb4:	d04b      	beq.n	800bd4e <_printf_i+0x1a6>
 800bcb6:	4616      	mov	r6, r2
 800bcb8:	fbb5 f1f3 	udiv	r1, r5, r3
 800bcbc:	fb03 5711 	mls	r7, r3, r1, r5
 800bcc0:	5dc7      	ldrb	r7, [r0, r7]
 800bcc2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bcc6:	462f      	mov	r7, r5
 800bcc8:	42bb      	cmp	r3, r7
 800bcca:	460d      	mov	r5, r1
 800bccc:	d9f4      	bls.n	800bcb8 <_printf_i+0x110>
 800bcce:	2b08      	cmp	r3, #8
 800bcd0:	d10b      	bne.n	800bcea <_printf_i+0x142>
 800bcd2:	6823      	ldr	r3, [r4, #0]
 800bcd4:	07df      	lsls	r7, r3, #31
 800bcd6:	d508      	bpl.n	800bcea <_printf_i+0x142>
 800bcd8:	6923      	ldr	r3, [r4, #16]
 800bcda:	6861      	ldr	r1, [r4, #4]
 800bcdc:	4299      	cmp	r1, r3
 800bcde:	bfde      	ittt	le
 800bce0:	2330      	movle	r3, #48	@ 0x30
 800bce2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bce6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800bcea:	1b92      	subs	r2, r2, r6
 800bcec:	6122      	str	r2, [r4, #16]
 800bcee:	f8cd a000 	str.w	sl, [sp]
 800bcf2:	464b      	mov	r3, r9
 800bcf4:	aa03      	add	r2, sp, #12
 800bcf6:	4621      	mov	r1, r4
 800bcf8:	4640      	mov	r0, r8
 800bcfa:	f7ff fee7 	bl	800bacc <_printf_common>
 800bcfe:	3001      	adds	r0, #1
 800bd00:	d14a      	bne.n	800bd98 <_printf_i+0x1f0>
 800bd02:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd06:	b004      	add	sp, #16
 800bd08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd0c:	6823      	ldr	r3, [r4, #0]
 800bd0e:	f043 0320 	orr.w	r3, r3, #32
 800bd12:	6023      	str	r3, [r4, #0]
 800bd14:	4832      	ldr	r0, [pc, #200]	@ (800bde0 <_printf_i+0x238>)
 800bd16:	2778      	movs	r7, #120	@ 0x78
 800bd18:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bd1c:	6823      	ldr	r3, [r4, #0]
 800bd1e:	6831      	ldr	r1, [r6, #0]
 800bd20:	061f      	lsls	r7, r3, #24
 800bd22:	f851 5b04 	ldr.w	r5, [r1], #4
 800bd26:	d402      	bmi.n	800bd2e <_printf_i+0x186>
 800bd28:	065f      	lsls	r7, r3, #25
 800bd2a:	bf48      	it	mi
 800bd2c:	b2ad      	uxthmi	r5, r5
 800bd2e:	6031      	str	r1, [r6, #0]
 800bd30:	07d9      	lsls	r1, r3, #31
 800bd32:	bf44      	itt	mi
 800bd34:	f043 0320 	orrmi.w	r3, r3, #32
 800bd38:	6023      	strmi	r3, [r4, #0]
 800bd3a:	b11d      	cbz	r5, 800bd44 <_printf_i+0x19c>
 800bd3c:	2310      	movs	r3, #16
 800bd3e:	e7ad      	b.n	800bc9c <_printf_i+0xf4>
 800bd40:	4826      	ldr	r0, [pc, #152]	@ (800bddc <_printf_i+0x234>)
 800bd42:	e7e9      	b.n	800bd18 <_printf_i+0x170>
 800bd44:	6823      	ldr	r3, [r4, #0]
 800bd46:	f023 0320 	bic.w	r3, r3, #32
 800bd4a:	6023      	str	r3, [r4, #0]
 800bd4c:	e7f6      	b.n	800bd3c <_printf_i+0x194>
 800bd4e:	4616      	mov	r6, r2
 800bd50:	e7bd      	b.n	800bcce <_printf_i+0x126>
 800bd52:	6833      	ldr	r3, [r6, #0]
 800bd54:	6825      	ldr	r5, [r4, #0]
 800bd56:	6961      	ldr	r1, [r4, #20]
 800bd58:	1d18      	adds	r0, r3, #4
 800bd5a:	6030      	str	r0, [r6, #0]
 800bd5c:	062e      	lsls	r6, r5, #24
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	d501      	bpl.n	800bd66 <_printf_i+0x1be>
 800bd62:	6019      	str	r1, [r3, #0]
 800bd64:	e002      	b.n	800bd6c <_printf_i+0x1c4>
 800bd66:	0668      	lsls	r0, r5, #25
 800bd68:	d5fb      	bpl.n	800bd62 <_printf_i+0x1ba>
 800bd6a:	8019      	strh	r1, [r3, #0]
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	6123      	str	r3, [r4, #16]
 800bd70:	4616      	mov	r6, r2
 800bd72:	e7bc      	b.n	800bcee <_printf_i+0x146>
 800bd74:	6833      	ldr	r3, [r6, #0]
 800bd76:	1d1a      	adds	r2, r3, #4
 800bd78:	6032      	str	r2, [r6, #0]
 800bd7a:	681e      	ldr	r6, [r3, #0]
 800bd7c:	6862      	ldr	r2, [r4, #4]
 800bd7e:	2100      	movs	r1, #0
 800bd80:	4630      	mov	r0, r6
 800bd82:	f7f4 fa35 	bl	80001f0 <memchr>
 800bd86:	b108      	cbz	r0, 800bd8c <_printf_i+0x1e4>
 800bd88:	1b80      	subs	r0, r0, r6
 800bd8a:	6060      	str	r0, [r4, #4]
 800bd8c:	6863      	ldr	r3, [r4, #4]
 800bd8e:	6123      	str	r3, [r4, #16]
 800bd90:	2300      	movs	r3, #0
 800bd92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd96:	e7aa      	b.n	800bcee <_printf_i+0x146>
 800bd98:	6923      	ldr	r3, [r4, #16]
 800bd9a:	4632      	mov	r2, r6
 800bd9c:	4649      	mov	r1, r9
 800bd9e:	4640      	mov	r0, r8
 800bda0:	47d0      	blx	sl
 800bda2:	3001      	adds	r0, #1
 800bda4:	d0ad      	beq.n	800bd02 <_printf_i+0x15a>
 800bda6:	6823      	ldr	r3, [r4, #0]
 800bda8:	079b      	lsls	r3, r3, #30
 800bdaa:	d413      	bmi.n	800bdd4 <_printf_i+0x22c>
 800bdac:	68e0      	ldr	r0, [r4, #12]
 800bdae:	9b03      	ldr	r3, [sp, #12]
 800bdb0:	4298      	cmp	r0, r3
 800bdb2:	bfb8      	it	lt
 800bdb4:	4618      	movlt	r0, r3
 800bdb6:	e7a6      	b.n	800bd06 <_printf_i+0x15e>
 800bdb8:	2301      	movs	r3, #1
 800bdba:	4632      	mov	r2, r6
 800bdbc:	4649      	mov	r1, r9
 800bdbe:	4640      	mov	r0, r8
 800bdc0:	47d0      	blx	sl
 800bdc2:	3001      	adds	r0, #1
 800bdc4:	d09d      	beq.n	800bd02 <_printf_i+0x15a>
 800bdc6:	3501      	adds	r5, #1
 800bdc8:	68e3      	ldr	r3, [r4, #12]
 800bdca:	9903      	ldr	r1, [sp, #12]
 800bdcc:	1a5b      	subs	r3, r3, r1
 800bdce:	42ab      	cmp	r3, r5
 800bdd0:	dcf2      	bgt.n	800bdb8 <_printf_i+0x210>
 800bdd2:	e7eb      	b.n	800bdac <_printf_i+0x204>
 800bdd4:	2500      	movs	r5, #0
 800bdd6:	f104 0619 	add.w	r6, r4, #25
 800bdda:	e7f5      	b.n	800bdc8 <_printf_i+0x220>
 800bddc:	0800c295 	.word	0x0800c295
 800bde0:	0800c2a6 	.word	0x0800c2a6

0800bde4 <__malloc_lock>:
 800bde4:	4801      	ldr	r0, [pc, #4]	@ (800bdec <__malloc_lock+0x8>)
 800bde6:	f7ff bc67 	b.w	800b6b8 <__retarget_lock_acquire_recursive>
 800bdea:	bf00      	nop
 800bdec:	2000d334 	.word	0x2000d334

0800bdf0 <__malloc_unlock>:
 800bdf0:	4801      	ldr	r0, [pc, #4]	@ (800bdf8 <__malloc_unlock+0x8>)
 800bdf2:	f7ff bc62 	b.w	800b6ba <__retarget_lock_release_recursive>
 800bdf6:	bf00      	nop
 800bdf8:	2000d334 	.word	0x2000d334

0800bdfc <_realloc_r>:
 800bdfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be00:	4607      	mov	r7, r0
 800be02:	4614      	mov	r4, r2
 800be04:	460d      	mov	r5, r1
 800be06:	b921      	cbnz	r1, 800be12 <_realloc_r+0x16>
 800be08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be0c:	4611      	mov	r1, r2
 800be0e:	f7ff bddd 	b.w	800b9cc <_malloc_r>
 800be12:	b92a      	cbnz	r2, 800be20 <_realloc_r+0x24>
 800be14:	f000 f84a 	bl	800beac <_free_r>
 800be18:	4625      	mov	r5, r4
 800be1a:	4628      	mov	r0, r5
 800be1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be20:	f000 f88e 	bl	800bf40 <_malloc_usable_size_r>
 800be24:	4284      	cmp	r4, r0
 800be26:	4606      	mov	r6, r0
 800be28:	d802      	bhi.n	800be30 <_realloc_r+0x34>
 800be2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be2e:	d8f4      	bhi.n	800be1a <_realloc_r+0x1e>
 800be30:	4621      	mov	r1, r4
 800be32:	4638      	mov	r0, r7
 800be34:	f7ff fdca 	bl	800b9cc <_malloc_r>
 800be38:	4680      	mov	r8, r0
 800be3a:	b908      	cbnz	r0, 800be40 <_realloc_r+0x44>
 800be3c:	4645      	mov	r5, r8
 800be3e:	e7ec      	b.n	800be1a <_realloc_r+0x1e>
 800be40:	42b4      	cmp	r4, r6
 800be42:	4622      	mov	r2, r4
 800be44:	4629      	mov	r1, r5
 800be46:	bf28      	it	cs
 800be48:	4632      	movcs	r2, r6
 800be4a:	f7ff fc37 	bl	800b6bc <memcpy>
 800be4e:	4629      	mov	r1, r5
 800be50:	4638      	mov	r0, r7
 800be52:	f000 f82b 	bl	800beac <_free_r>
 800be56:	e7f1      	b.n	800be3c <_realloc_r+0x40>

0800be58 <memmove>:
 800be58:	4288      	cmp	r0, r1
 800be5a:	b510      	push	{r4, lr}
 800be5c:	eb01 0402 	add.w	r4, r1, r2
 800be60:	d902      	bls.n	800be68 <memmove+0x10>
 800be62:	4284      	cmp	r4, r0
 800be64:	4623      	mov	r3, r4
 800be66:	d807      	bhi.n	800be78 <memmove+0x20>
 800be68:	1e43      	subs	r3, r0, #1
 800be6a:	42a1      	cmp	r1, r4
 800be6c:	d008      	beq.n	800be80 <memmove+0x28>
 800be6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be72:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be76:	e7f8      	b.n	800be6a <memmove+0x12>
 800be78:	4402      	add	r2, r0
 800be7a:	4601      	mov	r1, r0
 800be7c:	428a      	cmp	r2, r1
 800be7e:	d100      	bne.n	800be82 <memmove+0x2a>
 800be80:	bd10      	pop	{r4, pc}
 800be82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be8a:	e7f7      	b.n	800be7c <memmove+0x24>

0800be8c <_sbrk_r>:
 800be8c:	b538      	push	{r3, r4, r5, lr}
 800be8e:	4d06      	ldr	r5, [pc, #24]	@ (800bea8 <_sbrk_r+0x1c>)
 800be90:	2300      	movs	r3, #0
 800be92:	4604      	mov	r4, r0
 800be94:	4608      	mov	r0, r1
 800be96:	602b      	str	r3, [r5, #0]
 800be98:	f7f6 fa22 	bl	80022e0 <_sbrk>
 800be9c:	1c43      	adds	r3, r0, #1
 800be9e:	d102      	bne.n	800bea6 <_sbrk_r+0x1a>
 800bea0:	682b      	ldr	r3, [r5, #0]
 800bea2:	b103      	cbz	r3, 800bea6 <_sbrk_r+0x1a>
 800bea4:	6023      	str	r3, [r4, #0]
 800bea6:	bd38      	pop	{r3, r4, r5, pc}
 800bea8:	2000d340 	.word	0x2000d340

0800beac <_free_r>:
 800beac:	b538      	push	{r3, r4, r5, lr}
 800beae:	4605      	mov	r5, r0
 800beb0:	2900      	cmp	r1, #0
 800beb2:	d041      	beq.n	800bf38 <_free_r+0x8c>
 800beb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800beb8:	1f0c      	subs	r4, r1, #4
 800beba:	2b00      	cmp	r3, #0
 800bebc:	bfb8      	it	lt
 800bebe:	18e4      	addlt	r4, r4, r3
 800bec0:	f7ff ff90 	bl	800bde4 <__malloc_lock>
 800bec4:	4a1d      	ldr	r2, [pc, #116]	@ (800bf3c <_free_r+0x90>)
 800bec6:	6813      	ldr	r3, [r2, #0]
 800bec8:	b933      	cbnz	r3, 800bed8 <_free_r+0x2c>
 800beca:	6063      	str	r3, [r4, #4]
 800becc:	6014      	str	r4, [r2, #0]
 800bece:	4628      	mov	r0, r5
 800bed0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bed4:	f7ff bf8c 	b.w	800bdf0 <__malloc_unlock>
 800bed8:	42a3      	cmp	r3, r4
 800beda:	d908      	bls.n	800beee <_free_r+0x42>
 800bedc:	6820      	ldr	r0, [r4, #0]
 800bede:	1821      	adds	r1, r4, r0
 800bee0:	428b      	cmp	r3, r1
 800bee2:	bf01      	itttt	eq
 800bee4:	6819      	ldreq	r1, [r3, #0]
 800bee6:	685b      	ldreq	r3, [r3, #4]
 800bee8:	1809      	addeq	r1, r1, r0
 800beea:	6021      	streq	r1, [r4, #0]
 800beec:	e7ed      	b.n	800beca <_free_r+0x1e>
 800beee:	461a      	mov	r2, r3
 800bef0:	685b      	ldr	r3, [r3, #4]
 800bef2:	b10b      	cbz	r3, 800bef8 <_free_r+0x4c>
 800bef4:	42a3      	cmp	r3, r4
 800bef6:	d9fa      	bls.n	800beee <_free_r+0x42>
 800bef8:	6811      	ldr	r1, [r2, #0]
 800befa:	1850      	adds	r0, r2, r1
 800befc:	42a0      	cmp	r0, r4
 800befe:	d10b      	bne.n	800bf18 <_free_r+0x6c>
 800bf00:	6820      	ldr	r0, [r4, #0]
 800bf02:	4401      	add	r1, r0
 800bf04:	1850      	adds	r0, r2, r1
 800bf06:	4283      	cmp	r3, r0
 800bf08:	6011      	str	r1, [r2, #0]
 800bf0a:	d1e0      	bne.n	800bece <_free_r+0x22>
 800bf0c:	6818      	ldr	r0, [r3, #0]
 800bf0e:	685b      	ldr	r3, [r3, #4]
 800bf10:	6053      	str	r3, [r2, #4]
 800bf12:	4408      	add	r0, r1
 800bf14:	6010      	str	r0, [r2, #0]
 800bf16:	e7da      	b.n	800bece <_free_r+0x22>
 800bf18:	d902      	bls.n	800bf20 <_free_r+0x74>
 800bf1a:	230c      	movs	r3, #12
 800bf1c:	602b      	str	r3, [r5, #0]
 800bf1e:	e7d6      	b.n	800bece <_free_r+0x22>
 800bf20:	6820      	ldr	r0, [r4, #0]
 800bf22:	1821      	adds	r1, r4, r0
 800bf24:	428b      	cmp	r3, r1
 800bf26:	bf04      	itt	eq
 800bf28:	6819      	ldreq	r1, [r3, #0]
 800bf2a:	685b      	ldreq	r3, [r3, #4]
 800bf2c:	6063      	str	r3, [r4, #4]
 800bf2e:	bf04      	itt	eq
 800bf30:	1809      	addeq	r1, r1, r0
 800bf32:	6021      	streq	r1, [r4, #0]
 800bf34:	6054      	str	r4, [r2, #4]
 800bf36:	e7ca      	b.n	800bece <_free_r+0x22>
 800bf38:	bd38      	pop	{r3, r4, r5, pc}
 800bf3a:	bf00      	nop
 800bf3c:	2000d33c 	.word	0x2000d33c

0800bf40 <_malloc_usable_size_r>:
 800bf40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf44:	1f18      	subs	r0, r3, #4
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	bfbc      	itt	lt
 800bf4a:	580b      	ldrlt	r3, [r1, r0]
 800bf4c:	18c0      	addlt	r0, r0, r3
 800bf4e:	4770      	bx	lr

0800bf50 <_init>:
 800bf50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf52:	bf00      	nop
 800bf54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf56:	bc08      	pop	{r3}
 800bf58:	469e      	mov	lr, r3
 800bf5a:	4770      	bx	lr

0800bf5c <_fini>:
 800bf5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf5e:	bf00      	nop
 800bf60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf62:	bc08      	pop	{r3}
 800bf64:	469e      	mov	lr, r3
 800bf66:	4770      	bx	lr
