Fitter Status : Successful - Wed May 27 00:36:53 2020
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : TA1
Top-level Entity Name : P_UA
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : < 1 %
    Combinational ALUTs : 12 / 12,480 ( < 1 % )
    Dedicated logic registers : 9 / 12,480 ( < 1 % )
Total registers : 9
Total pins : 7 / 343 ( 2 % )
Total virtual pins : 0
Total block memory bits : 0 / 419,328 ( 0 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
