<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORESPI</name><vendor>Actel</vendor><library>DirectCore</library><version>3.0.156</version><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\vlog\core\spi_master.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>rtl\vlog\core\spi_slave.v</name><fileType>verilogSource</fileType></file><file fileid="2"><name>rtl\vlog\core\corespi_sfr.v</name><fileType>verilogSource</fileType></file><file fileid="3"><name>rtl\vlog\core\corespi.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><vendorExtensions><libraries><library><name>CORESPI_LIB</name><path>mti/lib_vlog_rtl/CORESPI_LIB</path></library></libraries></vendorExtensions></Component>