`define RS1_ENC 19:15
`define RS2_ENC 24:20
`define RD_ENC 11:07
`define F7_ENC 31:25
`define F3_ENC 14:12
`define U_IMM_ENC(in) {in[31:12], 12'b0}
`define I_IMM_ENC(in) {{22{in[31]}}, in[30:20]}
`define S_IMM_ENC(in) {{22{in[31]}}, in[31:25], in[11:7]}
`define B_IMM_ENC(in) {{20{in[31]}}, in[7], in[30:25], in[11:8], 1'b0}
`define J_IMM_ENC(in) {{12{in[31]}}, in[19:12], in[20], in[30:25], in[24:21], 1'b0}
`define CHAN(l,n) ( (l * (n+1)) - 1 ) : ( l * n )
`define TAG_RANGE(abits) 31:(31 - (29 - abits))
`define IDX_RANGE(abits) (31 - (29 - abits) - 1):2
`define BEQ 3'b000
`define BNE 3'b001
`define BLT 3'b100
`define BGE 3'b101
`define BLTU 3'b110
`define BGEU 3'b111
`define INST_LUI 32'b???????_?????_?????_???_?????_0110111
`define INST_AUIPC 32'b???????_?????_?????_???_?????_0010111
`define INST_JAL 32'b???????_?????_?????_???_?????_1101111
`define INST_JALR 32'b???????_?????_?????_000_?????_1100111
`define INST_BEQ 32'b???????_?????_?????_000_?????_1100011
`define INST_BNE 32'b???????_?????_?????_001_?????_1100011
`define INST_BLT 32'b???????_?????_?????_100_?????_1100011
`define INST_BGE 32'b???????_?????_?????_101_?????_1100011
`define INST_BLTU 32'b???????_?????_?????_110_?????_1100011
`define INST_BGEU 32'b???????_?????_?????_111_?????_1100011
`define INST_LB 32'b???????_?????_?????_000_?????_0000011
`define INST_LH 32'b???????_?????_?????_001_?????_0000011
`define INST_LW 32'b???????_?????_?????_010_?????_0000011
`define INST_LBU 32'b???????_?????_?????_100_?????_0000011
`define INST_LHU 32'b???????_?????_?????_101_?????_0000011
`define INST_SB 32'b???????_?????_?????_000_?????_0100011
`define INST_SH 32'b???????_?????_?????_001_?????_0100011
`define INST_SW 32'b???????_?????_?????_010_?????_0100011
`define INST_ADDI 32'b???????_?????_?????_000_?????_0010011
`define INST_SLTI 32'b???????_?????_?????_010_?????_0010011
`define INST_SLTIU 32'b???????_?????_?????_011_?????_0010011
`define INST_XORI 32'b???????_?????_?????_100_?????_0010011
`define INST_ORI 32'b???????_?????_?????_110_?????_0010011
`define INST_ANDI 32'b???????_?????_?????_111_?????_0010011
`define INST_SLLI 32'b0000000_?????_?????_001_?????_0010011
`define INST_SRLI 32'b0000000_?????_?????_101_?????_0010011
`define INST_SRAI 32'b0100000_?????_?????_101_?????_0010011
`define INST_ADD 32'b0000000_?????_?????_000_?????_0110011
`define INST_SUB 32'b0100000_?????_?????_000_?????_0110011
`define INST_SLL 32'b0000000_?????_?????_001_?????_0110011
`define INST_SLT 32'b0000000_?????_?????_010_?????_0110011
`define INST_SLTU 32'b0000000_?????_?????_011_?????_0110011
`define INST_XOR 32'b0000000_?????_?????_100_?????_0110011
`define INST_SRL 32'b0000000_?????_?????_101_?????_0110011
`define INST_SRA 32'b0100000_?????_?????_101_?????_0110011
`define INST_OR 32'b0000000_?????_?????_110_?????_0110011
`define INST_AND 32'b0000000_?????_?????_111_?????_0110011

`define ENUM_LUI 0
`define ENUM_AUIPC 1
`define ENUM_JAL 2
`define ENUM_JALR 3
`define ENUM_BEQ 4
`define ENUM_BNE 5
`define ENUM_BLT 6
`define ENUM_BGE 7
`define ENUM_BLTU 8
`define ENUM_BGEU 9
`define ENUM_ADDI 10
`define ENUM_SLTI 11
`define ENUM_SLTIU 12
`define ENUM_XORI 13
`define ENUM_ORI 14
`define ENUM_ANDI 15
`define ENUM_SLLI 16
`define ENUM_SRLI 17
`define ENUM_SRAI 18
`define ENUM_ADD 19
`define ENUM_SUB 20
`define ENUM_SLL 21
`define ENUM_SLT 22
`define ENUM_SLTU 23
`define ENUM_XOR 24
`define ENUM_SRL 25
`define ENUM_SRA 26
`define ENUM_OR 27
`define ENUM_AND 28
`define INST_ENUM 4:0

`define PC_MUX 2:0
`define PC_MUX_P8 0
`define TEMP5 1
`define TEMP6 2

`define RVFI_ORDER 63:0
`define RVFI_INSN 95:64
`define RVFI_PC_RDATA 127:96
`define RVFI_PC_WDATA 159:128
`define RVFI_RS1_ADDR 164:160
`define RVFI_RS2_ADDR 169:165
`define RVFI_RS1_DATA 201:170
`define RVFI_RS2_DATA 233:202
`define RVFI_BUS 233:0

`define BYPASS_MUX 3:0
`define BYPASS_NONE 0
`define BYPASS_LSU0 1
`define BYPASS_LSU1 2
`define BYPASS_WB0 3
`define BYPASS_WB1 4

`define ALU_SRC1_MUX 0:0
`define U_IMM_SEL 0
`define RS1_SEL 1
`define ALU_SRC2_MUX 2:1
`define I_IMM_SEL 0
`define S_IMM_SEL 1
`define PC_SEL 2
`define RS2_SEL 3
`define WB_MUX 4:3
`define ALU_SEL 0
`define PC_P4_SEL 1
`define MEM_STORE_SEL 2
`define RS1_ACTIVE 5
`define RS2_ACTIVE 6
`define REGWRITE 7
`define COND_BRANCH 15
`define ISSUE_PRI 9
`define ISSUE_SLOT 10
`define FUNCT7_SEL 11
`define FUNCT3_SEL 12
`define JAL 13
`define JALR 14
`define ILLEGAL 16
`define ALUI_OP 7'b0010011
`define ALUI_CTRL 17'b00001000010100001
`define ALUR_OP 7'b0110011
`define ALUR_CTRL 17'b00001100011100111
`define LUI_OP 7'b0110111
`define LUI_CTRL 17'b00000000010000110
`define AUIPC_OP 7'b0010111
`define AUIPC_CTRL 17'b00000000010000100
`define JAL_OP 7'b1101111
`define JAL_CTRL 17'b00010001010001000
`define JALR_OP 7'b1100111
`define JALR_CTRL 17'b00100001010101001
`define BRANCH_OP 7'b1100011
`define BRANCH_CTRL 17'b01001001001100111
`define LOAD_OP 7'b0000011
`define LOAD_CTRL 17'b00001011010010001
`define ILLEGAL_INST_OP 7'bXXXXXXX
`define ILLEGAL_INST_CTRL 17'b10000000000000000
`define CTRL_BUS 16:0

