
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 3642288 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 2 min 5 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 2 min 37 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 23546759 heartbeat IPC: 0.614918 cumulative IPC: 0.34623 (Simulation time: 0 hr 4 min 22 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 52426607 heartbeat IPC: 0.346262 cumulative IPC: 0.346251 (Simulation time: 0 hr 7 min 18 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 81298211 heartbeat IPC: 0.346361 cumulative IPC: 0.346295 (Simulation time: 0 hr 9 min 29 sec) 
Finished CPU 0 instructions: 25000000 cycles: 72192723 cumulative IPC: 0.346295 (Simulation time: 0 hr 9 min 29 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.346295 instructions: 25000000 cycles: 72192723
cpu0_DTLB TOTAL     ACCESS:    7858462  HIT:    7829267  MISS:      29195
cpu0_DTLB LOAD      ACCESS:    7302910  HIT:    7278580  MISS:      24330
cpu0_DTLB RFO       ACCESS:     555552  HIT:     550687  MISS:       4865
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.736 cycles
cpu0_ITLB TOTAL     ACCESS:    2204147  HIT:    2204147  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2204147  HIT:    2204147  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29195  HIT:      21771  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24330  HIT:      17096  MISS:       7234
cpu0_STLB RFO       ACCESS:       4865  HIT:       4675  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 253.787 cycles
cpu0_L1D TOTAL     ACCESS:    7902168  HIT:    7401916  MISS:     500252
cpu0_L1D LOAD      ACCESS:    6505841  HIT:    6018214  MISS:     487627
cpu0_L1D RFO       ACCESS:    1388903  HIT:    1376722  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6980  MISS:        444
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1167.28 cycles
cpu0_L2C TOTAL     ACCESS:    2123671  HIT:    1601829  MISS:     521842
cpu0_L2C LOAD      ACCESS:     487627  HIT:      24405  MISS:     463222
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:    1611052  HIT:    1564631  MISS:      46421
cpu0_L2C WRITEBACK ACCESS:      12367  HIT:      12367  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        444  HIT:        426  MISS:         18
cpu0_L2C PREFETCH  REQUESTED:    1943355  ISSUED:    1744824  USEFUL:      46416  USELESS:          8
cpu0_L2C AVERAGE MISS LATENCY: 1179.62 cycles
LLC TOTAL     ACCESS:     660668  HIT:     131703  MISS:     528965
LLC LOAD      ACCESS:     463222  HIT:        343  MISS:     462879
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     173048  HIT:     119163  MISS:      53885
LLC WRITEBACK ACCESS:      12199  HIT:      12195  MISS:          4
LLC TRANSLATION ACCESS:         18  HIT:          2  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1263.71 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         51  ROW_BUFFER_MISS:     528910
 DBUS AVG_CONGESTED_CYCLE:    3.99964
 WQ ROW_BUFFER_HIT:       2677  ROW_BUFFER_MISS:       9804  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 291.169
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

