#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* CE */
CE__0__DR EQU CYREG_GPIO_PRT1_DR
CE__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CE__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CE__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CE__0__HSIOM_MASK EQU 0x000F0000
CE__0__HSIOM_SHIFT EQU 16
CE__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CE__0__INTR EQU CYREG_GPIO_PRT1_INTR
CE__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CE__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CE__0__MASK EQU 0x10
CE__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
CE__0__OUT_SEL_SHIFT EQU 8
CE__0__OUT_SEL_VAL EQU 2
CE__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CE__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CE__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CE__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CE__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CE__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CE__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CE__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CE__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CE__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CE__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CE__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CE__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CE__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CE__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CE__0__PC EQU CYREG_GPIO_PRT1_PC
CE__0__PC2 EQU CYREG_GPIO_PRT1_PC2
CE__0__PORT EQU 1
CE__0__PS EQU CYREG_GPIO_PRT1_PS
CE__0__SHIFT EQU 4
CE__DR EQU CYREG_GPIO_PRT1_DR
CE__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CE__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CE__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CE__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CE__INTR EQU CYREG_GPIO_PRT1_INTR
CE__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CE__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CE__MASK EQU 0x10
CE__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CE__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CE__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CE__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CE__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CE__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CE__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CE__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CE__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CE__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CE__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CE__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CE__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CE__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CE__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CE__PC EQU CYREG_GPIO_PRT1_PC
CE__PC2 EQU CYREG_GPIO_PRT1_PC2
CE__PORT EQU 1
CE__PS EQU CYREG_GPIO_PRT1_PS
CE__SHIFT EQU 4

/* DC */
DC__0__DR EQU CYREG_GPIO_PRT1_DR
DC__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DC__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DC__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DC__0__HSIOM_MASK EQU 0x00F00000
DC__0__HSIOM_SHIFT EQU 20
DC__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DC__0__INTR EQU CYREG_GPIO_PRT1_INTR
DC__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DC__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DC__0__MASK EQU 0x20
DC__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DC__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DC__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DC__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DC__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DC__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DC__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DC__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DC__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DC__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DC__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DC__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DC__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DC__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DC__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DC__0__PC EQU CYREG_GPIO_PRT1_PC
DC__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DC__0__PORT EQU 1
DC__0__PS EQU CYREG_GPIO_PRT1_PS
DC__0__SHIFT EQU 5
DC__DR EQU CYREG_GPIO_PRT1_DR
DC__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DC__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DC__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DC__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DC__INTR EQU CYREG_GPIO_PRT1_INTR
DC__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DC__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DC__MASK EQU 0x20
DC__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DC__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DC__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DC__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DC__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DC__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DC__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DC__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DC__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DC__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DC__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DC__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DC__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DC__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DC__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DC__PC EQU CYREG_GPIO_PRT1_PC
DC__PC2 EQU CYREG_GPIO_PRT1_PC2
DC__PORT EQU 1
DC__PS EQU CYREG_GPIO_PRT1_PS
DC__SHIFT EQU 5

/* ADC_cy_psoc4_sar */
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

/* ADC_intClock */
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_intClock__DIV_ID EQU 0x00000041
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
ADC_intClock__PA_DIV_ID EQU 0x000000FF

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x8000
ADC_IRQ__INTC_NUMBER EQU 15
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* CLK */
CLK__0__DR EQU CYREG_GPIO_PRT2_DR
CLK__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CLK__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CLK__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CLK__0__HSIOM_MASK EQU 0x00000F00
CLK__0__HSIOM_SHIFT EQU 8
CLK__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CLK__0__INTR EQU CYREG_GPIO_PRT2_INTR
CLK__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CLK__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CLK__0__MASK EQU 0x04
CLK__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
CLK__0__OUT_SEL_SHIFT EQU 4
CLK__0__OUT_SEL_VAL EQU 0
CLK__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CLK__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CLK__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CLK__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CLK__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CLK__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CLK__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CLK__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CLK__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CLK__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CLK__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CLK__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CLK__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CLK__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CLK__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CLK__0__PC EQU CYREG_GPIO_PRT2_PC
CLK__0__PC2 EQU CYREG_GPIO_PRT2_PC2
CLK__0__PORT EQU 2
CLK__0__PS EQU CYREG_GPIO_PRT2_PS
CLK__0__SHIFT EQU 2
CLK__DR EQU CYREG_GPIO_PRT2_DR
CLK__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CLK__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CLK__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CLK__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CLK__INTR EQU CYREG_GPIO_PRT2_INTR
CLK__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CLK__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CLK__MASK EQU 0x04
CLK__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CLK__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CLK__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CLK__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CLK__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CLK__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CLK__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CLK__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CLK__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CLK__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CLK__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CLK__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CLK__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CLK__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CLK__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CLK__PC EQU CYREG_GPIO_PRT2_PC
CLK__PC2 EQU CYREG_GPIO_PRT2_PC2
CLK__PORT EQU 2
CLK__PS EQU CYREG_GPIO_PRT2_PS
CLK__SHIFT EQU 2

/* DIN */
DIN__0__DR EQU CYREG_GPIO_PRT2_DR
DIN__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
DIN__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
DIN__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
DIN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DIN__0__HSIOM_MASK EQU 0x000F0000
DIN__0__HSIOM_SHIFT EQU 16
DIN__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
DIN__0__INTR EQU CYREG_GPIO_PRT2_INTR
DIN__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
DIN__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
DIN__0__MASK EQU 0x10
DIN__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
DIN__0__OUT_SEL_SHIFT EQU 8
DIN__0__OUT_SEL_VAL EQU 1
DIN__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DIN__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DIN__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DIN__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DIN__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DIN__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DIN__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DIN__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DIN__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DIN__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DIN__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DIN__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DIN__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DIN__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DIN__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DIN__0__PC EQU CYREG_GPIO_PRT2_PC
DIN__0__PC2 EQU CYREG_GPIO_PRT2_PC2
DIN__0__PORT EQU 2
DIN__0__PS EQU CYREG_GPIO_PRT2_PS
DIN__0__SHIFT EQU 4
DIN__DR EQU CYREG_GPIO_PRT2_DR
DIN__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
DIN__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
DIN__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
DIN__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
DIN__INTR EQU CYREG_GPIO_PRT2_INTR
DIN__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
DIN__INTSTAT EQU CYREG_GPIO_PRT2_INTR
DIN__MASK EQU 0x10
DIN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DIN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DIN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DIN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DIN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DIN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DIN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DIN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DIN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DIN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DIN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DIN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DIN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DIN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DIN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DIN__PC EQU CYREG_GPIO_PRT2_PC
DIN__PC2 EQU CYREG_GPIO_PRT2_PC2
DIN__PORT EQU 2
DIN__PS EQU CYREG_GPIO_PRT2_PS
DIN__SHIFT EQU 4

/* RST */
RST__0__DR EQU CYREG_GPIO_PRT1_DR
RST__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RST__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RST__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RST__0__HSIOM_MASK EQU 0x0F000000
RST__0__HSIOM_SHIFT EQU 24
RST__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RST__0__INTR EQU CYREG_GPIO_PRT1_INTR
RST__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RST__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RST__0__MASK EQU 0x40
RST__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RST__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RST__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RST__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RST__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RST__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RST__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RST__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RST__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RST__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RST__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RST__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RST__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RST__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RST__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RST__0__PC EQU CYREG_GPIO_PRT1_PC
RST__0__PC2 EQU CYREG_GPIO_PRT1_PC2
RST__0__PORT EQU 1
RST__0__PS EQU CYREG_GPIO_PRT1_PS
RST__0__SHIFT EQU 6
RST__DR EQU CYREG_GPIO_PRT1_DR
RST__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
RST__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
RST__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
RST__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
RST__INTR EQU CYREG_GPIO_PRT1_INTR
RST__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
RST__INTSTAT EQU CYREG_GPIO_PRT1_INTR
RST__MASK EQU 0x40
RST__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RST__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RST__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RST__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RST__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RST__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RST__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RST__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RST__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RST__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RST__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RST__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RST__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RST__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RST__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RST__PC EQU CYREG_GPIO_PRT1_PC
RST__PC2 EQU CYREG_GPIO_PRT1_PC2
RST__PORT EQU 1
RST__PS EQU CYREG_GPIO_PRT1_PS
RST__SHIFT EQU 6

/* MISO */
MISO__0__DR EQU CYREG_GPIO_PRT1_DR
MISO__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MISO__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MISO__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MISO__0__HSIOM_MASK EQU 0x00000F00
MISO__0__HSIOM_SHIFT EQU 8
MISO__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MISO__0__INTR EQU CYREG_GPIO_PRT1_INTR
MISO__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MISO__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MISO__0__MASK EQU 0x04
MISO__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MISO__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MISO__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MISO__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MISO__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MISO__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MISO__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MISO__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MISO__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MISO__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MISO__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MISO__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MISO__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MISO__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MISO__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MISO__0__PC EQU CYREG_GPIO_PRT1_PC
MISO__0__PC2 EQU CYREG_GPIO_PRT1_PC2
MISO__0__PORT EQU 1
MISO__0__PS EQU CYREG_GPIO_PRT1_PS
MISO__0__SHIFT EQU 2
MISO__DR EQU CYREG_GPIO_PRT1_DR
MISO__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
MISO__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
MISO__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
MISO__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
MISO__INTR EQU CYREG_GPIO_PRT1_INTR
MISO__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
MISO__INTSTAT EQU CYREG_GPIO_PRT1_INTR
MISO__MASK EQU 0x04
MISO__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MISO__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MISO__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MISO__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MISO__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MISO__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MISO__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MISO__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MISO__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MISO__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MISO__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MISO__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MISO__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MISO__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MISO__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MISO__PC EQU CYREG_GPIO_PRT1_PC
MISO__PC2 EQU CYREG_GPIO_PRT1_PC2
MISO__PORT EQU 1
MISO__PS EQU CYREG_GPIO_PRT1_PS
MISO__SHIFT EQU 2

/* SPIM_BSPIM */
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
SPIM_BSPIM_BitCounter__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
SPIM_BSPIM_BitCounter__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
SPIM_BSPIM_BitCounter__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
SPIM_BSPIM_BitCounter__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL0
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL0
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK0
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST0
SPIM_BSPIM_BitCounter_ST__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK
SPIM_BSPIM_BitCounter_ST__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
SPIM_BSPIM_BitCounter_ST__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK0
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST0
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST0
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST0
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK2
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST2
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
SPIM_BSPIM_sR8_Dp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
SPIM_BSPIM_sR8_Dp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
SPIM_BSPIM_sR8_Dp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
SPIM_BSPIM_sR8_Dp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
SPIM_BSPIM_sR8_Dp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
SPIM_BSPIM_sR8_Dp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
SPIM_BSPIM_sR8_Dp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_UDB_W8_A00
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_UDB_W8_A10
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_UDB_W8_D00
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_UDB_W8_D10
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_UDB_W8_F00
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_UDB_W8_F10
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK3
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST3

/* debug */
debug__0__DR EQU CYREG_GPIO_PRT0_DR
debug__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
debug__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
debug__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
debug__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
debug__0__HSIOM_MASK EQU 0x0000000F
debug__0__HSIOM_SHIFT EQU 0
debug__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
debug__0__INTR EQU CYREG_GPIO_PRT0_INTR
debug__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
debug__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
debug__0__MASK EQU 0x01
debug__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
debug__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
debug__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
debug__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
debug__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
debug__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
debug__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
debug__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
debug__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
debug__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
debug__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
debug__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
debug__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
debug__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
debug__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
debug__0__PC EQU CYREG_GPIO_PRT0_PC
debug__0__PC2 EQU CYREG_GPIO_PRT0_PC2
debug__0__PORT EQU 0
debug__0__PS EQU CYREG_GPIO_PRT0_PS
debug__0__SHIFT EQU 0
debug__DR EQU CYREG_GPIO_PRT0_DR
debug__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
debug__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
debug__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
debug__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
debug__INTR EQU CYREG_GPIO_PRT0_INTR
debug__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
debug__INTSTAT EQU CYREG_GPIO_PRT0_INTR
debug__MASK EQU 0x01
debug__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
debug__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
debug__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
debug__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
debug__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
debug__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
debug__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
debug__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
debug__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
debug__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
debug__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
debug__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
debug__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
debug__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
debug__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
debug__PC EQU CYREG_GPIO_PRT0_PC
debug__PC2 EQU CYREG_GPIO_PRT0_PC2
debug__PORT EQU 0
debug__PS EQU CYREG_GPIO_PRT0_PS
debug__SHIFT EQU 0

/* LCD_BL */
LCD_BL__0__DR EQU CYREG_GPIO_PRT3_DR
LCD_BL__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LCD_BL__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LCD_BL__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LCD_BL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LCD_BL__0__HSIOM_MASK EQU 0x00F00000
LCD_BL__0__HSIOM_SHIFT EQU 20
LCD_BL__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LCD_BL__0__INTR EQU CYREG_GPIO_PRT3_INTR
LCD_BL__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LCD_BL__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LCD_BL__0__MASK EQU 0x20
LCD_BL__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LCD_BL__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LCD_BL__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LCD_BL__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LCD_BL__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LCD_BL__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LCD_BL__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LCD_BL__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LCD_BL__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LCD_BL__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LCD_BL__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LCD_BL__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LCD_BL__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LCD_BL__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LCD_BL__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LCD_BL__0__PC EQU CYREG_GPIO_PRT3_PC
LCD_BL__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LCD_BL__0__PORT EQU 3
LCD_BL__0__PS EQU CYREG_GPIO_PRT3_PS
LCD_BL__0__SHIFT EQU 5
LCD_BL__DR EQU CYREG_GPIO_PRT3_DR
LCD_BL__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LCD_BL__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LCD_BL__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LCD_BL__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LCD_BL__INTR EQU CYREG_GPIO_PRT3_INTR
LCD_BL__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LCD_BL__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LCD_BL__MASK EQU 0x20
LCD_BL__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LCD_BL__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LCD_BL__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LCD_BL__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LCD_BL__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LCD_BL__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LCD_BL__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LCD_BL__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LCD_BL__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LCD_BL__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LCD_BL__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LCD_BL__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LCD_BL__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LCD_BL__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LCD_BL__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LCD_BL__PC EQU CYREG_GPIO_PRT3_PC
LCD_BL__PC2 EQU CYREG_GPIO_PRT3_PC2
LCD_BL__PORT EQU 3
LCD_BL__PS EQU CYREG_GPIO_PRT3_PS
LCD_BL__SHIFT EQU 5

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Clock_3 */
Clock_3__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL9
Clock_3__DIV_ID EQU 0x00000043
Clock_3__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_3__PA_DIV_ID EQU 0x000000FF

/* GatePin */
GatePin__0__DR EQU CYREG_GPIO_PRT3_DR
GatePin__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
GatePin__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
GatePin__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
GatePin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GatePin__0__HSIOM_MASK EQU 0x000000F0
GatePin__0__HSIOM_SHIFT EQU 4
GatePin__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
GatePin__0__INTR EQU CYREG_GPIO_PRT3_INTR
GatePin__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
GatePin__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
GatePin__0__MASK EQU 0x02
GatePin__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GatePin__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GatePin__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GatePin__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GatePin__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GatePin__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GatePin__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GatePin__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GatePin__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GatePin__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GatePin__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GatePin__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GatePin__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GatePin__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GatePin__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GatePin__0__PC EQU CYREG_GPIO_PRT3_PC
GatePin__0__PC2 EQU CYREG_GPIO_PRT3_PC2
GatePin__0__PORT EQU 3
GatePin__0__PS EQU CYREG_GPIO_PRT3_PS
GatePin__0__SHIFT EQU 1
GatePin__DR EQU CYREG_GPIO_PRT3_DR
GatePin__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
GatePin__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
GatePin__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
GatePin__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
GatePin__INTR EQU CYREG_GPIO_PRT3_INTR
GatePin__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
GatePin__INTSTAT EQU CYREG_GPIO_PRT3_INTR
GatePin__MASK EQU 0x02
GatePin__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GatePin__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GatePin__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GatePin__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GatePin__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GatePin__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GatePin__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GatePin__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GatePin__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GatePin__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GatePin__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GatePin__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GatePin__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GatePin__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GatePin__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GatePin__PC EQU CYREG_GPIO_PRT3_PC
GatePin__PC2 EQU CYREG_GPIO_PRT3_PC2
GatePin__PORT EQU 3
GatePin__PS EQU CYREG_GPIO_PRT3_PS
GatePin__SHIFT EQU 1

/* LED_PIN */
LED_PIN__0__DR EQU CYREG_GPIO_PRT3_DR
LED_PIN__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_PIN__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_PIN__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_PIN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED_PIN__0__HSIOM_MASK EQU 0x000F0000
LED_PIN__0__HSIOM_SHIFT EQU 16
LED_PIN__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_PIN__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED_PIN__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_PIN__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_PIN__0__MASK EQU 0x10
LED_PIN__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_PIN__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_PIN__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_PIN__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_PIN__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_PIN__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_PIN__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_PIN__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_PIN__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_PIN__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_PIN__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_PIN__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_PIN__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_PIN__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_PIN__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_PIN__0__PC EQU CYREG_GPIO_PRT3_PC
LED_PIN__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_PIN__0__PORT EQU 3
LED_PIN__0__PS EQU CYREG_GPIO_PRT3_PS
LED_PIN__0__SHIFT EQU 4
LED_PIN__DR EQU CYREG_GPIO_PRT3_DR
LED_PIN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED_PIN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED_PIN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED_PIN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_PIN__INTR EQU CYREG_GPIO_PRT3_INTR
LED_PIN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED_PIN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED_PIN__MASK EQU 0x10
LED_PIN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED_PIN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED_PIN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED_PIN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED_PIN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED_PIN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED_PIN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED_PIN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED_PIN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED_PIN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED_PIN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED_PIN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED_PIN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED_PIN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED_PIN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED_PIN__PC EQU CYREG_GPIO_PRT3_PC
LED_PIN__PC2 EQU CYREG_GPIO_PRT3_PC2
LED_PIN__PORT EQU 3
LED_PIN__PS EQU CYREG_GPIO_PRT3_PS
LED_PIN__SHIFT EQU 4

/* UART_XB_rx */
UART_XB_rx__0__DR EQU CYREG_GPIO_PRT0_DR
UART_XB_rx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_XB_rx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_XB_rx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_XB_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_XB_rx__0__HSIOM_GPIO EQU 0
UART_XB_rx__0__HSIOM_I2C EQU 14
UART_XB_rx__0__HSIOM_I2C_SDA EQU 14
UART_XB_rx__0__HSIOM_MASK EQU 0x000F0000
UART_XB_rx__0__HSIOM_SHIFT EQU 16
UART_XB_rx__0__HSIOM_SPI EQU 15
UART_XB_rx__0__HSIOM_SPI_MOSI EQU 15
UART_XB_rx__0__HSIOM_UART EQU 9
UART_XB_rx__0__HSIOM_UART_RX EQU 9
UART_XB_rx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_rx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART_XB_rx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_rx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_XB_rx__0__MASK EQU 0x10
UART_XB_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_XB_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_XB_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_XB_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_XB_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_XB_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_XB_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_XB_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_XB_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_XB_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_XB_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_XB_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_XB_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_XB_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_XB_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_XB_rx__0__PC EQU CYREG_GPIO_PRT0_PC
UART_XB_rx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_XB_rx__0__PORT EQU 0
UART_XB_rx__0__PS EQU CYREG_GPIO_PRT0_PS
UART_XB_rx__0__SHIFT EQU 4
UART_XB_rx__DR EQU CYREG_GPIO_PRT0_DR
UART_XB_rx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_XB_rx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_XB_rx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_XB_rx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_rx__INTR EQU CYREG_GPIO_PRT0_INTR
UART_XB_rx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_rx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_XB_rx__MASK EQU 0x10
UART_XB_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_XB_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_XB_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_XB_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_XB_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_XB_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_XB_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_XB_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_XB_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_XB_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_XB_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_XB_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_XB_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_XB_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_XB_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_XB_rx__PC EQU CYREG_GPIO_PRT0_PC
UART_XB_rx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_XB_rx__PORT EQU 0
UART_XB_rx__PS EQU CYREG_GPIO_PRT0_PS
UART_XB_rx__SHIFT EQU 4

/* UART_XB_SCB */
UART_XB_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_XB_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_XB_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_XB_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_XB_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_XB_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_XB_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_XB_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_XB_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_XB_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_XB_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_XB_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_XB_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_XB_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_XB_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_XB_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_XB_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_XB_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_XB_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_XB_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_XB_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_XB_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_XB_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_XB_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_XB_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_XB_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_XB_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_XB_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_XB_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_XB_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_XB_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_XB_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_XB_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_XB_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_XB_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_XB_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_XB_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_XB_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_XB_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_XB_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_XB_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_XB_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_XB_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_XB_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_XB_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_XB_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_XB_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_XB_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_XB_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_XB_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_XB_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_XB_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_XB_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_XB_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_XB_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_XB_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_XB_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_XB_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_XB_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_XB_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_XB_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_XB_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_XB_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_XB_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_XB_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_XB_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_XB_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_XB_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_XB_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_XB_SCB__SS0_POSISTION EQU 0
UART_XB_SCB__SS1_POSISTION EQU 1
UART_XB_SCB__SS2_POSISTION EQU 2
UART_XB_SCB__SS3_POSISTION EQU 3
UART_XB_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_XB_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_XB_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_XB_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_XB_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_XB_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_XB_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_XB_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_XB_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_XB_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_XB_SCB_IRQ */
UART_XB_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_XB_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_XB_SCB_IRQ__INTC_MASK EQU 0x200
UART_XB_SCB_IRQ__INTC_NUMBER EQU 9
UART_XB_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
UART_XB_SCB_IRQ__INTC_PRIOR_NUM EQU 0
UART_XB_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_XB_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_XB_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_XB_SCBCLK */
UART_XB_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_XB_SCBCLK__DIV_ID EQU 0x00000042
UART_XB_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
UART_XB_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UART_XB_tx */
UART_XB_tx__0__DR EQU CYREG_GPIO_PRT0_DR
UART_XB_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_XB_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_XB_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_XB_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_XB_tx__0__HSIOM_GPIO EQU 0
UART_XB_tx__0__HSIOM_I2C EQU 14
UART_XB_tx__0__HSIOM_I2C_SCL EQU 14
UART_XB_tx__0__HSIOM_MASK EQU 0x00F00000
UART_XB_tx__0__HSIOM_SHIFT EQU 20
UART_XB_tx__0__HSIOM_SPI EQU 15
UART_XB_tx__0__HSIOM_SPI_MISO EQU 15
UART_XB_tx__0__HSIOM_UART EQU 9
UART_XB_tx__0__HSIOM_UART_TX EQU 9
UART_XB_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART_XB_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_XB_tx__0__MASK EQU 0x20
UART_XB_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
UART_XB_tx__0__OUT_SEL_SHIFT EQU 10
UART_XB_tx__0__OUT_SEL_VAL EQU -1
UART_XB_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_XB_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_XB_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_XB_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_XB_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_XB_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_XB_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_XB_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_XB_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_XB_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_XB_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_XB_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_XB_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_XB_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_XB_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_XB_tx__0__PC EQU CYREG_GPIO_PRT0_PC
UART_XB_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_XB_tx__0__PORT EQU 0
UART_XB_tx__0__PS EQU CYREG_GPIO_PRT0_PS
UART_XB_tx__0__SHIFT EQU 5
UART_XB_tx__DR EQU CYREG_GPIO_PRT0_DR
UART_XB_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_XB_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_XB_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_XB_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_tx__INTR EQU CYREG_GPIO_PRT0_INTR
UART_XB_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_XB_tx__MASK EQU 0x20
UART_XB_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_XB_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_XB_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_XB_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_XB_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_XB_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_XB_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_XB_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_XB_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_XB_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_XB_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_XB_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_XB_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_XB_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_XB_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_XB_tx__PC EQU CYREG_GPIO_PRT0_PC
UART_XB_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_XB_tx__PORT EQU 0
UART_XB_tx__PS EQU CYREG_GPIO_PRT0_PS
UART_XB_tx__SHIFT EQU 5

/* voltage */
voltage__0__DR EQU CYREG_GPIO_PRT3_DR
voltage__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
voltage__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
voltage__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
voltage__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
voltage__0__HSIOM_MASK EQU 0x0000000F
voltage__0__HSIOM_SHIFT EQU 0
voltage__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
voltage__0__INTR EQU CYREG_GPIO_PRT3_INTR
voltage__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
voltage__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
voltage__0__MASK EQU 0x01
voltage__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
voltage__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
voltage__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
voltage__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
voltage__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
voltage__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
voltage__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
voltage__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
voltage__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
voltage__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
voltage__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
voltage__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
voltage__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
voltage__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
voltage__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
voltage__0__PC EQU CYREG_GPIO_PRT3_PC
voltage__0__PC2 EQU CYREG_GPIO_PRT3_PC2
voltage__0__PORT EQU 3
voltage__0__PS EQU CYREG_GPIO_PRT3_PS
voltage__0__SHIFT EQU 0
voltage__DR EQU CYREG_GPIO_PRT3_DR
voltage__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
voltage__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
voltage__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
voltage__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
voltage__INTR EQU CYREG_GPIO_PRT3_INTR
voltage__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
voltage__INTSTAT EQU CYREG_GPIO_PRT3_INTR
voltage__MASK EQU 0x01
voltage__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
voltage__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
voltage__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
voltage__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
voltage__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
voltage__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
voltage__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
voltage__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
voltage__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
voltage__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
voltage__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
voltage__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
voltage__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
voltage__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
voltage__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
voltage__PC EQU CYREG_GPIO_PRT3_PC
voltage__PC2 EQU CYREG_GPIO_PRT3_PC2
voltage__PORT EQU 3
voltage__PS EQU CYREG_GPIO_PRT3_PS
voltage__SHIFT EQU 0

/* AppDelay_cy_m0s8_tcpwm_1 */
AppDelay_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
AppDelay_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
AppDelay_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
AppDelay_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
AppDelay_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
AppDelay_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
AppDelay_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
AppDelay_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
AppDelay_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
AppDelay_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
AppDelay_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
AppDelay_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
AppDelay_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
AppDelay_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
AppDelay_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
AppDelay_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
AppDelay_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
AppDelay_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
AppDelay_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
AppDelay_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
AppDelay_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
AppDelay_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
AppDelay_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
AppDelay_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
AppDelay_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
AppDelay_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
AppDelay_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
AppDelay_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
AppDelay_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
AppDelay_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* GATE_INT */
GATE_INT__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
GATE_INT__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
GATE_INT__INTC_MASK EQU 0x02
GATE_INT__INTC_NUMBER EQU 1
GATE_INT__INTC_PRIOR_MASK EQU 0xC000
GATE_INT__INTC_PRIOR_NUM EQU 3
GATE_INT__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
GATE_INT__INTC_SET_EN_REG EQU CYREG_CM0_ISER
GATE_INT__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* debugntp */
debugntp__0__DR EQU CYREG_GPIO_PRT0_DR
debugntp__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
debugntp__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
debugntp__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
debugntp__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
debugntp__0__HSIOM_MASK EQU 0x000000F0
debugntp__0__HSIOM_SHIFT EQU 4
debugntp__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
debugntp__0__INTR EQU CYREG_GPIO_PRT0_INTR
debugntp__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
debugntp__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
debugntp__0__MASK EQU 0x02
debugntp__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
debugntp__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
debugntp__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
debugntp__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
debugntp__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
debugntp__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
debugntp__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
debugntp__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
debugntp__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
debugntp__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
debugntp__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
debugntp__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
debugntp__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
debugntp__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
debugntp__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
debugntp__0__PC EQU CYREG_GPIO_PRT0_PC
debugntp__0__PC2 EQU CYREG_GPIO_PRT0_PC2
debugntp__0__PORT EQU 0
debugntp__0__PS EQU CYREG_GPIO_PRT0_PS
debugntp__0__SHIFT EQU 1
debugntp__DR EQU CYREG_GPIO_PRT0_DR
debugntp__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
debugntp__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
debugntp__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
debugntp__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
debugntp__INTR EQU CYREG_GPIO_PRT0_INTR
debugntp__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
debugntp__INTSTAT EQU CYREG_GPIO_PRT0_INTR
debugntp__MASK EQU 0x02
debugntp__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
debugntp__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
debugntp__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
debugntp__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
debugntp__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
debugntp__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
debugntp__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
debugntp__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
debugntp__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
debugntp__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
debugntp__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
debugntp__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
debugntp__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
debugntp__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
debugntp__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
debugntp__PC EQU CYREG_GPIO_PRT0_PC
debugntp__PC2 EQU CYREG_GPIO_PRT0_PC2
debugntp__PORT EQU 0
debugntp__PS EQU CYREG_GPIO_PRT0_PS
debugntp__SHIFT EQU 1

/* Timer_LED_cy_m0s8_tcpwm_1 */
Timer_LED_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_LED_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_LED_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_LED_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_LED_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_LED_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_LED_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_LED_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_LED_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_LED_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_LED_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_LED_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_LED_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_LED_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_LED_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* timer_clock */
timer_clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
timer_clock__DIV_ID EQU 0x00000044
timer_clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
timer_clock__PA_DIV_ID EQU 0x000000FF

/* timer_clock_2 */
timer_clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL8
timer_clock_2__DIV_ID EQU 0x00000045
timer_clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL5
timer_clock_2__PA_DIV_ID EQU 0x000000FF

/* Pin_testMode */
Pin_testMode__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_testMode__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_testMode__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_testMode__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_testMode__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_testMode__0__HSIOM_MASK EQU 0xF0000000
Pin_testMode__0__HSIOM_SHIFT EQU 28
Pin_testMode__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_testMode__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_testMode__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_testMode__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_testMode__0__MASK EQU 0x80
Pin_testMode__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_testMode__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_testMode__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_testMode__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_testMode__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_testMode__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_testMode__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_testMode__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_testMode__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_testMode__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_testMode__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_testMode__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_testMode__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_testMode__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_testMode__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_testMode__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_testMode__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_testMode__0__PORT EQU 1
Pin_testMode__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_testMode__0__SHIFT EQU 7
Pin_testMode__DR EQU CYREG_GPIO_PRT1_DR
Pin_testMode__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_testMode__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_testMode__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_testMode__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_testMode__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_testMode__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_testMode__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_testMode__MASK EQU 0x80
Pin_testMode__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_testMode__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_testMode__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_testMode__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_testMode__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_testMode__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_testMode__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_testMode__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_testMode__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_testMode__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_testMode__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_testMode__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_testMode__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_testMode__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_testMode__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_testMode__PC EQU CYREG_GPIO_PRT1_PC
Pin_testMode__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_testMode__PORT EQU 1
Pin_testMode__PS EQU CYREG_GPIO_PRT1_PS
Pin_testMode__SHIFT EQU 7

/* Int_Timer_Led */
Int_Timer_Led__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Int_Timer_Led__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Int_Timer_Led__INTC_MASK EQU 0x20000
Int_Timer_Led__INTC_NUMBER EQU 17
Int_Timer_Led__INTC_PRIOR_MASK EQU 0xC000
Int_Timer_Led__INTC_PRIOR_NUM EQU 3
Int_Timer_Led__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Int_Timer_Led__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Int_Timer_Led__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* TimerTestMode_cy_m0s8_tcpwm_1 */
TimerTestMode_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
TimerTestMode_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
TimerTestMode_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
TimerTestMode_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
TimerTestMode_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
TimerTestMode_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
TimerTestMode_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
TimerTestMode_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
TimerTestMode_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
TimerTestMode_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
TimerTestMode_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
TimerTestMode_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
TimerTestMode_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
TimerTestMode_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* SW_RunTestMode */
SW_RunTestMode__0__DR EQU CYREG_GPIO_PRT3_DR
SW_RunTestMode__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SW_RunTestMode__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SW_RunTestMode__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SW_RunTestMode__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SW_RunTestMode__0__HSIOM_MASK EQU 0x00000F00
SW_RunTestMode__0__HSIOM_SHIFT EQU 8
SW_RunTestMode__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SW_RunTestMode__0__INTR EQU CYREG_GPIO_PRT3_INTR
SW_RunTestMode__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SW_RunTestMode__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SW_RunTestMode__0__MASK EQU 0x04
SW_RunTestMode__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SW_RunTestMode__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SW_RunTestMode__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SW_RunTestMode__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SW_RunTestMode__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SW_RunTestMode__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SW_RunTestMode__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SW_RunTestMode__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SW_RunTestMode__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SW_RunTestMode__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SW_RunTestMode__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SW_RunTestMode__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SW_RunTestMode__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SW_RunTestMode__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SW_RunTestMode__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SW_RunTestMode__0__PC EQU CYREG_GPIO_PRT3_PC
SW_RunTestMode__0__PC2 EQU CYREG_GPIO_PRT3_PC2
SW_RunTestMode__0__PORT EQU 3
SW_RunTestMode__0__PS EQU CYREG_GPIO_PRT3_PS
SW_RunTestMode__0__SHIFT EQU 2
SW_RunTestMode__DR EQU CYREG_GPIO_PRT3_DR
SW_RunTestMode__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SW_RunTestMode__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SW_RunTestMode__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SW_RunTestMode__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SW_RunTestMode__INTR EQU CYREG_GPIO_PRT3_INTR
SW_RunTestMode__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SW_RunTestMode__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SW_RunTestMode__MASK EQU 0x04
SW_RunTestMode__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SW_RunTestMode__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SW_RunTestMode__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SW_RunTestMode__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SW_RunTestMode__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SW_RunTestMode__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SW_RunTestMode__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SW_RunTestMode__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SW_RunTestMode__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SW_RunTestMode__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SW_RunTestMode__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SW_RunTestMode__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SW_RunTestMode__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SW_RunTestMode__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SW_RunTestMode__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SW_RunTestMode__PC EQU CYREG_GPIO_PRT3_PC
SW_RunTestMode__PC2 EQU CYREG_GPIO_PRT3_PC2
SW_RunTestMode__PORT EQU 3
SW_RunTestMode__PS EQU CYREG_GPIO_PRT3_PS
SW_RunTestMode__SHIFT EQU 2

/* Int_timerTestMode */
Int_timerTestMode__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Int_timerTestMode__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Int_timerTestMode__INTC_MASK EQU 0x80000
Int_timerTestMode__INTC_NUMBER EQU 19
Int_timerTestMode__INTC_PRIOR_MASK EQU 0xC0000000
Int_timerTestMode__INTC_PRIOR_NUM EQU 3
Int_timerTestMode__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Int_timerTestMode__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Int_timerTestMode__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYDEV_WDT0_DIV EQU 33
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
