{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623332247395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623332247407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 16:37:27 2021 " "Processing started: Thu Jun 10 16:37:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623332247407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332247407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332247407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623332247927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623332247927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtent-dataflow " "Found design unit 1: SignExtent-dataflow" {  } { { "SignExtent.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/SignExtent.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258461 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtent " "Found entity 1: SignExtent" {  } { { "SignExtent.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/SignExtent.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/arithmeticlogicunit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/arithmeticlogicunit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticLogicUnit_TB-TB " "Found design unit 1: ArithmeticLogicUnit_TB-TB" {  } { { "TestBench_files/ArithmeticLogicUnit_TB.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/ArithmeticLogicUnit_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258463 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit_TB " "Found entity 1: ArithmeticLogicUnit_TB" {  } { { "TestBench_files/ArithmeticLogicUnit_TB.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/ArithmeticLogicUnit_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticlogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmeticlogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticLogicUnit-Behavioral " "Found design unit 1: ArithmeticLogicUnit-Behavioral" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ArithmeticLogicUnit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258465 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ArithmeticLogicUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister-RTL " "Found design unit 1: InstructionRegister-RTL" {  } { { "InstructionRegister.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/InstructionRegister.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258467 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/InstructionRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/instructionregister_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/instructionregister_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister_tb-testbench " "Found design unit 1: InstructionRegister_tb-testbench" {  } { { "TestBench_files/InstructionRegister_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/InstructionRegister_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258469 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister_tb " "Found entity 1: InstructionRegister_tb" {  } { { "TestBench_files/InstructionRegister_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/InstructionRegister_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpreg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpreg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPReg_File-RTL " "Found design unit 1: GPReg_File-RTL" {  } { { "GPReg_File.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/GPReg_File.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258471 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPReg_File " "Found entity 1: GPReg_File" {  } { { "GPReg_File.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/GPReg_File.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/gpreg_file_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/gpreg_file_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPReg_File_tb-testbench " "Found design unit 1: GPReg_File_tb-testbench" {  } { { "TestBench_files/GPReg_File_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258473 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPReg_File_tb " "Found entity 1: GPReg_File_tb" {  } { { "TestBench_files/GPReg_File_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-RTL " "Found design unit 1: ControlUnit-RTL" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258475 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_library.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_library " "Found design unit 1: CPU_library" {  } { { "CPU_library.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU_library.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opcodedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpcodeDecoder-RTL " "Found design unit 1: OpcodeDecoder-RTL" {  } { { "OpcodeDecoder.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/OpcodeDecoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258478 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpcodeDecoder " "Found entity 1: OpcodeDecoder" {  } { { "OpcodeDecoder.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/OpcodeDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/opcodedecoder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/opcodedecoder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpcodeDecoder_tb-testbench " "Found design unit 1: OpcodeDecoder_tb-testbench" {  } { { "TestBench_files/OpcodeDecoder_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/OpcodeDecoder_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258480 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpcodeDecoder_tb " "Found entity 1: OpcodeDecoder_tb" {  } { { "TestBench_files/OpcodeDecoder_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/OpcodeDecoder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/controlunit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/controlunit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_tb-Testbench " "Found design unit 1: ControlUnit_tb-Testbench" {  } { { "TestBench_files/ControlUnit_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/ControlUnit_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258482 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "TestBench_files/ControlUnit_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/ControlUnit_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-structural " "Found design unit 1: CPU-structural" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258484 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2x1-dataflow " "Found design unit 1: MUX_2x1-dataflow" {  } { { "MUX_2x1.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/MUX_2x1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258485 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x1 " "Found entity 1: MUX_2x1" {  } { { "MUX_2x1.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/MUX_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-behavioral " "Found design unit 1: Reg-behavioral" {  } { { "Reg.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/Reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258487 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4x1-dataflow " "Found design unit 1: MUX_4x1-dataflow" {  } { { "MUX_4x1.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/MUX_4x1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258488 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1 " "Found entity 1: MUX_4x1" {  } { { "MUX_4x1.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/MUX_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623332258488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332258488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623332258529 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i_data CPU.vhd(19) " "VHDL Signal Declaration warning at CPU.vhd(19): used implicit default value for signal \"i_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623332258535 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionRegister InstructionRegister:IR A:rtl " "Elaborating entity \"InstructionRegister\" using architecture \"A:rtl\" for hierarchy \"InstructionRegister:IR\"" {  } { { "CPU.vhd" "IR" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623332258559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtent SignExtent:SignExt A:dataflow " "Elaborating entity \"SignExtent\" using architecture \"A:dataflow\" for hierarchy \"SignExtent:SignExt\"" {  } { { "CPU.vhd" "SignExt" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623332258572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX_2x1 MUX_2x1:MUX_Rs2 A:dataflow " "Elaborating entity \"MUX_2x1\" using architecture \"A:dataflow\" for hierarchy \"MUX_2x1:MUX_Rs2\"" {  } { { "CPU.vhd" "MUX_Rs2" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 77 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623332258581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "GPReg_File GPReg_File:Reg_File A:rtl " "Elaborating entity \"GPReg_File\" using architecture \"A:rtl\" for hierarchy \"GPReg_File:Reg_File\"" {  } { { "CPU.vhd" "Reg_File" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623332258588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX_2x1 MUX_2x1:MUX_MoR A:dataflow " "Elaborating entity \"MUX_2x1\" using architecture \"A:dataflow\" for hierarchy \"MUX_2x1:MUX_MoR\"" {  } { { "CPU.vhd" "MUX_MoR" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 81 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623332258628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Reg Reg:MDR_Reg A:behavioral " "Elaborating entity \"Reg\" using architecture \"A:behavioral\" for hierarchy \"Reg:MDR_Reg\"" {  } { { "CPU.vhd" "MDR_Reg" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623332258633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit ControlUnit:CU A:rtl " "Elaborating entity \"ControlUnit\" using architecture \"A:rtl\" for hierarchy \"ControlUnit:CU\"" {  } { { "CPU.vhd" "CU" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 85 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623332258640 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(112) " "VHDL Process Statement warning at ControlUnit.vhd(112): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258642 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(124) " "VHDL Process Statement warning at ControlUnit.vhd(124): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258643 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(128) " "VHDL Process Statement warning at ControlUnit.vhd(128): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258643 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(132) " "VHDL Process Statement warning at ControlUnit.vhd(132): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258643 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(136) " "VHDL Process Statement warning at ControlUnit.vhd(136): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258643 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(140) " "VHDL Process Statement warning at ControlUnit.vhd(140): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258643 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(209) " "VHDL Process Statement warning at ControlUnit.vhd(209): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258643 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(212) " "VHDL Process Statement warning at ControlUnit.vhd(212): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258643 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(222) " "VHDL Process Statement warning at ControlUnit.vhd(222): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258643 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(245) " "VHDL Process Statement warning at ControlUnit.vhd(245): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258643 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(248) " "VHDL Process Statement warning at ControlUnit.vhd(248): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258644 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(251) " "VHDL Process Statement warning at ControlUnit.vhd(251): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258644 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(254) " "VHDL Process Statement warning at ControlUnit.vhd(254): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258644 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(257) " "VHDL Process Statement warning at ControlUnit.vhd(257): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258644 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(260) " "VHDL Process Statement warning at ControlUnit.vhd(260): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258644 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(263) " "VHDL Process Statement warning at ControlUnit.vhd(263): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258644 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(266) " "VHDL Process Statement warning at ControlUnit.vhd(266): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258644 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(269) " "VHDL Process Statement warning at ControlUnit.vhd(269): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258644 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(272) " "VHDL Process Statement warning at ControlUnit.vhd(272): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258644 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(282) " "VHDL Process Statement warning at ControlUnit.vhd(282): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258644 "|CPU|ControlUnit:CU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation ControlUnit.vhd(289) " "VHDL Process Statement warning at ControlUnit.vhd(289): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623332258645 "|CPU|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpcodeDecoder ControlUnit:CU\|OpcodeDecoder:OpDecoder " "Elaborating entity \"OpcodeDecoder\" for hierarchy \"ControlUnit:CU\|OpcodeDecoder:OpDecoder\"" {  } { { "ControlUnit.vhd" "OpDecoder" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623332258654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX_4x1 MUX_4x1:MUX2_ALU A:dataflow " "Elaborating entity \"MUX_4x1\" using architecture \"A:dataflow\" for hierarchy \"MUX_4x1:MUX2_ALU\"" {  } { { "CPU.vhd" "MUX2_ALU" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623332258689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ArithmeticLogicUnit ArithmeticLogicUnit:ALU A:behavioral " "Elaborating entity \"ArithmeticLogicUnit\" using architecture \"A:behavioral\" for hierarchy \"ArithmeticLogicUnit:ALU\"" {  } { { "CPU.vhd" "ALU" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 95 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623332258696 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[0\] GND " "Pin \"i_data\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[1\] GND " "Pin \"i_data\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[2\] GND " "Pin \"i_data\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[3\] GND " "Pin \"i_data\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[4\] GND " "Pin \"i_data\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[5\] GND " "Pin \"i_data\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[6\] GND " "Pin \"i_data\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[7\] GND " "Pin \"i_data\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[8\] GND " "Pin \"i_data\[8\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[9\] GND " "Pin \"i_data\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[10\] GND " "Pin \"i_data\[10\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[11\] GND " "Pin \"i_data\[11\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[12\] GND " "Pin \"i_data\[12\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[13\] GND " "Pin \"i_data\[13\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[14\] GND " "Pin \"i_data\[14\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i_data\[15\] GND " "Pin \"i_data\[15\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623332260001 "|CPU|i_data[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623332260001 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623332260124 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623332261492 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623332261674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623332261674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "874 " "Implemented 874 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623332261760 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623332261760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "813 " "Implemented 813 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623332261760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623332261760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623332261781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 16:37:41 2021 " "Processing ended: Thu Jun 10 16:37:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623332261781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623332261781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623332261781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623332261781 ""}
