Info: Starting: Create testbench Platform Designer system
Info: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system.ipx
Info: qsys-generate D:\git\dsi_controller\quartus_project\dsi_controller_test\top_level_system.qsys --testbench=SIMPLE --output-directory=D:\git\dsi_controller\quartus_project\dsi_controller_test --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading dsi_controller_test/top_level_system.qsys
Progress: Reading input file
Progress: Adding alt_vip_cl_tpg_0 [alt_vip_cl_tpg 18.0]
Progress: Parameterizing module alt_vip_cl_tpg_0
Progress: Adding altpll_0 [altpll 18.0]
Progress: Parameterizing module altpll_0
Progress: Adding avl_st_vid_2_st_0 [avl_st_vid_2_st 1.0]
Progress: Parameterizing module avl_st_vid_2_st_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding dsi_tx_controller_0 [dsi_tx_controller 1.0]
Progress: Parameterizing module dsi_tx_controller_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: top_level_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: top_level_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: top_level_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: top_level_system.alt_vip_cl_tpg_0.dout/avl_st_vid_2_st_0.in_avl_st: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,00 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,00 seconds
Info: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index D:\git\dsi_controller\quartus_project\dsi_controller_test\top_level_system\testbench\top_level_system.ipx
Progress: Loading dsi_controller_test/avl_st_vid_2_st_hw.tcl
Progress: Loading dsi_controller_test/dsi_tx_controller_hw.tcl
Progress: Loading dsi_controller_test/top_level_system.qsys
Info: D:/git/dsi_controller/quartus_project/dsi_controller_test/* matched 17 files in 0,04 seconds
Info: D:/git/dsi_controller/quartus_project/dsi_controller_test/ip/**/* matched 0 files in 0,00 seconds
Info: D:/git/dsi_controller/quartus_project/dsi_controller_test/*/* matched 650 files in 0,01 seconds
Info: D:\git\dsi_controller\quartus_project\dsi_controller_test\top_level_system\testbench\top_level_system.ipx described 0 plugins, 3 paths, in 0,05 seconds
Progress: Loading testbench/top_level_system_tb.qsys
Info: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/* matched 12 files in 0,06 seconds
Info: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/*/* matched 9 files in 0,00 seconds
Info: C:/Users/Hedgehog/.altera.quartus/ip/18.0/**/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\18.0\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\18.0\ip\altera\altera_components.ipx described 2031 plugins, 0 paths, in 0,07 seconds
Info: C:/intelfpga_lite/18.0/ip/**/* matched 138 files in 0,07 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\18.0\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\18.0\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0,00 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/**/* matched 8 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\18.0\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\18.0\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0,01 seconds
Info: C:/intelfpga_lite/18.0/quartus/common/librarian/factories/**/* matched 4 files in 0,01 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:\intelfpga_lite\18.0\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0,14 seconds
Info: C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,14 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: top_level_system
Info: TB_Gen: System design is: top_level_system
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property altpll_0_areset_conduit EXPORT_OF
Info: get_instance_property altpll_0 CLASS_NAME
Info: get_instance_assignment altpll_0 testbench.partner.map.areset_conduit
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property dsi_tx_controller_0_dsi_interface EXPORT_OF
Info: get_instance_property dsi_tx_controller_0 CLASS_NAME
Info: get_instance_assignment dsi_tx_controller_0 testbench.partner.map.DSI_interface
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : top_level_system_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : top_level_system_tb with clock and reset BFMs
Info: create_system top_level_system_tb
Info: add_instance top_level_system_inst top_level_system 
Info: set_use_testbench_naming_pattern true top_level_system
Info: get_instance_interfaces top_level_system_inst
Info: get_instance_interface_property top_level_system_inst altpll_0_areset_conduit CLASS_NAME
Info: get_instance_interface_property top_level_system_inst clk CLASS_NAME
Info: get_instance_interface_property top_level_system_inst dsi_tx_controller_0_dsi_interface CLASS_NAME
Info: get_instance_interface_property top_level_system_inst reset CLASS_NAME
Info: get_instance_interface_property top_level_system_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property top_level_system_inst clk CLASS_NAME
Info: add_instance top_level_system_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property top_level_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value top_level_system_inst clk clockRate
Info: set_instance_parameter_value top_level_system_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value top_level_system_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property top_level_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property top_level_system_inst clk CLASS_NAME
Info: get_instance_interfaces top_level_system_inst_clk_bfm
Info: get_instance_interface_property top_level_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection top_level_system_inst_clk_bfm.clk top_level_system_inst.clk
Info: get_instance_interface_property top_level_system_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property top_level_system_inst reset CLASS_NAME
Info: add_instance top_level_system_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property top_level_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports top_level_system_inst reset
Info: get_instance_interface_port_property top_level_system_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property top_level_system_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value top_level_system_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value top_level_system_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property top_level_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces top_level_system_inst_reset_bfm
Info: get_instance_interface_property top_level_system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property top_level_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property top_level_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value top_level_system_inst reset associatedClock
Info: get_instance_interfaces top_level_system_inst_clk_bfm
Info: get_instance_interface_property top_level_system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: top_level_system_inst_reset_bfm is not associated to any clock; connecting top_level_system_inst_reset_bfm to 'top_level_system_inst_clk_bfm.clk'
Warning: TB_Gen: top_level_system_inst_reset_bfm is not associated to any clock; connecting top_level_system_inst_reset_bfm to 'top_level_system_inst_clk_bfm.clk'
Info: add_connection top_level_system_inst_clk_bfm.clk top_level_system_inst_reset_bfm.clk
Info: get_instance_interface_property top_level_system_inst reset CLASS_NAME
Info: get_instance_interfaces top_level_system_inst_reset_bfm
Info: get_instance_interface_property top_level_system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property top_level_system_inst_reset_bfm reset CLASS_NAME
Info: add_connection top_level_system_inst_reset_bfm.reset top_level_system_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: top_level_system_tb.qsys
Info: TB_Gen: Saving testbench system: top_level_system_tb.qsys
Info: save_system top_level_system_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb.qsys
Info: Done
Info: qsys-generate D:\git\dsi_controller\quartus_project\dsi_controller_test\top_level_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=SIMPLE --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=D:\git\dsi_controller\quartus_project\dsi_controller_test\top_level_system\testbench\top_level_system_tb\simulation --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading testbench/top_level_system_tb.qsys
Progress: Reading input file
Progress: Adding top_level_system_inst [top_level_system 1.0]
Progress: Parameterizing module top_level_system_inst
Progress: Adding top_level_system_inst_clk_bfm [altera_avalon_clock_source 18.0]
Progress: Parameterizing module top_level_system_inst_clk_bfm
Progress: Adding top_level_system_inst_reset_bfm [altera_avalon_reset_source 18.0]
Progress: Parameterizing module top_level_system_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: top_level_system_tb.top_level_system_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: top_level_system_tb.top_level_system_inst.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: top_level_system_tb.top_level_system_inst.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: top_level_system_tb.top_level_system_inst.alt_vip_cl_tpg_0.dout/avl_st_vid_2_st_0.in_avl_st: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: top_level_system_tb.top_level_system_inst_clk_bfm: Elaborate: altera_clock_source
Info: top_level_system_tb.top_level_system_inst_clk_bfm:            $Revision: #2 $
Info: top_level_system_tb.top_level_system_inst_clk_bfm:            $Date: 2018/03/09 $
Info: top_level_system_tb.top_level_system_inst_reset_bfm: Elaborate: altera_reset_source
Info: top_level_system_tb.top_level_system_inst_reset_bfm:            $Revision: #2 $
Info: top_level_system_tb.top_level_system_inst_reset_bfm:            $Date: 2018/03/09 $
Info: top_level_system_tb.top_level_system_inst_reset_bfm: Reset is negatively asserted.
Warning: top_level_system_tb.top_level_system_inst: top_level_system_inst.altpll_0_areset_conduit must be exported, or connected to a matching conduit.
Warning: top_level_system_tb.top_level_system_inst: top_level_system_inst.dsi_tx_controller_0_dsi_interface must be exported, or connected to a matching conduit.
Info: top_level_system_tb: Generating top_level_system_tb "top_level_system_tb" for SIM_VERILOG
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: top_level_system_inst: "top_level_system_tb" instantiated top_level_system "top_level_system_inst"
Info: top_level_system_inst_clk_bfm: "top_level_system_tb" instantiated altera_avalon_clock_source "top_level_system_inst_clk_bfm"
Info: top_level_system_inst_reset_bfm: "top_level_system_tb" instantiated altera_avalon_reset_source "top_level_system_inst_reset_bfm"
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/verbosity_pkg.sv
Info: alt_vip_cl_tpg_0: "top_level_system_inst" instantiated alt_vip_cl_tpg "alt_vip_cl_tpg_0"
Info: altpll_0: Generating Verilog simulation model
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: altpll_0: Generated simulation model top_level_system_altpll_0.vo
Info: altpll_0: "top_level_system_inst" instantiated altpll "altpll_0"
Info: avl_st_vid_2_st_0: "top_level_system_inst" instantiated avl_st_vid_2_st "avl_st_vid_2_st_0"
Info: dsi_tx_controller_0: "top_level_system_inst" instantiated dsi_tx_controller "dsi_tx_controller_0"
Info: jtag_uart_0: Starting RTL generation for module 'top_level_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=top_level_system_jtag_uart_0 --dir=C:/Users/Hedgehog/AppData/Local/Temp/alt7979_4677131998971947100.dir/0210_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Hedgehog/AppData/Local/Temp/alt7979_4677131998971947100.dir/0210_jtag_uart_0_gen//top_level_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Hedgehog/AppData/Local/Temp/alt7979_4677131998971947100.dir/0210_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'top_level_system_jtag_uart_0'
Info: jtag_uart_0: "top_level_system_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "top_level_system_inst" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'top_level_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_level_system_onchip_memory2_0 --dir=C:/Users/Hedgehog/AppData/Local/Temp/alt7979_4677131998971947100.dir/0211_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Hedgehog/AppData/Local/Temp/alt7979_4677131998971947100.dir/0211_onchip_memory2_0_gen//top_level_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Hedgehog/AppData/Local/Temp/alt7979_4677131998971947100.dir/0211_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'top_level_system_onchip_memory2_0'
Info: onchip_memory2_0: "top_level_system_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sysid_qsys_0: "top_level_system_inst" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "top_level_system_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "top_level_system_inst" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "top_level_system_inst" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "top_level_system_inst" instantiated altera_reset_controller "rst_controller"
Info: tpg_core: "alt_vip_cl_tpg_0" instantiated alt_vip_tpg_alg_core "tpg_core"
Info: video_out: "alt_vip_cl_tpg_0" instantiated alt_vip_video_output_bridge "video_out"
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/mentor/common/alt_vip_common_pkg.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/aldec/common/alt_vip_common_pkg.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: scheduler: "alt_vip_cl_tpg_0" instantiated alt_vip_tpg_scheduler "scheduler"
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/mentor/common/alt_vip_common_pkg.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/aldec/common/alt_vip_common_pkg.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: control_slave: "alt_vip_cl_tpg_0" instantiated alt_vip_control_slave "control_slave"
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/mentor/common/alt_vip_common_pkg.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/aldec/common/alt_vip_common_pkg.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/mentor/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/aldec/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/mentor/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/aldec/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: cpu: Starting RTL generation for module 'top_level_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=top_level_system_nios2_gen2_0_cpu --dir=C:/Users/Hedgehog/AppData/Local/Temp/alt7979_4677131998971947100.dir/0219_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Hedgehog/AppData/Local/Temp/alt7979_4677131998971947100.dir/0219_cpu_gen//top_level_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Hedgehog/AppData/Local/Temp/alt7979_4677131998971947100.dir/0219_cpu_gen/  ]
Info: cpu: # 2019.03.26 00:22:27 (*) Starting Nios II generation
Info: cpu: # 2019.03.26 00:22:27 (*)   Checking for plaintext license.
Info: cpu: # 2019.03.26 00:22:28 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2019.03.26 00:22:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.26 00:22:28 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.03.26 00:22:28 (*)   Plaintext license not found.
Info: cpu: # 2019.03.26 00:22:28 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.03.26 00:22:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info: cpu: # 2019.03.26 00:22:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.26 00:22:29 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.03.26 00:22:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.03.26 00:22:29 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.03.26 00:22:29 (*)   Creating all objects for CPU
Info: cpu: # 2019.03.26 00:22:29 (*)     Testbench
Info: cpu: # 2019.03.26 00:22:29 (*)     Instruction decoding
Info: cpu: # 2019.03.26 00:22:29 (*)       Instruction fields
Info: cpu: # 2019.03.26 00:22:29 (*)       Instruction decodes
Info: cpu: # 2019.03.26 00:22:29 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.03.26 00:22:29 (*)       Instruction controls
Info: cpu: # 2019.03.26 00:22:29 (*)     Pipeline frontend
Info: cpu: # 2019.03.26 00:22:30 (*)     Pipeline backend
Info: cpu: # 2019.03.26 00:22:32 (*)   Creating 'C:/Users/Hedgehog/AppData/Local/Temp/alt7979_4677131998971947100.dir/0219_cpu_gen//top_level_system_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2019.03.26 00:22:32 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.03.26 00:22:34 (*)   Creating encrypted RTL
Info: cpu: # 2019.03.26 00:22:34 (*)   Creating IP functional simulation model
Info: cpu: # 2019.03.26 00:22:48 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'top_level_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/top_level_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: top_level_system_tb: Done "top_level_system_tb" with 44 modules, 116 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=D:\git\dsi_controller\quartus_project\dsi_controller_test\top_level_system_tb.spd --output-directory=D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\git\dsi_controller\quartus_project\dsi_controller_test\top_level_system_tb.spd --output-directory=D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	39 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/git/dsi_controller/quartus_project/dsi_controller_test/top_level_system/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
