<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss_test/etiss_test/ArchImpl/RV32IMACFD/RV32IMACFD_tum_rvaInstr.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7708fcaabbeb928b08436566fd91c8ff.html">etiss_test</a></li><li class="navelem"><a class="el" href="dir_34f23bec3c47321db1070563eb6b0479.html">ArchImpl</a></li><li class="navelem"><a class="el" href="dir_56143c4f56e031a16b7d783400085887.html">RV32IMACFD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RV32IMACFD_tum_rvaInstr.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="RV32IMACFDArch_8h_source.html">RV32IMACFDArch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h_source.html">RV32IMACFDFuncs.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for RV32IMACFD_tum_rvaInstr.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="RV32IMACFD__tum__rvaInstr_8cpp__incl.png" border="0" usemap="#_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD__tum__rvaInstr_8cpp" alt=""/></div>
<map name="_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD__tum__rvaInstr_8cpp" id="_2home_2runner_2work_2etiss__test_2etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD__tum__rvaInstr_8cpp">
<area shape="rect" title=" " alt="" coords="2400,5,2635,76"/>
<area shape="rect" href="RV32IMACFDArch_8h.html" title=" " alt="" coords="1733,124,1883,151"/>
<area shape="rect" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFDFuncs_8h.html" title=" " alt="" coords="2648,273,2805,300"/>
<area shape="rect" href="CPUArch_8h.html" title="contains neccesary interfaces for instruction translation." alt="" coords="1745,199,1871,225"/>
<area shape="rect" title=" " alt="" coords="2601,661,2652,688"/>
<area shape="rect" href="Instruction_8h.html" title="contains container classes to store instruction definitions + translation functions and build a trans..." alt="" coords="277,355,416,382"/>
<area shape="rect" href="InterruptVector_8h.html" title="defines a general interface to set interrupt bits" alt="" coords="920,437,1085,464"/>
<area shape="rect" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD_8h.html" title=" " alt="" coords="3031,355,3151,382"/>
<area shape="rect" href="RV32IMACFDGDBCore_8h.html" title=" " alt="" coords="1249,273,1428,300"/>
<area shape="rect" title=" " alt="" coords="1787,587,1829,613"/>
<area shape="rect" title=" " alt="" coords="1044,661,1103,688"/>
<area shape="rect" href="CodePart_8h.html" title="classes to hold code and additional information used for optimization of instruction translations" alt="" coords="1325,437,1451,464"/>
<area shape="rect" href="GDBCore_8h.html" title=" " alt="" coords="1282,348,1451,389"/>
<area shape="rect" title=" " alt="" coords="2766,437,2879,464"/>
<area shape="rect" href="Plugin_8h.html" title="plugins for extensions to code translation and instruction execution" alt="" coords="1899,355,2008,382"/>
<area shape="rect" title=" " alt="" coords="2042,437,2177,464"/>
<area shape="rect" href="VirtualStruct_8h.html" title=" " alt="" coords="1605,355,1755,382"/>
<area shape="rect" title=" " alt="" coords="2527,355,2689,382"/>
<area shape="rect" href="MMU_8h.html" title="Modeling hardware memory management for virtual memory &#45;&gt; physical memory translation and protection...." alt="" coords="2083,273,2216,300"/>
<area shape="rect" title=" " alt="" coords="905,587,948,613"/>
<area shape="rect" title=" " alt="" coords="818,587,881,613"/>
<area shape="rect" title=" " alt="" coords="719,587,793,613"/>
<area shape="rect" title=" " alt="" coords="2037,661,2117,688"/>
<area shape="rect" title=" " alt="" coords="1111,587,1233,613"/>
<area shape="rect" href="Misc_8h.html" title="general configuration and logging" alt="" coords="1381,512,1480,539"/>
<area shape="rect" title=" " alt="" coords="1309,587,1395,613"/>
<area shape="rect" title=" " alt="" coords="972,587,1036,613"/>
<area shape="rect" title=" " alt="" coords="1420,587,1479,613"/>
<area shape="rect" title=" " alt="" coords="1503,587,1579,613"/>
<area shape="rect" href="config_8h.html" title="contains defines to configure ETISS. this file is generated from config.h.in and may not be modified ..." alt="" coords="1603,587,1711,613"/>
<area shape="rect" href="ClassDefs_8h.html" title=" " alt="" coords="1854,587,1989,613"/>
<area shape="rect" title=" " alt="" coords="23,437,89,464"/>
<area shape="rect" title=" " alt="" coords="113,437,180,464"/>
<area shape="rect" title=" " alt="" coords="204,437,279,464"/>
<area shape="rect" title=" " alt="" coords="303,437,390,464"/>
<area shape="rect" title=" " alt="" coords="1483,437,1642,464"/>
<area shape="rect" href="Injector_8h.html" title="contains the fault injector interface class." alt="" coords="649,437,799,464"/>
<area shape="rect" title=" " alt="" coords="1161,437,1231,464"/>
<area shape="rect" title=" " alt="" coords="2313,661,2391,688"/>
<area shape="rect" href="Fault_8h.html" title="contains the fault container class that stores triggers and actions for fault injection" alt="" coords="567,512,702,539"/>
<area shape="rect" title=" " alt="" coords="726,512,799,539"/>
<area shape="rect" title=" " alt="" coords="474,587,561,613"/>
<area shape="rect" title=" " alt="" coords="585,587,644,613"/>
<area shape="rect" href="PTE_8h.html" title=" " alt="" coords="2271,437,2393,464"/>
<area shape="rect" href="PageFaultVector_8h.html" title="Internal fault inside MMU and." alt="" coords="2093,512,2294,539"/>
<area shape="rect" href="TLB_8h.html" title="Modeling Tranlation Look&#45;up Table (TLB)" alt="" coords="2279,355,2401,382"/>
<area shape="rect" href="PTEFormat_8h.html" title=" " alt="" coords="2267,587,2437,613"/>
<area shape="rect" href="PTEFormatBuilder_8h.html" title=" " alt="" coords="2370,512,2585,539"/>
<area shape="rect" title=" " alt="" coords="2987,437,3053,464"/>
<area shape="rect" href="build_2include_2jit_2Arch_2RV32IMACFD_2RV32IMACFD_8h.html" title=" " alt="" coords="2764,355,3007,382"/>
</map>
</div>
</div>
<p><a href="RV32IMACFD__tum__rvaInstr_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__tum__rvaInstr_8cpp.html#a6ef25a5438ef06eb72dc1bacfe9b1296">ETISS_ARCH_STATIC_FN_ONLY</a></td></tr>
<tr class="memdesc:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generated on Mon, 09 May 2022 21:04:41 +0200.  <a href="RV32IMACFD__tum__rvaInstr_8cpp.html#a6ef25a5438ef06eb72dc1bacfe9b1296">More...</a><br /></td></tr>
<tr class="separator:a6ef25a5438ef06eb72dc1bacfe9b1296"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a7c63b8c0ee23819040a2219163d7e4c1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__tum__rvaInstr_8cpp.html#a7c63b8c0ee23819040a2219163d7e4c1">lrw_rd_rs1_rl_aq</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;lrw&quot;,(uint32_t) 0x1000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf9f0707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);rl+=R_rl_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);aq+=R_aq_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//LRW\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 offs = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;];\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, offs, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;etiss_int32 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(mem_val_0);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;RES_ADDR = offs;\n&quot;;if(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_int32)(res);\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);rl+=R_rl_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);aq+=R_aq_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;lrw&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rl=&quot;+std::to_string(rl)+&quot; | aq=&quot;+std::to_string(aq)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a7c63b8c0ee23819040a2219163d7e4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc8f165554615a3e54abe867a810cce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RV32IMACFD__tum__rvaInstr_8cpp.html#a7bc8f165554615a3e54abe867a810cce">scw_rd_rs1_rs2_rl_aq</a> (<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;scw&quot;,(uint32_t) 0x1800202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);rl+=R_rl_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);aq+=R_aq_0.read(ba)&lt;&lt; 0;<a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SCW\n&quot;);partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 offs = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;];\n&quot;;partInit.code()+=&quot;if (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;RES_ADDR == offs) {\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]);\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle, cpu, offs, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;}\n&quot;;if(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = ((RV32IMACFD*)cpu)-&gt;RES_ADDR != offs;\n&quot;;} partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;RES_ADDR = -1U;\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;;partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0, [](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);rl+=R_rl_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);aq+=R_aq_0.read(ba)&lt;&lt; 0;std::stringstream ss;ss&lt;&lt; &quot;scw&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot; | rl=&quot;+std::to_string(rl)+&quot; | aq=&quot;+std::to_string(aq)+&quot;]&quot;);<a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td></tr>
<tr class="separator:a7bc8f165554615a3e54abe867a810cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6ef25a5438ef06eb72dc1bacfe9b1296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ef25a5438ef06eb72dc1bacfe9b1296">&#9670;&nbsp;</a></span>ETISS_ARCH_STATIC_FN_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ETISS_ARCH_STATIC_FN_ONLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generated on Mon, 09 May 2022 21:04:41 +0200. </p>
<p>This file contains the instruction behavior models of the tum_rva instruction set for the <a class="el" href="structRV32IMACFD.html" title="Generated on Tue, 01 Mar 2022 00:20:25 +0100.">RV32IMACFD</a> core architecture. </p>

<p class="definition">Definition at line <a class="el" href="RV32IMACFD__tum__rvaInstr_8cpp_source.html#l00010">10</a> of file <a class="el" href="RV32IMACFD__tum__rvaInstr_8cpp_source.html">RV32IMACFD_tum_rvaInstr.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a7c63b8c0ee23819040a2219163d7e4c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c63b8c0ee23819040a2219163d7e4c1">&#9670;&nbsp;</a></span>lrw_rd_rs1_rl_aq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> lrw_rd_rs1_rl_aq(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;lrw&quot;,(uint32_t) 0x1000202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf9f0707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);rl+=R_rl_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);aq+=R_aq_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//LRW\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 offs = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;];\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0;\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a86dc587c165996674297574ca2bb106d">dread</a>))(system-&gt;handle, cpu, offs, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;etiss_int32 res = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(mem_val_0);\n&quot;;partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;RES_ADDR = offs;\n&quot;;if(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = (etiss_int32)(res);\n&quot;;} partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);rl+=R_rl_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);aq+=R_aq_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;lrw&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rl=&quot;+std::to_string(rl)+&quot; | aq=&quot;+std::to_string(aq)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bc8f165554615a3e54abe867a810cce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc8f165554615a3e54abe867a810cce">&#9670;&nbsp;</a></span>scw_rd_rs1_rs2_rl_aq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1instr_1_1InstructionDefinition.html">InstructionDefinition</a> scw_rd_rs1_rs2_rl_aq(<a class="el" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>, &quot;scw&quot;,(uint32_t) 0x1800202f,(<a class="el" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a>) 0xf800707f,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1CodeSet.html">etiss::CodeSet</a> &amp;cs, <a class="el" href="classetiss_1_1instr_1_1InstructionContext.html">InstructionContext</a> &amp;ic) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);rl+=R_rl_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);aq+=R_aq_0.read(ba)&lt;&lt; 0; <a class="el" href="classetiss_1_1CodePart.html">CodePart</a> &amp;partInit=cs.append(CodePart::INITIALREQUIRED);partInit.code()=std::string(&quot;//SCW\n&quot;); partInit.code()+=&quot;cpu-&gt;instructionPointer = &quot;+std::to_string(ic.current_address_+4U)+&quot;;\n&quot;;partInit.code()+=&quot;etiss_uint32 offs = *((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs1 % 32U)+&quot;];\n&quot;;partInit.code()+=&quot;if (((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;RES_ADDR == offs) {\n&quot;;partInit.code()+=&quot;etiss_uint32 mem_val_0 = (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad27c83ea58988c1e9e0777b738cd7892">etiss_int32</a>)(*((<a class="el" href="structRV32IMACFD.html">RV32IMACFD</a>*)cpu)-&gt;X[&quot;+std::to_string(rs2 % 32U)+&quot;]);\n&quot;;partInit.code()+=&quot;exception |= (*(system-&gt;<a class="el" href="RISCV64Timer_8cpp.html#a78823a35a66436cb0f52e8f8ffa185f9">dwrite</a>))(system-&gt;handle, cpu, offs, (<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#ad13adc9c8dc21938f3350300554cd346">etiss_uint8</a>*)&amp;mem_val_0, 4);\n&quot;;partInit.code()+=&quot;}\n&quot;;if(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>) { partInit.code()+=&quot;*((RV32IMACFD*)cpu)-&gt;X[&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32)+&quot;] = ((RV32IMACFD*)cpu)-&gt;RES_ADDR != offs;\n&quot;;} partInit.code()+=&quot;((RV32IMACFD*)cpu)-&gt;RES_ADDR = -1U;\n&quot;;partInit.code()+=&quot;if (exception) <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> exception;\n&quot;; partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs1 % 32U], 32);partInit.getRegisterDependencies().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[rs2 % 32U], 32);partInit.getAffectedRegisters().add(<a class="el" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a> % 32], 32);partInit.getAffectedRegisters().add(&quot;instructionPointer&quot;, 32);return <a class="el" href="ConvertUTF_8c.html#a41f9c5fb8b08eb5dc3edce4dcb37fee7">true</a>;}, 0,[](<a class="el" href="classetiss_1_1instr_1_1BitArray.html">BitArray</a> &amp;ba, <a class="el" href="classetiss_1_1instr_1_1Instruction.html">Instruction</a> &amp;instr) { <a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> <a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rd_0(11, 7);<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>+=R_rd_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs1=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs1_0(19, 15);rs1+=R_rs1_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rs2=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rs2_0(24, 20);rs2+=R_rs2_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> rl=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_rl_0(25, 25);rl+=R_rl_0.read(ba)&lt;&lt; 0;<a class="el" href="build_2include_2jit_2etiss_2jit_2types_8h.html#a72b9abbce981da044b8fce9af82f1d66">etiss_uint32</a> aq=0;static <a class="el" href="classetiss_1_1instr_1_1BitArrayRange.html">BitArrayRange</a> R_aq_0(26, 26);aq+=R_aq_0.read(ba)&lt;&lt; 0; std::stringstream ss; ss&lt;&lt; &quot;scw&quot;&lt;&lt; &quot; # &quot;&lt;&lt; ba&lt;&lt;(&quot; [rd=&quot;+std::to_string(<a class="el" href="OR1KCommonLocal_8hpp.html#aac81ff17b571a2a9086c07b0a1009f5a">rd</a>)+&quot; | rs1=&quot;+std::to_string(rs1)+&quot; | rs2=&quot;+std::to_string(rs2)+&quot; | rl=&quot;+std::to_string(rl)+&quot; | aq=&quot;+std::to_string(aq)+&quot;]&quot;); <a class="el" href="arm__acle_8h.html#a89973f4b0412aab07daf39c03e671dca">return</a> ss.str();})</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:21 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
