###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Tue Aug 23 06:25:51 2022
#  Design:            SYSTEM_TOP_dft
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix SYSTEM_TOP_dft_postRoute -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin U0_SYS_Controller/U0_RX_Controller/Current_
State_reg[2]/CK 
Endpoint:   U0_SYS_Controller/U0_RX_Controller/Current_State_reg[2]/SI (^) 
checked with  leading edge of 'CLK3'
Beginpoint: SI[0]                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.381
  Arrival Time                  0.399
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+-----------+-------+---------+----------| 
     | SI[0]                                              |  ^   | SI[0]                                             |           |       |   0.000 |   -0.018 | 
     | U0_SYS_Controller/U0_RX_Controller/FE_PHC28_SI_0_/ |  ^   | SI[0]                                             | DLY4X1M   | 0.000 |   0.000 |   -0.018 | 
     | A                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_Controller/U0_RX_Controller/FE_PHC28_SI_0_/ |  ^   | U0_SYS_Controller/U0_RX_Controller/FE_PHN28_SI_0_ | DLY4X1M   | 0.351 |   0.351 |    0.333 | 
     | Y                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_Controller/U0_RX_Controller/FE_PHC33_SI_0_/ |  ^   | U0_SYS_Controller/U0_RX_Controller/FE_PHN28_SI_0_ | CLKBUFX1M | 0.000 |   0.351 |    0.333 | 
     | A                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_Controller/U0_RX_Controller/FE_PHC33_SI_0_/ |  ^   | U0_SYS_Controller/U0_RX_Controller/FE_PHN33_SI_0_ | CLKBUFX1M | 0.047 |   0.399 |    0.381 | 
     | Y                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_Controller/U0_RX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_RX_Controller/FE_PHN33_SI_0_ | SDFFRQX2M | 0.000 |   0.399 |    0.381 | 
     | eg[2]/SI                                           |      |                                                   |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk         |            |       |   0.000 |    0.018 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.018 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.037 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.037 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.053 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.053 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.114 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.114 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.176 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.176 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.241 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.244 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.268 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.268 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.298 | 
     | REF_CLK_m__L5_I0/A                                 |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.299 | 
     | REF_CLK_m__L5_I0/Y                                 |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.331 | 
     | REF_CLK_m__L6_I1/A                                 |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.002 |   0.314 |    0.332 | 
     | REF_CLK_m__L6_I1/Y                                 |  ^   | REF_CLK_m__L6_N1 | CLKINVX32M | 0.025 |   0.340 |    0.358 | 
     | U0_SYS_Controller/U0_RX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N1 | SDFFRQX2M  | 0.000 |   0.340 |    0.358 | 
     | eg[2]/CK                                           |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_ALU/ALU_OUT_reg[0]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[0]/SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SI[2]                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.107
+ Hold                         -0.062
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.073
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |      |                |           |       |  Time   |   Time   | 
     |--------------------------+------+----------------+-----------+-------+---------+----------| 
     | SI[2]                    |  ^   | SI[2]          |           |       |   0.000 |   -0.028 | 
     | FE_PHC29_SI_2_/A         |  ^   | SI[2]          | BUFX2M    | 0.000 |   0.000 |   -0.028 | 
     | FE_PHC29_SI_2_/Y         |  ^   | FE_PHN29_SI_2_ | BUFX2M    | 0.073 |   0.073 |    0.045 | 
     | U0_ALU/ALU_OUT_reg[0]/SI |  ^   | FE_PHN29_SI_2_ | SDFFRQX2M | 0.000 |   0.073 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |      |                |            |       |  Time   |   Time   | 
     |--------------------------+------+----------------+------------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK        | CLK_GATE   |       |   0.000 |    0.028 | 
     | ALU_CLK__L1_I0/A         |  ^   | ALU_CLK        | CLKBUFX20M | 0.000 |   0.000 |    0.028 | 
     | ALU_CLK__L1_I0/Y         |  ^   | ALU_CLK__L1_N0 | CLKBUFX20M | 0.061 |   0.061 |    0.089 | 
     | ALU_CLK__L2_I0/A         |  ^   | ALU_CLK__L1_N0 | CLKINVX40M | 0.000 |   0.061 |    0.089 | 
     | ALU_CLK__L2_I0/Y         |  v   | ALU_CLK__L2_N0 | CLKINVX40M | 0.027 |   0.087 |    0.115 | 
     | ALU_CLK__L3_I1/A         |  v   | ALU_CLK__L2_N0 | CLKINVX32M | 0.001 |   0.088 |    0.116 | 
     | ALU_CLK__L3_I1/Y         |  ^   | ALU_CLK__L3_N1 | CLKINVX32M | 0.019 |   0.107 |    0.135 | 
     | U0_ALU/ALU_OUT_reg[0]/CK |  ^   | ALU_CLK__L3_N1 | SDFFRQX2M  | 0.000 |   0.107 |    0.135 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin U1_RST_SYNC/FFSTAGES_reg[0]/CK 
Endpoint:   U1_RST_SYNC/FFSTAGES_reg[0]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.585
  Arrival Time                  0.643
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                |      |                             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-----------------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst                    |           |       |   0.000 |   -0.059 | 
     | FE_PHC25_scan_rst/A            |  ^   | scan_rst                    | DLY4X1M   | 0.000 |   0.000 |   -0.059 | 
     | FE_PHC25_scan_rst/Y            |  ^   | FE_PHN25_scan_rst           | DLY4X1M   | 0.436 |   0.436 |    0.378 | 
     | U3_mux2X1/FE_PHC32_scan_rst/A  |  ^   | FE_PHN25_scan_rst           | CLKBUFX8M | 0.000 |   0.436 |    0.378 | 
     | U3_mux2X1/FE_PHC32_scan_rst/Y  |  ^   | U3_mux2X1/FE_PHN32_scan_rst | CLKBUFX8M | 0.070 |   0.506 |    0.447 | 
     | U3_mux2X1/U1/B                 |  ^   | U3_mux2X1/FE_PHN32_scan_rst | MX2X2M    | 0.000 |   0.506 |    0.447 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m                       | MX2X2M    | 0.137 |   0.643 |    0.585 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/RN |  ^   | RST_m                       | SDFFRQX2M | 0.000 |   0.643 |    0.585 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.059 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.059 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.018 |    0.077 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.078 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.094 | 
     | U1_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.094 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.181 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.181 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.234 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.234 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.281 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.281 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.328 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.328 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.375 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.375 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.421 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.421 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.467 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.467 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.511 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.511 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.573 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.574 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.597 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.597 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.617 | 
     | U1_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.559 |    0.617 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin U1_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U1_RST_SYNC/FFSTAGES_reg[1]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.078
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.581
  Arrival Time                  0.643
  Slack Time                    0.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                |      |                             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-----------------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst                    |           |       |   0.000 |   -0.062 | 
     | FE_PHC25_scan_rst/A            |  ^   | scan_rst                    | DLY4X1M   | 0.000 |   0.000 |   -0.062 | 
     | FE_PHC25_scan_rst/Y            |  ^   | FE_PHN25_scan_rst           | DLY4X1M   | 0.436 |   0.436 |    0.374 | 
     | U3_mux2X1/FE_PHC32_scan_rst/A  |  ^   | FE_PHN25_scan_rst           | CLKBUFX8M | 0.000 |   0.436 |    0.374 | 
     | U3_mux2X1/FE_PHC32_scan_rst/Y  |  ^   | U3_mux2X1/FE_PHN32_scan_rst | CLKBUFX8M | 0.070 |   0.506 |    0.444 | 
     | U3_mux2X1/U1/B                 |  ^   | U3_mux2X1/FE_PHN32_scan_rst | MX2X2M    | 0.000 |   0.506 |    0.444 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m                       | MX2X2M    | 0.137 |   0.643 |    0.581 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/RN |  ^   | RST_m                       | SDFFRQX1M | 0.000 |   0.643 |    0.581 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk           |            |       |   0.000 |    0.062 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.062 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.018 |    0.081 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.082 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.097 | 
     | U1_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.097 | 
     | U1_mux2X1/U1/Y                 |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.185 | 
     | UART_CLK_m__L1_I0/A            |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.185 | 
     | UART_CLK_m__L1_I0/Y            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.238 | 
     | UART_CLK_m__L2_I0/A            |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.238 | 
     | UART_CLK_m__L2_I0/Y            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.285 | 
     | UART_CLK_m__L3_I0/A            |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.285 | 
     | UART_CLK_m__L3_I0/Y            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.331 | 
     | UART_CLK_m__L4_I0/A            |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.331 | 
     | UART_CLK_m__L4_I0/Y            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.379 | 
     | UART_CLK_m__L5_I0/A            |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.379 | 
     | UART_CLK_m__L5_I0/Y            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.425 | 
     | UART_CLK_m__L6_I0/A            |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.425 | 
     | UART_CLK_m__L6_I0/Y            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.471 | 
     | UART_CLK_m__L7_I0/A            |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.471 | 
     | UART_CLK_m__L7_I0/Y            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.515 | 
     | UART_CLK_m__L8_I0/A            |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.515 | 
     | UART_CLK_m__L8_I0/Y            |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.577 | 
     | UART_CLK_m__L9_I0/A            |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.578 | 
     | UART_CLK_m__L9_I0/Y            |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.601 | 
     | UART_CLK_m__L10_I0/A           |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.601 | 
     | UART_CLK_m__L10_I0/Y           |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.621 | 
     | U1_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX1M  | 0.001 |   0.559 |    0.621 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_Register_File/registers_reg[5][1]/CK 
Endpoint:   U0_Register_File/registers_reg[5][1]/SI (^) checked with  leading 
edge of 'CLK3'
Beginpoint: SI[1]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.374
  Arrival Time                  0.438
  Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                                         |      |                |           |       |  Time   |   Time   | 
     |-----------------------------------------+------+----------------+-----------+-------+---------+----------| 
     | SI[1]                                   |  ^   | SI[1]          |           |       |   0.000 |   -0.063 | 
     | FE_PHC26_SI_1_/A                        |  ^   | SI[1]          | DLY4X1M   | 0.000 |   0.000 |   -0.063 | 
     | FE_PHC26_SI_1_/Y                        |  ^   | FE_PHN26_SI_1_ | DLY4X1M   | 0.438 |   0.438 |    0.374 | 
     | U0_Register_File/registers_reg[5][1]/SI |  ^   | FE_PHN26_SI_1_ | SDFFRQX2M | 0.000 |   0.438 |    0.374 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk         |            |       |   0.000 |    0.063 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.063 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.082 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.083 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.098 | 
     | U0_mux2X1/U1/B                          |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.098 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.160 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.160 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.222 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.222 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.286 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.289 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.022 |   0.248 |    0.311 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.000 |   0.248 |    0.311 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.031 |   0.279 |    0.343 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.280 |    0.343 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2 | CLKINVX40M | 0.033 |   0.313 |    0.377 | 
     | REF_CLK_m__L6_I6/A                      |  v   | REF_CLK_m__L5_N2 | CLKINVX32M | 0.001 |   0.314 |    0.378 | 
     | REF_CLK_m__L6_I6/Y                      |  ^   | REF_CLK_m__L6_N6 | CLKINVX32M | 0.025 |   0.339 |    0.403 | 
     | U0_Register_File/registers_reg[5][1]/CK |  ^   | REF_CLK_m__L6_N6 | SDFFRQX2M  | 0.000 |   0.340 |    0.403 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[4]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.875
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.276 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.276 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.160 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.160 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.597 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4] |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.875 |    0.599 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.276 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.276 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.295 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.311 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.311 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.398 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.398 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.452 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.452 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.499 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.499 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.545 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.545 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.592 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.592 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.639 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.639 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.684 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.684 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.729 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.729 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.791 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.791 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.815 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.815 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.834 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[4] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.559 |    0.835 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[1]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.875
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.276 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.276 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.160 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.160 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.597 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1] |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.875 |    0.599 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.276 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.276 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.295 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.311 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.311 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.452 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.452 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.499 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.499 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.545 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.545 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.592 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.592 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.639 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.639 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.729 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.729 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.791 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.791 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.815 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.815 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.834 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[1] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.559 |    0.835 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[0]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.876
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.277 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.277 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.159 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.159 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.597 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0] |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.876 |    0.599 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.277 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.277 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.295 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.312 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.312 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.452 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.452 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.499 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.499 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.546 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.546 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.593 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.593 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.640 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.640 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.729 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.729 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.791 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.792 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.815 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.815 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.835 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[0] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.559 |    0.835 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_
reg[0]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.876
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.277 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.277 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.159 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.159 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.596 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]/ |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.876 |    0.599 | 
     | RN                                                 |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.277 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.277 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.312 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.312 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.453 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.453 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.499 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.499 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.546 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.546 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.593 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.593 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.640 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.640 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.729 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.729 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.792 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.792 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.815 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.815 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.835 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[0]/ |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.559 |    0.836 | 
     | CK                                                 |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_
reg[1]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.876
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.277 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.277 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.159 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.159 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.596 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]/ |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.876 |    0.599 | 
     | RN                                                 |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.277 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.277 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.312 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.312 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.453 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.453 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.499 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.499 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.546 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.546 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.593 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.593 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.640 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.640 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.729 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.729 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.792 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.792 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.815 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.815 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.835 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[1]/ |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.559 |    0.836 | 
     | CK                                                 |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_
reg[2]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.876
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.277 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.277 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.159 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.159 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.596 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/ |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.876 |    0.599 | 
     | RN                                                 |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.277 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.277 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.312 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.312 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.453 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.453 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.499 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.499 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.546 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.546 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.593 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.593 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.640 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.640 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.729 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.729 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.792 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.792 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.815 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.815 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.835 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_bit_cnt_reg[2]/ |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.559 |    0.836 | 
     | CK                                                 |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[3]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.876
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.277 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.277 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.159 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.159 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.596 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3] |  ^   | UART_RST_m        | SDFFRQX2M | 0.003 |   0.876 |    0.599 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.277 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.277 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.312 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.312 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.453 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.453 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.500 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.500 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.546 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.546 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.593 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.593 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.640 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.640 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.730 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.730 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.792 | 
     | UART_CLK_m__L9_I0/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.792 | 
     | UART_CLK_m__L9_I0/Y                                |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I0/A                               |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I0/Y                               |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.835 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[3] |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.559 |    0.836 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[2]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[2]/RN (^) checked with  
leading edge of 'CLK3'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.876
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                             |      |                   |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                    |  ^   | scan_rst          |           |       |   0.000 |   -0.277 | 
     | FE_PHC25_scan_rst/A                         |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.277 | 
     | FE_PHC25_scan_rst/Y                         |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.159 | 
     | U5_mux2X1/U1/B                              |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.159 | 
     | U5_mux2X1/U1/Y                              |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.596 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[2]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.876 |    0.599 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk           |            |       |   0.000 |    0.277 | 
     | scan_clk__L1_I0/A                           |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.277 | 
     | scan_clk__L1_I0/Y                           |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/A                           |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/Y                           |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.312 | 
     | U1_mux2X1/U1/B                              |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.312 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.453 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.453 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.500 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.500 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.546 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.546 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.593 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.593 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.640 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.640 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.730 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.730 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.792 | 
     | UART_CLK_m__L9_I0/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.792 | 
     | UART_CLK_m__L9_I0/Y                         |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I0/A                        |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I0/Y                        |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.835 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[2]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.559 |    0.836 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[1]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[1]/RN (^) checked with  
leading edge of 'CLK3'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.876
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                             |      |                   |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                    |  ^   | scan_rst          |           |       |   0.000 |   -0.277 | 
     | FE_PHC25_scan_rst/A                         |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.277 | 
     | FE_PHC25_scan_rst/Y                         |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.159 | 
     | U5_mux2X1/U1/B                              |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.159 | 
     | U5_mux2X1/U1/Y                              |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.596 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[1]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.876 |    0.599 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk           |            |       |   0.000 |    0.277 | 
     | scan_clk__L1_I0/A                           |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.277 | 
     | scan_clk__L1_I0/Y                           |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/A                           |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/Y                           |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.312 | 
     | U1_mux2X1/U1/B                              |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.312 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.399 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.453 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.453 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.500 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.500 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.546 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.546 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.593 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.593 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.640 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.640 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.685 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.730 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.730 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.792 | 
     | UART_CLK_m__L9_I0/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.792 | 
     | UART_CLK_m__L9_I0/Y                         |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.023 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I0/A                        |  v   | UART_CLK_m__L9_N0  | CLKINVX40M | 0.000 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I0/Y                        |  ^   | UART_CLK_m__L10_N0 | CLKINVX40M | 0.020 |   0.558 |    0.835 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[1]/CK |  ^   | UART_CLK_m__L10_N0 | SDFFRQX2M  | 0.001 |   0.559 |    0.836 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_
reg[2]/CK 
Endpoint:   U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.558
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.598
  Arrival Time                  0.876
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.596 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2] |  ^   | UART_RST_m        | SDFFRQX2M | 0.003 |   0.876 |    0.598 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.278 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.296 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.400 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.400 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.453 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.453 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.500 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.500 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.686 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.686 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.730 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.730 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.792 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.020 |   0.558 |    0.836 | 
     | U0_UART_RX/U0_edge_bit_counter/Cnt_edge_cnt_reg[2] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   0.558 |    0.836 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin U0_RST_SYNC/FFSTAGES_reg[0]/CK 
Endpoint:   U0_RST_SYNC/FFSTAGES_reg[0]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.339
+ Removal                      -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.365
  Arrival Time                  0.643
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                |      |                             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-----------------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst                    |           |       |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/A            |  ^   | scan_rst                    | DLY4X1M   | 0.000 |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/Y            |  ^   | FE_PHN25_scan_rst           | DLY4X1M   | 0.436 |   0.436 |    0.158 | 
     | U3_mux2X1/FE_PHC32_scan_rst/A  |  ^   | FE_PHN25_scan_rst           | CLKBUFX8M | 0.000 |   0.436 |    0.158 | 
     | U3_mux2X1/FE_PHC32_scan_rst/Y  |  ^   | U3_mux2X1/FE_PHN32_scan_rst | CLKBUFX8M | 0.070 |   0.506 |    0.228 | 
     | U3_mux2X1/U1/B                 |  ^   | U3_mux2X1/FE_PHN32_scan_rst | MX2X2M    | 0.000 |   0.506 |    0.228 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m                       | MX2X2M    | 0.137 |   0.643 |    0.365 | 
     | U0_RST_SYNC/FFSTAGES_reg[0]/RN |  ^   | RST_m                       | SDFFRQX2M | 0.000 |   0.643 |    0.365 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk         |            |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.278 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.313 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.313 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.374 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.374 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.436 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.436 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.501 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.504 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.528 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.528 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.558 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.559 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.591 | 
     | REF_CLK_m__L6_I0/A             |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.592 | 
     | REF_CLK_m__L6_I0/Y             |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.025 |   0.338 |    0.617 | 
     | U0_RST_SYNC/FFSTAGES_reg[0]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.339 |    0.617 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[1]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.877
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.595 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1] |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.877 |    0.599 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.278 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.400 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.400 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.686 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.686 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.020 |   0.558 |    0.836 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[1] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.559 |    0.837 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[2]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.877
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.595 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2] |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.877 |    0.599 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.278 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.298 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.400 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.400 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.686 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.686 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.020 |   0.558 |    0.836 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[2] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.559 |    0.837 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[3]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.877
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.595 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3] |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.877 |    0.599 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.278 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.298 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.400 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.400 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.686 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.686 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.020 |   0.558 |    0.836 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[3] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.559 |    0.837 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/
CK 
Endpoint:   U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/RN (^) checked with  
leading edge of 'CLK3'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.558
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.877
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                               |      |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                      |  ^   | scan_rst          |           |       |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/A                           |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/Y                           |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/B                                |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/Y                                |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.595 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.003 |   0.877 |    0.599 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                               |      |                    |            |       |  Time   |   Time   | 
     |-----------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                      |  ^   | scan_clk           |            |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0/A                             |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.278 | 
     | scan_clk__L1_I0/Y                             |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/A                             |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.298 | 
     | scan_clk__L2_I0/Y                             |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/B                                |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/Y                                |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.400 | 
     | UART_CLK_m__L1_I0/A                           |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.400 | 
     | UART_CLK_m__L1_I0/Y                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/A                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/Y                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/A                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/Y                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/A                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/Y                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/A                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/Y                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/A                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/Y                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.686 | 
     | UART_CLK_m__L7_I0/A                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.686 | 
     | UART_CLK_m__L7_I0/Y                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/A                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/Y                           |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/A                           |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/Y                           |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I1/A                          |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.538 |    0.816 | 
     | UART_CLK_m__L10_I1/Y                          |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.020 |   0.558 |    0.836 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[0]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.000 |   0.558 |    0.837 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[6]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[6]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.877
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.595 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[6] |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.877 |    0.599 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.278 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.298 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.401 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.401 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.687 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.687 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.538 |    0.817 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.538 |    0.817 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.020 |   0.558 |    0.836 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[6] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.559 |    0.837 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[0]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.877
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.595 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0] |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.877 |    0.599 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.278 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.298 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.401 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.401 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.687 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.687 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.538 |    0.817 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.538 |    0.817 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.020 |   0.558 |    0.836 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[0] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.559 |    0.837 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[4]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.877
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.595 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4] |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.877 |    0.599 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.278 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.298 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.401 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.401 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.594 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.687 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.687 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.538 |    0.817 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.538 |    0.817 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.020 |   0.558 |    0.836 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[4] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.559 |    0.837 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/
CK 
Endpoint:   U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/RN (^) checked with  
leading edge of 'CLK3'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.877
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                               |      |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                      |  ^   | scan_rst          |           |       |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/A                           |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/Y                           |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/B                                |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/Y                                |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.595 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.877 |    0.599 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                               |      |                    |            |       |  Time   |   Time   | 
     |-----------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                      |  ^   | scan_clk           |            |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0/A                             |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.278 | 
     | scan_clk__L1_I0/Y                             |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/A                             |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.298 | 
     | scan_clk__L2_I0/Y                             |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/B                                |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/Y                                |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.401 | 
     | UART_CLK_m__L1_I0/A                           |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.401 | 
     | UART_CLK_m__L1_I0/Y                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/A                           |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/Y                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/A                           |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/Y                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/A                           |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/Y                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.595 | 
     | UART_CLK_m__L5_I0/A                           |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.595 | 
     | UART_CLK_m__L5_I0/Y                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/A                           |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/Y                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.687 | 
     | UART_CLK_m__L7_I0/A                           |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.687 | 
     | UART_CLK_m__L7_I0/Y                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/A                           |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/Y                           |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/A                           |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/Y                           |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.538 |    0.817 | 
     | UART_CLK_m__L10_I1/A                          |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.538 |    0.817 | 
     | UART_CLK_m__L10_I1/Y                          |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.020 |   0.558 |    0.836 | 
     | U0_UART_RX/U0_Data_Sampler/Ones_Num_reg[1]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.559 |    0.837 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[7]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.877
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.595 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7] |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.877 |    0.599 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.278 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.298 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.401 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.401 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.595 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.595 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.687 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.687 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.538 |    0.817 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.538 |    0.817 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.020 |   0.558 |    0.836 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[7] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.559 |    0.837 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_
reg[5]/CK 
Endpoint:   U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5]/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.877
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.595 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5] |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.877 |    0.599 | 
     | /RN                                                |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk           |            |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.278 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.298 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/Y                                     |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.401 | 
     | UART_CLK_m__L1_I0/A                                |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.401 | 
     | UART_CLK_m__L1_I0/Y                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/A                                |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/Y                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/A                                |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/Y                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/A                                |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/Y                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.595 | 
     | UART_CLK_m__L5_I0/A                                |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.595 | 
     | UART_CLK_m__L5_I0/Y                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/A                                |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/Y                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.687 | 
     | UART_CLK_m__L7_I0/A                                |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.687 | 
     | UART_CLK_m__L7_I0/Y                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/A                                |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/Y                                |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/A                                |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/Y                                |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.538 |    0.817 | 
     | UART_CLK_m__L10_I1/A                               |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.538 |    0.817 | 
     | UART_CLK_m__L10_I1/Y                               |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.020 |   0.558 |    0.836 | 
     | U0_UART_RX/U0_Deseralizer/Deseralizer_PDATA_reg[5] |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.559 |    0.837 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK 
Endpoint:   U0_UART_RX/U0_RXFSM/Current_State_reg[0]/RN (^) checked with  
leading edge of 'CLK3'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.559
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.599
  Arrival Time                  0.877
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                             |      |                   |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                    |  ^   | scan_rst          |           |       |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/A                         |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.278 | 
     | FE_PHC25_scan_rst/Y                         |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/B                              |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.158 | 
     | U5_mux2X1/U1/Y                              |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.595 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[0]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.877 |    0.599 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk           |            |       |   0.000 |    0.278 | 
     | scan_clk__L1_I0/A                           |  ^   | scan_clk           | CLKINVX40M | 0.000 |   0.000 |    0.278 | 
     | scan_clk__L1_I0/Y                           |  v   | scan_clk__L1_N0    | CLKINVX40M | 0.019 |   0.019 |    0.297 | 
     | scan_clk__L2_I0/A                           |  v   | scan_clk__L1_N0    | CLKINVX32M | 0.001 |   0.019 |    0.298 | 
     | scan_clk__L2_I0/Y                           |  ^   | scan_clk__L2_N0    | CLKINVX32M | 0.016 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/B                              |  ^   | scan_clk__L2_N0    | MX2X8M     | 0.000 |   0.035 |    0.313 | 
     | U1_mux2X1/U1/Y                              |  ^   | UART_CLK_m         | MX2X8M     | 0.087 |   0.122 |    0.401 | 
     | UART_CLK_m__L1_I0/A                         |  ^   | UART_CLK_m         | CLKBUFX24M | 0.000 |   0.122 |    0.401 | 
     | UART_CLK_m__L1_I0/Y                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.053 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/A                         |  ^   | UART_CLK_m__L1_N0  | CLKBUFX24M | 0.000 |   0.176 |    0.454 | 
     | UART_CLK_m__L2_I0/Y                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.047 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/A                         |  ^   | UART_CLK_m__L2_N0  | CLKBUFX24M | 0.000 |   0.222 |    0.501 | 
     | UART_CLK_m__L3_I0/Y                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.046 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/A                         |  ^   | UART_CLK_m__L3_N0  | CLKBUFX24M | 0.000 |   0.269 |    0.547 | 
     | UART_CLK_m__L4_I0/Y                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.047 |   0.316 |    0.595 | 
     | UART_CLK_m__L5_I0/A                         |  ^   | UART_CLK_m__L4_N0  | CLKBUFX24M | 0.000 |   0.316 |    0.595 | 
     | UART_CLK_m__L5_I0/Y                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX24M | 0.047 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/A                         |  ^   | UART_CLK_m__L5_N0  | CLKBUFX40M | 0.000 |   0.363 |    0.641 | 
     | UART_CLK_m__L6_I0/Y                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.045 |   0.408 |    0.687 | 
     | UART_CLK_m__L7_I0/A                         |  ^   | UART_CLK_m__L6_N0  | CLKBUFX40M | 0.000 |   0.408 |    0.687 | 
     | UART_CLK_m__L7_I0/Y                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX40M | 0.044 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/A                         |  ^   | UART_CLK_m__L7_N0  | CLKBUFX32M | 0.000 |   0.452 |    0.731 | 
     | UART_CLK_m__L8_I0/Y                         |  ^   | UART_CLK_m__L8_N0  | CLKBUFX32M | 0.062 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/A                         |  ^   | UART_CLK_m__L8_N0  | CLKINVX40M | 0.001 |   0.515 |    0.793 | 
     | UART_CLK_m__L9_I1/Y                         |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.023 |   0.538 |    0.817 | 
     | UART_CLK_m__L10_I1/A                        |  v   | UART_CLK_m__L9_N1  | CLKINVX40M | 0.000 |   0.538 |    0.817 | 
     | UART_CLK_m__L10_I1/Y                        |  ^   | UART_CLK_m__L10_N1 | CLKINVX40M | 0.020 |   0.558 |    0.836 | 
     | U0_UART_RX/U0_RXFSM/Current_State_reg[0]/CK |  ^   | UART_CLK_m__L10_N1 | SDFFRQX2M  | 0.001 |   0.559 |    0.837 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin U0_RST_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U0_RST_SYNC/FFSTAGES_reg[1]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.339
+ Removal                      -0.078
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.361
  Arrival Time                  0.643
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                |      |                             |           |       |  Time   |   Time   | 
     |--------------------------------+------+-----------------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst                    |           |       |   0.000 |   -0.282 | 
     | FE_PHC25_scan_rst/A            |  ^   | scan_rst                    | DLY4X1M   | 0.000 |   0.000 |   -0.282 | 
     | FE_PHC25_scan_rst/Y            |  ^   | FE_PHN25_scan_rst           | DLY4X1M   | 0.436 |   0.436 |    0.154 | 
     | U3_mux2X1/FE_PHC32_scan_rst/A  |  ^   | FE_PHN25_scan_rst           | CLKBUFX8M | 0.000 |   0.436 |    0.154 | 
     | U3_mux2X1/FE_PHC32_scan_rst/Y  |  ^   | U3_mux2X1/FE_PHN32_scan_rst | CLKBUFX8M | 0.070 |   0.506 |    0.224 | 
     | U3_mux2X1/U1/B                 |  ^   | U3_mux2X1/FE_PHN32_scan_rst | MX2X2M    | 0.000 |   0.506 |    0.224 | 
     | U3_mux2X1/U1/Y                 |  ^   | RST_m                       | MX2X2M    | 0.137 |   0.643 |    0.361 | 
     | U0_RST_SYNC/FFSTAGES_reg[1]/RN |  ^   | RST_m                       | SDFFRQX1M | 0.000 |   0.643 |    0.361 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk         |            |       |   0.000 |    0.282 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.282 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.301 | 
     | scan_clk__L2_I0/A              |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.301 | 
     | scan_clk__L2_I0/Y              |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.317 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.317 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.378 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.378 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.440 | 
     | REF_CLK_m__L2_I1/A             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.440 | 
     | REF_CLK_m__L2_I1/Y             |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.505 | 
     | REF_CLK_m__L3_I1/A             |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.508 | 
     | REF_CLK_m__L3_I1/Y             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.532 | 
     | REF_CLK_m__L4_I0/A             |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.532 | 
     | REF_CLK_m__L4_I0/Y             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.562 | 
     | REF_CLK_m__L5_I0/A             |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.563 | 
     | REF_CLK_m__L5_I0/Y             |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.595 | 
     | REF_CLK_m__L6_I0/A             |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.596 | 
     | REF_CLK_m__L6_I0/Y             |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.025 |   0.338 |    0.621 | 
     | U0_RST_SYNC/FFSTAGES_reg[1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX1M  | 0.001 |   0.339 |    0.621 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin U0_ClkDiv/i_clk_en_c_reg/CK 
Endpoint:   U0_ClkDiv/i_clk_en_c_reg/RN (^) checked with  leading edge of 'CLK3'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.552
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.592
  Arrival Time                  0.875
  Slack Time                    0.283
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                             |      |                   |           |       |  Time   |   Time   | 
     |-----------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                    |  ^   | scan_rst          |           |       |   0.000 |   -0.283 | 
     | FE_PHC25_scan_rst/A         |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.283 | 
     | FE_PHC25_scan_rst/Y         |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.153 | 
     | U5_mux2X1/U1/B              |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |    0.153 | 
     | U5_mux2X1/U1/Y              |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.591 | 
     | U0_ClkDiv/i_clk_en_c_reg/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.875 |    0.592 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |                  Net                  |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                                       |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk                              |            |       |   0.000 |    0.283 | 
     | scan_clk__L1_I0/A                       |  ^   | scan_clk                              | CLKINVX40M | 0.000 |   0.000 |    0.283 | 
     | scan_clk__L1_I0/Y                       |  v   | scan_clk__L1_N0                       | CLKINVX40M | 0.019 |   0.019 |    0.301 | 
     | scan_clk__L2_I0/A                       |  v   | scan_clk__L1_N0                       | CLKINVX32M | 0.001 |   0.019 |    0.302 | 
     | scan_clk__L2_I0/Y                       |  ^   | scan_clk__L2_N0                       | CLKINVX32M | 0.016 |   0.035 |    0.318 | 
     | U1_mux2X1/U1/B                          |  ^   | scan_clk__L2_N0                       | MX2X8M     | 0.000 |   0.035 |    0.318 | 
     | U1_mux2X1/U1/Y                          |  ^   | UART_CLK_m                            | MX2X8M     | 0.087 |   0.122 |    0.405 | 
     | U0_ClkDiv/UART_CLK_m__Fence_I0/A        |  ^   | UART_CLK_m                            | CLKBUFX40M | 0.000 |   0.122 |    0.405 | 
     | U0_ClkDiv/UART_CLK_m__Fence_I0/Y        |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0        | CLKBUFX40M | 0.057 |   0.180 |    0.462 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L1_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0        | CLKBUFX24M | 0.000 |   0.180 |    0.463 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L1_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L1_N0 | CLKBUFX24M | 0.048 |   0.228 |    0.511 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L2_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L1_N0 | CLKBUFX24M | 0.000 |   0.228 |    0.511 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L2_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L2_N0 | CLKBUFX24M | 0.047 |   0.275 |    0.557 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L3_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L2_N0 | CLKBUFX24M | 0.000 |   0.275 |    0.557 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L3_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L3_N0 | CLKBUFX24M | 0.046 |   0.320 |    0.603 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L4_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L3_N0 | CLKBUFX24M | 0.000 |   0.320 |    0.603 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L4_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L4_N0 | CLKBUFX24M | 0.046 |   0.366 |    0.649 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L5_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L4_N0 | CLKBUFX24M | 0.000 |   0.366 |    0.649 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L5_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L5_N0 | CLKBUFX24M | 0.046 |   0.412 |    0.695 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L6_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L5_N0 | CLKBUFX24M | 0.000 |   0.412 |    0.695 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L6_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L6_N0 | CLKBUFX24M | 0.047 |   0.459 |    0.742 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L7_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L6_N0 | CLKBUFX24M | 0.000 |   0.459 |    0.742 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L7_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L7_N0 | CLKBUFX24M | 0.047 |   0.506 |    0.789 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L8_I0/A |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L7_N0 | CLKBUFX24M | 0.000 |   0.506 |    0.789 | 
     | U0_ClkDiv/UART_CLK_m__Fence_N0__L8_I0/Y |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L8_N0 | CLKBUFX24M | 0.046 |   0.552 |    0.835 | 
     | U0_ClkDiv/i_clk_en_c_reg/CK             |  ^   | U0_ClkDiv/UART_CLK_m__Fence_N0__L8_N0 | SDFFRQX2M  | 0.000 |   0.552 |    0.835 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin U0_BIT_SYNC/FFSTAGES_reg[0][0]/CK 
Endpoint:   U0_BIT_SYNC/FFSTAGES_reg[0][0]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.339
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.374
  Arrival Time                  0.773
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                   |      |                   |           |       |  Time   |   Time   | 
     |-----------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                          |  ^   | scan_rst          |           |       |   0.000 |   -0.399 | 
     | FE_PHC25_scan_rst/A               |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.399 | 
     | FE_PHC25_scan_rst/Y               |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.038 | 
     | U4_mux2X1/U1/B                    |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.436 |    0.038 | 
     | U4_mux2X1/U1/Y                    |  ^   | REF_RST_m         | CLKMX2X4M | 0.335 |   0.771 |    0.372 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][0]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.002 |   0.773 |    0.374 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                          |  ^   | scan_clk         |            |       |   0.000 |    0.399 | 
     | scan_clk__L1_I0/A                 |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.399 | 
     | scan_clk__L1_I0/Y                 |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.417 | 
     | scan_clk__L2_I0/A                 |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.418 | 
     | scan_clk__L2_I0/Y                 |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.433 | 
     | U0_mux2X1/U1/B                    |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.433 | 
     | U0_mux2X1/U1/Y                    |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.495 | 
     | REF_CLK_m__L1_I0/A                |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.495 | 
     | REF_CLK_m__L1_I0/Y                |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.557 | 
     | REF_CLK_m__L2_I1/A                |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.557 | 
     | REF_CLK_m__L2_I1/Y                |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.621 | 
     | REF_CLK_m__L3_I1/A                |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.624 | 
     | REF_CLK_m__L3_I1/Y                |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.648 | 
     | REF_CLK_m__L4_I0/A                |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.648 | 
     | REF_CLK_m__L4_I0/Y                |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.279 |    0.678 | 
     | REF_CLK_m__L5_I0/A                |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.679 | 
     | REF_CLK_m__L5_I0/Y                |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.711 | 
     | REF_CLK_m__L6_I0/A                |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.712 | 
     | REF_CLK_m__L6_I0/Y                |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.025 |   0.338 |    0.737 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][0]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.339 |    0.738 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin U0_BIT_SYNC/FFSTAGES_reg[0][1]/CK 
Endpoint:   U0_BIT_SYNC/FFSTAGES_reg[0][1]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.339
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.374
  Arrival Time                  0.773
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                   |      |                   |           |       |  Time   |   Time   | 
     |-----------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                          |  ^   | scan_rst          |           |       |   0.000 |   -0.399 | 
     | FE_PHC25_scan_rst/A               |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.399 | 
     | FE_PHC25_scan_rst/Y               |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.037 | 
     | U4_mux2X1/U1/B                    |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.436 |    0.037 | 
     | U4_mux2X1/U1/Y                    |  ^   | REF_RST_m         | CLKMX2X4M | 0.335 |   0.771 |    0.372 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][1]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.002 |   0.773 |    0.374 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                          |  ^   | scan_clk         |            |       |   0.000 |    0.399 | 
     | scan_clk__L1_I0/A                 |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.399 | 
     | scan_clk__L1_I0/Y                 |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.019 |    0.417 | 
     | scan_clk__L2_I0/A                 |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.418 | 
     | scan_clk__L2_I0/Y                 |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.434 | 
     | U0_mux2X1/U1/B                    |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.434 | 
     | U0_mux2X1/U1/Y                    |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.495 | 
     | REF_CLK_m__L1_I0/A                |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.495 | 
     | REF_CLK_m__L1_I0/Y                |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.557 | 
     | REF_CLK_m__L2_I1/A                |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.557 | 
     | REF_CLK_m__L2_I1/Y                |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.622 | 
     | REF_CLK_m__L3_I1/A                |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.624 | 
     | REF_CLK_m__L3_I1/Y                |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.649 | 
     | REF_CLK_m__L4_I0/A                |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.649 | 
     | REF_CLK_m__L4_I0/Y                |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.280 |    0.678 | 
     | REF_CLK_m__L5_I0/A                |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.680 | 
     | REF_CLK_m__L5_I0/Y                |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.712 | 
     | REF_CLK_m__L6_I0/A                |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.713 | 
     | REF_CLK_m__L6_I0/Y                |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.025 |   0.338 |    0.737 | 
     | U0_BIT_SYNC/FFSTAGES_reg[0][1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.339 |    0.738 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin U0_Register_File/RF_RdData_reg[1]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[1]/RN (^) checked with  leading edge 
of 'CLK3'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.339
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.374
  Arrival Time                  0.773
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                             |  ^   | scan_rst          |           |       |   0.000 |   -0.399 | 
     | FE_PHC25_scan_rst/A                  |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.399 | 
     | FE_PHC25_scan_rst/Y                  |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.037 | 
     | U4_mux2X1/U1/B                       |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.436 |    0.037 | 
     | U4_mux2X1/U1/Y                       |  ^   | REF_RST_m         | CLKMX2X4M | 0.335 |   0.771 |    0.372 | 
     | U0_Register_File/RF_RdData_reg[1]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.002 |   0.773 |    0.374 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk         |            |       |   0.000 |    0.399 | 
     | scan_clk__L1_I0/A                    |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.399 | 
     | scan_clk__L1_I0/Y                    |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.418 | 
     | scan_clk__L2_I0/A                    |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.418 | 
     | scan_clk__L2_I0/Y                    |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.434 | 
     | U0_mux2X1/U1/B                       |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.434 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.495 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.495 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.557 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.557 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.622 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.225 |    0.625 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.649 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.649 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.279 |    0.679 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.680 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.712 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.713 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.025 |   0.338 |    0.737 | 
     | U0_Register_File/RF_RdData_reg[1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.339 |    0.738 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin U0_Register_File/RF_RdData_reg[5]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[5]/RN (^) checked with  leading edge 
of 'CLK3'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.339
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.374
  Arrival Time                  0.774
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                             |  ^   | scan_rst          |           |       |   0.000 |   -0.399 | 
     | FE_PHC25_scan_rst/A                  |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.399 | 
     | FE_PHC25_scan_rst/Y                  |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.037 | 
     | U4_mux2X1/U1/B                       |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.436 |    0.037 | 
     | U4_mux2X1/U1/Y                       |  ^   | REF_RST_m         | CLKMX2X4M | 0.335 |   0.771 |    0.372 | 
     | U0_Register_File/RF_RdData_reg[5]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.003 |   0.774 |    0.374 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk         |            |       |   0.000 |    0.399 | 
     | scan_clk__L1_I0/A                    |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.399 | 
     | scan_clk__L1_I0/Y                    |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.418 | 
     | scan_clk__L2_I0/A                    |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.418 | 
     | scan_clk__L2_I0/Y                    |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.434 | 
     | U0_mux2X1/U1/B                       |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.434 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.495 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.495 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.557 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.557 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.622 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.225 |    0.625 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.649 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.649 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.279 |    0.679 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.680 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.712 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.713 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.025 |   0.338 |    0.737 | 
     | U0_Register_File/RF_RdData_reg[5]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.339 |    0.738 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin U0_Register_File/RF_RdData_reg[0]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[0]/RN (^) checked with  leading edge 
of 'CLK3'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.339
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.374
  Arrival Time                  0.774
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                             |  ^   | scan_rst          |           |       |   0.000 |   -0.399 | 
     | FE_PHC25_scan_rst/A                  |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.399 | 
     | FE_PHC25_scan_rst/Y                  |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.037 | 
     | U4_mux2X1/U1/B                       |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.436 |    0.037 | 
     | U4_mux2X1/U1/Y                       |  ^   | REF_RST_m         | CLKMX2X4M | 0.335 |   0.771 |    0.372 | 
     | U0_Register_File/RF_RdData_reg[0]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.003 |   0.774 |    0.374 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk         |            |       |   0.000 |    0.399 | 
     | scan_clk__L1_I0/A                    |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.399 | 
     | scan_clk__L1_I0/Y                    |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.418 | 
     | scan_clk__L2_I0/A                    |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.418 | 
     | scan_clk__L2_I0/Y                    |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.434 | 
     | U0_mux2X1/U1/B                       |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.434 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.495 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.495 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.557 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.557 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.622 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.225 |    0.625 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.649 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.649 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.279 |    0.679 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.680 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.712 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.713 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.025 |   0.338 |    0.738 | 
     | U0_Register_File/RF_RdData_reg[0]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.339 |    0.738 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin U0_Register_File/RF_RdData_reg[4]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[4]/RN (^) checked with  leading edge 
of 'CLK3'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.375
  Arrival Time                  0.774
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                             |  ^   | scan_rst          |           |       |   0.000 |   -0.399 | 
     | FE_PHC25_scan_rst/A                  |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.399 | 
     | FE_PHC25_scan_rst/Y                  |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.037 | 
     | U4_mux2X1/U1/B                       |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.436 |    0.037 | 
     | U4_mux2X1/U1/Y                       |  ^   | REF_RST_m         | CLKMX2X4M | 0.335 |   0.771 |    0.372 | 
     | U0_Register_File/RF_RdData_reg[4]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.003 |   0.774 |    0.375 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk         |            |       |   0.000 |    0.399 | 
     | scan_clk__L1_I0/A                    |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.399 | 
     | scan_clk__L1_I0/Y                    |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.418 | 
     | scan_clk__L2_I0/A                    |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.419 | 
     | scan_clk__L2_I0/Y                    |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.434 | 
     | U0_mux2X1/U1/B                       |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.434 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.496 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.496 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.558 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.558 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.622 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.625 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.649 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.649 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.279 |    0.679 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.680 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.712 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.713 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.025 |   0.338 |    0.738 | 
     | U0_Register_File/RF_RdData_reg[4]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.340 |    0.739 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin U0_Register_File/RF_RdData_reg[3]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[3]/RN (^) checked with  leading edge 
of 'CLK3'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.375
  Arrival Time                  0.775
  Slack Time                    0.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                             |  ^   | scan_rst          |           |       |   0.000 |   -0.400 | 
     | FE_PHC25_scan_rst/A                  |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.400 | 
     | FE_PHC25_scan_rst/Y                  |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.036 | 
     | U4_mux2X1/U1/B                       |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.436 |    0.036 | 
     | U4_mux2X1/U1/Y                       |  ^   | REF_RST_m         | CLKMX2X4M | 0.335 |   0.771 |    0.371 | 
     | U0_Register_File/RF_RdData_reg[3]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.004 |   0.775 |    0.375 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk         |            |       |   0.000 |    0.400 | 
     | scan_clk__L1_I0/A                    |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.400 | 
     | scan_clk__L1_I0/Y                    |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.418 | 
     | scan_clk__L2_I0/A                    |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.419 | 
     | scan_clk__L2_I0/Y                    |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.435 | 
     | U0_mux2X1/U1/B                       |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.435 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.496 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.496 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.558 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.558 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.623 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.625 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.650 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.650 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.279 |    0.679 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.681 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.713 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.714 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.025 |   0.338 |    0.738 | 
     | U0_Register_File/RF_RdData_reg[3]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.340 |    0.739 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin U0_Register_File/RF_RdData_reg[2]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[2]/RN (^) checked with  leading edge 
of 'CLK3'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.340
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.375
  Arrival Time                  0.775
  Slack Time                    0.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                      |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                             |  ^   | scan_rst          |           |       |   0.000 |   -0.400 | 
     | FE_PHC25_scan_rst/A                  |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.400 | 
     | FE_PHC25_scan_rst/Y                  |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |    0.036 | 
     | U4_mux2X1/U1/B                       |  ^   | FE_PHN25_scan_rst | CLKMX2X4M | 0.000 |   0.436 |    0.036 | 
     | U4_mux2X1/U1/Y                       |  ^   | REF_RST_m         | CLKMX2X4M | 0.335 |   0.771 |    0.371 | 
     | U0_Register_File/RF_RdData_reg[2]/RN |  ^   | REF_RST_m         | SDFFRQX2M | 0.004 |   0.775 |    0.375 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk         |            |       |   0.000 |    0.400 | 
     | scan_clk__L1_I0/A                    |  ^   | scan_clk         | CLKINVX40M | 0.000 |   0.000 |    0.400 | 
     | scan_clk__L1_I0/Y                    |  v   | scan_clk__L1_N0  | CLKINVX40M | 0.019 |   0.018 |    0.419 | 
     | scan_clk__L2_I0/A                    |  v   | scan_clk__L1_N0  | CLKINVX32M | 0.001 |   0.019 |    0.419 | 
     | scan_clk__L2_I0/Y                    |  ^   | scan_clk__L2_N0  | CLKINVX32M | 0.016 |   0.035 |    0.435 | 
     | U0_mux2X1/U1/B                       |  ^   | scan_clk__L2_N0  | MX2X4M     | 0.000 |   0.035 |    0.435 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.061 |   0.096 |    0.496 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.096 |    0.496 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.062 |   0.158 |    0.558 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.000 |   0.158 |    0.558 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.065 |   0.223 |    0.623 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.226 |    0.626 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.024 |   0.250 |    0.650 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.000 |   0.250 |    0.650 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.030 |   0.279 |    0.680 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.281 |    0.681 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.032 |   0.313 |    0.713 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.314 |    0.714 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.025 |   0.338 |    0.738 | 
     | U0_Register_File/RF_RdData_reg[2]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.340 |    0.740 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/
CK 
Endpoint:   U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/RN (^) checked with  
leading edge of 'CLK3'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.370
  Arrival Time                  0.876
  Slack Time                    0.506
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                               |      |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                      |  ^   | scan_rst          |           |       |   0.000 |   -0.506 | 
     | FE_PHC25_scan_rst/A                           |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.506 | 
     | FE_PHC25_scan_rst/Y                           |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |   -0.070 | 
     | U5_mux2X1/U1/B                                |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |   -0.070 | 
     | U5_mux2X1/U1/Y                                |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.367 | 
     | U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.876 |    0.370 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                               |      |                      |            |       |  Time   |   Time   | 
     |-----------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                      |  ^   | scan_clk             |            |       |   0.000 |    0.506 | 
     | scan_clk__L1_I0/A                             |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.506 | 
     | scan_clk__L1_I0/Y                             |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.019 |    0.525 | 
     | scan_clk__L2_I1/A                             |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.525 | 
     | scan_clk__L2_I1/Y                             |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.577 | 
     | scan_clk__L3_I0/A                             |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.577 | 
     | scan_clk__L3_I0/Y                             |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.643 | 
     | scan_clk__L4_I0/A                             |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.645 | 
     | scan_clk__L4_I0/Y                             |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.663 | 
     | U2_mux2X1/U1/B                                |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.663 | 
     | U2_mux2X1/U1/Y                                |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.726 | 
     | UART_TX_CLK_m__L1_I0/A                        |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.726 | 
     | UART_TX_CLK_m__L1_I0/Y                        |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.785 | 
     | UART_TX_CLK_m__L2_I0/A                        |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.785 | 
     | UART_TX_CLK_m__L2_I0/Y                        |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.812 | 
     | UART_TX_CLK_m__L3_I1/A                        |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.306 |    0.812 | 
     | UART_TX_CLK_m__L3_I1/Y                        |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.022 |   0.329 |    0.835 | 
     | U0_Uart_TX_Top/U0_FSM/Current_State_reg[0]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.001 |   0.329 |    0.835 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_
out_reg/CK 
Endpoint:   U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_reg/RN (^) checked 
with  leading edge of 'CLK3'
Beginpoint: scan_rst                                               (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.370
  Arrival Time                  0.876
  Slack Time                    0.506
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.506 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.506 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |   -0.070 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |   -0.070 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.367 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_re |  ^   | UART_RST_m        | SDFFRQX2M | 0.002 |   0.876 |    0.370 | 
     | g/RN                                               |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |            |       |   0.000 |    0.506 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.506 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.019 |    0.525 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.525 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.577 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.577 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.643 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.645 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.663 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.663 | 
     | U2_mux2X1/U1/Y                                     |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.726 | 
     | UART_TX_CLK_m__L1_I0/A                             |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.726 | 
     | UART_TX_CLK_m__L1_I0/Y                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.785 | 
     | UART_TX_CLK_m__L2_I0/A                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.785 | 
     | UART_TX_CLK_m__L2_I0/Y                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.812 | 
     | UART_TX_CLK_m__L3_I1/A                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.306 |    0.812 | 
     | UART_TX_CLK_m__L3_I1/Y                             |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.022 |   0.329 |    0.835 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParBit_out_re |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.001 |   0.329 |    0.835 | 
     | g/CK                                               |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin U1_DATA_SYNC/FFSTAGES_reg[1]/CK 
Endpoint:   U1_DATA_SYNC/FFSTAGES_reg[1]/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.876
  Slack Time                    0.507
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                   |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                        |  ^   | scan_rst          |           |       |   0.000 |   -0.507 | 
     | FE_PHC25_scan_rst/A             |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.507 | 
     | FE_PHC25_scan_rst/Y             |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |   -0.071 | 
     | U5_mux2X1/U1/B                  |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |   -0.071 | 
     | U5_mux2X1/U1/Y                  |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.366 | 
     | U1_DATA_SYNC/FFSTAGES_reg[1]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.003 |   0.876 |    0.369 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                      |            |       |  Time   |   Time   | 
     |---------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk             |            |       |   0.000 |    0.507 | 
     | scan_clk__L1_I0/A               |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.507 | 
     | scan_clk__L1_I0/Y               |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.018 |    0.525 | 
     | scan_clk__L2_I1/A               |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.526 | 
     | scan_clk__L2_I1/Y               |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.578 | 
     | scan_clk__L3_I0/A               |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.578 | 
     | scan_clk__L3_I0/Y               |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.643 | 
     | scan_clk__L4_I0/A               |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.646 | 
     | scan_clk__L4_I0/Y               |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.664 | 
     | U2_mux2X1/U1/B                  |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.664 | 
     | U2_mux2X1/U1/Y                  |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.727 | 
     | UART_TX_CLK_m__L1_I0/A          |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.727 | 
     | UART_TX_CLK_m__L1_I0/Y          |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.786 | 
     | UART_TX_CLK_m__L2_I0/A          |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.786 | 
     | UART_TX_CLK_m__L2_I0/Y          |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.813 | 
     | UART_TX_CLK_m__L3_I1/A          |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.306 |    0.813 | 
     | UART_TX_CLK_m__L3_I1/Y          |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.022 |   0.329 |    0.836 | 
     | U1_DATA_SYNC/FFSTAGES_reg[1]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.329 |    0.836 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin U1_DATA_SYNC/DataSync_sync_bus_reg[0]/CK 
Endpoint:   U1_DATA_SYNC/DataSync_sync_bus_reg[0]/RN (^) checked with  leading 
edge of 'CLK3'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.877
  Slack Time                    0.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |           |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                 |  ^   | scan_rst          |           |       |   0.000 |   -0.508 | 
     | FE_PHC25_scan_rst/A                      |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.508 | 
     | FE_PHC25_scan_rst/Y                      |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |   -0.071 | 
     | U5_mux2X1/U1/B                           |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |   -0.071 | 
     | U5_mux2X1/U1/Y                           |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.366 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[0]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.877 |    0.369 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                      |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk             |            |       |   0.000 |    0.508 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.508 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.018 |    0.526 | 
     | scan_clk__L2_I1/A                        |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.527 | 
     | scan_clk__L2_I1/Y                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.579 | 
     | scan_clk__L3_I0/A                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.579 | 
     | scan_clk__L3_I0/Y                        |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.644 | 
     | scan_clk__L4_I0/A                        |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.646 | 
     | scan_clk__L4_I0/Y                        |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.665 | 
     | U2_mux2X1/U1/B                           |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.665 | 
     | U2_mux2X1/U1/Y                           |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.727 | 
     | UART_TX_CLK_m__L1_I0/A                   |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.727 | 
     | UART_TX_CLK_m__L1_I0/Y                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.787 | 
     | UART_TX_CLK_m__L2_I0/A                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.787 | 
     | UART_TX_CLK_m__L2_I0/Y                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.813 | 
     | UART_TX_CLK_m__L3_I1/A                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.306 |    0.814 | 
     | UART_TX_CLK_m__L3_I1/Y                   |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.022 |   0.329 |    0.836 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[0]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.329 |    0.837 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin U1_DATA_SYNC/DataSync_sync_bus_reg[1]/CK 
Endpoint:   U1_DATA_SYNC/DataSync_sync_bus_reg[1]/RN (^) checked with  leading 
edge of 'CLK3'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.877
  Slack Time                    0.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |           |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                 |  ^   | scan_rst          |           |       |   0.000 |   -0.508 | 
     | FE_PHC25_scan_rst/A                      |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.508 | 
     | FE_PHC25_scan_rst/Y                      |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |   -0.072 | 
     | U5_mux2X1/U1/B                           |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |   -0.072 | 
     | U5_mux2X1/U1/Y                           |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.366 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[1]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.877 |    0.369 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                      |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                 |  ^   | scan_clk             |            |       |   0.000 |    0.508 | 
     | scan_clk__L1_I0/A                        |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.508 | 
     | scan_clk__L1_I0/Y                        |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.018 |    0.526 | 
     | scan_clk__L2_I1/A                        |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.527 | 
     | scan_clk__L2_I1/Y                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.579 | 
     | scan_clk__L3_I0/A                        |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.579 | 
     | scan_clk__L3_I0/Y                        |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.644 | 
     | scan_clk__L4_I0/A                        |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.646 | 
     | scan_clk__L4_I0/Y                        |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.665 | 
     | U2_mux2X1/U1/B                           |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.665 | 
     | U2_mux2X1/U1/Y                           |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.727 | 
     | UART_TX_CLK_m__L1_I0/A                   |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.727 | 
     | UART_TX_CLK_m__L1_I0/Y                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.787 | 
     | UART_TX_CLK_m__L2_I0/A                   |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.787 | 
     | UART_TX_CLK_m__L2_I0/Y                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.814 | 
     | UART_TX_CLK_m__L3_I1/A                   |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.306 |    0.814 | 
     | UART_TX_CLK_m__L3_I1/Y                   |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.022 |   0.329 |    0.836 | 
     | U1_DATA_SYNC/DataSync_sync_bus_reg[1]/CK |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.329 |    0.837 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_
out_reg[0]/CK 
Endpoint:   U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[0]/RN (^) 
checked with  leading edge of 'CLK3'
Beginpoint: scan_rst                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.878
  Slack Time                    0.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.508 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.508 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |   -0.072 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |   -0.072 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.365 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg |  ^   | UART_RST_m        | SDFFRQX2M | 0.004 |   0.878 |    0.369 | 
     | [0]/RN                                             |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |            |       |   0.000 |    0.508 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.508 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.018 |    0.527 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.528 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.579 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.579 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.645 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.647 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.665 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.665 | 
     | U2_mux2X1/U1/Y                                     |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.728 | 
     | UART_TX_CLK_m__L1_I0/A                             |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.728 | 
     | UART_TX_CLK_m__L1_I0/Y                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.788 | 
     | UART_TX_CLK_m__L2_I0/A                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.788 | 
     | UART_TX_CLK_m__L2_I0/Y                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.814 | 
     | UART_TX_CLK_m__L3_I1/A                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.306 |    0.815 | 
     | UART_TX_CLK_m__L3_I1/Y                             |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.022 |   0.329 |    0.837 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.329 |    0.837 | 
     | [0]/CK                                             |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin U0_Uart_TX_Top/U0_InputBuffer/Buffer_
ParityEn_out_reg/CK 
Endpoint:   U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_reg/RN (^) 
checked with  leading edge of 'CLK3'
Beginpoint: scan_rst                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.878
  Slack Time                    0.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.509 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.509 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |   -0.072 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |   -0.072 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.365 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_ |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.878 |    0.369 | 
     | reg/RN                                             |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |            |       |   0.000 |    0.509 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.509 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.019 |    0.527 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.528 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.580 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.580 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.645 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.647 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.666 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.666 | 
     | U2_mux2X1/U1/Y                                     |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.728 | 
     | UART_TX_CLK_m__L1_I0/A                             |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.728 | 
     | UART_TX_CLK_m__L1_I0/Y                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.788 | 
     | UART_TX_CLK_m__L2_I0/A                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.788 | 
     | UART_TX_CLK_m__L2_I0/Y                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.814 | 
     | UART_TX_CLK_m__L3_I1/A                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.001 |   0.306 |    0.815 | 
     | UART_TX_CLK_m__L3_I1/Y                             |  ^   | UART_TX_CLK_m__L3_N1 | CLKINVX32M | 0.022 |   0.329 |    0.837 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_ParityEn_out_ |  ^   | UART_TX_CLK_m__L3_N1 | SDFFRQX2M  | 0.000 |   0.329 |    0.838 | 
     | reg/CK                                             |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin U1_DATA_SYNC/PulseGenFF_reg/CK 
Endpoint:   U1_DATA_SYNC/PulseGenFF_reg/RN (^) checked with  leading edge of 
'CLK3'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.878
  Slack Time                    0.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst          |           |       |   0.000 |   -0.509 | 
     | FE_PHC25_scan_rst/A            |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.509 | 
     | FE_PHC25_scan_rst/Y            |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |   -0.073 | 
     | U5_mux2X1/U1/B                 |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |   -0.073 | 
     | U5_mux2X1/U1/Y                 |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.364 | 
     | U1_DATA_SYNC/PulseGenFF_reg/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.878 |    0.369 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                |      |                      |            |       |  Time   |   Time   | 
     |--------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk             |            |       |   0.000 |    0.509 | 
     | scan_clk__L1_I0/A              |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.509 | 
     | scan_clk__L1_I0/Y              |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.019 |    0.528 | 
     | scan_clk__L2_I1/A              |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.529 | 
     | scan_clk__L2_I1/Y              |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.580 | 
     | scan_clk__L3_I0/A              |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.580 | 
     | scan_clk__L3_I0/Y              |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.646 | 
     | scan_clk__L4_I0/A              |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.648 | 
     | scan_clk__L4_I0/Y              |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.666 | 
     | U2_mux2X1/U1/B                 |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.666 | 
     | U2_mux2X1/U1/Y                 |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.729 | 
     | UART_TX_CLK_m__L1_I0/A         |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.729 | 
     | UART_TX_CLK_m__L1_I0/Y         |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.789 | 
     | UART_TX_CLK_m__L2_I0/A         |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.789 | 
     | UART_TX_CLK_m__L2_I0/Y         |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.815 | 
     | UART_TX_CLK_m__L3_I0/A         |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.000 |   0.306 |    0.815 | 
     | UART_TX_CLK_m__L3_I0/Y         |  ^   | UART_TX_CLK_m__L3_N0 | CLKINVX32M | 0.022 |   0.328 |    0.837 | 
     | U1_DATA_SYNC/PulseGenFF_reg/CK |  ^   | UART_TX_CLK_m__L3_N0 | SDFFRQX2M  | 0.000 |   0.329 |    0.838 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/
CK 
Endpoint:   U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/RN (^) checked with  
leading edge of 'CLK3'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.878
  Slack Time                    0.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                               |      |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                      |  ^   | scan_rst          |           |       |   0.000 |   -0.509 | 
     | FE_PHC25_scan_rst/A                           |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.509 | 
     | FE_PHC25_scan_rst/Y                           |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |   -0.073 | 
     | U5_mux2X1/U1/B                                |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |   -0.073 | 
     | U5_mux2X1/U1/Y                                |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.364 | 
     | U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.878 |    0.369 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                               |      |                      |            |       |  Time   |   Time   | 
     |-----------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                      |  ^   | scan_clk             |            |       |   0.000 |    0.509 | 
     | scan_clk__L1_I0/A                             |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.509 | 
     | scan_clk__L1_I0/Y                             |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.018 |    0.528 | 
     | scan_clk__L2_I1/A                             |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.529 | 
     | scan_clk__L2_I1/Y                             |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.581 | 
     | scan_clk__L3_I0/A                             |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.581 | 
     | scan_clk__L3_I0/Y                             |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.646 | 
     | scan_clk__L4_I0/A                             |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.648 | 
     | scan_clk__L4_I0/Y                             |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.666 | 
     | U2_mux2X1/U1/B                                |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.666 | 
     | U2_mux2X1/U1/Y                                |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.729 | 
     | UART_TX_CLK_m__L1_I0/A                        |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.729 | 
     | UART_TX_CLK_m__L1_I0/Y                        |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.789 | 
     | UART_TX_CLK_m__L2_I0/A                        |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.789 | 
     | UART_TX_CLK_m__L2_I0/Y                        |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.815 | 
     | UART_TX_CLK_m__L3_I0/A                        |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.000 |   0.306 |    0.816 | 
     | UART_TX_CLK_m__L3_I0/Y                        |  ^   | UART_TX_CLK_m__L3_N0 | CLKINVX32M | 0.022 |   0.328 |    0.838 | 
     | U0_Uart_TX_Top/U0_FSM/Current_State_reg[2]/CK |  ^   | UART_TX_CLK_m__L3_N0 | SDFFRQX2M  | 0.001 |   0.329 |    0.838 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_
out_reg[7]/CK 
Endpoint:   U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[7]/RN (^) 
checked with  leading edge of 'CLK3'
Beginpoint: scan_rst                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.878
  Slack Time                    0.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.509 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.509 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |   -0.073 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |   -0.073 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.364 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.878 |    0.369 | 
     | [7]/RN                                             |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |            |       |   0.000 |    0.509 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.509 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.019 |    0.528 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.529 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.581 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.581 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.646 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.648 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.666 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.666 | 
     | U2_mux2X1/U1/Y                                     |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.729 | 
     | UART_TX_CLK_m__L1_I0/A                             |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.729 | 
     | UART_TX_CLK_m__L1_I0/Y                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.789 | 
     | UART_TX_CLK_m__L2_I0/A                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.789 | 
     | UART_TX_CLK_m__L2_I0/Y                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.815 | 
     | UART_TX_CLK_m__L3_I0/A                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.000 |   0.306 |    0.816 | 
     | UART_TX_CLK_m__L3_I0/Y                             |  ^   | UART_TX_CLK_m__L3_N0 | CLKINVX32M | 0.022 |   0.328 |    0.838 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg |  ^   | UART_TX_CLK_m__L3_N0 | SDFFRQX2M  | 0.000 |   0.329 |    0.838 | 
     | [7]/CK                                             |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin U1_DATA_SYNC/DataSync_enable_pulse_reg/CK 
Endpoint:   U1_DATA_SYNC/DataSync_enable_pulse_reg/RN (^) checked with  leading 
edge of 'CLK3'
Beginpoint: scan_rst                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.878
  Slack Time                    0.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                  |  ^   | scan_rst          |           |       |   0.000 |   -0.509 | 
     | FE_PHC25_scan_rst/A                       |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.509 | 
     | FE_PHC25_scan_rst/Y                       |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |   -0.073 | 
     | U5_mux2X1/U1/B                            |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |   -0.073 | 
     | U5_mux2X1/U1/Y                            |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.364 | 
     | U1_DATA_SYNC/DataSync_enable_pulse_reg/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.878 |    0.369 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                      |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                  |  ^   | scan_clk             |            |       |   0.000 |    0.509 | 
     | scan_clk__L1_I0/A                         |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.509 | 
     | scan_clk__L1_I0/Y                         |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.019 |    0.528 | 
     | scan_clk__L2_I1/A                         |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.529 | 
     | scan_clk__L2_I1/Y                         |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.581 | 
     | scan_clk__L3_I0/A                         |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.581 | 
     | scan_clk__L3_I0/Y                         |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.646 | 
     | scan_clk__L4_I0/A                         |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.648 | 
     | scan_clk__L4_I0/Y                         |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.666 | 
     | U2_mux2X1/U1/B                            |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.666 | 
     | U2_mux2X1/U1/Y                            |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.729 | 
     | UART_TX_CLK_m__L1_I0/A                    |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.729 | 
     | UART_TX_CLK_m__L1_I0/Y                    |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.789 | 
     | UART_TX_CLK_m__L2_I0/A                    |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.789 | 
     | UART_TX_CLK_m__L2_I0/Y                    |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.815 | 
     | UART_TX_CLK_m__L3_I0/A                    |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.000 |   0.306 |    0.816 | 
     | UART_TX_CLK_m__L3_I0/Y                    |  ^   | UART_TX_CLK_m__L3_N0 | CLKINVX32M | 0.022 |   0.328 |    0.838 | 
     | U1_DATA_SYNC/DataSync_enable_pulse_reg/CK |  ^   | UART_TX_CLK_m__L3_N0 | SDFFRQX2M  | 0.000 |   0.329 |    0.838 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[0]/
CK 
Endpoint:   U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[0]/RN (^) checked with  
leading edge of 'CLK3'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.878
  Slack Time                    0.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                |      |                   |           |       |  Time   |   Time   | 
     |------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                       |  ^   | scan_rst          |           |       |   0.000 |   -0.509 | 
     | FE_PHC25_scan_rst/A                            |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.509 | 
     | FE_PHC25_scan_rst/Y                            |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |   -0.073 | 
     | U5_mux2X1/U1/B                                 |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |   -0.073 | 
     | U5_mux2X1/U1/Y                                 |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.364 | 
     | U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[0]/RN |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.878 |    0.369 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                      |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                       |  ^   | scan_clk             |            |       |   0.000 |    0.509 | 
     | scan_clk__L1_I0/A                              |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.509 | 
     | scan_clk__L1_I0/Y                              |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.018 |    0.528 | 
     | scan_clk__L2_I1/A                              |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.529 | 
     | scan_clk__L2_I1/Y                              |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.581 | 
     | scan_clk__L3_I0/A                              |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.581 | 
     | scan_clk__L3_I0/Y                              |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.646 | 
     | scan_clk__L4_I0/A                              |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.648 | 
     | scan_clk__L4_I0/Y                              |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.667 | 
     | U2_mux2X1/U1/B                                 |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.667 | 
     | U2_mux2X1/U1/Y                                 |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.729 | 
     | UART_TX_CLK_m__L1_I0/A                         |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.729 | 
     | UART_TX_CLK_m__L1_I0/Y                         |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.789 | 
     | UART_TX_CLK_m__L2_I0/A                         |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.789 | 
     | UART_TX_CLK_m__L2_I0/Y                         |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.815 | 
     | UART_TX_CLK_m__L3_I0/A                         |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.000 |   0.306 |    0.816 | 
     | UART_TX_CLK_m__L3_I0/Y                         |  ^   | UART_TX_CLK_m__L3_N0 | CLKINVX32M | 0.022 |   0.328 |    0.838 | 
     | U0_Uart_TX_Top/U0_Seralizer/C0/count_reg[0]/CK |  ^   | UART_TX_CLK_m__L3_N0 | SDFFRQX2M  | 0.001 |   0.329 |    0.838 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_
out_reg[6]/CK 
Endpoint:   U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg[6]/RN (^) 
checked with  leading edge of 'CLK3'
Beginpoint: scan_rst                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.329
+ Removal                      -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.878
  Slack Time                    0.510
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst          |           |       |   0.000 |   -0.510 | 
     | FE_PHC25_scan_rst/A                                |  ^   | scan_rst          | DLY4X1M   | 0.000 |   0.000 |   -0.510 | 
     | FE_PHC25_scan_rst/Y                                |  ^   | FE_PHN25_scan_rst | DLY4X1M   | 0.436 |   0.436 |   -0.073 | 
     | U5_mux2X1/U1/B                                     |  ^   | FE_PHN25_scan_rst | CLKMX2X6M | 0.000 |   0.436 |   -0.073 | 
     | U5_mux2X1/U1/Y                                     |  ^   | UART_RST_m        | CLKMX2X6M | 0.437 |   0.873 |    0.364 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg |  ^   | UART_RST_m        | SDFFRQX2M | 0.005 |   0.878 |    0.369 | 
     | [6]/RN                                             |      |                   |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk             |            |       |   0.000 |    0.510 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk             | CLKINVX40M | 0.000 |   0.000 |    0.510 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0      | CLKINVX40M | 0.019 |   0.018 |    0.528 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0      | CLKBUFX20M | 0.001 |   0.019 |    0.529 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.052 |   0.071 |    0.581 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1      | CLKBUFX20M | 0.000 |   0.071 |    0.581 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0      | CLKBUFX20M | 0.065 |   0.137 |    0.646 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0      | CLKINVX40M | 0.002 |   0.139 |    0.648 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0      | CLKINVX40M | 0.019 |   0.157 |    0.667 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk__L4_N0      | MX2X4M     | 0.000 |   0.157 |    0.667 | 
     | U2_mux2X1/U1/Y                                     |  ^   | UART_TX_CLK_m        | MX2X4M     | 0.062 |   0.220 |    0.729 | 
     | UART_TX_CLK_m__L1_I0/A                             |  ^   | UART_TX_CLK_m        | CLKBUFX20M | 0.000 |   0.220 |    0.729 | 
     | UART_TX_CLK_m__L1_I0/Y                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKBUFX20M | 0.060 |   0.279 |    0.789 | 
     | UART_TX_CLK_m__L2_I0/A                             |  ^   | UART_TX_CLK_m__L1_N0 | CLKINVX40M | 0.000 |   0.279 |    0.789 | 
     | UART_TX_CLK_m__L2_I0/Y                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX40M | 0.026 |   0.306 |    0.815 | 
     | UART_TX_CLK_m__L3_I0/A                             |  v   | UART_TX_CLK_m__L2_N0 | CLKINVX32M | 0.000 |   0.306 |    0.816 | 
     | UART_TX_CLK_m__L3_I0/Y                             |  ^   | UART_TX_CLK_m__L3_N0 | CLKINVX32M | 0.022 |   0.328 |    0.838 | 
     | U0_Uart_TX_Top/U0_InputBuffer/Buffer_Pdata_out_reg |  ^   | UART_TX_CLK_m__L3_N0 | SDFFRQX2M  | 0.000 |   0.329 |    0.838 | 
     | [6]/CK                                             |      |                      |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 

