284      
0 uvm_pkg.sv
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/uvm_pkg.sv
0 uvm_macros.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/uvm_macros.svh
0 macros/uvm_version_defines.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/macros/uvm_version_defines.svh
0 macros/uvm_global_defines.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/macros/uvm_global_defines.svh
0 macros/uvm_message_defines.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/macros/uvm_message_defines.svh
0 macros/uvm_phase_defines.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/macros/uvm_phase_defines.svh
0 macros/uvm_object_defines.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/macros/uvm_object_defines.svh
0 macros/uvm_printer_defines.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/macros/uvm_printer_defines.svh
0 macros/uvm_tlm_defines.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/macros/uvm_tlm_defines.svh
0 tlm1/uvm_tlm_imps.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm1/uvm_tlm_imps.svh
0 macros/uvm_sequence_defines.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/macros/uvm_sequence_defines.svh
0 macros/uvm_callback_defines.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/macros/uvm_callback_defines.svh
0 macros/uvm_reg_defines.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/macros/uvm_reg_defines.svh
0 macros/uvm_deprecated_defines.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/macros/uvm_deprecated_defines.svh
0 dpi/uvm_dpi.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/dpi/uvm_dpi.svh
0 dpi/uvm_hdl.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/dpi/uvm_hdl.svh
0 dpi/uvm_svcmd_dpi.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/dpi/uvm_svcmd_dpi.svh
0 dpi/uvm_regex.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/dpi/uvm_regex.svh
0 base/uvm_base.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_base.svh
0 base/uvm_coreservice.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_coreservice.svh
0 base/uvm_version.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_version.svh
0 base/uvm_object_globals.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_object_globals.svh
0 base/uvm_misc.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_misc.svh
0 base/uvm_object.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_object.svh
0 base/uvm_pool.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_pool.svh
0 base/uvm_queue.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_queue.svh
0 base/uvm_factory.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_factory.svh
0 base/uvm_registry.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_registry.svh
0 base/uvm_spell_chkr.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_spell_chkr.svh
0 base/uvm_resource.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_resource.svh
0 base/uvm_resource_specializations.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_resource_specializations.svh
0 base/uvm_resource_db.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_resource_db.svh
0 base/uvm_config_db.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_config_db.svh
0 base/uvm_printer.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_printer.svh
0 base/uvm_comparer.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_comparer.svh
0 base/uvm_packer.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_packer.svh
0 base/uvm_links.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_links.svh
0 base/uvm_tr_database.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_tr_database.svh
0 base/uvm_tr_stream.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_tr_stream.svh
0 base/uvm_recorder.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_recorder.svh
0 base/uvm_event_callback.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_event_callback.svh
0 base/uvm_event.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_event.svh
0 base/uvm_barrier.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_barrier.svh
0 base/uvm_callback.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_callback.svh
0 base/uvm_report_message.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_report_message.svh
0 base/uvm_report_catcher.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_report_catcher.svh
0 base/uvm_report_server.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_report_server.svh
0 base/uvm_report_handler.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_report_handler.svh
0 base/uvm_report_object.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_report_object.svh
0 base/uvm_transaction.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_transaction.svh
0 base/uvm_phase.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_phase.svh
0 base/uvm_domain.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_domain.svh
0 base/uvm_bottomup_phase.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_bottomup_phase.svh
0 base/uvm_topdown_phase.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_topdown_phase.svh
0 base/uvm_task_phase.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_task_phase.svh
0 base/uvm_common_phases.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_common_phases.svh
0 base/uvm_runtime_phases.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_runtime_phases.svh
0 base/uvm_component.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_component.svh
0 base/uvm_root.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_root.svh
0 base/uvm_objection.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_objection.svh
0 base/uvm_heartbeat.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_heartbeat.svh
0 base/uvm_globals.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_globals.svh
0 base/uvm_cmdline_processor.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_cmdline_processor.svh
0 base/uvm_traversal.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_traversal.svh
0 dap/uvm_dap.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/dap/uvm_dap.svh
0 dap/uvm_set_get_dap_base.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/dap/uvm_set_get_dap_base.svh
0 dap/uvm_simple_lock_dap.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/dap/uvm_simple_lock_dap.svh
0 dap/uvm_get_to_lock_dap.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/dap/uvm_get_to_lock_dap.svh
0 dap/uvm_set_before_get_dap.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/dap/uvm_set_before_get_dap.svh
0 tlm1/uvm_tlm.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm1/uvm_tlm.svh
0 tlm1/uvm_tlm_ifs.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm1/uvm_tlm_ifs.svh
0 tlm1/uvm_sqr_ifs.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm1/uvm_sqr_ifs.svh
0 base/uvm_port_base.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/base/uvm_port_base.svh
0 tlm1/uvm_imps.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm1/uvm_imps.svh
0 tlm1/uvm_ports.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm1/uvm_ports.svh
0 tlm1/uvm_exports.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm1/uvm_exports.svh
0 tlm1/uvm_analysis_port.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm1/uvm_analysis_port.svh
0 tlm1/uvm_tlm_fifo_base.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm1/uvm_tlm_fifo_base.svh
0 tlm1/uvm_tlm_fifos.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm1/uvm_tlm_fifos.svh
0 tlm1/uvm_tlm_req_rsp.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm1/uvm_tlm_req_rsp.svh
0 tlm1/uvm_sqr_connections.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm1/uvm_sqr_connections.svh
0 comps/uvm_comps.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/comps/uvm_comps.svh
0 comps/uvm_pair.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/comps/uvm_pair.svh
0 comps/uvm_policies.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/comps/uvm_policies.svh
0 comps/uvm_in_order_comparator.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/comps/uvm_in_order_comparator.svh
0 comps/uvm_algorithmic_comparator.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/comps/uvm_algorithmic_comparator.svh
0 comps/uvm_random_stimulus.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/comps/uvm_random_stimulus.svh
0 comps/uvm_subscriber.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/comps/uvm_subscriber.svh
0 comps/uvm_monitor.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/comps/uvm_monitor.svh
0 comps/uvm_driver.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/comps/uvm_driver.svh
0 comps/uvm_push_driver.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/comps/uvm_push_driver.svh
0 comps/uvm_scoreboard.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/comps/uvm_scoreboard.svh
0 comps/uvm_agent.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/comps/uvm_agent.svh
0 comps/uvm_env.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/comps/uvm_env.svh
0 comps/uvm_test.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/comps/uvm_test.svh
0 seq/uvm_seq.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/seq/uvm_seq.svh
0 seq/uvm_sequence_item.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/seq/uvm_sequence_item.svh
0 seq/uvm_sequencer_base.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/seq/uvm_sequencer_base.svh
0 seq/uvm_sequencer_analysis_fifo.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/seq/uvm_sequencer_analysis_fifo.svh
0 seq/uvm_sequencer_param_base.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/seq/uvm_sequencer_param_base.svh
0 seq/uvm_sequencer.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/seq/uvm_sequencer.svh
0 seq/uvm_push_sequencer.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/seq/uvm_push_sequencer.svh
0 seq/uvm_sequence_base.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/seq/uvm_sequence_base.svh
0 seq/uvm_sequence.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/seq/uvm_sequence.svh
0 seq/uvm_sequence_library.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/seq/uvm_sequence_library.svh
0 seq/uvm_sequence_builtin.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/seq/uvm_sequence_builtin.svh
0 tlm2/uvm_tlm2.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm2/uvm_tlm2.svh
0 tlm2/uvm_tlm2_defines.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm2/uvm_tlm2_defines.svh
0 tlm2/uvm_tlm2_time.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm2/uvm_tlm2_time.svh
0 tlm2/uvm_tlm2_generic_payload.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm2/uvm_tlm2_generic_payload.svh
0 tlm2/uvm_tlm2_ifs.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm2/uvm_tlm2_ifs.svh
0 tlm2/uvm_tlm2_imps.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm2/uvm_tlm2_imps.svh
0 tlm2/uvm_tlm2_ports.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm2/uvm_tlm2_ports.svh
0 tlm2/uvm_tlm2_exports.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm2/uvm_tlm2_exports.svh
0 tlm2/uvm_tlm2_sockets_base.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm2/uvm_tlm2_sockets_base.svh
0 tlm2/uvm_tlm2_sockets.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/tlm2/uvm_tlm2_sockets.svh
0 reg/uvm_reg_model.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_reg_model.svh
0 reg/uvm_reg_item.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_reg_item.svh
0 reg/uvm_reg_adapter.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_reg_adapter.svh
0 reg/uvm_reg_predictor.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_reg_predictor.svh
0 reg/uvm_reg_sequence.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_reg_sequence.svh
0 reg/uvm_reg_cbs.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_reg_cbs.svh
0 reg/uvm_reg_backdoor.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_reg_backdoor.svh
0 reg/uvm_reg_field.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_reg_field.svh
0 reg/uvm_vreg_field.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_vreg_field.svh
0 reg/uvm_reg.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_reg.svh
0 reg/uvm_reg_indirect.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_reg_indirect.svh
0 reg/uvm_reg_fifo.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_reg_fifo.svh
0 reg/uvm_reg_file.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_reg_file.svh
0 reg/uvm_mem_mam.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_mem_mam.svh
0 reg/uvm_vreg.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_vreg.svh
0 reg/uvm_mem.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_mem.svh
0 reg/uvm_reg_map.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_reg_map.svh
0 reg/uvm_reg_block.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/uvm_reg_block.svh
0 reg/sequences/uvm_reg_hw_reset_seq.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/sequences/uvm_reg_hw_reset_seq.svh
0 reg/sequences/uvm_reg_bit_bash_seq.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/sequences/uvm_reg_bit_bash_seq.svh
0 reg/sequences/uvm_mem_walk_seq.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/sequences/uvm_mem_walk_seq.svh
0 reg/sequences/uvm_mem_access_seq.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/sequences/uvm_mem_access_seq.svh
0 reg/sequences/uvm_reg_access_seq.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/sequences/uvm_reg_access_seq.svh
0 reg/sequences/uvm_reg_mem_shared_access_seq.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/sequences/uvm_reg_mem_shared_access_seq.svh
0 reg/sequences/uvm_reg_mem_built_in_seq.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/sequences/uvm_reg_mem_built_in_seq.svh
0 reg/sequences/uvm_reg_mem_hdl_paths_seq.svh
0 /home/Synopsys/vcs/O-2018.09-SP2/etc/systemverilog/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh
33
+incdir+/home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src
+v2k
+vc
-Mamsrun=
-Masflags=
-Mcc=gcc
-Mcfl= -pipe -fPIC -DVCS -O -I/home/Synopsys/vcs/O-2018.09-SP2/include
-Mcplusplus=g++
-Mcrt0=
-Mcrtn=
-Mcsrc=/home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/dpi/uvm_dpi.cc
-Mexternalobj=
-Mldflags= -Wl,--no-as-needed -rdynamic
-Mobjects= /home/Synopsys/vcs/O-2018.09-SP2/linux64/lib/libvirsim.so /home/Synopsys/vcs/O-2018.09-SP2/linux64/lib/liberrorinf.so /home/Synopsys/vcs/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so /home/Synopsys/vcs/O-2018.09-SP2/linux64/lib/libvfs.so /home/Synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a
-Mout=simv
-Msaverestoreobj=/home/Synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o
-Msyslibs=/home/Synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lm
-Mvcsaceobjs=
-Mxcflags= -pipe -fPIC -I/home/Synopsys/vcs/O-2018.09-SP2/include
-P
-P
-Xvcs_run_simv=1
-f file_list.f
-fsdb
-full64
-gen_obj
-picarchive
-sverilog
-timescale=1ns/1ns
/home/Synopsys/vcs/O-2018.09-SP2/linux64/bin/vcs1
/home/Synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab
/home/Synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/verdi.tab
/home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/uvm.sv
72
sysc_uni_pwd=/home/rlk/UVM_Practice/UVM_white_book/verification/sim
XMODIFIERS=@im=ibus
XDG_SESSION_TYPE=x11
XDG_SESSION_DESKTOP=ubuntu
XDG_SESSION_CLASS=user
XDG_RUNTIME_DIR=/run/user/1000
XDG_MENU_PREFIX=gnome-
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
XDG_CURRENT_DESKTOP=ubuntu:GNOME
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
XAUTHORITY=/run/user/1000/gdm/Xauthority
WINDOWPATH=2
VTE_VERSION=6001
VMR_MODE_FLAG=64
VERDI_HOME=/home/Synopsys/verdi/Verdi_O-2018.09-SP2
VCS_MODE_FLAG=64
VCS_HOME=/home/Synopsys/vcs/O-2018.09-SP2
VCS_DEPTH=0
VCS_ARG_ADDED_FOR_TMP=1
VCS_ARCH_OVERRIDE=linux
VCS_ARCH=linux64
UVM_HOME=/home/rlk/UVM_Practice/UVM_source_code/uvm-1.2
USERNAME=rlk
UNAME=/bin/uname
TOOL_HOME=/home/Synopsys/vcs/O-2018.09-SP2/linux64
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
SSH_AGENT_PID=2431
SNPS_VCS_INTERNAL_UBUNTU_PRE_LDFLAGS= -no-pie 
SNPSLMD_LICNESE_FILE=27000@rlk
SESSION_MANAGER=local/rlk:@/tmp/.ICE-unix/2544,unix/rlk:/tmp/.ICE-unix/2544
SCRNAME=vcs
SCRIPT_NAME=vcs
SCL_HOME=/home/Synopsys/scl/2018.06
QT_IM_MODULE=ibus
QT_ACCESSIBILITY=1
QT4_IM_MODULE=ibus
PROJECT_ROOT=/home/rlk/UVM_Practice/UVM_white_book
OVA_UUM=0
MFLAGS=
MANAGERPID=2242
MAKE_TERMOUT=/dev/pts/3
MAKE_TERMERR=/dev/pts/3
MAKELEVEL=1
MAKEFLAGS=
LESSOPEN=| /usr/bin/lesspipe %s
LESSCLOSE=/usr/bin/lesspipe %s %s
LC_TIME=zh_CN.UTF-8
LC_TELEPHONE=zh_CN.UTF-8
LC_PAPER=zh_CN.UTF-8
LC_NUMERIC=zh_CN.UTF-8
LC_NAME=zh_CN.UTF-8
LC_MONETARY=zh_CN.UTF-8
LC_MEASUREMENT=zh_CN.UTF-8
LC_IDENTIFICATION=zh_CN.UTF-8
LC_ALL=C
LC_ADDRESS=zh_CN.UTF-8
JOURNAL_STREAM=9:69121
INVOCATION_ID=e1c93055606642aeabd5bb2e7b04736b
IM_CONFIG_PHASE=1
G_ENABLE_DIAGNOSTIC=0
GTK_MODULES=gail:atk-bridge
GTK_IM_MODULE=ibus
GPG_AGENT_INFO=/run/user/1000/gnupg/S.gpg-agent:0:1
GNOME_TERMINAL_SERVICE=:1.110
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/78e9f4ba_0932_44c9_bbb5_7a44e81874b1
GNOME_SHELL_SESSION_MODE=ubuntu
GNOME_DESKTOP_SESSION_ID=this-is-deprecated
GDMSESSION=ubuntu
DESKTOP_SESSION=ubuntu
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus
COLORTERM=truecolor
CLUTTER_IM_MODULE=ibus
0
151
1652204548 ../env/my_driver.sv
1652203070 ../env/my_if.sv
1652203218 ../env/env_file.sv
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/sequences/uvm_reg_mem_built_in_seq.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/sequences/uvm_reg_access_seq.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_reg_block.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_reg_map.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_mem.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_vreg.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_mem_mam.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_reg_file.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_reg_fifo.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_reg_indirect.svh
1652198145 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_reg.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_vreg_field.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_reg_field.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_reg_backdoor.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_reg_cbs.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_reg_sequence.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_reg_predictor.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_reg_adapter.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_reg_item.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/reg/uvm_reg_model.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm2/uvm_tlm2_sockets.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm2/uvm_tlm2_sockets_base.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm2/uvm_tlm2_exports.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm2/uvm_tlm2_ports.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm2/uvm_tlm2_imps.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm2/uvm_tlm2_ifs.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm2/uvm_tlm2_time.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm2/uvm_tlm2_defines.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm2/uvm_tlm2.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/seq/uvm_sequence_builtin.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/seq/uvm_sequence_library.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/seq/uvm_sequence.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/seq/uvm_sequence_base.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/seq/uvm_push_sequencer.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/seq/uvm_sequencer.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/seq/uvm_sequencer_param_base.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/seq/uvm_sequencer_analysis_fifo.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/seq/uvm_sequencer_base.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/seq/uvm_sequence_item.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/seq/uvm_seq.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/comps/uvm_test.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/comps/uvm_env.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/comps/uvm_agent.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/comps/uvm_scoreboard.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/comps/uvm_push_driver.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/comps/uvm_driver.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/comps/uvm_monitor.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/comps/uvm_subscriber.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/comps/uvm_random_stimulus.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/comps/uvm_algorithmic_comparator.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/comps/uvm_in_order_comparator.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/comps/uvm_policies.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/comps/uvm_pair.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/comps/uvm_comps.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm1/uvm_sqr_connections.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm1/uvm_tlm_req_rsp.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm1/uvm_tlm_fifos.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm1/uvm_tlm_fifo_base.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm1/uvm_analysis_port.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm1/uvm_exports.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm1/uvm_ports.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm1/uvm_imps.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_port_base.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm1/uvm_sqr_ifs.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm1/uvm_tlm_ifs.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm1/uvm_tlm.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/dap/uvm_set_before_get_dap.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/dap/uvm_get_to_lock_dap.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/dap/uvm_simple_lock_dap.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/dap/uvm_set_get_dap_base.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/dap/uvm_dap.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_traversal.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_cmdline_processor.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_globals.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_heartbeat.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_objection.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_root.svh
1652204258 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_component.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_runtime_phases.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_common_phases.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_task_phase.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_topdown_phase.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_bottomup_phase.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_domain.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_phase.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_transaction.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_report_object.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_report_handler.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_report_server.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_report_catcher.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_report_message.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_callback.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_barrier.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_event.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_event_callback.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_recorder.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_tr_stream.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_tr_database.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_links.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_packer.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_comparer.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_printer.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_config_db.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_resource_db.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_resource_specializations.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_resource.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_spell_chkr.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_registry.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_factory.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_queue.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_pool.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_object.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_misc.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_object_globals.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_version.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_coreservice.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/base/uvm_base.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/dpi/uvm_regex.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/dpi/uvm_svcmd_dpi.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/dpi/uvm_hdl.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/dpi/uvm_dpi.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/macros/uvm_deprecated_defines.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/macros/uvm_reg_defines.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/macros/uvm_callback_defines.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/macros/uvm_sequence_defines.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/tlm1/uvm_tlm_imps.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/macros/uvm_tlm_defines.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/macros/uvm_printer_defines.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/macros/uvm_object_defines.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/macros/uvm_phase_defines.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/macros/uvm_message_defines.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/macros/uvm_global_defines.svh
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/macros/uvm_version_defines.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/uvm_macros.svh
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/uvm_pkg.sv
1652203740 /home/rlk/UVM_Practice/UVM_white_book/verification/harness/top_tb.sv
1652083229 /home/rlk/UVM_Practice/UVM_white_book/rtl/dut.v
1651723295 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/uvm.sv
1652198172 file_list.f
1550753332 /home/Synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab
1550753332 /home/Synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/verdi.tab
6
1651723294 /home/rlk/UVM_Practice/UVM_source_code/uvm-1.2/src/dpi/uvm_dpi.cc
1551422344 /home/Synopsys/vcs/O-2018.09-SP2/linux64/lib/libvirsim.so
1551421792 /home/Synopsys/vcs/O-2018.09-SP2/linux64/lib/liberrorinf.so
1551421768 /home/Synopsys/vcs/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so
1551421789 /home/Synopsys/vcs/O-2018.09-SP2/linux64/lib/libvfs.so
1550752033 /home/Synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a
1652204564 simv.daidir
-1 partitionlib
