
****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source common/bitstream.vivado.tcl
# set DEVICE         [lindex $argv 0]
# set TOP            [lindex $argv 1]
# set TARGET         [lindex $argv 2]
# set ENABLE_MEM     [expr [lindex $argv 3]]
# source common/read_prj.vivado.tcl
## proc read_prj {filename} {
## 	puts "Read $filename"
## 
## 	set fp [open $filename r]
## 	set file_data [read $fp]
## 	set lines [split $file_data "\n"]
## 
## 	foreach line $lines {
## 		if {[regexp {(\w+)\s+(\w+)\s+\"(.+)\"}  ${line}  matched  fmt lib src]} {
## 			puts "Read: $fmt $lib $src"
## 			if {$fmt=="vhdl"} {
## 				read_vhdl -library $lib $src
## 			}
## 		}
## 	}
## 
## 	close $fp
## }
# read_prj ${TOP}.prj
Read PGCDFPGA.prj
Read: vhdl work vhd/BDS.vhd
Read: vhdl work vhd/BDC.vhd
Read: vhdl work vhd/fd8ce.vhd
Read: vhdl work vhd/compm8.vhd
Read: vhdl work vhd/adsu8.vhd
Read: vhdl work vhd/PO.vhd
Read: vhdl work vhd/PC.vhd
Read: vhdl work vhd/pgcd.vhd
Read: vhdl work vhd/pgcdfpga.vhd
# read_xdc ${TOP}_${DEVICE}.xdc
# auto_detect_xpm
# synth_design -top ${TOP} -part ${DEVICE}
Command: synth_design -top PGCDFPGA -part xc7z010-clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 78081 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1657.941 ; gain = 152.719 ; free physical = 25137 ; free virtual = 39318
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PGCDFPGA' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/pgcdfpga.vhd:15]
INFO: [Synth 8-3491] module 'PGCD' declared at '/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/pgcd.vhd:5' bound to instance 'i_PGCD' of component 'PGCD' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/pgcdfpga.vhd:43]
INFO: [Synth 8-638] synthesizing module 'PGCD' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/pgcd.vhd:17]
INFO: [Synth 8-3491] module 'PC' declared at '/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/PC.vhd:4' bound to instance 'i_PC' of component 'PC' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/pgcd.vhd:56]
INFO: [Synth 8-638] synthesizing module 'PC' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/PC.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/PC.vhd:20]
INFO: [Synth 8-3491] module 'PO' declared at '/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/PO.vhd:5' bound to instance 'i_PO' of component 'PO' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/pgcd.vhd:71]
INFO: [Synth 8-638] synthesizing module 'PO' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/PO.vhd:21]
INFO: [Synth 8-3491] module 'FD8CE' declared at '/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/fd8ce.vhd:5' bound to instance 'Q1' of component 'FD8CE' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/PO.vhd:60]
INFO: [Synth 8-638] synthesizing module 'FD8CE' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/fd8ce.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'FD8CE' (2#1) [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/fd8ce.vhd:15]
INFO: [Synth 8-3491] module 'FD8CE' declared at '/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/fd8ce.vhd:5' bound to instance 'Q2' of component 'FD8CE' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/PO.vhd:67]
INFO: [Synth 8-3491] module 'COMPM8' declared at '/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/compm8.vhd:5' bound to instance 'Q3' of component 'COMPM8' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/PO.vhd:75]
INFO: [Synth 8-638] synthesizing module 'COMPM8' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/compm8.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'COMPM8' (3#1) [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/compm8.vhd:14]
INFO: [Synth 8-3491] module 'ADSU8' declared at '/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/adsu8.vhd:5' bound to instance 'Q4' of component 'ADSU8' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/PO.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ADSU8' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/adsu8.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ADSU8' (4#1) [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/adsu8.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PO' (5#1) [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/PO.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'PGCD' (6#1) [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/pgcd.vhd:17]
INFO: [Synth 8-3491] module 'FD8CE' declared at '/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/fd8ce.vhd:5' bound to instance 'regA' of component 'FD8CE' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/pgcdfpga.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'PGCDFPGA' (7#1) [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/pgcdfpga.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1711.691 ; gain = 206.469 ; free physical = 25145 ; free virtual = 39328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.629 ; gain = 212.406 ; free physical = 25144 ; free virtual = 39328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.629 ; gain = 212.406 ; free physical = 25144 ; free virtual = 39328
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/PGCDFPGA_xc7z010-clg400-1.xdc]
Finished Parsing XDC File [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/PGCDFPGA_xc7z010-clg400-1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/PGCDFPGA_xc7z010-clg400-1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PGCDFPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PGCDFPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.301 ; gain = 0.000 ; free physical = 25038 ; free virtual = 39238
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.301 ; gain = 0.000 ; free physical = 25037 ; free virtual = 39237
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 25095 ; free virtual = 39295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 25095 ; free virtual = 39295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 25095 ; free virtual = 39295
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Etat_courant_reg' in module 'PC'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/adsu8.vhd:22]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_Etat_futur_reg' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/PC.vhd:30]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_Etat_futur_reg' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/PC.vhd:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    vait |                              000 |                              000
                    init |                              001 |                              010
                    test |                              010 |                              011
                     a_b |                              011 |                              100
                     b_a |                              100 |                              101
                      nd |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Etat_courant_reg' using encoding 'sequential' in module 'PC'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_Etat_futur_reg' [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/vhd/PC.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 25096 ; free virtual = 39296
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PGCDFPGA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 7     
Module FD8CE 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module ADSU8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 25088 ; free virtual = 39293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 24965 ; free virtual = 39177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 24956 ; free virtual = 39168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 24956 ; free virtual = 39168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 24953 ; free virtual = 39165
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 24953 ; free virtual = 39165
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 24953 ; free virtual = 39165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 24953 ; free virtual = 39165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 24953 ; free virtual = 39165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 24953 ; free virtual = 39165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     1|
|4     |LUT2   |     9|
|5     |LUT3   |     7|
|6     |LUT4   |    24|
|7     |LUT5   |    16|
|8     |FDCE   |    27|
|9     |LD     |     3|
|10    |IBUF   |     9|
|11    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   105|
|2     |  i_PGCD |PGCD    |    79|
|3     |    i_PC |PC      |    29|
|4     |    i_PO |PO      |    50|
|5     |      Q1 |FD8CE_0 |    24|
|6     |      Q2 |FD8CE_1 |    16|
|7     |      Q3 |COMPM8  |     2|
|8     |      Q4 |ADSU8   |     8|
|9     |  regA   |FD8CE   |    12|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1849.301 ; gain = 344.078 ; free physical = 24953 ; free virtual = 39165
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1849.301 ; gain = 212.406 ; free physical = 25015 ; free virtual = 39227
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1849.309 ; gain = 344.078 ; free physical = 25021 ; free virtual = 39234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/PGCDFPGA_xc7z010-clg400-1.xdc]
Finished Parsing XDC File [/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/PGCDFPGA_xc7z010-clg400-1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.176 ; gain = 0.000 ; free physical = 24953 ; free virtual = 39166
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1863.176 ; gain = 489.289 ; free physical = 25034 ; free virtual = 39247
# report_utilization -file ${TOP}_utilization.rpt
# report_timing_summary -file ${TOP}_timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# get_ports *
# set filename "${TOP}_summary.rpt"
# set fileId [open $filename "w"]
# if { [get_clocks] != "" } {
# 	puts -nonewline $fileId "Clock  | " 
# 	puts $fileId [get_property -min PERIOD [get_clocks]];
# 	puts -nonewline $fileId "Slack  | "
# 	puts $fileId [get_property SLACK [get_timing_paths]];
# }
# close $fileId
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:01 . Memory (MB): peak = 2243.832 ; gain = 70.672 ; free physical = 24719 ; free virtual = 38947

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 226870e24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2243.832 ; gain = 0.000 ; free physical = 24719 ; free virtual = 38947

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 226870e24

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24636 ; free virtual = 38864
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19f9562d3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24636 ; free virtual = 38864
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d610ba97

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24636 ; free virtual = 38864
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d610ba97

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24636 ; free virtual = 38864
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d610ba97

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24636 ; free virtual = 38864
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d610ba97

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24636 ; free virtual = 38864
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24636 ; free virtual = 38864
Ending Logic Optimization Task | Checksum: 1fe611383

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24636 ; free virtual = 38864

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1fe611383

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24635 ; free virtual = 38863

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fe611383

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24635 ; free virtual = 38863

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24635 ; free virtual = 38863
Ending Netlist Obfuscation Task | Checksum: 1fe611383

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24635 ; free virtual = 38863
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design -directive Quick
Command: place_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24628 ; free virtual = 38857
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18af09bdd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24628 ; free virtual = 38857
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24628 ; free virtual = 38857

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb1193a7

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24628 ; free virtual = 38860

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12defe181

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24628 ; free virtual = 38861

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12defe181

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24628 ; free virtual = 38861
Phase 1 Placer Initialization | Checksum: 12defe181

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24628 ; free virtual = 38861

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12defe181

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24628 ; free virtual = 38861

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 1f828d31b

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24627 ; free virtual = 38861
Phase 2 Global Placement | Checksum: 1f828d31b

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24627 ; free virtual = 38861

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f828d31b

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24627 ; free virtual = 38861

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 148c0f8de

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24627 ; free virtual = 38861

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: bca1fe14

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24627 ; free virtual = 38861

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bca1fe14

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2297.832 ; gain = 0.000 ; free physical = 24627 ; free virtual = 38861

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10507fc08

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2298.836 ; gain = 1.004 ; free physical = 24627 ; free virtual = 38861

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10507fc08

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2298.836 ; gain = 1.004 ; free physical = 24627 ; free virtual = 38861

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10507fc08

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2298.836 ; gain = 1.004 ; free physical = 24627 ; free virtual = 38861
Phase 3 Detail Placement | Checksum: 10507fc08

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2298.836 ; gain = 1.004 ; free physical = 24627 ; free virtual = 38861

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 10507fc08

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2298.836 ; gain = 1.004 ; free physical = 24627 ; free virtual = 38861

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10507fc08

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2298.836 ; gain = 1.004 ; free physical = 24627 ; free virtual = 38861

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10507fc08

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2298.836 ; gain = 1.004 ; free physical = 24627 ; free virtual = 38861

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2298.836 ; gain = 0.000 ; free physical = 24627 ; free virtual = 38861
Phase 4.4 Final Placement Cleanup | Checksum: 102fae61b

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2298.836 ; gain = 1.004 ; free physical = 24627 ; free virtual = 38861
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 102fae61b

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2298.836 ; gain = 1.004 ; free physical = 24627 ; free virtual = 38861
Ending Placer Task | Checksum: edecdcde

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2298.836 ; gain = 1.004 ; free physical = 24627 ; free virtual = 38861
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design -directive Quick -ultrathreads
Command: route_design -directive Quick -ultrathreads
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Quick'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
WARNING: [Route 72-1] Router was invoked with -ultrathreads option. Results may not be repeatable.
Checksum: PlaceDB: ea75c6c2 ConstDB: 0 ShapeSum: 377161c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c735c256

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2298.836 ; gain = 0.000 ; free physical = 24590 ; free virtual = 38825
Post Restoration Checksum: NetGraph: b2804c74 NumContArr: 14b575e2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c735c256

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2298.836 ; gain = 0.000 ; free physical = 24573 ; free virtual = 38809

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c735c256

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2298.836 ; gain = 0.000 ; free physical = 24573 ; free virtual = 38809
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1ca4ceeb8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2298.836 ; gain = 0.000 ; free physical = 24560 ; free virtual = 38796

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 74
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 74
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 121b5d54d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2301.848 ; gain = 3.012 ; free physical = 24554 ; free virtual = 38790

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 7118279c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2301.848 ; gain = 3.012 ; free physical = 24554 ; free virtual = 38790
Phase 4 Rip-up And Reroute | Checksum: 7118279c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2301.848 ; gain = 3.012 ; free physical = 24554 ; free virtual = 38790

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 7118279c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2301.848 ; gain = 3.012 ; free physical = 24554 ; free virtual = 38790

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 7118279c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2301.848 ; gain = 3.012 ; free physical = 24554 ; free virtual = 38790
Phase 6 Post Hold Fix | Checksum: 7118279c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2301.848 ; gain = 3.012 ; free physical = 24554 ; free virtual = 38790

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0695383 %
  Global Horizontal Routing Utilization  = 0.0268842 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 7118279c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2301.848 ; gain = 3.012 ; free physical = 24554 ; free virtual = 38790

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7118279c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2301.848 ; gain = 3.012 ; free physical = 24554 ; free virtual = 38790

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9d8acd55

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2301.848 ; gain = 3.012 ; free physical = 24554 ; free virtual = 38790
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2301.848 ; gain = 3.012 ; free physical = 24554 ; free virtual = 38790

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force route_design.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.848 ; gain = 0.000 ; free physical = 24554 ; free virtual = 38790
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2301.848 ; gain = 0.000 ; free physical = 24552 ; free virtual = 38789
INFO: [Common 17-1381] The checkpoint '/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/route_design.dcp' has been generated.
# if { ${ENABLE_MEM} } {
#     # Generate MMI map
#     set MMI_FILE ${TOP}.mmi
#     write_mem_info -force ${MMI_FILE}
# }
# write_bitstream -force ${TARGET}
Command: write_bitstream -force download.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/bigsoft/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net i_PGCD/i_PC/FSM_sequential_Etat_futur_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin i_PGCD/i_PC/FSM_sequential_Etat_futur_reg[2]_i_2/O, cell i_PGCD/i_PC/FSM_sequential_Etat_futur_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./download.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/user/2/.base/duhamale/home/Desktop/Archi/TP4_src_etd/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Feb  9 12:20:02 2023. For additional details about this file, please refer to the WebTalk help file at /bigsoft/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2637.078 ; gain = 335.230 ; free physical = 24506 ; free virtual = 38753
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  9 12:20:02 2023...
