-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity neural_network is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_INPUT_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_INPUT_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_OUTPUT_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_OUTPUT_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_CONTROL_AWVALID : IN STD_LOGIC;
    s_axi_CONTROL_AWREADY : OUT STD_LOGIC;
    s_axi_CONTROL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_CONTROL_WVALID : IN STD_LOGIC;
    s_axi_CONTROL_WREADY : OUT STD_LOGIC;
    s_axi_CONTROL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_CONTROL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_CONTROL_ARVALID : IN STD_LOGIC;
    s_axi_CONTROL_ARREADY : OUT STD_LOGIC;
    s_axi_CONTROL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_CONTROL_RVALID : OUT STD_LOGIC;
    s_axi_CONTROL_RREADY : IN STD_LOGIC;
    s_axi_CONTROL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_CONTROL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CONTROL_BVALID : OUT STD_LOGIC;
    s_axi_CONTROL_BREADY : IN STD_LOGIC;
    s_axi_CONTROL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    s_axi_INPUT_AWVALID : IN STD_LOGIC;
    s_axi_INPUT_AWREADY : OUT STD_LOGIC;
    s_axi_INPUT_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_INPUT_ADDR_WIDTH-1 downto 0);
    s_axi_INPUT_WVALID : IN STD_LOGIC;
    s_axi_INPUT_WREADY : OUT STD_LOGIC;
    s_axi_INPUT_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_INPUT_DATA_WIDTH-1 downto 0);
    s_axi_INPUT_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_INPUT_DATA_WIDTH/8-1 downto 0);
    s_axi_INPUT_ARVALID : IN STD_LOGIC;
    s_axi_INPUT_ARREADY : OUT STD_LOGIC;
    s_axi_INPUT_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_INPUT_ADDR_WIDTH-1 downto 0);
    s_axi_INPUT_RVALID : OUT STD_LOGIC;
    s_axi_INPUT_RREADY : IN STD_LOGIC;
    s_axi_INPUT_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_INPUT_DATA_WIDTH-1 downto 0);
    s_axi_INPUT_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_INPUT_BVALID : OUT STD_LOGIC;
    s_axi_INPUT_BREADY : IN STD_LOGIC;
    s_axi_INPUT_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_OUTPUT_AWVALID : IN STD_LOGIC;
    s_axi_OUTPUT_AWREADY : OUT STD_LOGIC;
    s_axi_OUTPUT_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_OUTPUT_ADDR_WIDTH-1 downto 0);
    s_axi_OUTPUT_WVALID : IN STD_LOGIC;
    s_axi_OUTPUT_WREADY : OUT STD_LOGIC;
    s_axi_OUTPUT_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_OUTPUT_DATA_WIDTH-1 downto 0);
    s_axi_OUTPUT_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_OUTPUT_DATA_WIDTH/8-1 downto 0);
    s_axi_OUTPUT_ARVALID : IN STD_LOGIC;
    s_axi_OUTPUT_ARREADY : OUT STD_LOGIC;
    s_axi_OUTPUT_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_OUTPUT_ADDR_WIDTH-1 downto 0);
    s_axi_OUTPUT_RVALID : OUT STD_LOGIC;
    s_axi_OUTPUT_RREADY : IN STD_LOGIC;
    s_axi_OUTPUT_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_OUTPUT_DATA_WIDTH-1 downto 0);
    s_axi_OUTPUT_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_OUTPUT_BVALID : OUT STD_LOGIC;
    s_axi_OUTPUT_BREADY : IN STD_LOGIC;
    s_axi_OUTPUT_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of neural_network is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "neural_network_neural_network,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.979875,HLS_SYN_LAT=1428,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=5057,HLS_SYN_LUT=5783,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_0_i : STD_LOGIC_VECTOR (15 downto 0);
    signal output_0_o : STD_LOGIC_VECTOR (15 downto 0);
    signal output_0_o_ap_vld : STD_LOGIC;
    signal output_1_i : STD_LOGIC_VECTOR (15 downto 0);
    signal output_1_o : STD_LOGIC_VECTOR (15 downto 0);
    signal output_1_o_ap_vld : STD_LOGIC;
    signal output_2_i : STD_LOGIC_VECTOR (15 downto 0);
    signal output_2_o : STD_LOGIC_VECTOR (15 downto 0);
    signal output_2_o_ap_vld : STD_LOGIC;
    signal output_3_i : STD_LOGIC_VECTOR (15 downto 0);
    signal output_3_o : STD_LOGIC_VECTOR (15 downto 0);
    signal output_3_o_ap_vld : STD_LOGIC;
    signal output_4_i : STD_LOGIC_VECTOR (15 downto 0);
    signal output_4_o : STD_LOGIC_VECTOR (15 downto 0);
    signal output_4_o_ap_vld : STD_LOGIC;
    signal input_0_read_reg_674 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_1_read_reg_679 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_2_read_reg_684 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_3_read_reg_689 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_4_read_reg_694 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_5_read_reg_699 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_6_read_reg_704 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_7_read_reg_709 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_8_read_reg_714 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_9_read_reg_719 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_10_read_reg_724 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_11_read_reg_729 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_12_read_reg_734 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_13_read_reg_739 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_14_read_reg_744 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_15_read_reg_749 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_16_read_reg_754 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_17_read_reg_759 : STD_LOGIC_VECTOR (15 downto 0);
    signal tile_2_reg_764 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tile_3_reg_816 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal cmp131_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp131_reg_826 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal layer1_output_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_ce0 : STD_LOGIC;
    signal layer1_output_we0 : STD_LOGIC;
    signal layer1_output_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal layer1_output_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_1_ce0 : STD_LOGIC;
    signal layer1_output_1_we0 : STD_LOGIC;
    signal layer1_output_1_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal layer1_output_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_2_ce0 : STD_LOGIC;
    signal layer1_output_2_we0 : STD_LOGIC;
    signal layer1_output_2_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal layer1_output_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal layer1_output_3_ce0 : STD_LOGIC;
    signal layer1_output_3_we0 : STD_LOGIC;
    signal layer1_output_3_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal layer1_weight_tile_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_ce0 : STD_LOGIC;
    signal layer1_weight_tile_we0 : STD_LOGIC;
    signal layer1_weight_tile_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_1_ce0 : STD_LOGIC;
    signal layer1_weight_tile_1_we0 : STD_LOGIC;
    signal layer1_weight_tile_1_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_2_ce0 : STD_LOGIC;
    signal layer1_weight_tile_2_we0 : STD_LOGIC;
    signal layer1_weight_tile_2_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_3_ce0 : STD_LOGIC;
    signal layer1_weight_tile_3_we0 : STD_LOGIC;
    signal layer1_weight_tile_3_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_4_ce0 : STD_LOGIC;
    signal layer1_weight_tile_4_we0 : STD_LOGIC;
    signal layer1_weight_tile_4_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_5_ce0 : STD_LOGIC;
    signal layer1_weight_tile_5_we0 : STD_LOGIC;
    signal layer1_weight_tile_5_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_6_ce0 : STD_LOGIC;
    signal layer1_weight_tile_6_we0 : STD_LOGIC;
    signal layer1_weight_tile_6_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_7_ce0 : STD_LOGIC;
    signal layer1_weight_tile_7_we0 : STD_LOGIC;
    signal layer1_weight_tile_7_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_8_ce0 : STD_LOGIC;
    signal layer1_weight_tile_8_we0 : STD_LOGIC;
    signal layer1_weight_tile_8_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_9_ce0 : STD_LOGIC;
    signal layer1_weight_tile_9_we0 : STD_LOGIC;
    signal layer1_weight_tile_9_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_10_ce0 : STD_LOGIC;
    signal layer1_weight_tile_10_we0 : STD_LOGIC;
    signal layer1_weight_tile_10_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_11_ce0 : STD_LOGIC;
    signal layer1_weight_tile_11_we0 : STD_LOGIC;
    signal layer1_weight_tile_11_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_12_ce0 : STD_LOGIC;
    signal layer1_weight_tile_12_we0 : STD_LOGIC;
    signal layer1_weight_tile_12_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_13_ce0 : STD_LOGIC;
    signal layer1_weight_tile_13_we0 : STD_LOGIC;
    signal layer1_weight_tile_13_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_14_ce0 : STD_LOGIC;
    signal layer1_weight_tile_14_we0 : STD_LOGIC;
    signal layer1_weight_tile_14_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_15_ce0 : STD_LOGIC;
    signal layer1_weight_tile_15_we0 : STD_LOGIC;
    signal layer1_weight_tile_15_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_16_ce0 : STD_LOGIC;
    signal layer1_weight_tile_16_we0 : STD_LOGIC;
    signal layer1_weight_tile_16_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_weight_tile_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer1_weight_tile_17_ce0 : STD_LOGIC;
    signal layer1_weight_tile_17_we0 : STD_LOGIC;
    signal layer1_weight_tile_17_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_weight_tile_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_weight_tile_ce0 : STD_LOGIC;
    signal layer2_weight_tile_we0 : STD_LOGIC;
    signal layer2_weight_tile_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_weight_tile_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_weight_tile_1_ce0 : STD_LOGIC;
    signal layer2_weight_tile_1_we0 : STD_LOGIC;
    signal layer2_weight_tile_1_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_weight_tile_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_weight_tile_2_ce0 : STD_LOGIC;
    signal layer2_weight_tile_2_we0 : STD_LOGIC;
    signal layer2_weight_tile_2_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_weight_tile_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal layer2_weight_tile_3_ce0 : STD_LOGIC;
    signal layer2_weight_tile_3_we0 : STD_LOGIC;
    signal layer2_weight_tile_3_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_start : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_done : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_idle : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_ready : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_start : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_done : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_idle : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_ready : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_1_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_2_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_3_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_4_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_5_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_6_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_7_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_8_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_9_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_10_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_11_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_12_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_13_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_14_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_15_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_16_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_17_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_start : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_done : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_idle : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_ready : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_we0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_start : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_done : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_idle : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_ready : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_1_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_2_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_3_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_1_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_2_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_3_ce0 : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le19_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le19_out_o_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le17_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le17_out_o_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le15_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le15_out_o_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le13_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le13_out_o_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le11_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le11_out_o_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_p_0_0_0114_i3_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_p_0_0_0114_i3_out_o_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_start : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_done : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_idle : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_ready : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_max_val_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_max_val_out_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_start : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_done : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_idle : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_ready : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_0_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_4_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_3_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_2_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_1_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_sum_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_sum_2_out_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_start : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_done : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_idle : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_ready : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_0_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_0_o_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_4_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_4_o_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_3_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_3_o_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_2_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_2_o_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_1_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_1_o_ap_vld : STD_LOGIC;
    signal grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln60_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln82_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal conv_i_i_le18_lcssa29_fu_296 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i_i_le16_lcssa27_fu_292 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i_i_le14_lcssa25_fu_288 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i_i_le12_lcssa23_fu_284 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i_i_le10_lcssa21_fu_280 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_0114_i1_fu_276 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal tile_fu_156 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln60_fu_580_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tile_1_fu_272 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln82_fu_606_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component neural_network_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer1_weight_tile_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_we0 : OUT STD_LOGIC;
        layer1_weight_tile_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        tile : IN STD_LOGIC_VECTOR (4 downto 0);
        layer1_weight_tile_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_17_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_17_we0 : OUT STD_LOGIC;
        layer1_weight_tile_17_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_16_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_16_we0 : OUT STD_LOGIC;
        layer1_weight_tile_16_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_15_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_15_we0 : OUT STD_LOGIC;
        layer1_weight_tile_15_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_14_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_14_we0 : OUT STD_LOGIC;
        layer1_weight_tile_14_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_13_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_13_we0 : OUT STD_LOGIC;
        layer1_weight_tile_13_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_12_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_12_we0 : OUT STD_LOGIC;
        layer1_weight_tile_12_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_11_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_11_we0 : OUT STD_LOGIC;
        layer1_weight_tile_11_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_10_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_10_we0 : OUT STD_LOGIC;
        layer1_weight_tile_10_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_9_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_9_we0 : OUT STD_LOGIC;
        layer1_weight_tile_9_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_8_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_8_we0 : OUT STD_LOGIC;
        layer1_weight_tile_8_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_7_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_7_we0 : OUT STD_LOGIC;
        layer1_weight_tile_7_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_6_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_6_we0 : OUT STD_LOGIC;
        layer1_weight_tile_6_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_5_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_5_we0 : OUT STD_LOGIC;
        layer1_weight_tile_5_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_4_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_4_we0 : OUT STD_LOGIC;
        layer1_weight_tile_4_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_3_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_3_we0 : OUT STD_LOGIC;
        layer1_weight_tile_3_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_2_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_2_we0 : OUT STD_LOGIC;
        layer1_weight_tile_2_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer1_weight_tile_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_1_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_1_we0 : OUT STD_LOGIC;
        layer1_weight_tile_1_d0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_70_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer1_output_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer1_output_3_ce0 : OUT STD_LOGIC;
        layer1_output_3_we0 : OUT STD_LOGIC;
        layer1_output_3_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        layer1_output_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer1_output_2_ce0 : OUT STD_LOGIC;
        layer1_output_2_we0 : OUT STD_LOGIC;
        layer1_output_2_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        layer1_output_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer1_output_1_ce0 : OUT STD_LOGIC;
        layer1_output_1_we0 : OUT STD_LOGIC;
        layer1_output_1_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        layer1_output_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer1_output_ce0 : OUT STD_LOGIC;
        layer1_output_we0 : OUT STD_LOGIC;
        layer1_output_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        tile : IN STD_LOGIC_VECTOR (4 downto 0);
        layer1_weight_tile_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_1_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_1_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_2_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_2_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_3_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_3_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_4_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_4_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_5_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_5_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_6_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_6_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_7_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_7_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_7 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_8_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_8_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_9_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_9_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_10_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_10_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_11_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_11_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_12_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_12_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_13_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_13_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_13 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_14_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_14_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_14 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_15_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_15_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_15 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_16_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_16_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_16 : IN STD_LOGIC_VECTOR (15 downto 0);
        layer1_weight_tile_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        layer1_weight_tile_17_ce0 : OUT STD_LOGIC;
        layer1_weight_tile_17_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln74_17 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer2_weight_tile_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer2_weight_tile_ce0 : OUT STD_LOGIC;
        layer2_weight_tile_we0 : OUT STD_LOGIC;
        layer2_weight_tile_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        zext_ln82 : IN STD_LOGIC_VECTOR (4 downto 0);
        layer2_weight_tile_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer2_weight_tile_1_ce0 : OUT STD_LOGIC;
        layer2_weight_tile_1_we0 : OUT STD_LOGIC;
        layer2_weight_tile_1_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_weight_tile_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer2_weight_tile_2_ce0 : OUT STD_LOGIC;
        layer2_weight_tile_2_we0 : OUT STD_LOGIC;
        layer2_weight_tile_2_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_weight_tile_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer2_weight_tile_3_ce0 : OUT STD_LOGIC;
        layer2_weight_tile_3_we0 : OUT STD_LOGIC;
        layer2_weight_tile_3_d0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_92_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cmp131 : IN STD_LOGIC_VECTOR (0 downto 0);
        layer2_weight_tile_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer2_weight_tile_ce0 : OUT STD_LOGIC;
        layer2_weight_tile_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        layer2_weight_tile_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer2_weight_tile_1_ce0 : OUT STD_LOGIC;
        layer2_weight_tile_1_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        layer2_weight_tile_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer2_weight_tile_2_ce0 : OUT STD_LOGIC;
        layer2_weight_tile_2_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        layer2_weight_tile_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer2_weight_tile_3_ce0 : OUT STD_LOGIC;
        layer2_weight_tile_3_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        tile_1 : IN STD_LOGIC_VECTOR (4 downto 0);
        layer1_output_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer1_output_ce0 : OUT STD_LOGIC;
        layer1_output_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        layer1_output_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer1_output_1_ce0 : OUT STD_LOGIC;
        layer1_output_1_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        layer1_output_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer1_output_2_ce0 : OUT STD_LOGIC;
        layer1_output_2_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        layer1_output_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        layer1_output_3_ce0 : OUT STD_LOGIC;
        layer1_output_3_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        conv_i_i_le19_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le19_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le19_out_o_ap_vld : OUT STD_LOGIC;
        conv_i_i_le17_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le17_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le17_out_o_ap_vld : OUT STD_LOGIC;
        conv_i_i_le15_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le15_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le15_out_o_ap_vld : OUT STD_LOGIC;
        conv_i_i_le13_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le13_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le13_out_o_ap_vld : OUT STD_LOGIC;
        conv_i_i_le11_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le11_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le11_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0114_i3_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_0114_i3_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_0114_i3_out_o_ap_vld : OUT STD_LOGIC );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_21_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_0_0_0114_i1 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le12_lcssa23 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le14_lcssa25 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le16_lcssa27 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le18_lcssa29 : IN STD_LOGIC_VECTOR (15 downto 0);
        max_val_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        max_val_out_ap_vld : OUT STD_LOGIC );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_26_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_0_ap_vld : OUT STD_LOGIC;
        output_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_4_ap_vld : OUT STD_LOGIC;
        output_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_3_ap_vld : OUT STD_LOGIC;
        output_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_2_ap_vld : OUT STD_LOGIC;
        output_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_1_ap_vld : OUT STD_LOGIC;
        conv_i_i_le10_lcssa21 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le12_lcssa23 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le14_lcssa25 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le16_lcssa27 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i_le18_lcssa29 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i_i13_i_i10 : IN STD_LOGIC_VECTOR (15 downto 0);
        sum_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        sum_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component neural_network_neural_network_Pipeline_VITIS_LOOP_32_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
        output_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_0_o_ap_vld : OUT STD_LOGIC;
        output_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
        output_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_4_o_ap_vld : OUT STD_LOGIC;
        output_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
        output_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_3_o_ap_vld : OUT STD_LOGIC;
        output_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
        output_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_2_o_ap_vld : OUT STD_LOGIC;
        output_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
        output_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_1_o_ap_vld : OUT STD_LOGIC;
        sext_ln34_1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component neural_network_layer1_output_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (14 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component neural_network_layer1_weight_tile_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component neural_network_layer2_weight_tile_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component neural_network_CONTROL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component neural_network_INPUT_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        input_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_17 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component neural_network_OUTPUT_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        output_0_o : IN STD_LOGIC_VECTOR (15 downto 0);
        output_0_o_ap_vld : IN STD_LOGIC;
        output_0_i : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_1_o : IN STD_LOGIC_VECTOR (15 downto 0);
        output_1_o_ap_vld : IN STD_LOGIC;
        output_1_i : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_2_o : IN STD_LOGIC_VECTOR (15 downto 0);
        output_2_o_ap_vld : IN STD_LOGIC;
        output_2_i : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_3_o : IN STD_LOGIC_VECTOR (15 downto 0);
        output_3_o_ap_vld : IN STD_LOGIC;
        output_3_i : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_4_o : IN STD_LOGIC_VECTOR (15 downto 0);
        output_4_o_ap_vld : IN STD_LOGIC;
        output_4_i : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    layer1_output_U : component neural_network_layer1_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 15,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_output_address0,
        ce0 => layer1_output_ce0,
        we0 => layer1_output_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_d0,
        q0 => layer1_output_q0);

    layer1_output_1_U : component neural_network_layer1_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 15,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_output_1_address0,
        ce0 => layer1_output_1_ce0,
        we0 => layer1_output_1_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_d0,
        q0 => layer1_output_1_q0);

    layer1_output_2_U : component neural_network_layer1_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 15,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_output_2_address0,
        ce0 => layer1_output_2_ce0,
        we0 => layer1_output_2_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_d0,
        q0 => layer1_output_2_q0);

    layer1_output_3_U : component neural_network_layer1_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 15,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_output_3_address0,
        ce0 => layer1_output_3_ce0,
        we0 => layer1_output_3_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_d0,
        q0 => layer1_output_3_q0);

    layer1_weight_tile_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_address0,
        ce0 => layer1_weight_tile_ce0,
        we0 => layer1_weight_tile_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_d0,
        q0 => layer1_weight_tile_q0);

    layer1_weight_tile_1_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_1_address0,
        ce0 => layer1_weight_tile_1_ce0,
        we0 => layer1_weight_tile_1_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_d0,
        q0 => layer1_weight_tile_1_q0);

    layer1_weight_tile_2_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_2_address0,
        ce0 => layer1_weight_tile_2_ce0,
        we0 => layer1_weight_tile_2_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_d0,
        q0 => layer1_weight_tile_2_q0);

    layer1_weight_tile_3_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_3_address0,
        ce0 => layer1_weight_tile_3_ce0,
        we0 => layer1_weight_tile_3_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_d0,
        q0 => layer1_weight_tile_3_q0);

    layer1_weight_tile_4_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_4_address0,
        ce0 => layer1_weight_tile_4_ce0,
        we0 => layer1_weight_tile_4_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_d0,
        q0 => layer1_weight_tile_4_q0);

    layer1_weight_tile_5_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_5_address0,
        ce0 => layer1_weight_tile_5_ce0,
        we0 => layer1_weight_tile_5_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_d0,
        q0 => layer1_weight_tile_5_q0);

    layer1_weight_tile_6_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_6_address0,
        ce0 => layer1_weight_tile_6_ce0,
        we0 => layer1_weight_tile_6_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_d0,
        q0 => layer1_weight_tile_6_q0);

    layer1_weight_tile_7_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_7_address0,
        ce0 => layer1_weight_tile_7_ce0,
        we0 => layer1_weight_tile_7_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_d0,
        q0 => layer1_weight_tile_7_q0);

    layer1_weight_tile_8_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_8_address0,
        ce0 => layer1_weight_tile_8_ce0,
        we0 => layer1_weight_tile_8_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_d0,
        q0 => layer1_weight_tile_8_q0);

    layer1_weight_tile_9_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_9_address0,
        ce0 => layer1_weight_tile_9_ce0,
        we0 => layer1_weight_tile_9_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_d0,
        q0 => layer1_weight_tile_9_q0);

    layer1_weight_tile_10_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_10_address0,
        ce0 => layer1_weight_tile_10_ce0,
        we0 => layer1_weight_tile_10_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_d0,
        q0 => layer1_weight_tile_10_q0);

    layer1_weight_tile_11_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_11_address0,
        ce0 => layer1_weight_tile_11_ce0,
        we0 => layer1_weight_tile_11_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_d0,
        q0 => layer1_weight_tile_11_q0);

    layer1_weight_tile_12_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_12_address0,
        ce0 => layer1_weight_tile_12_ce0,
        we0 => layer1_weight_tile_12_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_d0,
        q0 => layer1_weight_tile_12_q0);

    layer1_weight_tile_13_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_13_address0,
        ce0 => layer1_weight_tile_13_ce0,
        we0 => layer1_weight_tile_13_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_d0,
        q0 => layer1_weight_tile_13_q0);

    layer1_weight_tile_14_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_14_address0,
        ce0 => layer1_weight_tile_14_ce0,
        we0 => layer1_weight_tile_14_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_d0,
        q0 => layer1_weight_tile_14_q0);

    layer1_weight_tile_15_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_15_address0,
        ce0 => layer1_weight_tile_15_ce0,
        we0 => layer1_weight_tile_15_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_d0,
        q0 => layer1_weight_tile_15_q0);

    layer1_weight_tile_16_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_16_address0,
        ce0 => layer1_weight_tile_16_ce0,
        we0 => layer1_weight_tile_16_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_d0,
        q0 => layer1_weight_tile_16_q0);

    layer1_weight_tile_17_U : component neural_network_layer1_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer1_weight_tile_17_address0,
        ce0 => layer1_weight_tile_17_ce0,
        we0 => layer1_weight_tile_17_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_d0,
        q0 => layer1_weight_tile_17_q0);

    layer2_weight_tile_U : component neural_network_layer2_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer2_weight_tile_address0,
        ce0 => layer2_weight_tile_ce0,
        we0 => layer2_weight_tile_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_d0,
        q0 => layer2_weight_tile_q0);

    layer2_weight_tile_1_U : component neural_network_layer2_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer2_weight_tile_1_address0,
        ce0 => layer2_weight_tile_1_ce0,
        we0 => layer2_weight_tile_1_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_d0,
        q0 => layer2_weight_tile_1_q0);

    layer2_weight_tile_2_U : component neural_network_layer2_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer2_weight_tile_2_address0,
        ce0 => layer2_weight_tile_2_ce0,
        we0 => layer2_weight_tile_2_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_d0,
        q0 => layer2_weight_tile_2_q0);

    layer2_weight_tile_3_U : component neural_network_layer2_weight_tile_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer2_weight_tile_3_address0,
        ce0 => layer2_weight_tile_3_ce0,
        we0 => layer2_weight_tile_3_we0,
        d0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_d0,
        q0 => layer2_weight_tile_3_q0);

    grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408 : component neural_network_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_start,
        ap_done => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_done,
        ap_idle => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_idle,
        ap_ready => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_ready,
        layer1_weight_tile_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_address0,
        layer1_weight_tile_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_ce0,
        layer1_weight_tile_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_we0,
        layer1_weight_tile_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_d0,
        tile => tile_2_reg_764,
        layer1_weight_tile_17_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_address0,
        layer1_weight_tile_17_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_ce0,
        layer1_weight_tile_17_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_we0,
        layer1_weight_tile_17_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_d0,
        layer1_weight_tile_16_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_address0,
        layer1_weight_tile_16_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_ce0,
        layer1_weight_tile_16_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_we0,
        layer1_weight_tile_16_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_d0,
        layer1_weight_tile_15_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_address0,
        layer1_weight_tile_15_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_ce0,
        layer1_weight_tile_15_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_we0,
        layer1_weight_tile_15_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_d0,
        layer1_weight_tile_14_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_address0,
        layer1_weight_tile_14_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_ce0,
        layer1_weight_tile_14_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_we0,
        layer1_weight_tile_14_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_d0,
        layer1_weight_tile_13_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_address0,
        layer1_weight_tile_13_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_ce0,
        layer1_weight_tile_13_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_we0,
        layer1_weight_tile_13_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_d0,
        layer1_weight_tile_12_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_address0,
        layer1_weight_tile_12_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_ce0,
        layer1_weight_tile_12_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_we0,
        layer1_weight_tile_12_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_d0,
        layer1_weight_tile_11_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_address0,
        layer1_weight_tile_11_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_ce0,
        layer1_weight_tile_11_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_we0,
        layer1_weight_tile_11_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_d0,
        layer1_weight_tile_10_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_address0,
        layer1_weight_tile_10_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_ce0,
        layer1_weight_tile_10_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_we0,
        layer1_weight_tile_10_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_d0,
        layer1_weight_tile_9_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_address0,
        layer1_weight_tile_9_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_ce0,
        layer1_weight_tile_9_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_we0,
        layer1_weight_tile_9_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_d0,
        layer1_weight_tile_8_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_address0,
        layer1_weight_tile_8_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_ce0,
        layer1_weight_tile_8_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_we0,
        layer1_weight_tile_8_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_d0,
        layer1_weight_tile_7_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_address0,
        layer1_weight_tile_7_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_ce0,
        layer1_weight_tile_7_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_we0,
        layer1_weight_tile_7_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_d0,
        layer1_weight_tile_6_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_address0,
        layer1_weight_tile_6_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_ce0,
        layer1_weight_tile_6_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_we0,
        layer1_weight_tile_6_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_d0,
        layer1_weight_tile_5_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_address0,
        layer1_weight_tile_5_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_ce0,
        layer1_weight_tile_5_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_we0,
        layer1_weight_tile_5_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_d0,
        layer1_weight_tile_4_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_address0,
        layer1_weight_tile_4_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_ce0,
        layer1_weight_tile_4_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_we0,
        layer1_weight_tile_4_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_d0,
        layer1_weight_tile_3_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_address0,
        layer1_weight_tile_3_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_ce0,
        layer1_weight_tile_3_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_we0,
        layer1_weight_tile_3_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_d0,
        layer1_weight_tile_2_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_address0,
        layer1_weight_tile_2_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_ce0,
        layer1_weight_tile_2_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_we0,
        layer1_weight_tile_2_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_d0,
        layer1_weight_tile_1_address0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_address0,
        layer1_weight_tile_1_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_ce0,
        layer1_weight_tile_1_we0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_we0,
        layer1_weight_tile_1_d0 => grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_d0);

    grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433 : component neural_network_neural_network_Pipeline_VITIS_LOOP_70_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_start,
        ap_done => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_done,
        ap_idle => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_idle,
        ap_ready => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_ready,
        layer1_output_3_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_address0,
        layer1_output_3_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_ce0,
        layer1_output_3_we0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_we0,
        layer1_output_3_d0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_d0,
        layer1_output_2_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_address0,
        layer1_output_2_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_ce0,
        layer1_output_2_we0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_we0,
        layer1_output_2_d0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_d0,
        layer1_output_1_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_address0,
        layer1_output_1_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_ce0,
        layer1_output_1_we0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_we0,
        layer1_output_1_d0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_d0,
        layer1_output_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_address0,
        layer1_output_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_ce0,
        layer1_output_we0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_we0,
        layer1_output_d0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_d0,
        tile => tile_2_reg_764,
        layer1_weight_tile_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_address0,
        layer1_weight_tile_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_ce0,
        layer1_weight_tile_q0 => layer1_weight_tile_q0,
        sext_ln74 => input_0_read_reg_674,
        layer1_weight_tile_1_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_1_address0,
        layer1_weight_tile_1_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_1_ce0,
        layer1_weight_tile_1_q0 => layer1_weight_tile_1_q0,
        sext_ln74_1 => input_1_read_reg_679,
        layer1_weight_tile_2_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_2_address0,
        layer1_weight_tile_2_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_2_ce0,
        layer1_weight_tile_2_q0 => layer1_weight_tile_2_q0,
        sext_ln74_2 => input_2_read_reg_684,
        layer1_weight_tile_3_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_3_address0,
        layer1_weight_tile_3_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_3_ce0,
        layer1_weight_tile_3_q0 => layer1_weight_tile_3_q0,
        sext_ln74_3 => input_3_read_reg_689,
        layer1_weight_tile_4_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_4_address0,
        layer1_weight_tile_4_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_4_ce0,
        layer1_weight_tile_4_q0 => layer1_weight_tile_4_q0,
        sext_ln74_4 => input_4_read_reg_694,
        layer1_weight_tile_5_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_5_address0,
        layer1_weight_tile_5_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_5_ce0,
        layer1_weight_tile_5_q0 => layer1_weight_tile_5_q0,
        sext_ln74_5 => input_5_read_reg_699,
        layer1_weight_tile_6_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_6_address0,
        layer1_weight_tile_6_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_6_ce0,
        layer1_weight_tile_6_q0 => layer1_weight_tile_6_q0,
        sext_ln74_6 => input_6_read_reg_704,
        layer1_weight_tile_7_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_7_address0,
        layer1_weight_tile_7_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_7_ce0,
        layer1_weight_tile_7_q0 => layer1_weight_tile_7_q0,
        sext_ln74_7 => input_7_read_reg_709,
        layer1_weight_tile_8_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_8_address0,
        layer1_weight_tile_8_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_8_ce0,
        layer1_weight_tile_8_q0 => layer1_weight_tile_8_q0,
        sext_ln74_8 => input_8_read_reg_714,
        layer1_weight_tile_9_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_9_address0,
        layer1_weight_tile_9_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_9_ce0,
        layer1_weight_tile_9_q0 => layer1_weight_tile_9_q0,
        sext_ln74_9 => input_9_read_reg_719,
        layer1_weight_tile_10_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_10_address0,
        layer1_weight_tile_10_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_10_ce0,
        layer1_weight_tile_10_q0 => layer1_weight_tile_10_q0,
        sext_ln74_10 => input_10_read_reg_724,
        layer1_weight_tile_11_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_11_address0,
        layer1_weight_tile_11_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_11_ce0,
        layer1_weight_tile_11_q0 => layer1_weight_tile_11_q0,
        sext_ln74_11 => input_11_read_reg_729,
        layer1_weight_tile_12_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_12_address0,
        layer1_weight_tile_12_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_12_ce0,
        layer1_weight_tile_12_q0 => layer1_weight_tile_12_q0,
        sext_ln74_12 => input_12_read_reg_734,
        layer1_weight_tile_13_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_13_address0,
        layer1_weight_tile_13_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_13_ce0,
        layer1_weight_tile_13_q0 => layer1_weight_tile_13_q0,
        sext_ln74_13 => input_13_read_reg_739,
        layer1_weight_tile_14_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_14_address0,
        layer1_weight_tile_14_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_14_ce0,
        layer1_weight_tile_14_q0 => layer1_weight_tile_14_q0,
        sext_ln74_14 => input_14_read_reg_744,
        layer1_weight_tile_15_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_15_address0,
        layer1_weight_tile_15_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_15_ce0,
        layer1_weight_tile_15_q0 => layer1_weight_tile_15_q0,
        sext_ln74_15 => input_15_read_reg_749,
        layer1_weight_tile_16_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_16_address0,
        layer1_weight_tile_16_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_16_ce0,
        layer1_weight_tile_16_q0 => layer1_weight_tile_16_q0,
        sext_ln74_16 => input_16_read_reg_754,
        layer1_weight_tile_17_address0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_17_address0,
        layer1_weight_tile_17_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_17_ce0,
        layer1_weight_tile_17_q0 => layer1_weight_tile_17_q0,
        sext_ln74_17 => input_17_read_reg_759);

    grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480 : component neural_network_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_start,
        ap_done => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_done,
        ap_idle => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_idle,
        ap_ready => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_ready,
        layer2_weight_tile_address0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_address0,
        layer2_weight_tile_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_ce0,
        layer2_weight_tile_we0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_we0,
        layer2_weight_tile_d0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_d0,
        zext_ln82 => tile_3_reg_816,
        layer2_weight_tile_1_address0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_address0,
        layer2_weight_tile_1_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_ce0,
        layer2_weight_tile_1_we0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_we0,
        layer2_weight_tile_1_d0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_d0,
        layer2_weight_tile_2_address0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_address0,
        layer2_weight_tile_2_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_ce0,
        layer2_weight_tile_2_we0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_we0,
        layer2_weight_tile_2_d0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_d0,
        layer2_weight_tile_3_address0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_address0,
        layer2_weight_tile_3_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_ce0,
        layer2_weight_tile_3_we0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_we0,
        layer2_weight_tile_3_d0 => grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_d0);

    grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491 : component neural_network_neural_network_Pipeline_VITIS_LOOP_92_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_start,
        ap_done => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_done,
        ap_idle => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_idle,
        ap_ready => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_ready,
        cmp131 => cmp131_reg_826,
        layer2_weight_tile_address0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_address0,
        layer2_weight_tile_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_ce0,
        layer2_weight_tile_q0 => layer2_weight_tile_q0,
        layer2_weight_tile_1_address0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_1_address0,
        layer2_weight_tile_1_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_1_ce0,
        layer2_weight_tile_1_q0 => layer2_weight_tile_1_q0,
        layer2_weight_tile_2_address0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_2_address0,
        layer2_weight_tile_2_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_2_ce0,
        layer2_weight_tile_2_q0 => layer2_weight_tile_2_q0,
        layer2_weight_tile_3_address0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_3_address0,
        layer2_weight_tile_3_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_3_ce0,
        layer2_weight_tile_3_q0 => layer2_weight_tile_3_q0,
        tile_1 => tile_3_reg_816,
        layer1_output_address0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_address0,
        layer1_output_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_ce0,
        layer1_output_q0 => layer1_output_q0,
        layer1_output_1_address0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_1_address0,
        layer1_output_1_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_1_ce0,
        layer1_output_1_q0 => layer1_output_1_q0,
        layer1_output_2_address0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_2_address0,
        layer1_output_2_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_2_ce0,
        layer1_output_2_q0 => layer1_output_2_q0,
        layer1_output_3_address0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_3_address0,
        layer1_output_3_ce0 => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_3_ce0,
        layer1_output_3_q0 => layer1_output_3_q0,
        conv_i_i_le19_out_i => conv_i_i_le18_lcssa29_fu_296,
        conv_i_i_le19_out_o => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le19_out_o,
        conv_i_i_le19_out_o_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le19_out_o_ap_vld,
        conv_i_i_le17_out_i => conv_i_i_le16_lcssa27_fu_292,
        conv_i_i_le17_out_o => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le17_out_o,
        conv_i_i_le17_out_o_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le17_out_o_ap_vld,
        conv_i_i_le15_out_i => conv_i_i_le14_lcssa25_fu_288,
        conv_i_i_le15_out_o => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le15_out_o,
        conv_i_i_le15_out_o_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le15_out_o_ap_vld,
        conv_i_i_le13_out_i => conv_i_i_le12_lcssa23_fu_284,
        conv_i_i_le13_out_o => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le13_out_o,
        conv_i_i_le13_out_o_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le13_out_o_ap_vld,
        conv_i_i_le11_out_i => conv_i_i_le10_lcssa21_fu_280,
        conv_i_i_le11_out_o => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le11_out_o,
        conv_i_i_le11_out_o_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le11_out_o_ap_vld,
        p_0_0_0114_i3_out_i => p_0_0_0114_i1_fu_276,
        p_0_0_0114_i3_out_o => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_p_0_0_0114_i3_out_o,
        p_0_0_0114_i3_out_o_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_p_0_0_0114_i3_out_o_ap_vld);

    grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513 : component neural_network_neural_network_Pipeline_VITIS_LOOP_21_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_start,
        ap_done => grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_done,
        ap_idle => grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_idle,
        ap_ready => grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_ready,
        p_0_0_0114_i1 => p_0_0_0114_i1_fu_276,
        conv_i_i_le12_lcssa23 => conv_i_i_le12_lcssa23_fu_284,
        conv_i_i_le14_lcssa25 => conv_i_i_le14_lcssa25_fu_288,
        conv_i_i_le16_lcssa27 => conv_i_i_le16_lcssa27_fu_292,
        conv_i_i_le18_lcssa29 => conv_i_i_le18_lcssa29_fu_296,
        max_val_out => grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_max_val_out,
        max_val_out_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_max_val_out_ap_vld);

    grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523 : component neural_network_neural_network_Pipeline_VITIS_LOOP_26_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_start,
        ap_done => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_done,
        ap_idle => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_idle,
        ap_ready => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_ready,
        output_0 => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_0,
        output_0_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_0_ap_vld,
        output_4 => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_4,
        output_4_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_4_ap_vld,
        output_3 => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_3,
        output_3_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_3_ap_vld,
        output_2 => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_2,
        output_2_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_2_ap_vld,
        output_1 => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_1,
        output_1_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_1_ap_vld,
        conv_i_i_le10_lcssa21 => conv_i_i_le10_lcssa21_fu_280,
        conv_i_i_le12_lcssa23 => conv_i_i_le12_lcssa23_fu_284,
        conv_i_i_le14_lcssa25 => conv_i_i_le14_lcssa25_fu_288,
        conv_i_i_le16_lcssa27 => conv_i_i_le16_lcssa27_fu_292,
        conv_i_i_le18_lcssa29 => conv_i_i_le18_lcssa29_fu_296,
        conv_i_i13_i_i10 => grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_max_val_out,
        sum_2_out => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_sum_2_out,
        sum_2_out_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_sum_2_out_ap_vld);

    grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550 : component neural_network_neural_network_Pipeline_VITIS_LOOP_32_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_start,
        ap_done => grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_done,
        ap_idle => grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_idle,
        ap_ready => grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_ready,
        output_0_i => output_0_i,
        output_0_o => grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_0_o,
        output_0_o_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_0_o_ap_vld,
        output_4_i => output_4_i,
        output_4_o => grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_4_o,
        output_4_o_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_4_o_ap_vld,
        output_3_i => output_3_i,
        output_3_o => grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_3_o,
        output_3_o_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_3_o_ap_vld,
        output_2_i => output_2_i,
        output_2_o => grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_2_o,
        output_2_o_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_2_o_ap_vld,
        output_1_i => output_1_i,
        output_1_o => grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_1_o,
        output_1_o_ap_vld => grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_1_o_ap_vld,
        sext_ln34_1 => grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_sum_2_out);

    CONTROL_s_axi_U : component neural_network_CONTROL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CONTROL_AWVALID,
        AWREADY => s_axi_CONTROL_AWREADY,
        AWADDR => s_axi_CONTROL_AWADDR,
        WVALID => s_axi_CONTROL_WVALID,
        WREADY => s_axi_CONTROL_WREADY,
        WDATA => s_axi_CONTROL_WDATA,
        WSTRB => s_axi_CONTROL_WSTRB,
        ARVALID => s_axi_CONTROL_ARVALID,
        ARREADY => s_axi_CONTROL_ARREADY,
        ARADDR => s_axi_CONTROL_ARADDR,
        RVALID => s_axi_CONTROL_RVALID,
        RREADY => s_axi_CONTROL_RREADY,
        RDATA => s_axi_CONTROL_RDATA,
        RRESP => s_axi_CONTROL_RRESP,
        BVALID => s_axi_CONTROL_BVALID,
        BREADY => s_axi_CONTROL_BREADY,
        BRESP => s_axi_CONTROL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    INPUT_s_axi_U : component neural_network_INPUT_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_INPUT_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_INPUT_DATA_WIDTH)
    port map (
        AWVALID => s_axi_INPUT_AWVALID,
        AWREADY => s_axi_INPUT_AWREADY,
        AWADDR => s_axi_INPUT_AWADDR,
        WVALID => s_axi_INPUT_WVALID,
        WREADY => s_axi_INPUT_WREADY,
        WDATA => s_axi_INPUT_WDATA,
        WSTRB => s_axi_INPUT_WSTRB,
        ARVALID => s_axi_INPUT_ARVALID,
        ARREADY => s_axi_INPUT_ARREADY,
        ARADDR => s_axi_INPUT_ARADDR,
        RVALID => s_axi_INPUT_RVALID,
        RREADY => s_axi_INPUT_RREADY,
        RDATA => s_axi_INPUT_RDATA,
        RRESP => s_axi_INPUT_RRESP,
        BVALID => s_axi_INPUT_BVALID,
        BREADY => s_axi_INPUT_BREADY,
        BRESP => s_axi_INPUT_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        input_0 => input_0,
        input_1 => input_1,
        input_2 => input_2,
        input_3 => input_3,
        input_4 => input_4,
        input_5 => input_5,
        input_6 => input_6,
        input_7 => input_7,
        input_8 => input_8,
        input_9 => input_9,
        input_10 => input_10,
        input_11 => input_11,
        input_12 => input_12,
        input_13 => input_13,
        input_14 => input_14,
        input_15 => input_15,
        input_16 => input_16,
        input_17 => input_17);

    OUTPUT_s_axi_U : component neural_network_OUTPUT_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_OUTPUT_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_OUTPUT_DATA_WIDTH)
    port map (
        AWVALID => s_axi_OUTPUT_AWVALID,
        AWREADY => s_axi_OUTPUT_AWREADY,
        AWADDR => s_axi_OUTPUT_AWADDR,
        WVALID => s_axi_OUTPUT_WVALID,
        WREADY => s_axi_OUTPUT_WREADY,
        WDATA => s_axi_OUTPUT_WDATA,
        WSTRB => s_axi_OUTPUT_WSTRB,
        ARVALID => s_axi_OUTPUT_ARVALID,
        ARREADY => s_axi_OUTPUT_ARREADY,
        ARADDR => s_axi_OUTPUT_ARADDR,
        RVALID => s_axi_OUTPUT_RVALID,
        RREADY => s_axi_OUTPUT_RREADY,
        RDATA => s_axi_OUTPUT_RDATA,
        RRESP => s_axi_OUTPUT_RRESP,
        BVALID => s_axi_OUTPUT_BVALID,
        BREADY => s_axi_OUTPUT_BREADY,
        BRESP => s_axi_OUTPUT_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        output_0_o => output_0_o,
        output_0_o_ap_vld => output_0_o_ap_vld,
        output_0_i => output_0_i,
        output_1_o => output_1_o,
        output_1_o_ap_vld => output_1_o_ap_vld,
        output_1_i => output_1_i,
        output_2_o => output_2_o,
        output_2_o_ap_vld => output_2_o_ap_vld,
        output_2_i => output_2_i,
        output_3_o => output_3_o,
        output_3_o_ap_vld => output_3_o_ap_vld,
        output_3_i => output_3_i,
        output_4_o => output_4_o,
        output_4_o_ap_vld => output_4_o_ap_vld,
        output_4_i => output_4_i);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_ready = ap_const_logic_1)) then 
                    grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_ready = ap_const_logic_1)) then 
                    grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_ready = ap_const_logic_1)) then 
                    grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln60_fu_574_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_ready = ap_const_logic_1)) then 
                    grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_ready = ap_const_logic_1)) then 
                    grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln82_fu_600_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_ready = ap_const_logic_1)) then 
                    grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_ready = ap_const_logic_1)) then 
                    grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    tile_1_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_fu_574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tile_1_fu_272 <= ap_const_lv5_0;
            elsif (((icmp_ln82_fu_600_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                tile_1_fu_272 <= add_ln82_fu_606_p2;
            end if; 
        end if;
    end process;

    tile_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                tile_fu_156 <= ap_const_lv5_0;
            elsif (((icmp_ln60_fu_574_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tile_fu_156 <= add_ln60_fu_580_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                cmp131_reg_826 <= cmp131_fu_617_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le11_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                conv_i_i_le10_lcssa21_fu_280 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le11_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le13_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                conv_i_i_le12_lcssa23_fu_284 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le13_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le15_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                conv_i_i_le14_lcssa25_fu_288 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le15_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le17_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                conv_i_i_le16_lcssa27_fu_292 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le17_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le19_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                conv_i_i_le18_lcssa29_fu_296 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_conv_i_i_le19_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                input_0_read_reg_674 <= input_0;
                input_10_read_reg_724 <= input_10;
                input_11_read_reg_729 <= input_11;
                input_12_read_reg_734 <= input_12;
                input_13_read_reg_739 <= input_13;
                input_14_read_reg_744 <= input_14;
                input_15_read_reg_749 <= input_15;
                input_16_read_reg_754 <= input_16;
                input_17_read_reg_759 <= input_17;
                input_1_read_reg_679 <= input_1;
                input_2_read_reg_684 <= input_2;
                input_3_read_reg_689 <= input_3;
                input_4_read_reg_694 <= input_4;
                input_5_read_reg_699 <= input_5;
                input_6_read_reg_704 <= input_6;
                input_7_read_reg_709 <= input_7;
                input_8_read_reg_714 <= input_8;
                input_9_read_reg_719 <= input_9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_p_0_0_0114_i3_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                p_0_0_0114_i1_fu_276 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_p_0_0_0114_i3_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                tile_2_reg_764 <= tile_fu_156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tile_3_reg_816 <= tile_1_fu_272;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state6, grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_done, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_done, grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_done, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_done, grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_done, grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_done, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_done, icmp_ln60_fu_574_p2, ap_CS_fsm_state3, ap_CS_fsm_state5, icmp_ln82_fu_600_p2, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln60_fu_574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln82_fu_600_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln60_fu_580_p2 <= std_logic_vector(unsigned(tile_fu_156) + unsigned(ap_const_lv5_4));
    add_ln82_fu_606_p2 <= std_logic_vector(unsigned(tile_1_fu_272) + unsigned(ap_const_lv5_4));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_done)
    begin
        if ((grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_done)
    begin
        if ((grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_done)
    begin
        if ((grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_done)
    begin
        if ((grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_done)
    begin
        if ((grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_done)
    begin
        if ((grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_done)
    begin
        if ((grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_done, ap_CS_fsm_state15)
    begin
        if (((grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_done, ap_CS_fsm_state15)
    begin
        if (((grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    cmp131_fu_617_p2 <= "1" when (tile_3_reg_816 = ap_const_lv5_0) else "0";
    grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_start <= grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_start_reg;
    grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_start <= grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_start_reg;
    grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_start <= grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_start_reg;
    grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_start <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_start_reg;
    grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_start <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_start_reg;
    grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_start <= grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_start_reg;
    grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_start <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_start_reg;
    icmp_ln60_fu_574_p2 <= "1" when (unsigned(tile_fu_156) < unsigned(ap_const_lv5_14)) else "0";
    icmp_ln82_fu_600_p2 <= "1" when (unsigned(tile_1_fu_272) < unsigned(ap_const_lv5_14)) else "0";

    layer1_output_1_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_address0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_1_address0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer1_output_1_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_output_1_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_address0;
        else 
            layer1_output_1_address0 <= "XXX";
        end if; 
    end process;


    layer1_output_1_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_ce0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_1_ce0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer1_output_1_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_output_1_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_ce0;
        else 
            layer1_output_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_output_1_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_output_1_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_1_we0;
        else 
            layer1_output_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_output_2_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_address0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_2_address0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer1_output_2_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_output_2_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_address0;
        else 
            layer1_output_2_address0 <= "XXX";
        end if; 
    end process;


    layer1_output_2_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_ce0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_2_ce0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer1_output_2_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_output_2_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_ce0;
        else 
            layer1_output_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_output_2_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_output_2_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_2_we0;
        else 
            layer1_output_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_output_3_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_address0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_3_address0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer1_output_3_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_output_3_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_address0;
        else 
            layer1_output_3_address0 <= "XXX";
        end if; 
    end process;


    layer1_output_3_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_ce0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_3_ce0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer1_output_3_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_output_3_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_ce0;
        else 
            layer1_output_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_output_3_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_output_3_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_3_we0;
        else 
            layer1_output_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_output_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_address0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_address0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer1_output_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_output_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_address0;
        else 
            layer1_output_address0 <= "XXX";
        end if; 
    end process;


    layer1_output_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_ce0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_ce0, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer1_output_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer1_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_output_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_ce0;
        else 
            layer1_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_output_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_output_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_output_we0;
        else 
            layer1_output_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_10_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_10_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_10_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_address0;
        else 
            layer1_weight_tile_10_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_10_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_10_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_10_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_ce0;
        else 
            layer1_weight_tile_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_10_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_10_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_10_we0;
        else 
            layer1_weight_tile_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_11_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_11_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_11_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_address0;
        else 
            layer1_weight_tile_11_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_11_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_11_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_11_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_ce0;
        else 
            layer1_weight_tile_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_11_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_11_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_11_we0;
        else 
            layer1_weight_tile_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_12_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_12_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_12_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_address0;
        else 
            layer1_weight_tile_12_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_12_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_12_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_12_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_ce0;
        else 
            layer1_weight_tile_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_12_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_12_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_12_we0;
        else 
            layer1_weight_tile_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_13_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_13_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_13_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_address0;
        else 
            layer1_weight_tile_13_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_13_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_13_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_13_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_ce0;
        else 
            layer1_weight_tile_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_13_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_13_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_13_we0;
        else 
            layer1_weight_tile_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_14_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_14_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_14_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_address0;
        else 
            layer1_weight_tile_14_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_14_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_14_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_14_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_ce0;
        else 
            layer1_weight_tile_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_14_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_14_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_14_we0;
        else 
            layer1_weight_tile_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_15_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_15_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_15_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_address0;
        else 
            layer1_weight_tile_15_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_15_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_15_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_15_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_ce0;
        else 
            layer1_weight_tile_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_15_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_15_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_15_we0;
        else 
            layer1_weight_tile_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_16_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_16_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_16_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_16_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_address0;
        else 
            layer1_weight_tile_16_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_16_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_16_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_16_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_16_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_ce0;
        else 
            layer1_weight_tile_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_16_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_16_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_16_we0;
        else 
            layer1_weight_tile_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_17_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_17_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_17_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_17_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_address0;
        else 
            layer1_weight_tile_17_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_17_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_17_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_17_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_17_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_ce0;
        else 
            layer1_weight_tile_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_17_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_17_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_17_we0;
        else 
            layer1_weight_tile_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_1_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_1_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_1_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_address0;
        else 
            layer1_weight_tile_1_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_1_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_1_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_1_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_ce0;
        else 
            layer1_weight_tile_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_1_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_1_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_1_we0;
        else 
            layer1_weight_tile_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_2_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_2_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_2_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_address0;
        else 
            layer1_weight_tile_2_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_2_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_2_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_2_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_ce0;
        else 
            layer1_weight_tile_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_2_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_2_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_2_we0;
        else 
            layer1_weight_tile_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_3_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_3_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_3_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_address0;
        else 
            layer1_weight_tile_3_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_3_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_3_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_3_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_ce0;
        else 
            layer1_weight_tile_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_3_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_3_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_3_we0;
        else 
            layer1_weight_tile_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_4_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_4_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_4_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_address0;
        else 
            layer1_weight_tile_4_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_4_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_4_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_4_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_ce0;
        else 
            layer1_weight_tile_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_4_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_4_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_4_we0;
        else 
            layer1_weight_tile_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_5_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_5_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_5_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_address0;
        else 
            layer1_weight_tile_5_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_5_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_5_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_5_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_ce0;
        else 
            layer1_weight_tile_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_5_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_5_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_5_we0;
        else 
            layer1_weight_tile_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_6_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_6_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_6_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_address0;
        else 
            layer1_weight_tile_6_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_6_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_6_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_6_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_ce0;
        else 
            layer1_weight_tile_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_6_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_6_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_6_we0;
        else 
            layer1_weight_tile_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_7_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_7_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_7_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_address0;
        else 
            layer1_weight_tile_7_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_7_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_7_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_7_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_ce0;
        else 
            layer1_weight_tile_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_7_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_7_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_7_we0;
        else 
            layer1_weight_tile_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_8_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_8_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_8_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_address0;
        else 
            layer1_weight_tile_8_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_8_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_8_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_8_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_ce0;
        else 
            layer1_weight_tile_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_8_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_8_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_8_we0;
        else 
            layer1_weight_tile_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_9_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_9_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_9_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_address0;
        else 
            layer1_weight_tile_9_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_9_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_9_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_9_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_ce0;
        else 
            layer1_weight_tile_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_9_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_9_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_9_we0;
        else 
            layer1_weight_tile_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_address0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_address0;
        else 
            layer1_weight_tile_address0 <= "XX";
        end if; 
    end process;


    layer1_weight_tile_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_ce0, grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer1_weight_tile_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_layer1_weight_tile_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_ce0;
        else 
            layer1_weight_tile_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer1_weight_tile_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer1_weight_tile_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_layer1_weight_tile_we0;
        else 
            layer1_weight_tile_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_weight_tile_1_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_address0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_1_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer2_weight_tile_1_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer2_weight_tile_1_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_address0;
        else 
            layer2_weight_tile_1_address0 <= "XXX";
        end if; 
    end process;


    layer2_weight_tile_1_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_ce0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer2_weight_tile_1_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer2_weight_tile_1_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_ce0;
        else 
            layer2_weight_tile_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_weight_tile_1_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer2_weight_tile_1_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_1_we0;
        else 
            layer2_weight_tile_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_weight_tile_2_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_address0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_2_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer2_weight_tile_2_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer2_weight_tile_2_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_address0;
        else 
            layer2_weight_tile_2_address0 <= "XXX";
        end if; 
    end process;


    layer2_weight_tile_2_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_ce0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_2_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer2_weight_tile_2_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer2_weight_tile_2_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_ce0;
        else 
            layer2_weight_tile_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_weight_tile_2_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer2_weight_tile_2_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_2_we0;
        else 
            layer2_weight_tile_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_weight_tile_3_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_address0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_3_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer2_weight_tile_3_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer2_weight_tile_3_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_address0;
        else 
            layer2_weight_tile_3_address0 <= "XXX";
        end if; 
    end process;


    layer2_weight_tile_3_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_ce0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_3_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer2_weight_tile_3_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer2_weight_tile_3_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_ce0;
        else 
            layer2_weight_tile_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_weight_tile_3_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer2_weight_tile_3_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_3_we0;
        else 
            layer2_weight_tile_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_weight_tile_address0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_address0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer2_weight_tile_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer2_weight_tile_address0 <= grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_address0;
        else 
            layer2_weight_tile_address0 <= "XXX";
        end if; 
    end process;


    layer2_weight_tile_ce0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_ce0, grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            layer2_weight_tile_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_layer2_weight_tile_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer2_weight_tile_ce0 <= grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_ce0;
        else 
            layer2_weight_tile_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer2_weight_tile_we0_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            layer2_weight_tile_we0 <= grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_layer2_weight_tile_we0;
        else 
            layer2_weight_tile_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_0_o_assign_proc : process(output_0_i, grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_0, grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_0_ap_vld, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_0_o, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_0_o_ap_vld, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if (((grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            output_0_o <= grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_0_o;
        elsif (((grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            output_0_o <= grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_0;
        else 
            output_0_o <= output_0_i;
        end if; 
    end process;


    output_0_o_ap_vld_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_0_ap_vld, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_0_o_ap_vld, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            output_0_o_ap_vld <= grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_0_o_ap_vld;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_0_o_ap_vld <= grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_0_ap_vld;
        else 
            output_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    output_1_o_assign_proc : process(output_1_i, grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_1, grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_1_ap_vld, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_1_o, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_1_o_ap_vld, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if (((grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            output_1_o <= grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_1_o;
        elsif (((grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            output_1_o <= grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_1;
        else 
            output_1_o <= output_1_i;
        end if; 
    end process;


    output_1_o_ap_vld_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_1_ap_vld, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_1_o_ap_vld, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            output_1_o_ap_vld <= grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_1_o_ap_vld;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_1_o_ap_vld <= grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_1_ap_vld;
        else 
            output_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    output_2_o_assign_proc : process(output_2_i, grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_2, grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_2_ap_vld, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_2_o, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_2_o_ap_vld, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if (((grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            output_2_o <= grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_2_o;
        elsif (((grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            output_2_o <= grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_2;
        else 
            output_2_o <= output_2_i;
        end if; 
    end process;


    output_2_o_ap_vld_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_2_ap_vld, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_2_o_ap_vld, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            output_2_o_ap_vld <= grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_2_o_ap_vld;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_2_o_ap_vld <= grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_2_ap_vld;
        else 
            output_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    output_3_o_assign_proc : process(output_3_i, grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_3, grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_3_ap_vld, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_3_o, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_3_o_ap_vld, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if (((grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            output_3_o <= grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_3_o;
        elsif (((grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_3_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            output_3_o <= grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_3;
        else 
            output_3_o <= output_3_i;
        end if; 
    end process;


    output_3_o_ap_vld_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_3_ap_vld, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_3_o_ap_vld, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            output_3_o_ap_vld <= grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_3_o_ap_vld;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_3_o_ap_vld <= grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_3_ap_vld;
        else 
            output_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    output_4_o_assign_proc : process(output_4_i, grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_4, grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_4_ap_vld, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_4_o, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_4_o_ap_vld, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if (((grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            output_4_o <= grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_4_o;
        elsif (((grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_4_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            output_4_o <= grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_4;
        else 
            output_4_o <= output_4_i;
        end if; 
    end process;


    output_4_o_ap_vld_assign_proc : process(grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_4_ap_vld, grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_4_o_ap_vld, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            output_4_o_ap_vld <= grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_output_4_o_ap_vld;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_4_o_ap_vld <= grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_output_4_ap_vld;
        else 
            output_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
