// Seed: 3887150442
module module_0;
  logic [(  1 'b0 ) : (  -1  )  <<  1] id_1;
  ;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1#(.id_1(-1)) = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd29,
    parameter id_4 = 32'd73,
    parameter id_5 = 32'd21
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  inout supply1 id_3;
  inout wire _id_2;
  output wire id_1;
  logic [id_2 : id_4] _id_5;
  ;
  assign id_3 = -1;
  tri0 [id_5  <  1 'h0 : 1] id_6 = 1'h0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_5 = id_2;
endmodule
