Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Mon Dec  1 13:25:50 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt e155_project_fpga_impl_1.twr e155_project_fpga_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 99.6711%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 1 Start or End Points      |           Type           
-------------------------------------------------------------------
to_light                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         1
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          25.554 ns |         39.133 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_string1/led_num_133__i9/D            |    8.056 ns 
led_string1/led_num_133__i8/D            |    8.333 ns 
led_string1/led_num_133__i7/D            |    8.610 ns 
led_string1/state_i2/D                   |    8.911 ns 
led_string1/led_num_133__i6/D            |    9.442 ns 
led_string1/led_num_133__i5/D            |    9.719 ns 
led_string1/led_num_133__i4/D            |    9.996 ns 
led_string1/led_num_133__i3/D            |   10.273 ns 
led_string1/single_led/state_i3/D        |   10.299 ns 
led_string1/single_led/rgb_shift_i23/SP  |   10.391 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : led_string1/state_i3/Q  (SLICE_R18C4D)
Path End         : led_string1/led_num_133__i9/D  (SLICE_R16C4B)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 12
Delay Ratio      : 56.6% (route), 43.4% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.056 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  62      
led_string1/single_led/counter_high/clk                      NET DELAY               5.499                  5.499  62      
led_string1/state_i3/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
led_string1/state_i3/CK->led_string1/state_i3/Q
                                          SLICE_R18C4D       CLK_TO_Q1_DELAY         1.388                  6.887  6       
led_string1/state[2]_2                                       NET DELAY               2.075                  8.962  6       
led_string1/i1388_2_lut_3_lut/C->led_string1/i1388_2_lut_3_lut/Z
                                          SLICE_R17C3C       B0_TO_F0_DELAY          0.449                  9.411  2       
led_string1/inc_num                                          NET DELAY               3.080                 12.491  2       
led_string1/led_num_133_add_4_1/B1->led_string1/led_num_133_add_4_1/CO1
                                          SLICE_R16C3A       B1_TO_COUT1_DELAY       0.357                 12.848  2       
led_string1/n1034                                            NET DELAY               0.000                 12.848  2       
led_string1/led_num_133_add_4_3/CI0->led_string1/led_num_133_add_4_3/CO0
                                          SLICE_R16C3B       CIN0_TO_COUT0_DELAY     0.277                 13.125  2       
led_string1/n2178                                            NET DELAY               0.000                 13.125  2       
led_string1/led_num_133_add_4_3/CI1->led_string1/led_num_133_add_4_3/CO1
                                          SLICE_R16C3B       CIN1_TO_COUT1_DELAY     0.277                 13.402  2       
led_string1/n1036                                            NET DELAY               0.000                 13.402  2       
led_string1/led_num_133_add_4_5/CI0->led_string1/led_num_133_add_4_5/CO0
                                          SLICE_R16C3C       CIN0_TO_COUT0_DELAY     0.277                 13.679  2       
led_string1/n2181                                            NET DELAY               0.000                 13.679  2       
led_string1/led_num_133_add_4_5/CI1->led_string1/led_num_133_add_4_5/CO1
                                          SLICE_R16C3C       CIN1_TO_COUT1_DELAY     0.277                 13.956  2       
led_string1/n1038                                            NET DELAY               0.000                 13.956  2       
led_string1/led_num_133_add_4_7/CI0->led_string1/led_num_133_add_4_7/CO0
                                          SLICE_R16C3D       CIN0_TO_COUT0_DELAY     0.277                 14.233  2       
led_string1/n2184                                            NET DELAY               0.000                 14.233  2       
led_string1/led_num_133_add_4_7/CI1->led_string1/led_num_133_add_4_7/CO1
                                          SLICE_R16C3D       CIN1_TO_COUT1_DELAY     0.277                 14.510  2       
led_string1/n1040                                            NET DELAY               0.555                 15.065  2       
led_string1/led_num_133_add_4_9/CI0->led_string1/led_num_133_add_4_9/CO0
                                          SLICE_R16C4A       CIN0_TO_COUT0_DELAY     0.277                 15.342  2       
led_string1/n2187                                            NET DELAY               0.000                 15.342  2       
led_string1/led_num_133_add_4_9/CI1->led_string1/led_num_133_add_4_9/CO1
                                          SLICE_R16C4A       CIN1_TO_COUT1_DELAY     0.277                 15.619  2       
led_string1/n1042                                            NET DELAY               0.661                 16.280  2       
led_string1/led_num_133_add_4_11/D0->led_string1/led_num_133_add_4_11/S0
                                          SLICE_R16C4B       D0_TO_F0_DELAY          0.476                 16.756  1       
led_string1/led_num_9__N_1[9]                                NET DELAY               0.000                 16.756  1       
led_string1/led_num_133__i9/D                                ENDPOINT                0.000                 16.756  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  62      
led_string1/single_led/counter_high/clk                      NET DELAY               4.177                 25.010  62      
led_string1/led_num_133__i9/CK                               CLOCK PIN               0.000                 25.010  1       
                                                             Uncertainty          -(0.000)                 25.010  
                                                             Setup time           -(0.198)                 24.812  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              24.812  
Arrival Time                                                                                            -(16.755)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        8.056  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/state_i3/Q  (SLICE_R18C4D)
Path End         : led_string1/led_num_133__i8/D  (SLICE_R16C4A)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 11
Delay Ratio      : 58.0% (route), 42.0% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.333 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  62      
led_string1/single_led/counter_high/clk                      NET DELAY               5.499                  5.499  62      
led_string1/state_i3/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
led_string1/state_i3/CK->led_string1/state_i3/Q
                                          SLICE_R18C4D       CLK_TO_Q1_DELAY         1.388                  6.887  6       
led_string1/state[2]_2                                       NET DELAY               2.075                  8.962  6       
led_string1/i1388_2_lut_3_lut/C->led_string1/i1388_2_lut_3_lut/Z
                                          SLICE_R17C3C       B0_TO_F0_DELAY          0.449                  9.411  2       
led_string1/inc_num                                          NET DELAY               3.080                 12.491  2       
led_string1/led_num_133_add_4_1/B1->led_string1/led_num_133_add_4_1/CO1
                                          SLICE_R16C3A       B1_TO_COUT1_DELAY       0.357                 12.848  2       
led_string1/n1034                                            NET DELAY               0.000                 12.848  2       
led_string1/led_num_133_add_4_3/CI0->led_string1/led_num_133_add_4_3/CO0
                                          SLICE_R16C3B       CIN0_TO_COUT0_DELAY     0.277                 13.125  2       
led_string1/n2178                                            NET DELAY               0.000                 13.125  2       
led_string1/led_num_133_add_4_3/CI1->led_string1/led_num_133_add_4_3/CO1
                                          SLICE_R16C3B       CIN1_TO_COUT1_DELAY     0.277                 13.402  2       
led_string1/n1036                                            NET DELAY               0.000                 13.402  2       
led_string1/led_num_133_add_4_5/CI0->led_string1/led_num_133_add_4_5/CO0
                                          SLICE_R16C3C       CIN0_TO_COUT0_DELAY     0.277                 13.679  2       
led_string1/n2181                                            NET DELAY               0.000                 13.679  2       
led_string1/led_num_133_add_4_5/CI1->led_string1/led_num_133_add_4_5/CO1
                                          SLICE_R16C3C       CIN1_TO_COUT1_DELAY     0.277                 13.956  2       
led_string1/n1038                                            NET DELAY               0.000                 13.956  2       
led_string1/led_num_133_add_4_7/CI0->led_string1/led_num_133_add_4_7/CO0
                                          SLICE_R16C3D       CIN0_TO_COUT0_DELAY     0.277                 14.233  2       
led_string1/n2184                                            NET DELAY               0.000                 14.233  2       
led_string1/led_num_133_add_4_7/CI1->led_string1/led_num_133_add_4_7/CO1
                                          SLICE_R16C3D       CIN1_TO_COUT1_DELAY     0.277                 14.510  2       
led_string1/n1040                                            NET DELAY               0.555                 15.065  2       
led_string1/led_num_133_add_4_9/CI0->led_string1/led_num_133_add_4_9/CO0
                                          SLICE_R16C4A       CIN0_TO_COUT0_DELAY     0.277                 15.342  2       
led_string1/n2187                                            NET DELAY               0.661                 16.003  2       
led_string1/led_num_133_add_4_9/D1->led_string1/led_num_133_add_4_9/S1
                                          SLICE_R16C4A       D1_TO_F1_DELAY          0.476                 16.479  1       
led_string1/led_num_9__N_1[8]                                NET DELAY               0.000                 16.479  1       
led_string1/led_num_133__i8/D                                ENDPOINT                0.000                 16.479  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  62      
led_string1/single_led/counter_high/clk                      NET DELAY               4.177                 25.010  62      
{led_string1/led_num_133__i7/CK   led_string1/led_num_133__i8/CK}
                                                             CLOCK PIN               0.000                 25.010  1       
                                                             Uncertainty          -(0.000)                 25.010  
                                                             Setup time           -(0.198)                 24.812  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              24.812  
Arrival Time                                                                                            -(16.478)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        8.333  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/state_i3/Q  (SLICE_R18C4D)
Path End         : led_string1/led_num_133__i7/D  (SLICE_R16C4A)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 10
Delay Ratio      : 59.5% (route), 40.5% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.610 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  62      
led_string1/single_led/counter_high/clk                      NET DELAY               5.499                  5.499  62      
led_string1/state_i3/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
led_string1/state_i3/CK->led_string1/state_i3/Q
                                          SLICE_R18C4D       CLK_TO_Q1_DELAY         1.388                  6.887  6       
led_string1/state[2]_2                                       NET DELAY               2.075                  8.962  6       
led_string1/i1388_2_lut_3_lut/C->led_string1/i1388_2_lut_3_lut/Z
                                          SLICE_R17C3C       B0_TO_F0_DELAY          0.449                  9.411  2       
led_string1/inc_num                                          NET DELAY               3.080                 12.491  2       
led_string1/led_num_133_add_4_1/B1->led_string1/led_num_133_add_4_1/CO1
                                          SLICE_R16C3A       B1_TO_COUT1_DELAY       0.357                 12.848  2       
led_string1/n1034                                            NET DELAY               0.000                 12.848  2       
led_string1/led_num_133_add_4_3/CI0->led_string1/led_num_133_add_4_3/CO0
                                          SLICE_R16C3B       CIN0_TO_COUT0_DELAY     0.277                 13.125  2       
led_string1/n2178                                            NET DELAY               0.000                 13.125  2       
led_string1/led_num_133_add_4_3/CI1->led_string1/led_num_133_add_4_3/CO1
                                          SLICE_R16C3B       CIN1_TO_COUT1_DELAY     0.277                 13.402  2       
led_string1/n1036                                            NET DELAY               0.000                 13.402  2       
led_string1/led_num_133_add_4_5/CI0->led_string1/led_num_133_add_4_5/CO0
                                          SLICE_R16C3C       CIN0_TO_COUT0_DELAY     0.277                 13.679  2       
led_string1/n2181                                            NET DELAY               0.000                 13.679  2       
led_string1/led_num_133_add_4_5/CI1->led_string1/led_num_133_add_4_5/CO1
                                          SLICE_R16C3C       CIN1_TO_COUT1_DELAY     0.277                 13.956  2       
led_string1/n1038                                            NET DELAY               0.000                 13.956  2       
led_string1/led_num_133_add_4_7/CI0->led_string1/led_num_133_add_4_7/CO0
                                          SLICE_R16C3D       CIN0_TO_COUT0_DELAY     0.277                 14.233  2       
led_string1/n2184                                            NET DELAY               0.000                 14.233  2       
led_string1/led_num_133_add_4_7/CI1->led_string1/led_num_133_add_4_7/CO1
                                          SLICE_R16C3D       CIN1_TO_COUT1_DELAY     0.277                 14.510  2       
led_string1/n1040                                            NET DELAY               1.216                 15.726  2       
led_string1/led_num_133_add_4_9/D0->led_string1/led_num_133_add_4_9/S0
                                          SLICE_R16C4A       D0_TO_F0_DELAY          0.476                 16.202  1       
led_string1/led_num_9__N_1[7]                                NET DELAY               0.000                 16.202  1       
led_string1/led_num_133__i7/D                                ENDPOINT                0.000                 16.202  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  62      
led_string1/single_led/counter_high/clk                      NET DELAY               4.177                 25.010  62      
{led_string1/led_num_133__i7/CK   led_string1/led_num_133__i8/CK}
                                                             CLOCK PIN               0.000                 25.010  1       
                                                             Uncertainty          -(0.000)                 25.010  
                                                             Setup time           -(0.198)                 24.812  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              24.812  
Arrival Time                                                                                            -(16.201)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        8.610  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/led_num_133__i9/Q  (SLICE_R16C4B)
Path End         : led_string1/state_i2/D  (SLICE_R17C4A)
Source Clock     : clk (F)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 75.4% (route), 24.6% (logic)
Clock Skew       : 1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.911 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  62      
led_string1/single_led/counter_high/clk                      NET DELAY           4.177                  4.177  62      
led_string1/led_num_133__i9/CK                               CLOCK PIN           0.000                  4.177  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_string1/led_num_133__i9/CK->led_string1/led_num_133__i9/Q
                                          SLICE_R16C4B       CLK_TO_Q0_DELAY     1.388                  5.565  2       
led_string1/led_num[9]                                       NET DELAY           2.736                  8.301  2       
led_string1/i6_4_lut/A->led_string1/i6_4_lut/Z
                                          SLICE_R16C2A       A0_TO_F0_DELAY      0.449                  8.750  1       
led_string1/n14                                              NET DELAY           2.168                 10.918  1       
led_string1/i7_4_lut/B->led_string1/i7_4_lut/Z
                                          SLICE_R17C3A       D1_TO_F1_DELAY      0.449                 11.367  1       
led_string1/n1334                                            NET DELAY           2.168                 13.535  1       
led_string1/i1_4_lut/A->led_string1/i1_4_lut/Z
                                          SLICE_R17C3B       D1_TO_F1_DELAY      0.449                 13.984  1       
led_string1/n1336                                            NET DELAY           2.763                 16.747  1       
led_string1/i263_4_lut/B->led_string1/i263_4_lut/Z
                                          SLICE_R17C4A       D1_TO_F1_DELAY      0.476                 17.223  1       
led_string1/nextstate[1]                                     NET DELAY           0.000                 17.223  1       
led_string1/state_i2/D                                       ENDPOINT            0.000                 17.223  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  62      
led_string1/single_led/counter_high/clk                      NET DELAY           5.499                 26.332  62      
led_string1/state_i2/CK                                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(17.222)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.911  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/state_i3/Q  (SLICE_R18C4D)
Path End         : led_string1/led_num_133__i6/D  (SLICE_R16C3D)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 9
Delay Ratio      : 58.9% (route), 41.1% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.442 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  62      
led_string1/single_led/counter_high/clk                      NET DELAY               5.499                  5.499  62      
led_string1/state_i3/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
led_string1/state_i3/CK->led_string1/state_i3/Q
                                          SLICE_R18C4D       CLK_TO_Q1_DELAY         1.388                  6.887  6       
led_string1/state[2]_2                                       NET DELAY               2.075                  8.962  6       
led_string1/i1388_2_lut_3_lut/C->led_string1/i1388_2_lut_3_lut/Z
                                          SLICE_R17C3C       B0_TO_F0_DELAY          0.449                  9.411  2       
led_string1/inc_num                                          NET DELAY               3.080                 12.491  2       
led_string1/led_num_133_add_4_1/B1->led_string1/led_num_133_add_4_1/CO1
                                          SLICE_R16C3A       B1_TO_COUT1_DELAY       0.357                 12.848  2       
led_string1/n1034                                            NET DELAY               0.000                 12.848  2       
led_string1/led_num_133_add_4_3/CI0->led_string1/led_num_133_add_4_3/CO0
                                          SLICE_R16C3B       CIN0_TO_COUT0_DELAY     0.277                 13.125  2       
led_string1/n2178                                            NET DELAY               0.000                 13.125  2       
led_string1/led_num_133_add_4_3/CI1->led_string1/led_num_133_add_4_3/CO1
                                          SLICE_R16C3B       CIN1_TO_COUT1_DELAY     0.277                 13.402  2       
led_string1/n1036                                            NET DELAY               0.000                 13.402  2       
led_string1/led_num_133_add_4_5/CI0->led_string1/led_num_133_add_4_5/CO0
                                          SLICE_R16C3C       CIN0_TO_COUT0_DELAY     0.277                 13.679  2       
led_string1/n2181                                            NET DELAY               0.000                 13.679  2       
led_string1/led_num_133_add_4_5/CI1->led_string1/led_num_133_add_4_5/CO1
                                          SLICE_R16C3C       CIN1_TO_COUT1_DELAY     0.277                 13.956  2       
led_string1/n1038                                            NET DELAY               0.000                 13.956  2       
led_string1/led_num_133_add_4_7/CI0->led_string1/led_num_133_add_4_7/CO0
                                          SLICE_R16C3D       CIN0_TO_COUT0_DELAY     0.277                 14.233  2       
led_string1/n2184                                            NET DELAY               0.661                 14.894  2       
led_string1/led_num_133_add_4_7/D1->led_string1/led_num_133_add_4_7/S1
                                          SLICE_R16C3D       D1_TO_F1_DELAY          0.476                 15.370  1       
led_string1/led_num_9__N_1[6]                                NET DELAY               0.000                 15.370  1       
led_string1/led_num_133__i6/D                                ENDPOINT                0.000                 15.370  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  62      
led_string1/single_led/counter_high/clk                      NET DELAY               4.177                 25.010  62      
{led_string1/led_num_133__i5/CK   led_string1/led_num_133__i6/CK}
                                                             CLOCK PIN               0.000                 25.010  1       
                                                             Uncertainty          -(0.000)                 25.010  
                                                             Setup time           -(0.198)                 24.812  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              24.812  
Arrival Time                                                                                            -(15.369)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.442  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/state_i3/Q  (SLICE_R18C4D)
Path End         : led_string1/led_num_133__i5/D  (SLICE_R16C3D)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 8
Delay Ratio      : 60.6% (route), 39.4% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.719 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  62      
led_string1/single_led/counter_high/clk                      NET DELAY               5.499                  5.499  62      
led_string1/state_i3/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
led_string1/state_i3/CK->led_string1/state_i3/Q
                                          SLICE_R18C4D       CLK_TO_Q1_DELAY         1.388                  6.887  6       
led_string1/state[2]_2                                       NET DELAY               2.075                  8.962  6       
led_string1/i1388_2_lut_3_lut/C->led_string1/i1388_2_lut_3_lut/Z
                                          SLICE_R17C3C       B0_TO_F0_DELAY          0.449                  9.411  2       
led_string1/inc_num                                          NET DELAY               3.080                 12.491  2       
led_string1/led_num_133_add_4_1/B1->led_string1/led_num_133_add_4_1/CO1
                                          SLICE_R16C3A       B1_TO_COUT1_DELAY       0.357                 12.848  2       
led_string1/n1034                                            NET DELAY               0.000                 12.848  2       
led_string1/led_num_133_add_4_3/CI0->led_string1/led_num_133_add_4_3/CO0
                                          SLICE_R16C3B       CIN0_TO_COUT0_DELAY     0.277                 13.125  2       
led_string1/n2178                                            NET DELAY               0.000                 13.125  2       
led_string1/led_num_133_add_4_3/CI1->led_string1/led_num_133_add_4_3/CO1
                                          SLICE_R16C3B       CIN1_TO_COUT1_DELAY     0.277                 13.402  2       
led_string1/n1036                                            NET DELAY               0.000                 13.402  2       
led_string1/led_num_133_add_4_5/CI0->led_string1/led_num_133_add_4_5/CO0
                                          SLICE_R16C3C       CIN0_TO_COUT0_DELAY     0.277                 13.679  2       
led_string1/n2181                                            NET DELAY               0.000                 13.679  2       
led_string1/led_num_133_add_4_5/CI1->led_string1/led_num_133_add_4_5/CO1
                                          SLICE_R16C3C       CIN1_TO_COUT1_DELAY     0.277                 13.956  2       
led_string1/n1038                                            NET DELAY               0.661                 14.617  2       
led_string1/led_num_133_add_4_7/D0->led_string1/led_num_133_add_4_7/S0
                                          SLICE_R16C3D       D0_TO_F0_DELAY          0.476                 15.093  1       
led_string1/led_num_9__N_1[5]                                NET DELAY               0.000                 15.093  1       
led_string1/led_num_133__i5/D                                ENDPOINT                0.000                 15.093  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  62      
led_string1/single_led/counter_high/clk                      NET DELAY               4.177                 25.010  62      
{led_string1/led_num_133__i5/CK   led_string1/led_num_133__i6/CK}
                                                             CLOCK PIN               0.000                 25.010  1       
                                                             Uncertainty          -(0.000)                 25.010  
                                                             Setup time           -(0.198)                 24.812  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              24.812  
Arrival Time                                                                                            -(15.092)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/state_i3/Q  (SLICE_R18C4D)
Path End         : led_string1/led_num_133__i4/D  (SLICE_R16C3C)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 7
Delay Ratio      : 62.4% (route), 37.6% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.996 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  62      
led_string1/single_led/counter_high/clk                      NET DELAY               5.499                  5.499  62      
led_string1/state_i3/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
led_string1/state_i3/CK->led_string1/state_i3/Q
                                          SLICE_R18C4D       CLK_TO_Q1_DELAY         1.388                  6.887  6       
led_string1/state[2]_2                                       NET DELAY               2.075                  8.962  6       
led_string1/i1388_2_lut_3_lut/C->led_string1/i1388_2_lut_3_lut/Z
                                          SLICE_R17C3C       B0_TO_F0_DELAY          0.449                  9.411  2       
led_string1/inc_num                                          NET DELAY               3.080                 12.491  2       
led_string1/led_num_133_add_4_1/B1->led_string1/led_num_133_add_4_1/CO1
                                          SLICE_R16C3A       B1_TO_COUT1_DELAY       0.357                 12.848  2       
led_string1/n1034                                            NET DELAY               0.000                 12.848  2       
led_string1/led_num_133_add_4_3/CI0->led_string1/led_num_133_add_4_3/CO0
                                          SLICE_R16C3B       CIN0_TO_COUT0_DELAY     0.277                 13.125  2       
led_string1/n2178                                            NET DELAY               0.000                 13.125  2       
led_string1/led_num_133_add_4_3/CI1->led_string1/led_num_133_add_4_3/CO1
                                          SLICE_R16C3B       CIN1_TO_COUT1_DELAY     0.277                 13.402  2       
led_string1/n1036                                            NET DELAY               0.000                 13.402  2       
led_string1/led_num_133_add_4_5/CI0->led_string1/led_num_133_add_4_5/CO0
                                          SLICE_R16C3C       CIN0_TO_COUT0_DELAY     0.277                 13.679  2       
led_string1/n2181                                            NET DELAY               0.661                 14.340  2       
led_string1/led_num_133_add_4_5/D1->led_string1/led_num_133_add_4_5/S1
                                          SLICE_R16C3C       D1_TO_F1_DELAY          0.476                 14.816  1       
led_string1/led_num_9__N_1[4]                                NET DELAY               0.000                 14.816  1       
led_string1/led_num_133__i4/D                                ENDPOINT                0.000                 14.816  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  62      
led_string1/single_led/counter_high/clk                      NET DELAY               4.177                 25.010  62      
{led_string1/led_num_133__i3/CK   led_string1/led_num_133__i4/CK}
                                                             CLOCK PIN               0.000                 25.010  1       
                                                             Uncertainty          -(0.000)                 25.010  
                                                             Setup time           -(0.198)                 24.812  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              24.812  
Arrival Time                                                                                            -(14.815)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.996  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/state_i3/Q  (SLICE_R18C4D)
Path End         : led_string1/led_num_133__i3/D  (SLICE_R16C3C)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 6
Delay Ratio      : 64.3% (route), 35.7% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.273 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  62      
led_string1/single_led/counter_high/clk                      NET DELAY               5.499                  5.499  62      
led_string1/state_i3/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
led_string1/state_i3/CK->led_string1/state_i3/Q
                                          SLICE_R18C4D       CLK_TO_Q1_DELAY         1.388                  6.887  6       
led_string1/state[2]_2                                       NET DELAY               2.075                  8.962  6       
led_string1/i1388_2_lut_3_lut/C->led_string1/i1388_2_lut_3_lut/Z
                                          SLICE_R17C3C       B0_TO_F0_DELAY          0.449                  9.411  2       
led_string1/inc_num                                          NET DELAY               3.080                 12.491  2       
led_string1/led_num_133_add_4_1/B1->led_string1/led_num_133_add_4_1/CO1
                                          SLICE_R16C3A       B1_TO_COUT1_DELAY       0.357                 12.848  2       
led_string1/n1034                                            NET DELAY               0.000                 12.848  2       
led_string1/led_num_133_add_4_3/CI0->led_string1/led_num_133_add_4_3/CO0
                                          SLICE_R16C3B       CIN0_TO_COUT0_DELAY     0.277                 13.125  2       
led_string1/n2178                                            NET DELAY               0.000                 13.125  2       
led_string1/led_num_133_add_4_3/CI1->led_string1/led_num_133_add_4_3/CO1
                                          SLICE_R16C3B       CIN1_TO_COUT1_DELAY     0.277                 13.402  2       
led_string1/n1036                                            NET DELAY               0.661                 14.063  2       
led_string1/led_num_133_add_4_5/D0->led_string1/led_num_133_add_4_5/S0
                                          SLICE_R16C3C       D0_TO_F0_DELAY          0.476                 14.539  1       
led_string1/led_num_9__N_1[3]                                NET DELAY               0.000                 14.539  1       
led_string1/led_num_133__i3/D                                ENDPOINT                0.000                 14.539  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  62      
led_string1/single_led/counter_high/clk                      NET DELAY               4.177                 25.010  62      
{led_string1/led_num_133__i3/CK   led_string1/led_num_133__i4/CK}
                                                             CLOCK PIN               0.000                 25.010  1       
                                                             Uncertainty          -(0.000)                 25.010  
                                                             Setup time           -(0.198)                 24.812  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              24.812  
Arrival Time                                                                                            -(14.538)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.273  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/rgb_count__i4/Q  (SLICE_R19C4C)
Path End         : led_string1/single_led/state_i3/D  (SLICE_R17C4B)
Source Clock     : clk (F)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 68.1% (route), 31.9% (logic)
Clock Skew       : 1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.299 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  62      
led_string1/single_led/counter_high/clk                      NET DELAY           4.177                  4.177  62      
{led_string1/single_led/rgb_count__i3/CK   led_string1/single_led/rgb_count__i4/CK}
                                                             CLOCK PIN           0.000                  4.177  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_string1/single_led/rgb_count__i4/CK->led_string1/single_led/rgb_count__i4/Q
                                          SLICE_R19C4C       CLK_TO_Q1_DELAY     1.388                  5.565  2       
led_string1/single_led/rgb_count[4]                          NET DELAY           2.141                  7.706  2       
led_string1/single_led/i3_4_lut/C->led_string1/single_led/i3_4_lut/Z
                                          SLICE_R18C4A       A0_TO_F0_DELAY      0.476                  8.182  1       
led_string1/single_led/n8                                    NET DELAY           0.304                  8.486  1       
led_string1/single_led/i4_3_lut/B->led_string1/single_led/i4_3_lut/Z
                                          SLICE_R18C4A       C1_TO_F1_DELAY      0.449                  8.935  3       
led_string1/single_led/n11                                   NET DELAY           2.432                 11.367  3       
led_string1/single_led/mux_93_Mux_2_i1_4_lut/B->led_string1/single_led/mux_93_Mux_2_i1_4_lut/Z
                                          SLICE_R17C5B       C0_TO_F0_DELAY      0.476                 11.843  1       
led_string1/single_led/n1                                    NET DELAY           0.304                 12.147  1       
led_string1/single_led/mux_93_Mux_2_i7_4_lut/A->led_string1/single_led/mux_93_Mux_2_i7_4_lut/Z
                                          SLICE_R17C5B       C1_TO_F1_DELAY      0.449                 12.596  1       
led_string1/single_led/n197[2]                               NET DELAY           2.763                 15.359  1       
led_string1/single_led/i399_4_lut/A->led_string1/single_led/i399_4_lut/Z
                                          SLICE_R17C4B       D1_TO_F1_DELAY      0.476                 15.835  1       
led_string1/single_led/nextstate[2]                          NET DELAY           0.000                 15.835  1       
led_string1/single_led/state_i3/D                            ENDPOINT            0.000                 15.835  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  62      
led_string1/single_led/counter_high/clk                      NET DELAY           5.499                 26.332  62      
{led_string1/single_led/state_i2/CK   led_string1/single_led/state_i3/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(15.834)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   10.299  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/state_i1/Q  (SLICE_R16C5B)
Path End         : led_string1/single_led/rgb_shift_i23/SP  (SLICE_R19C5B)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.391 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  62      
led_string1/single_led/counter_high/clk                      NET DELAY           5.499                  5.499  62      
led_string1/single_led/state_i1/CK                           CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
led_string1/single_led/state_i1/CK->led_string1/single_led/state_i1/Q
                                          SLICE_R16C5B       CLK_TO_Q1_DELAY     1.388                  6.887  17      
led_string1/single_led/state[0]                              NET DELAY           3.252                 10.139  17      
i1_3_lut_4_lut/B->i1_3_lut_4_lut/Z        SLICE_R18C4D       A0_TO_F0_DELAY      0.449                 10.588  17      
led_string1/single_led/n578                                  NET DELAY           3.833                 14.421  17      
led_string1/single_led/rgb_shift_i23/SP                      ENDPOINT            0.000                 14.421  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  62      
led_string1/single_led/counter_high/clk                      NET DELAY           4.177                 25.010  62      
led_string1/single_led/rgb_shift_i23/CK                      CLOCK PIN           0.000                 25.010  1       
                                                             Uncertainty      -(0.000)                 25.010  
                                                             Setup time       -(0.198)                 24.812  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          24.812  
Arrival Time                                                                                        -(14.420)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   10.391  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_string1/single_led/num_low_i4/D      |    1.743 ns 
led_string1/single_led/num_low_i1/D      |    1.743 ns 
led_string1/single_led/num_high_i4/D     |    1.743 ns 
led_string1/single_led/rgb_shift_i18/D   |    1.743 ns 
led_string1/single_led/rgb_shift_i17/D   |    1.743 ns 
led_string1/single_led/rgb_shift_i20/D   |    1.743 ns 
led_string1/single_led/rgb_shift_i19/D   |    1.743 ns 
led_string1/single_led/rgb_shift_i22/D   |    1.743 ns 
led_string1/single_led/rgb_shift_i21/D   |    1.743 ns 
led_string1/single_led/rgb_shift_i23/D   |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : led_string1/single_led/num_low_i4/Q  (SLICE_R21C4D)
Path End         : led_string1/single_led/num_low_i4/D  (SLICE_R21C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  63      
{led_string1/single_led/num_low_i3/CK   led_string1/single_led/num_low_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/num_low_i4/CK->led_string1/single_led/num_low_i4/Q
                                          SLICE_R21C4D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_string1/single_led/counter_low/num_low[4]
                                                             NET DELAY        0.712                  4.575  2       
led_string1/single_led/i1_3_lut/A->led_string1/single_led/i1_3_lut/Z
                                          SLICE_R21C4D       D1_TO_F1_DELAY   0.252                  4.827  1       
led_string1/single_led/n1395                                 NET DELAY        0.000                  4.827  1       
led_string1/single_led/num_low_i4/D                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  63      
{led_string1/single_led/num_low_i3/CK   led_string1/single_led/num_low_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/num_low_i1/Q  (SLICE_R21C4B)
Path End         : led_string1/single_led/num_low_i1/D  (SLICE_R21C4B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  63      
{led_string1/single_led/num_low_i1/CK   led_string1/single_led/num_low_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/num_low_i1/CK->led_string1/single_led/num_low_i1/Q
                                          SLICE_R21C4B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_string1/single_led/counter_low/num_low[1]
                                                             NET DELAY        0.712                  4.575  2       
led_string1/single_led/i432_3_lut/B->led_string1/single_led/i432_3_lut/Z
                                          SLICE_R21C4B       D0_TO_F0_DELAY   0.252                  4.827  1       
led_string1/single_led/n564                                  NET DELAY        0.000                  4.827  1       
led_string1/single_led/num_low_i1/D                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  63      
{led_string1/single_led/num_low_i1/CK   led_string1/single_led/num_low_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/num_high_i4/Q  (SLICE_R15C3C)
Path End         : led_string1/single_led/num_high_i4/D  (SLICE_R15C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  63      
{led_string1/single_led/num_high_i4/CK   led_string1/single_led/num_high_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/num_high_i4/CK->led_string1/single_led/num_high_i4/Q
                                          SLICE_R15C3C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
led_string1/single_led/counter_high/num_high[4]
                                                             NET DELAY        0.712                  4.575  2       
led_string1/single_led/i418_3_lut/B->led_string1/single_led/i418_3_lut/Z
                                          SLICE_R15C3C       D0_TO_F0_DELAY   0.252                  4.827  1       
led_string1/single_led/n550                                  NET DELAY        0.000                  4.827  1       
led_string1/single_led/num_high_i4/D                         ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  63      
{led_string1/single_led/num_high_i4/CK   led_string1/single_led/num_high_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/rgb_shift_i17/Q  (SLICE_R19C6A)
Path End         : led_string1/single_led/rgb_shift_i18/D  (SLICE_R19C6A)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  63      
{led_string1/single_led/rgb_shift_i18/CK   led_string1/single_led/rgb_shift_i17/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/rgb_shift_i17/CK->led_string1/single_led/rgb_shift_i17/Q
                                          SLICE_R19C6A       CLK_TO_Q1_DELAY  0.779                  3.122  1       
led_string1/single_led/rgb_shift[17]                         NET DELAY        0.712                  3.834  1       
led_string1.single_led.SLICE_51/D0->led_string1.single_led.SLICE_51/F0
                                          SLICE_R19C6A       D0_TO_F0_DELAY   0.252                  4.086  1       
led_string1.single_led.rgb_shift[17].sig_005.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_string1/single_led/rgb_shift_i18/D                       ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  63      
{led_string1/single_led/rgb_shift_i18/CK   led_string1/single_led/rgb_shift_i17/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/rgb_shift_i16/Q  (SLICE_R19C6D)
Path End         : led_string1/single_led/rgb_shift_i17/D  (SLICE_R19C6A)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  63      
{led_string1/single_led/rgb_shift_i16/CK   led_string1/single_led/rgb_shift_i15/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/rgb_shift_i16/CK->led_string1/single_led/rgb_shift_i16/Q
                                          SLICE_R19C6D       CLK_TO_Q0_DELAY  0.779                  3.122  1       
led_string1/single_led/rgb_shift[16]                         NET DELAY        0.712                  3.834  1       
led_string1.single_led.SLICE_51/D1->led_string1.single_led.SLICE_51/F1
                                          SLICE_R19C6A       D1_TO_F1_DELAY   0.252                  4.086  1       
led_string1.single_led.rgb_shift[16].sig_006.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_string1/single_led/rgb_shift_i17/D                       ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  63      
{led_string1/single_led/rgb_shift_i18/CK   led_string1/single_led/rgb_shift_i17/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/rgb_shift_i19/Q  (SLICE_R19C6B)
Path End         : led_string1/single_led/rgb_shift_i20/D  (SLICE_R19C6B)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  63      
{led_string1/single_led/rgb_shift_i20/CK   led_string1/single_led/rgb_shift_i19/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/rgb_shift_i19/CK->led_string1/single_led/rgb_shift_i19/Q
                                          SLICE_R19C6B       CLK_TO_Q1_DELAY  0.779                  3.122  1       
led_string1/single_led/rgb_shift[19]                         NET DELAY        0.712                  3.834  1       
led_string1.single_led.SLICE_49/D0->led_string1.single_led.SLICE_49/F0
                                          SLICE_R19C6B       D0_TO_F0_DELAY   0.252                  4.086  1       
led_string1.single_led.rgb_shift[19].sig_003.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_string1/single_led/rgb_shift_i20/D                       ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  63      
{led_string1/single_led/rgb_shift_i20/CK   led_string1/single_led/rgb_shift_i19/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/rgb_shift_i18/Q  (SLICE_R19C6A)
Path End         : led_string1/single_led/rgb_shift_i19/D  (SLICE_R19C6B)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  63      
{led_string1/single_led/rgb_shift_i18/CK   led_string1/single_led/rgb_shift_i17/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/rgb_shift_i18/CK->led_string1/single_led/rgb_shift_i18/Q
                                          SLICE_R19C6A       CLK_TO_Q0_DELAY  0.779                  3.122  1       
led_string1/single_led/rgb_shift[18]                         NET DELAY        0.712                  3.834  1       
led_string1.single_led.SLICE_49/D1->led_string1.single_led.SLICE_49/F1
                                          SLICE_R19C6B       D1_TO_F1_DELAY   0.252                  4.086  1       
led_string1.single_led.rgb_shift[18].sig_004.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_string1/single_led/rgb_shift_i19/D                       ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  63      
{led_string1/single_led/rgb_shift_i20/CK   led_string1/single_led/rgb_shift_i19/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/rgb_shift_i21/Q  (SLICE_R19C5C)
Path End         : led_string1/single_led/rgb_shift_i22/D  (SLICE_R19C5C)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  63      
{led_string1/single_led/rgb_shift_i22/CK   led_string1/single_led/rgb_shift_i21/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/rgb_shift_i21/CK->led_string1/single_led/rgb_shift_i21/Q
                                          SLICE_R19C5C       CLK_TO_Q1_DELAY  0.779                  3.122  1       
led_string1/single_led/rgb_shift[21]                         NET DELAY        0.712                  3.834  1       
led_string1.single_led.SLICE_47/D0->led_string1.single_led.SLICE_47/F0
                                          SLICE_R19C5C       D0_TO_F0_DELAY   0.252                  4.086  1       
led_string1.single_led.rgb_shift[21].sig_001.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_string1/single_led/rgb_shift_i22/D                       ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  63      
{led_string1/single_led/rgb_shift_i22/CK   led_string1/single_led/rgb_shift_i21/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/rgb_shift_i20/Q  (SLICE_R19C6B)
Path End         : led_string1/single_led/rgb_shift_i21/D  (SLICE_R19C5C)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  63      
{led_string1/single_led/rgb_shift_i20/CK   led_string1/single_led/rgb_shift_i19/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/rgb_shift_i20/CK->led_string1/single_led/rgb_shift_i20/Q
                                          SLICE_R19C6B       CLK_TO_Q0_DELAY  0.779                  3.122  1       
led_string1/single_led/rgb_shift[20]                         NET DELAY        0.712                  3.834  1       
led_string1.single_led.SLICE_47/D1->led_string1.single_led.SLICE_47/F1
                                          SLICE_R19C5C       D1_TO_F1_DELAY   0.252                  4.086  1       
led_string1.single_led.rgb_shift[20].sig_002.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_string1/single_led/rgb_shift_i21/D                       ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  63      
{led_string1/single_led/rgb_shift_i22/CK   led_string1/single_led/rgb_shift_i21/CK}
                                                             CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/rgb_shift_i22/Q  (SLICE_R19C5C)
Path End         : led_string1/single_led/rgb_shift_i23/D  (SLICE_R19C5B)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  63      
{led_string1/single_led/rgb_shift_i22/CK   led_string1/single_led/rgb_shift_i21/CK}
                                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/rgb_shift_i22/CK->led_string1/single_led/rgb_shift_i22/Q
                                          SLICE_R19C5C       CLK_TO_Q0_DELAY  0.779                  3.122  1       
led_string1/single_led/rgb_shift[22]                         NET DELAY        0.712                  3.834  1       
led_string1.single_led.SLICE_44/D0->led_string1.single_led.SLICE_44/F0
                                          SLICE_R19C5B       D0_TO_F0_DELAY   0.252                  4.086  1       
led_string1.single_led.rgb_shift[22].sig_000.FeedThruLUT
                                                             NET DELAY        0.000                  4.086  1       
led_string1/single_led/rgb_shift_i23/D                       ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  63      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  63      
led_string1/single_led/rgb_shift_i23/CK                      CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



