<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Autodrone32: RTC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Autodrone32
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">RTC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f722xx.html">Stm32f722xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Real-Time Clock.  
 <a href="struct_r_t_c___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a63d179b7a36a715dce7203858d3be132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a></td></tr>
<tr class="separator:a63d179b7a36a715dce7203858d3be132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b4c6c5b29f3461ce3f875eea69f35b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">PRER</a></td></tr>
<tr class="separator:ac9b4c6c5b29f3461ce3f875eea69f35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b3c8be61045a304d3076d4714d29f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">WUTR</a></td></tr>
<tr class="separator:ac5b3c8be61045a304d3076d4714d29f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43c4c21b173ada1b6b7568956f0d650"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#aa43c4c21b173ada1b6b7568956f0d650">reserved</a></td></tr>
<tr class="separator:aa43c4c21b173ada1b6b7568956f0d650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac005b1a5bc52634d5a34578cc9d2c3f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</a></td></tr>
<tr class="separator:ac005b1a5bc52634d5a34578cc9d2c3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e513deb9f58a138ad9f317cc5a3555d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">ALRMBR</a></td></tr>
<tr class="separator:a4e513deb9f58a138ad9f317cc5a3555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6204786b050eb135fabb15784698e86e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">WPR</a></td></tr>
<tr class="separator:a6204786b050eb135fabb15784698e86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a868e5e76b52ced04c536be3dee08ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">SSR</a></td></tr>
<tr class="separator:a8a868e5e76b52ced04c536be3dee08ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2372c05a6c5508e0a9adada793f68b4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">SHIFTR</a></td></tr>
<tr class="separator:a2372c05a6c5508e0a9adada793f68b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a042059c8b4168681d6aecf30211dd7b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">TSTR</a></td></tr>
<tr class="separator:a042059c8b4168681d6aecf30211dd7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb6fb580a8fd128182aa9ba2738ac2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">TSDR</a></td></tr>
<tr class="separator:abeb6fb580a8fd128182aa9ba2738ac2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6c2bc4c067d6a64ef30d16a5925796"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</a></td></tr>
<tr class="separator:a1d6c2bc4c067d6a64ef30d16a5925796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce7c3842792c506635bb87a21588b58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">CALR</a></td></tr>
<tr class="separator:a2ce7c3842792c506635bb87a21588b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab96baad20d23ce254a22d99b1ae7b385"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ab96baad20d23ce254a22d99b1ae7b385">TAMPCR</a></td></tr>
<tr class="separator:ab96baad20d23ce254a22d99b1ae7b385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61282fa74cede526af85fd9d20513646"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">ALRMASSR</a></td></tr>
<tr class="separator:a61282fa74cede526af85fd9d20513646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ef7499da5d5beb1cfc81f7be057a7b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">ALRMBSSR</a></td></tr>
<tr class="separator:a4ef7499da5d5beb1cfc81f7be057a7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ade4a9b3d40781fd80ce3e6589e98b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">OR</a></td></tr>
<tr class="separator:a75ade4a9b3d40781fd80ce3e6589e98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4808ec597e5a5fefd8a83a9127dd1aec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">BKP0R</a></td></tr>
<tr class="separator:a4808ec597e5a5fefd8a83a9127dd1aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85290529fb82acef7c9fcea3718346c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#af85290529fb82acef7c9fcea3718346c">BKP1R</a></td></tr>
<tr class="separator:af85290529fb82acef7c9fcea3718346c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa251a80daa57ad0bd7db75cb3b9cdec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">BKP2R</a></td></tr>
<tr class="separator:aaa251a80daa57ad0bd7db75cb3b9cdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1eeda834c3cfd4d2c67f242f7b2a1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">BKP3R</a></td></tr>
<tr class="separator:a0b1eeda834c3cfd4d2c67f242f7b2a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab13e106cc2eca92d1f4022df3bfdbcd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">BKP4R</a></td></tr>
<tr class="separator:ab13e106cc2eca92d1f4022df3bfdbcd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6bed862c0d0476ff4f89f7b9bf3e130"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ab6bed862c0d0476ff4f89f7b9bf3e130">BKP5R</a></td></tr>
<tr class="separator:ab6bed862c0d0476ff4f89f7b9bf3e130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d854d2d7f0452f4c90035952b92d2ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a1d854d2d7f0452f4c90035952b92d2ba">BKP6R</a></td></tr>
<tr class="separator:a1d854d2d7f0452f4c90035952b92d2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">BKP7R</a></td></tr>
<tr class="separator:a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1085f6aae54b353c30871fe90c59851"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ac1085f6aae54b353c30871fe90c59851">BKP8R</a></td></tr>
<tr class="separator:ac1085f6aae54b353c30871fe90c59851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c33564df6eaf97400e0457dde9b14ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a6c33564df6eaf97400e0457dde9b14ef">BKP9R</a></td></tr>
<tr class="separator:a6c33564df6eaf97400e0457dde9b14ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade2881a3e408bfd106b27f78bbbcfc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#aade2881a3e408bfd106b27f78bbbcfc9">BKP10R</a></td></tr>
<tr class="separator:aade2881a3e408bfd106b27f78bbbcfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac66d5e2d3459cff89794c47dbc8f7228"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ac66d5e2d3459cff89794c47dbc8f7228">BKP11R</a></td></tr>
<tr class="separator:ac66d5e2d3459cff89794c47dbc8f7228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7eee5ae8a32c07f9c8fe14281bdaf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a6f7eee5ae8a32c07f9c8fe14281bdaf3">BKP12R</a></td></tr>
<tr class="separator:a6f7eee5ae8a32c07f9c8fe14281bdaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed4c3a0d4588a75078e9f8e376b4d06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a6ed4c3a0d4588a75078e9f8e376b4d06">BKP13R</a></td></tr>
<tr class="separator:a6ed4c3a0d4588a75078e9f8e376b4d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60f13e6619724747e61cfbff55b9fab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ac60f13e6619724747e61cfbff55b9fab">BKP14R</a></td></tr>
<tr class="separator:ac60f13e6619724747e61cfbff55b9fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afafaddc3a983eb71332b7526d82191ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#afafaddc3a983eb71332b7526d82191ad">BKP15R</a></td></tr>
<tr class="separator:afafaddc3a983eb71332b7526d82191ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f2eb2fb4b93e21515b10e920e719b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ad2f2eb2fb4b93e21515b10e920e719b6">BKP16R</a></td></tr>
<tr class="separator:ad2f2eb2fb4b93e21515b10e920e719b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2842aa523df62f3508316eb3b2e08f4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a2842aa523df62f3508316eb3b2e08f4e">BKP17R</a></td></tr>
<tr class="separator:a2842aa523df62f3508316eb3b2e08f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640ccb2ccfb6316b88c070362dc29339"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a640ccb2ccfb6316b88c070362dc29339">BKP18R</a></td></tr>
<tr class="separator:a640ccb2ccfb6316b88c070362dc29339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec1dd54d976989b7c9e59fb14d974fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a4ec1dd54d976989b7c9e59fb14d974fb">BKP19R</a></td></tr>
<tr class="separator:a4ec1dd54d976989b7c9e59fb14d974fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6f7434fbcf5a01999d8a034fcff4e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a1d6f7434fbcf5a01999d8a034fcff4e9">BKP20R</a></td></tr>
<tr class="separator:a1d6f7434fbcf5a01999d8a034fcff4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad631ab450114ab05d803ad516265e983"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ad631ab450114ab05d803ad516265e983">BKP21R</a></td></tr>
<tr class="separator:ad631ab450114ab05d803ad516265e983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2aa3f597d129acdf3feb003ce3f71b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#aad2aa3f597d129acdf3feb003ce3f71b">BKP22R</a></td></tr>
<tr class="separator:aad2aa3f597d129acdf3feb003ce3f71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a52b4018522596dbe7fbe0c377e052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#aa9a52b4018522596dbe7fbe0c377e052">BKP23R</a></td></tr>
<tr class="separator:aa9a52b4018522596dbe7fbe0c377e052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e7cd4ca596e9f5e62fc5016c27b946a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a6e7cd4ca596e9f5e62fc5016c27b946a">BKP24R</a></td></tr>
<tr class="separator:a6e7cd4ca596e9f5e62fc5016c27b946a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886cd2eade6499b8862eb0c5ac8e8af8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a886cd2eade6499b8862eb0c5ac8e8af8">BKP25R</a></td></tr>
<tr class="separator:a886cd2eade6499b8862eb0c5ac8e8af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c71682d0e053ba0b5aa49889e25a61d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a4c71682d0e053ba0b5aa49889e25a61d">BKP26R</a></td></tr>
<tr class="separator:a4c71682d0e053ba0b5aa49889e25a61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b928fb6f78675d1d1475dfd0c5f957"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ad2b928fb6f78675d1d1475dfd0c5f957">BKP27R</a></td></tr>
<tr class="separator:ad2b928fb6f78675d1d1475dfd0c5f957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8a59dbc0af15cc3d2a8ffb378e58d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#afd8a59dbc0af15cc3d2a8ffb378e58d8">BKP28R</a></td></tr>
<tr class="separator:afd8a59dbc0af15cc3d2a8ffb378e58d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e26e6e054d9cf1a6581db2d801ca2d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a6e26e6e054d9cf1a6581db2d801ca2d9">BKP29R</a></td></tr>
<tr class="separator:a6e26e6e054d9cf1a6581db2d801ca2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e63d7b160bb19f7b9525538a1ce9ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a29e63d7b160bb19f7b9525538a1ce9ee">BKP30R</a></td></tr>
<tr class="separator:a29e63d7b160bb19f7b9525538a1ce9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c4d91891e23bbcb73ccc367adf1104"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a86c4d91891e23bbcb73ccc367adf1104">BKP31R</a></td></tr>
<tr class="separator:a86c4d91891e23bbcb73ccc367adf1104"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Real-Time Clock. </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00550">550</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ac005b1a5bc52634d5a34578cc9d2c3f6" name="ac005b1a5bc52634d5a34578cc9d2c3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac005b1a5bc52634d5a34578cc9d2c3f6">&#9670;&nbsp;</a></span>ALRMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC alarm A register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00559">559</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a61282fa74cede526af85fd9d20513646" name="a61282fa74cede526af85fd9d20513646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61282fa74cede526af85fd9d20513646">&#9670;&nbsp;</a></span>ALRMASSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMASSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC alarm A sub second register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00569">569</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a4e513deb9f58a138ad9f317cc5a3555d" name="a4e513deb9f58a138ad9f317cc5a3555d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e513deb9f58a138ad9f317cc5a3555d">&#9670;&nbsp;</a></span>ALRMBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC alarm B register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00560">560</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a4ef7499da5d5beb1cfc81f7be057a7b2" name="a4ef7499da5d5beb1cfc81f7be057a7b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ef7499da5d5beb1cfc81f7be057a7b2">&#9670;&nbsp;</a></span>ALRMBSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC alarm B sub second register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00570">570</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a4808ec597e5a5fefd8a83a9127dd1aec" name="a4808ec597e5a5fefd8a83a9127dd1aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4808ec597e5a5fefd8a83a9127dd1aec">&#9670;&nbsp;</a></span>BKP0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 0, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00572">572</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="aade2881a3e408bfd106b27f78bbbcfc9" name="aade2881a3e408bfd106b27f78bbbcfc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade2881a3e408bfd106b27f78bbbcfc9">&#9670;&nbsp;</a></span>BKP10R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP10R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 10, Address offset: 0x78 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00582">582</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ac66d5e2d3459cff89794c47dbc8f7228" name="ac66d5e2d3459cff89794c47dbc8f7228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac66d5e2d3459cff89794c47dbc8f7228">&#9670;&nbsp;</a></span>BKP11R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP11R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 11, Address offset: 0x7C </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00583">583</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a6f7eee5ae8a32c07f9c8fe14281bdaf3" name="a6f7eee5ae8a32c07f9c8fe14281bdaf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f7eee5ae8a32c07f9c8fe14281bdaf3">&#9670;&nbsp;</a></span>BKP12R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP12R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 12, Address offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00584">584</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a6ed4c3a0d4588a75078e9f8e376b4d06" name="a6ed4c3a0d4588a75078e9f8e376b4d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ed4c3a0d4588a75078e9f8e376b4d06">&#9670;&nbsp;</a></span>BKP13R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP13R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 13, Address offset: 0x84 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00585">585</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ac60f13e6619724747e61cfbff55b9fab" name="ac60f13e6619724747e61cfbff55b9fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60f13e6619724747e61cfbff55b9fab">&#9670;&nbsp;</a></span>BKP14R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP14R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 14, Address offset: 0x88 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00586">586</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="afafaddc3a983eb71332b7526d82191ad" name="afafaddc3a983eb71332b7526d82191ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afafaddc3a983eb71332b7526d82191ad">&#9670;&nbsp;</a></span>BKP15R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP15R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 15, Address offset: 0x8C </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00587">587</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ad2f2eb2fb4b93e21515b10e920e719b6" name="ad2f2eb2fb4b93e21515b10e920e719b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2f2eb2fb4b93e21515b10e920e719b6">&#9670;&nbsp;</a></span>BKP16R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP16R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 16, Address offset: 0x90 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00588">588</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a2842aa523df62f3508316eb3b2e08f4e" name="a2842aa523df62f3508316eb3b2e08f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2842aa523df62f3508316eb3b2e08f4e">&#9670;&nbsp;</a></span>BKP17R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP17R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 17, Address offset: 0x94 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00589">589</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a640ccb2ccfb6316b88c070362dc29339" name="a640ccb2ccfb6316b88c070362dc29339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640ccb2ccfb6316b88c070362dc29339">&#9670;&nbsp;</a></span>BKP18R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP18R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 18, Address offset: 0x98 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00590">590</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a4ec1dd54d976989b7c9e59fb14d974fb" name="a4ec1dd54d976989b7c9e59fb14d974fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ec1dd54d976989b7c9e59fb14d974fb">&#9670;&nbsp;</a></span>BKP19R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP19R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 19, Address offset: 0x9C </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00591">591</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="af85290529fb82acef7c9fcea3718346c" name="af85290529fb82acef7c9fcea3718346c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85290529fb82acef7c9fcea3718346c">&#9670;&nbsp;</a></span>BKP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 1, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00573">573</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a1d6f7434fbcf5a01999d8a034fcff4e9" name="a1d6f7434fbcf5a01999d8a034fcff4e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d6f7434fbcf5a01999d8a034fcff4e9">&#9670;&nbsp;</a></span>BKP20R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP20R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 20, Address offset: 0xA0 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00592">592</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ad631ab450114ab05d803ad516265e983" name="ad631ab450114ab05d803ad516265e983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad631ab450114ab05d803ad516265e983">&#9670;&nbsp;</a></span>BKP21R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP21R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 21, Address offset: 0xA4 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00593">593</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="aad2aa3f597d129acdf3feb003ce3f71b" name="aad2aa3f597d129acdf3feb003ce3f71b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad2aa3f597d129acdf3feb003ce3f71b">&#9670;&nbsp;</a></span>BKP22R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP22R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 22, Address offset: 0xA8 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00594">594</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="aa9a52b4018522596dbe7fbe0c377e052" name="aa9a52b4018522596dbe7fbe0c377e052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9a52b4018522596dbe7fbe0c377e052">&#9670;&nbsp;</a></span>BKP23R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP23R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 23, Address offset: 0xAC </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00595">595</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a6e7cd4ca596e9f5e62fc5016c27b946a" name="a6e7cd4ca596e9f5e62fc5016c27b946a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e7cd4ca596e9f5e62fc5016c27b946a">&#9670;&nbsp;</a></span>BKP24R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP24R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 24, Address offset: 0xB0 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00596">596</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a886cd2eade6499b8862eb0c5ac8e8af8" name="a886cd2eade6499b8862eb0c5ac8e8af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886cd2eade6499b8862eb0c5ac8e8af8">&#9670;&nbsp;</a></span>BKP25R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP25R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 25, Address offset: 0xB4 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00597">597</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a4c71682d0e053ba0b5aa49889e25a61d" name="a4c71682d0e053ba0b5aa49889e25a61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c71682d0e053ba0b5aa49889e25a61d">&#9670;&nbsp;</a></span>BKP26R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP26R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 26, Address offset: 0xB8 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00598">598</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ad2b928fb6f78675d1d1475dfd0c5f957" name="ad2b928fb6f78675d1d1475dfd0c5f957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b928fb6f78675d1d1475dfd0c5f957">&#9670;&nbsp;</a></span>BKP27R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP27R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 27, Address offset: 0xBC </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00599">599</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="afd8a59dbc0af15cc3d2a8ffb378e58d8" name="afd8a59dbc0af15cc3d2a8ffb378e58d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd8a59dbc0af15cc3d2a8ffb378e58d8">&#9670;&nbsp;</a></span>BKP28R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP28R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 28, Address offset: 0xC0 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00600">600</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a6e26e6e054d9cf1a6581db2d801ca2d9" name="a6e26e6e054d9cf1a6581db2d801ca2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e26e6e054d9cf1a6581db2d801ca2d9">&#9670;&nbsp;</a></span>BKP29R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP29R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 29, Address offset: 0xC4 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00601">601</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="aaa251a80daa57ad0bd7db75cb3b9cdec" name="aaa251a80daa57ad0bd7db75cb3b9cdec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa251a80daa57ad0bd7db75cb3b9cdec">&#9670;&nbsp;</a></span>BKP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 2, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00574">574</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a29e63d7b160bb19f7b9525538a1ce9ee" name="a29e63d7b160bb19f7b9525538a1ce9ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e63d7b160bb19f7b9525538a1ce9ee">&#9670;&nbsp;</a></span>BKP30R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP30R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 30, Address offset: 0xC8 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00602">602</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a86c4d91891e23bbcb73ccc367adf1104" name="a86c4d91891e23bbcb73ccc367adf1104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c4d91891e23bbcb73ccc367adf1104">&#9670;&nbsp;</a></span>BKP31R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP31R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 31, Address offset: 0xCC </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00603">603</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a0b1eeda834c3cfd4d2c67f242f7b2a1c" name="a0b1eeda834c3cfd4d2c67f242f7b2a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b1eeda834c3cfd4d2c67f242f7b2a1c">&#9670;&nbsp;</a></span>BKP3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 3, Address offset: 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00575">575</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ab13e106cc2eca92d1f4022df3bfdbcd7" name="ab13e106cc2eca92d1f4022df3bfdbcd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab13e106cc2eca92d1f4022df3bfdbcd7">&#9670;&nbsp;</a></span>BKP4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 4, Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00576">576</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ab6bed862c0d0476ff4f89f7b9bf3e130" name="ab6bed862c0d0476ff4f89f7b9bf3e130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6bed862c0d0476ff4f89f7b9bf3e130">&#9670;&nbsp;</a></span>BKP5R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP5R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 5, Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00577">577</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a1d854d2d7f0452f4c90035952b92d2ba" name="a1d854d2d7f0452f4c90035952b92d2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d854d2d7f0452f4c90035952b92d2ba">&#9670;&nbsp;</a></span>BKP6R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP6R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 6, Address offset: 0x68 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00578">578</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf" name="a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">&#9670;&nbsp;</a></span>BKP7R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP7R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 7, Address offset: 0x6C </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00579">579</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ac1085f6aae54b353c30871fe90c59851" name="ac1085f6aae54b353c30871fe90c59851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1085f6aae54b353c30871fe90c59851">&#9670;&nbsp;</a></span>BKP8R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP8R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 8, Address offset: 0x70 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00580">580</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a6c33564df6eaf97400e0457dde9b14ef" name="a6c33564df6eaf97400e0457dde9b14ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c33564df6eaf97400e0457dde9b14ef">&#9670;&nbsp;</a></span>BKP9R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP9R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC backup register 9, Address offset: 0x74 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00581">581</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a2ce7c3842792c506635bb87a21588b58" name="a2ce7c3842792c506635bb87a21588b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce7c3842792c506635bb87a21588b58">&#9670;&nbsp;</a></span>CALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC calibration register, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00567">567</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC control register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00554">554</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&nbsp;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC date register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00553">553</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ab3c49a96815fcbee63d95e1e74f20e75" name="ab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c49a96815fcbee63d95e1e74f20e75">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC initialization and status register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00555">555</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a75ade4a9b3d40781fd80ce3e6589e98b" name="a75ade4a9b3d40781fd80ce3e6589e98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ade4a9b3d40781fd80ce3e6589e98b">&#9670;&nbsp;</a></span>OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC option register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00571">571</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ac9b4c6c5b29f3461ce3f875eea69f35b" name="ac9b4c6c5b29f3461ce3f875eea69f35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b4c6c5b29f3461ce3f875eea69f35b">&#9670;&nbsp;</a></span>PRER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC prescaler register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00556">556</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="aa43c4c21b173ada1b6b7568956f0d650" name="aa43c4c21b173ada1b6b7568956f0d650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa43c4c21b173ada1b6b7568956f0d650">&#9670;&nbsp;</a></span>reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t reserved</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00558">558</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a2372c05a6c5508e0a9adada793f68b4f" name="a2372c05a6c5508e0a9adada793f68b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2372c05a6c5508e0a9adada793f68b4f">&#9670;&nbsp;</a></span>SHIFTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC shift control register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00563">563</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a8a868e5e76b52ced04c536be3dee08ec" name="a8a868e5e76b52ced04c536be3dee08ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a868e5e76b52ced04c536be3dee08ec">&#9670;&nbsp;</a></span>SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC sub second register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00562">562</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ab96baad20d23ce254a22d99b1ae7b385" name="ab96baad20d23ce254a22d99b1ae7b385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab96baad20d23ce254a22d99b1ae7b385">&#9670;&nbsp;</a></span>TAMPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAMPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC tamper configuration register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00568">568</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a63d179b7a36a715dce7203858d3be132" name="a63d179b7a36a715dce7203858d3be132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d179b7a36a715dce7203858d3be132">&#9670;&nbsp;</a></span>TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC time register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00552">552</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="abeb6fb580a8fd128182aa9ba2738ac2c" name="abeb6fb580a8fd128182aa9ba2738ac2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb6fb580a8fd128182aa9ba2738ac2c">&#9670;&nbsp;</a></span>TSDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC time stamp date register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00565">565</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a1d6c2bc4c067d6a64ef30d16a5925796" name="a1d6c2bc4c067d6a64ef30d16a5925796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d6c2bc4c067d6a64ef30d16a5925796">&#9670;&nbsp;</a></span>TSSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC time-stamp sub second register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00566">566</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a042059c8b4168681d6aecf30211dd7b8" name="a042059c8b4168681d6aecf30211dd7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a042059c8b4168681d6aecf30211dd7b8">&#9670;&nbsp;</a></span>TSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC time stamp time register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00564">564</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="a6204786b050eb135fabb15784698e86e" name="a6204786b050eb135fabb15784698e86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6204786b050eb135fabb15784698e86e">&#9670;&nbsp;</a></span>WPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC write protection register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00561">561</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<a id="ac5b3c8be61045a304d3076d4714d29f2" name="ac5b3c8be61045a304d3076d4714d29f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5b3c8be61045a304d3076d4714d29f2">&#9670;&nbsp;</a></span>WUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC wakeup timer register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32f722xx_8h_source.html#l00557">557</a> of file <a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Autodrone32/Libraries/CMSIS/Device/ST/STM32F7xx/Include/<a class="el" href="stm32f722xx_8h_source.html">stm32f722xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
