/**
 * @file intel.c
 * @brief Intel WiFi ç¡¬ä»¶åˆå§‹åŒ–å’Œæ§åˆ¶å®ç°
 *
 * åŸºäº Linux iwlwifi é©±åŠ¨çš„åˆå§‹åŒ–åºåˆ—
 */

// ==================== å›ºä»¶åŠ è½½æ–¹å¼é€‰æ‹© ====================
// å®šä¹‰ä¸º 1 ä½¿ç”¨ FH DMAï¼ˆLinux iwlwifi æ¨èæ–¹å¼ï¼‰
// å®šä¹‰ä¸º 0 ä½¿ç”¨ BSM DMAï¼ˆæ—§æ–¹å¼ï¼Œå¯èƒ½ä¸é€‚ç”¨äº Intel 6205ï¼‰
#define USE_FH_DMA_FOR_FW_LOADING  1

#include "types.h"  // uint8_t ç­‰ç±»å‹å®šä¹‰

// VGA é¢œè‰²å‡½æ•°
extern void vga_setcolor(uint8_t fg, uint8_t bg);
#define SET_COLOR_RED()     vga_setcolor(4, 0)   // çº¢å­—é»‘åº•
#define SET_COLOR_WHITE()   vga_setcolor(15, 0)  // ç™½å­—é»‘åº•

#include "net/wifi/intel.h"
#include "net/wifi/intel_fw_parser.h"
#include "net/wifi/reg.h"
#include "uart.h"
#include "netdebug.h"
#include "printf.h"
#include "string.h"
#include "page.h"

/**
 * @brief ç®€å•çš„å¾®ç§’çº§å»¶è¿Ÿ
 */
static inline void atheros_delay_us(uint32_t us) {
    // ç®€å•çš„å¿™ç­‰å¾…å»¶è¿Ÿ
    // å‡è®¾ 1GHz CPUï¼Œæ¯æ¬¡å¾ªç¯çº¦ 1-2 ns
    // å¯¹äºç²—ç•¥å»¶è¿Ÿï¼Œè¿™ä¸ªå®ç°è¶³å¤Ÿäº†
    volatile uint32_t count = us * 100;
    while (count--) {
        __asm__ volatile("nop");
    }
}

/**
 * @brief è°ƒè¯•å¿«ç…§ç»“æ„ - è®°å½•æ¯ä¸ªæ£€æŸ¥ç‚¹çš„å…³é”®æ•°æ®
 */
typedef struct {
    const char *step_name;
    uint32_t csr_gp_cntrl;
    uint32_t apmg_clk_ctrl;
    uint32_t apmg_clk_en;
    uint32_t cpu1_hdr_addr;
    uint32_t sram_0x0;
    uint32_t sram_0x2000;
    int prph_write_success;
} debug_snapshot_t;

// ğŸ”¥ å…¨å±€è°ƒè¯•å¿«ç…§æ•°ç»„
#define MAX_SNAPSHOTS 16
static debug_snapshot_t snapshots[MAX_SNAPSHOTS];
static int snapshot_count = 0;

/**
 * @brief æ•è·å½“å‰çŠ¶æ€çš„å¿«ç…§
 */
static void capture_snapshot(const char *step_name, uint32_t mem_base) {
    if (snapshot_count < MAX_SNAPSHOTS) {
        debug_snapshot_t *snap = &snapshots[snapshot_count];
        snap->step_name = step_name;
        snap->csr_gp_cntrl = atheros_reg_read(mem_base, CSR_GP_CNTRL);
        snap->apmg_clk_ctrl = intel_read_prph(mem_base, APMG_CLK_CTRL_REG);
        snap->apmg_clk_en = intel_read_prph(mem_base, APMG_CLK_EN_REG);
        snap->cpu1_hdr_addr = intel_read_prph(mem_base, LMPM_SECURE_UCODE_LOAD_CPU1_HDR_ADDR);

        // è¯»å– SRAM å†…å®¹
        uint32_t sram_base = mem_base;
        snap->sram_0x0 = *(volatile uint32_t *)(sram_base);
        snap->sram_0x2000 = *(volatile uint32_t *)(sram_base + 0x2000);

        snap->prph_write_success = -1;  // æœªçŸ¥
        snapshot_count++;
    }
}

/**
 * @brief PRPH å†™å…¥æ–¹æ³•æšä¸¾
 */
typedef enum {
    PRPH_METHOD_STANDARD = 0,     // æ ‡å‡†ï¼šå…ˆåœ°å€åæ•°æ®
    PRPH_METHOD_RADDR_FIRST,      // å…ˆè®¾ç½®è¯»åœ°å€
    PRPH_METHOD_POSTING_WRITE,    // Posting å†™ + è½®è¯¢
    PRPH_METHOD_DATA_FIRST,       // å…ˆæ•°æ®ååœ°å€ï¼ˆæŸäº›æ–°ç¡¬ä»¶ï¼‰
    PRPH_METHOD_MAX
} prph_write_method_t;

/**
 * @brief æ™ºèƒ½ PRPH å†™å…¥å‡½æ•° - å¸¦å¤šç§æ–¹æ³•å’Œé‡è¯•æœºåˆ¶
 *
 * @param mem_base   PCI å†…å­˜åŸºåœ°å€
 * @param prph_addr  PRPH å¯„å­˜å™¨åœ°å€
 * @param value      è¦å†™å…¥çš„å€¼
 * @param method     å°è¯•çš„å†™å…¥æ–¹æ³•
 * @param max_retries æœ€å¤§é‡è¯•æ¬¡æ•°
 * @return 0 = æˆåŠŸ, -1 = å¤±è´¥
 */
static int intel_write_prph_with_retry(uint32_t mem_base, uint32_t prph_addr,
                                       uint32_t value, prph_write_method_t method,
                                       int max_retries)
{
    uint32_t readback;
    int attempt;

    const char *method_names[] = {
        "Standard (addr then data)",
        "RADDR first",
        "Posting write + polling",
        "Data first (reverse order)"
    };

    printf("[intel-prph] Trying method: %s\n", method_names[method]);
    printf("[intel-prph]   Target: PRPH[0x%x] = 0x%x\n", prph_addr, value);

    for (attempt = 0; attempt < max_retries; attempt++) {
        switch (method) {
            case PRPH_METHOD_STANDARD:
                // æ–¹æ³• 1: æ ‡å‡†æ–¹å¼ï¼ˆå…ˆåœ°å€åæ•°æ®ï¼‰
                atheros_reg_write(mem_base, HBUS_TARG_PRPH_WADDR, prph_addr);
                atheros_delay_us(10);
                atheros_reg_write(mem_base, HBUS_TARG_PRPH_WDAT, value);
                atheros_delay_us(50);
                break;

            case PRPH_METHOD_RADDR_FIRST:
                // æ–¹æ³• 2: å…ˆè®¾ç½®è¯»åœ°å€
                atheros_reg_write(mem_base, HBUS_TARG_PRPH_RADDR, prph_addr);
                atheros_delay_us(10);
                atheros_reg_write(mem_base, HBUS_TARG_PRPH_WADDR, prph_addr);
                atheros_delay_us(10);
                atheros_reg_write(mem_base, HBUS_TARG_PRPH_WDAT, value);
                atheros_delay_us(50);
                break;

            case PRPH_METHOD_POSTING_WRITE:
                // æ–¹æ³• 3: Posting å†™ + è½®è¯¢éªŒè¯
                atheros_reg_write(mem_base, HBUS_TARG_PRPH_WADDR, prph_addr);
                atheros_delay_us(10);
                atheros_reg_write(mem_base, HBUS_TARG_PRPH_WDAT, value);

                // è½®è¯¢ç­‰å¾…å†™å…¥å®Œæˆ
                for (int poll = 0; poll < 1000; poll++) {
                    atheros_delay_us(10);
                    readback = intel_read_prph(mem_base, prph_addr);
                    if (readback == value) {
                        printf("[intel-prph]   Posting write confirmed after %d polls\n", poll);
                        return 0;  // æˆåŠŸ
                    }
                }
                // è½®è¯¢è¶…æ—¶ï¼Œç»§ç»­åˆ°ä¸‹ä¸€æ¬¡é‡è¯•
                break;

            case PRPH_METHOD_DATA_FIRST:
                // æ–¹æ³• 4: å…ˆæ•°æ®ååœ°å€ï¼ˆæŸäº›æ–°ç¡¬ä»¶éœ€è¦ï¼‰
                atheros_reg_write(mem_base, HBUS_TARG_PRPH_WDAT, value);
                atheros_delay_us(10);
                atheros_reg_write(mem_base, HBUS_TARG_PRPH_WADDR, prph_addr);
                atheros_delay_us(50);
                break;

            default:
                printf("[intel-prph] ERROR: Unknown method %d\n", method);
                return -1;
        }

        // ç«‹å³è¯»å›æ£€æŸ¥
        readback = intel_read_prph(mem_base, prph_addr);

        if (attempt == 0 || (attempt % 2) == 0) {
            printf("[intel-prph]   Attempt %d: Readback = 0x%x (expected 0x%x)\n",
                   attempt + 1, readback, value);
        }

        if (readback == value) {
            printf("[intel-prph] âœ“ SUCCESS on attempt %d!\n", attempt + 1);
            return 0;  // æˆåŠŸ
        }

        // æ£€æŸ¥æ˜¯å¦æ˜¯ MAC è®¿é—®é”™è¯¯
        if (readback == 0xA5A5A5A1 || readback == 0xA5A5A5A2) {
            printf("[intel-prph] ERROR: MAC access denied (0x%x)\n", readback);
            return -1;  // ä¸è¦é‡è¯•ï¼Œè¿™æ˜¯æƒé™é—®é¢˜
        }

        // é‡è¯•å‰å»¶è¿Ÿ
        if (attempt < max_retries - 1) {
            atheros_delay_us(100);
        }
    }

    printf("[intel-prph] âœ— FAILED after %d attempts\n", max_retries);
    printf("[intel-prph]   Final readback: 0x%x (expected 0x%x)\n", readback, value);
    return -1;
}

/**
 * @brief æ˜¾ç¤ºå¿«ç…§æ‘˜è¦
 */
static void show_snapshot_summary(void) {
    
    printf("Total checkpoints: %d\n", snapshot_count);
    
    for (int i = 0; i < snapshot_count; i++) {
        debug_snapshot_t *snap = &snapshots[i];
        printf("[%d]:===", i, snap->step_name);

        printf("CSR_GP_CNTRL   = 0x%08x\n", snap->csr_gp_cntrl);
        printf("MAC_CLOCK_READY=%s MAC_ACCESS=%s XTAL_ON=%s\n",
               (snap->csr_gp_cntrl & 1) ? "Y" : "N",
               (snap->csr_gp_cntrl & 8) ? "Y" : "N",
               (snap->csr_gp_cntrl & 0x400) ? "Y" : "N");

        printf("APMG_CLK_CTRL  = 0x%08x\n", snap->apmg_clk_ctrl);
        printf("APMG_CLK_EN    = 0x%08x\n", snap->apmg_clk_en);
        printf("CPU1_HDR_ADDR  = 0x%08x ,%s\n",
               snap->cpu1_hdr_addr,
               (snap->cpu1_hdr_addr == 0x2000) ? "YES" : "NO");

        printf("SRAM[0x0]= 0x%08x\n", snap->sram_0x0);
        printf("SRAM[0x2000]= 0x%08x\n", snap->sram_0x2000);

        if (i < snapshot_count - 1) {
            printf("â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•\n");
        }
    }

    
    printf("â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•\n");
    
}

/**
 * @brief äº¤äº’å¼è°ƒè¯•æš‚åœ - æ˜¾ç¤ºä¿¡æ¯å¹¶æš‚åœ10ç§’ï¼Œæ–¹ä¾¿æˆªå›¾
 *
 * æ³¨æ„ï¼šåœ¨å†…æ ¸ä»£ç ä¸­æ— æ³•ç›´æ¥è¯»å–ç”¨æˆ·è¾“å…¥ï¼ˆéœ€è¦é€šè¿‡ä¸­æ–­ç­‰å¤æ‚æœºåˆ¶ï¼‰
 * æ‰€ä»¥è¿™é‡Œåªæ˜¯æ˜¾ç¤ºä¸€ä¸ªæš‚åœæ ‡è®°ï¼Œå¹¶å»¶è¿Ÿ10ç§’æ–¹ä¾¿æˆªå›¾
 */
static void intel_debug_pause(const char *step_name, uint32_t mem_base, int is_final) {
    // ğŸ”¥ æ•è·å½“å‰çŠ¶æ€å¿«ç…§
    capture_snapshot(step_name, mem_base);

    // ğŸ”¥ ä¸²å£è°ƒè¯•è¾“å‡ºï¼ˆæ— æ¡ä»¶è¾“å‡ºï¼Œæ–¹ä¾¿æ— æ˜¾ç¤ºå™¨è°ƒè¯•ï¼‰
    uart_debug("\n[intel-debug] ===== PAUSE: %s =====\n", step_name);

    printf("\n");
    SET_COLOR_RED();
    printf("â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—\n");
    SET_COLOR_WHITE();
    printf("â•‘  ğŸ”µ DEBUG PAUSE: %s", step_name);
    for (int i = strlen(step_name); i < 43; i++) printf(" ");
    printf(" â•‘\n");
    SET_COLOR_RED();
    printf("â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£\n");
    SET_COLOR_WHITE();
    printf("â•‘  === Checkpoint Reached ===                          â•‘\n");
    printf("â•‘  ğŸ“¸ Screenshot opportunity (10 seconds)                  â•‘\n");
    SET_COLOR_RED();
    printf("â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•\n");
    SET_COLOR_WHITE();

    // ğŸ”¥ æ˜¾ç¤ºå½“å‰å…³é”®å¯„å­˜å™¨å€¼
    uint32_t csr_gp_cntrl = atheros_reg_read(mem_base, CSR_GP_CNTRL);
    uint32_t cpu1_hdr = intel_read_prph(mem_base, LMPM_SECURE_UCODE_LOAD_CPU1_HDR_ADDR);

    printf("   CSR_GP_CNTRL = 0x%08x (MAC:%s ACC:%s XTAL:%s)\n",
           csr_gp_cntrl,
           (csr_gp_cntrl & 1) ? "Y" : "N",
           (csr_gp_cntrl & 8) ? "Y" : "N",
           (csr_gp_cntrl & 0x400) ? "Y" : "N");
    printf("   CPU1_HDR_ADDR = 0x%08x %s\n",
           cpu1_hdr,
           (cpu1_hdr == 0x2000) ? "âœ“" : "âœ—");

    // ğŸ”¥ åŒæ—¶è¾“å‡ºåˆ°ä¸²å£
    uart_debug("   CSR_GP_CNTRL = 0x%08x (MAC:%c ACC:%c XTAL:%c)\n",
           csr_gp_cntrl,
           (csr_gp_cntrl & 1) ? 'Y' : 'N',
           (csr_gp_cntrl & 8) ? 'Y' : 'N',
           (csr_gp_cntrl & 0x400) ? 'Y' : 'N');
    uart_debug("   CPU1_HDR_ADDR = 0x%08x %s\n",
           cpu1_hdr,
           (cpu1_hdr == 0x2000) ? "OK" : "FAIL");

    // ğŸ”¥ å¦‚æœæ˜¯æœ€åä¸€ä¸ªæš‚åœç‚¹ï¼Œæ˜¾ç¤ºå®Œæ•´æ‘˜è¦
    if (is_final) {
        //show_snapshot_summary();
    } else {
        // æš‚åœ 10 ç§’
        atheros_delay_us(10000000);
    }

    printf("[intel-debug] Continuing...\n\n");
    uart_debug("[intel-debug] Continuing...\n");
}

/**
 * @brief ç­‰å¾… Intel WiFi ç¡¬ä»¶ä½
 */
static int intel_wait_for_bits(uint32_t mem_base, uint32_t reg,
                                uint32_t bits, uint32_t val,
                                uint32_t timeout_us) {
    uint32_t reg_val;
    int timeout = timeout_us / 10;

    while (timeout-- > 0) {
        reg_val = atheros_reg_read(mem_base, reg);
        if ((reg_val & bits) == val) {
            return 0;
        }
        atheros_delay_us(10);
    }

    printf("[intel-hw] Timeout waiting for bits at reg 0x%x (bits=0x%x, val=0x%x)\n",
           reg, bits, val);
    return -1;
}

/**
 * @brief ç¡¬ä»¶å¤ä½
 */
int intel_hw_reset(uint32_t mem_base) {
    printf("[intel-hw] Resetting hardware...\n");
    uart_debug("[intel-hw] Resetting hardware...\n");

    // ğŸ”¥ å…³é”®ä¿®å¤ï¼šæ¸…é™¤ reset ä½ï¼
    // è¿™æ˜¯ INIT firmware èƒ½å¤Ÿæ‰§è¡Œçš„å‰æ
    atheros_reg_write(mem_base, CSR_RESET, 0x00000000);
    atheros_delay_us(10);

    // éªŒè¯ reset å·²æ¸…é™¤
    uint32_t reset_val = atheros_reg_read(mem_base, CSR_RESET);
    printf("[intel-hw] CSR_RESET after clear: 0x%08x (must be 0!)\n", reset_val);
    uart_debug("[intel-hw] CSR_RESET after clear: 0x%08x\n", reset_val);
    if (reset_val & 0x00000001) {
        printf("[intel-hw] ERROR: Device still in reset!\n");
        // uart_panic("[intel-hw] ERROR: Device still in reset!");  // ğŸ”¥ æ³¨é‡Šæ‰ï¼Œé¿å…æœªåˆå§‹åŒ–çš„ä¸²å£è®¿é—®å¯¼è‡´é‡å¯
        return -1;
    }

    // åˆå§‹åŒ–å®Œæˆæ ‡å¿—
    atheros_reg_write(mem_base, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);

    // ç­‰å¾…åˆå§‹åŒ–å®Œæˆ
    if (intel_wait_for_bits(mem_base, CSR_GP_CNTRL,
                             CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
                             CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 200000) < 0) {
        printf("[intel-hw] Warning: MAC clock not ready after reset\n");
        uart_debug("[intel-hw] Warning: MAC clock not ready after reset\n");
        return -1;
    }

    printf("[intel-hw] Hardware reset complete, MAC clock ready\n");
    uart_debug("[intel-hw] Hardware reset complete, MAC clock ready\n");
    return 0;
}

/**
 * @brief è¯·æ±‚ MAC è®¿é—®æƒé™
 */
int intel_hw_grant_mac_access(uint32_t mem_base) {
    printf("[intel-hw] Requesting MAC access...\n");
    uart_debug("[intel-hw] Requesting MAC access...\n");

    // ğŸ”¥ è¯Šæ–­ï¼šè¯»å–åˆå§‹çŠ¶æ€
    uint32_t gp_cntrl_init = atheros_reg_read(mem_base, CSR_GP_CNTRL);
    printf("[intel-hw] CSR_GP_CNTRL initial: 0x%08x\n", gp_cntrl_init);
    uart_debug("[intel-hw] CSR_GP_CNTRL initial: 0x%08x\n", gp_cntrl_init);
    printf("[intel-hw]   MAC_CLOCK_READY (bit 0): %s\n",
           (gp_cntrl_init & CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY) ? "YES" : "NO");
    printf("[intel-hw]   MAC_ACCESS_REQ (bit 3): %s\n",
           (gp_cntrl_init & CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ) ? "YES" : "NO");
    printf("[intel-hw]   INIT_DONE (bit 2): %s\n",
           (gp_cntrl_init & CSR_GP_CNTRL_REG_FLAG_INIT_DONE) ? "YES" : "NO");
    printf("[intel-hw]   XTAL_ON (bit 10): %s\n",
           (gp_cntrl_init & CSR_GP_CNTRL_REG_FLAG_XTAL_ON) ? "YES" : "NO");

    // åŒæ—¶è¾“å‡ºåˆ°ä¸²å£
    uart_debug("[intel-hw] MAC_CLK:%c ACC:%c INIT:%c XTAL:%c\n",
           (gp_cntrl_init & CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY) ? 'Y' : 'N',
           (gp_cntrl_init & CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ) ? 'Y' : 'N',
           (gp_cntrl_init & CSR_GP_CNTRL_REG_FLAG_INIT_DONE) ? 'Y' : 'N',
           (gp_cntrl_init & CSR_GP_CNTRL_REG_FLAG_XTAL_ON) ? 'Y' : 'N');

    // ğŸ”¥ å…³é”®ä¿®å¤ï¼šå¦‚æœ MAC_ACCESS_REQ å·²ç»ç½®ä½ï¼Œè¯´æ˜å·²ç»æœ‰è®¿é—®æƒé™
    if (gp_cntrl_init & CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ) {
        printf("[intel-hw] MAC access already granted\n");
        return 0;
    }

    // ğŸ”¥ å…³é”®ä¿®å¤ï¼šå¦‚æœ XTAL_ON æ²¡æœ‰ç½®ä½ï¼Œå°è¯•å¯ç”¨ XTAL
    // æŸäº›è®¾å¤‡éœ€è¦ XTAL ç¨³å®šåæ‰ä¼šæˆäºˆ MAC è®¿é—®æƒé™
    if (!(gp_cntrl_init & CSR_GP_CNTRL_REG_FLAG_XTAL_ON)) {
        printf("[intel-hw] WARNING: XTAL not ready, trying to enable it...\n");

        // æ–¹æ³• 1: è®¾ç½® XTAL_ON ä½ï¼ˆæŸäº›è®¾å¤‡æ”¯æŒï¼‰
        uint32_t gp = gp_cntrl_init;
        gp |= CSR_GP_CNTRL_REG_FLAG_XTAL_ON;
        atheros_reg_write(mem_base, CSR_GP_CNTRL, gp);
        printf("[intel-hw] Set XTAL_ON bit\n");

        atheros_delay_us(10000);  // ç­‰å¾… 10 ms è®© XTAL ç¨³å®š

        // é‡æ–°è¯»å–çŠ¶æ€
        gp = atheros_reg_read(mem_base, CSR_GP_CNTRL);
        printf("[intel-hw] After XTAL enable: CSR_GP_CNTRL = 0x%08x\n", gp);

        // æ–¹æ³• 2: å¦‚æœè¿˜æ˜¯ä¸è¡Œï¼Œå°è¯•é€šè¿‡ APMG å¯„å­˜å™¨å¯ç”¨ XTAL
        if (!(gp & CSR_GP_CNTRL_REG_FLAG_XTAL_ON)) {
            printf("[intel-hw] XTAL still not ready, trying APMG approach...\n");
            // æ³¨æ„ï¼šæ­¤æ—¶ PRPH å¯èƒ½è¿˜ä¸å¯è®¿é—®ï¼Œæ‰€ä»¥è¿™é‡Œå¯èƒ½å¤±è´¥
            // æˆ‘ä»¬ç»§ç»­å°è¯•ï¼Œä¸ä¸­æ–­æµç¨‹
        }
    }

    // ğŸ”¥ å…³é”®ä¿®å¤ï¼šå¼ºåˆ¶è®¾ç½® MAC_ACCESS_REQ ä½æ¥**è¯·æ±‚** MAC è®¿é—®æƒé™
    // æ³¨æ„ï¼šè¿™ä¸æ˜¯"æˆäºˆ"è®¿é—®æƒé™ï¼Œè€Œæ˜¯å‘ç¡¬ä»¶**è¯·æ±‚**è®¿é—®æƒé™
    uint32_t gp_cntrl = atheros_reg_read(mem_base, CSR_GP_CNTRL);
    gp_cntrl |= CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ;  // è¯·æ±‚ MAC è®¿é—®
    atheros_reg_write(mem_base, CSR_GP_CNTRL, gp_cntrl);
    printf("[intel-hw] Set MAC_ACCESS_REQ bit (requesting access)\n");

    // ğŸ”¥ å…³é”®ä¿®å¤ï¼šç­‰å¾…ç¡¬ä»¶æˆäºˆ MAC è®¿é—®æƒé™ï¼ˆè½®è¯¢ MAC_ACCESS_REQ ä½ï¼‰
    // æ ¹æ® Intel æ–‡æ¡£ï¼Œè¿™ä¸ªä½å¯èƒ½éœ€è¦ä¸€äº›æ—¶é—´æ‰èƒ½è¢«ç¡¬ä»¶ç½®ä½
    printf("[intel-hw] Waiting for MAC access grant...\n");
    int timeout = 10000;  // 10 ç§’è¶…æ—¶
    int granted = 0;

    for (int i = 0; i < timeout; i++) {
        uint32_t gp = atheros_reg_read(mem_base, CSR_GP_CNTRL);
        if (gp & CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ) {
            printf("[intel-hw] âœ“ MAC access granted after %d ms\n", i);
            granted = 1;
            break;
        }
        atheros_delay_us(1000);  // 1 ms

        // æ¯ 1 ç§’æ‰“å°ä¸€æ¬¡è¿›åº¦
        if ((i % 1000) == 0 && i > 0) {
            printf("[intel-hw] Still waiting... (%d sec)\n", i / 1000);
        }
    }

    if (!granted) {
        printf("[intel-hw] âœ— ERROR: MAC access NOT granted after %d ms!\n", timeout);
        printf("[intel-hw]   PRPH writes will likely fail!\n");
        printf("[intel-hw]   Continuing anyway...\n");
        // ä¸è¿”å›é”™è¯¯ï¼Œè®©ç¨‹åºç»§ç»­å°è¯•
    }

    return granted ? 0 : -1;
}

/**
 * @brief åˆå§‹åŒ–æ—¶é’Ÿ
 */
int intel_hw_init_clocks(uint32_t mem_base) {
    printf("[intel-hw] Initializing clocks...\n");

    // è¯·æ±‚ MAC è®¿é—®æƒé™
    if (intel_hw_grant_mac_access(mem_base) < 0) {
        return -1;
    }

    // ğŸ”¥ å…³é”®ä¿®å¤ï¼šç›´æ¥å†™ APMG å¯„å­˜å™¨ï¼Œä¸éœ€è¦å…ˆè¯»å–ï¼ˆæ­¤æ—¶ PRPH å¯èƒ½è¿˜ä¸å¯è®¿é—®ï¼‰
    // æ­¥éª¤ 1: ä½¿èƒ½ DMA å’Œ BSM æ—¶é’Ÿ (APMG_CLK_EN_REG)
    printf("[intel-hw] Enabling DMA and BSM clocks...\n");
    intel_write_prph(mem_base, APMG_CLK_EN_REG,
                     APMG_CLK_EN_REG_MSK_DMA_CLK_INIT | APMG_CLK_EN_REG_MSK_BSM_CLK_INIT);
    atheros_delay_us(20);

    // æ­¥éª¤ 2: è¯·æ±‚ DMA å’Œ BSM æ—¶é’Ÿ (APMG_CLK_CTRL_REG)
    printf("[intel-hw] Requesting DMA and BSM clocks...\n");
    intel_write_prph(mem_base, APMG_CLK_CTRL_REG,
                     APMG_CLK_CTRL_REG_MSK_DMA_CLK_RQT | APMG_CLK_CTRL_REG_MSK_BSM_CLK_RQT);
    atheros_delay_us(20);

    // æ­¥éª¤ 3: éªŒè¯æ—¶é’Ÿæ˜¯å¦æˆåŠŸä½¿èƒ½
    uint32_t clk_en = intel_read_prph(mem_base, APMG_CLK_EN_REG);
    uint32_t clk_ctrl = intel_read_prph(mem_base, APMG_CLK_CTRL_REG);
    printf("[intel-hw] APMG_CLK_EN_REG = 0x%08x (expected 0x%08x)\n",
           clk_en, APMG_CLK_EN_REG_MSK_DMA_CLK_INIT | APMG_CLK_EN_REG_MSK_BSM_CLK_INIT);
    printf("[intel-hw] APMG_CLK_CTRL_REG = 0x%08x (expected 0x%08x)\n",
           clk_ctrl, APMG_CLK_CTRL_REG_MSK_DMA_CLK_RQT | APMG_CLK_CTRL_REG_MSK_BSM_CLK_RQT);

    if (clk_en == 0xA5A5A5A1 || clk_ctrl == 0xA5A5A5A1) {
        printf("[intel-hw] ERROR: PRPH registers still returning 0xA5A5A5A1 after clock init!\n");
        return -1;
    }

    printf("[intel-hw] Clocks initialized successfully\n");
    return 0;
}

/**
 * @brief åœæ­¢ PCIe ä¸»è®¾å¤‡
 */
void intel_hw_stop_device(uint32_t mem_base) {
    printf("[intel-hw] Stopping device...\n");

    // å¤ä½ä¸»è®¾å¤‡
    uint32_t reset_val = atheros_reg_read(mem_base, CSR_RESET);
    reset_val |= CSR_RESET_REG_FLAG_MASTER_DISABLED;
    atheros_reg_write(mem_base, CSR_RESET, reset_val);

    atheros_delay_us(100);

    printf("[intel-hw] Device stopped\n");
}

/**
 * @brief åˆå§‹åŒ–ç¡¬ä»¶
 */
int intel_hw_init(uint32_t mem_base) {
    printf("[intel-hw] Initializing Intel WiFi hardware...\n");

    // 1. åœæ­¢è®¾å¤‡
    intel_hw_stop_device(mem_base);

    // 2. å¤ä½ç¡¬ä»¶
    if (intel_hw_reset(mem_base) < 0) {
        printf("[intel-hw] Hardware reset failed\n");
        return -1;
    }

    // 3. åˆå§‹åŒ–æ—¶é’Ÿ
    if (intel_hw_init_clocks(mem_base) < 0) {
        printf("[intel-hw] Clock initialization failed\n");
        return -1;
    }

    // 4. é…ç½®ä¸­æ–­
    // ç¦ç”¨æ‰€æœ‰ä¸­æ–­
    atheros_reg_write(mem_base, CSR_INT_MASK, 0x00000000);
    atheros_reg_write(mem_base, CSR_INT, 0xFFFFFFFF);

    // 5. è®¾ç½® LED å¯„å­˜å™¨
    atheros_reg_write(mem_base, CSR_LED_REG, 0x00000038);

    // 6. é…ç½® EEPROM/OTP GPIO
    atheros_reg_write(mem_base, CSR_EEPROM_GP, 0x00000007);

    // 7. è®¾ç½®é©±åŠ¨æŒ‡ç¤º
    atheros_reg_write(mem_base, CSR_GP_DRIVER_REG, 0x000000FF);

    printf("[intel-hw] Hardware initialized successfully\n");
    return 0;
}

/**
 * @brief ä½¿èƒ½ä¸­æ–­
 */
int intel_hw_enable_interrupts(uint32_t mem_base) {
    printf("[intel-hw] Enabling interrupts...\n");

    // æ¸…é™¤æ‰€æœ‰æŒ‚èµ·çš„ä¸­æ–­
    atheros_reg_write(mem_base, CSR_INT, 0xFFFFFFFF);

    // ä½¿èƒ½éœ€è¦çš„ä¸­æ–­
    uint32_t int_mask = CSR_INI_SET_MASK;
    atheros_reg_write(mem_base, CSR_INT_MASK, int_mask);

    printf("[intel-hw] Interrupts enabled (mask=0x%x)\n", int_mask);
    return 0;
}

/**
 * @brief ç¦ç”¨ä¸­æ–­
 */
void intel_hw_disable_interrupts(uint32_t mem_base) {
    printf("[intel-hw] Disabling interrupts...\n");

    // ç¦ç”¨æ‰€æœ‰ä¸­æ–­
    atheros_reg_write(mem_base, CSR_INT_MASK, 0x00000000);

    printf("[intel-hw] Interrupts disabled\n");
}

/**
 * @brief è¯»å– MAC åœ°å€
 */
int intel_hw_read_mac_addr(uint32_t mem_base, uint8_t *mac) {
    if (!mac) return -1;

    // Intel 6000 ç³»åˆ—çš„ MAC åœ°å€å­˜å‚¨åœ¨ OTP ä¸­
    // ç®€åŒ–å®ç°ï¼šä½¿ç”¨ä½ çš„çœŸå® Intel ç½‘å¡ MAC åœ°å€
    mac[0] = 0x84;
    mac[1] = 0x3A;
    mac[2] = 0x4B;
    mac[3] = 0xA0;
    mac[4] = 0x05;
    mac[5] = 0x0C;

    printf("[intel-hw] MAC address: %02x:%02x:%02x:%02x:%02x:%02x\n",
           mac[0], mac[1], mac[2], mac[3], mac[4], mac[5]);

    return 0;
}

/**
 * @brief è·å–ä¸­æ–­çŠ¶æ€
 */
uint32_t intel_hw_get_int_status(uint32_t mem_base) {
    return atheros_reg_read(mem_base, CSR_INT);
}

/**
 * @brief åº”ç­”ä¸­æ–­
 */
void intel_hw_ack_interrupts(uint32_t mem_base, uint32_t ints) {
    atheros_reg_write(mem_base, CSR_INT, ints);
}

/**
 * @brief æ£€æŸ¥ç¡¬ä»¶æ˜¯å¦å­˜æ´»
 */
int intel_hw_is_alive(uint32_t mem_base) {
    uint32_t gp_cntrl = atheros_reg_read(mem_base, CSR_GP_CNTRL);

    if (gp_cntrl & CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY) {
        return 1;
    }

    return 0;
}

/**
 * @brief é€šè¿‡ BSM åŠ è½½ firmware æ®µåˆ° NIC SRAM
 *
 * Intel 6000 series ä½¿ç”¨ BSM (Boot State Machine) æ¥åŠ è½½ firmware
 *
 * @param mem_base PCI å†…å­˜åŸºåœ°å€
 * @param fw_data Firmware æ•°æ®æŒ‡é’ˆï¼ˆè™šæ‹Ÿåœ°å€ï¼‰
 * @param fw_size Firmware å¤§å°ï¼ˆå­—èŠ‚æ•°ï¼‰
 * @param sram_offset SRAM ç›®æ ‡åç§»åœ°å€
 * @return 0 = æˆåŠŸ, -1 = å¤±è´¥
 */
static int intel_fw_load_via_bsm_bak(uint32_t mem_base, const uint8_t *fw_data,
                                  uint32_t fw_size, uint32_t sram_offset) {
     printf("[intel-fw] Loading firmware via BSM...\n");
    // printf("[intel-fw]   Data: virt=0x%x, size=%d bytes\n", (uint32_t)fw_data, fw_size);
    // printf("[intel-fw]   Target SRAM offset: 0x%x\n", sram_offset);

    // å›ºä»¶æ•°æ®å¿…é¡»æ˜¯ word (4 bytes) å¯¹é½
    uint32_t *fw_data_32 = (uint32_t *)fw_data;
    uint32_t fw_words = fw_size / 4;

    // printf("[intel-fw] Writing %d words (%d bytes) to SRAM at 0x%x\n", fw_words, fw_size, sram_offset);
    // ä½¿ç”¨ BSM å†™å…¥ firmwareï¼ˆæ¯æ¬¡å†™ä¸€ä¸ª wordï¼‰
    for (uint32_t i = 0; i < fw_words; i++) {
        // å†™æ•°æ®åˆ° BSM æ•°æ®å¯„å­˜å™¨
        atheros_reg_write(mem_base, CSR_BSM_WR_DATA, fw_data_32[i]);
        printf("BSM 1 write SRAM[0x%x] = 0x%08x\n",(sram_offset + i * 4), fw_data_32[i]);

        // å†™åœ°å€å’Œå¯åŠ¨ä½
        uint32_t target_addr = sram_offset + i * 4;
        uint32_t ctrl = target_addr |CSR_BSM_WR_CTRL_REG_BIT_WRITE | CSR_BSM_WR_CTRL_REG_BIT_START;
        atheros_reg_write(mem_base, CSR_BSM_WR_CTRL_REG, ctrl);

        printf("BSM 2 write SRAM[0x%x] = 0x%08x\n",(sram_offset + i * 4), fw_data_32[i]);

        // ç­‰å¾…å®Œæˆï¼ˆçŸ­å»¶è¿Ÿï¼‰
        for (volatile int j = 0; j < 100; j++) {
            __asm__ volatile("nop");
        }

        // æ£€æŸ¥æ˜¯å¦å®Œæˆ
        // while(atheros_reg_read(mem_base, CSR_BSM_WR_CTRL_REG) & CSR_BSM_WR_CTRL_REG_BIT_START);
        int timeout = 3;
        uint32_t v;
        do {
            v = atheros_reg_read(mem_base, CSR_BSM_WR_CTRL_REG);
            printf("BSM_CTRL = 0x%08x\n", v);
        } while (v & CSR_BSM_WR_CTRL_REG_BIT_START && --timeout);

        if (!timeout) {
            printf("BSM WRITE TIMEOUT at addr=0x%x\n",
                   (sram_offset + i * 4));
            return -1;
        }
         
    }
    
    printf("[intel-fw] BSM load complete\n");
    return 0;
}

// ==================== FH DMA å›ºä»¶åŠ è½½ï¼ˆLinux iwlwifi æ¨¡å¼ï¼‰ ====================

/**
 * @brief ä½¿ç”¨ FH DMA åŠ è½½å›ºä»¶å—ï¼ˆå¯¹åº” iwl_pcie_load_firmware_chunk_fhï¼‰
 *
 * @param mem_base PCI å†…å­˜åŸºåœ°å€
 * @param dst_addr ç›®æ ‡ SRAM åœ°å€ï¼ˆè®¾å¤‡å†…éƒ¨åœ°å€ï¼‰
 * @param phy_addr ç‰©ç† DMA åœ°å€ï¼ˆæˆ‘ä»¬åœ¨ OS ä¸­ä½¿ç”¨è™šæ‹Ÿåœ°å€ + åç§»ï¼‰
 * @param byte_cnt è¦åŠ è½½çš„å­—èŠ‚æ•°
 *
 * @return 0 = æˆåŠŸ, -1 = å¤±è´¥
 */
static int intel_pcie_load_firmware_chunk_fh(uint32_t mem_base,
                                              uint32_t dst_addr,
                                              uint32_t phy_addr,
                                              uint32_t byte_cnt)
{
    printf("[intel-fh] Loading chunk: dst=0x%x, src=0x%x, size=%u\n",
           dst_addr, phy_addr, byte_cnt);

    // 1. æš‚åœ DMA é€šé“
    atheros_reg_write(mem_base, FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL),
                      FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE);

    // 2. è®¾ç½®ç›®æ ‡ SRAM åœ°å€
    atheros_reg_write(mem_base, FH_SRVC_CHNL_SRAM_ADDR_REG(FH_SRVC_CHNL), dst_addr);

    // 3. è®¾ç½®æºç‰©ç†åœ°å€ï¼ˆä½ 32 ä½ï¼‰
    uint32_t phy_addr_lsb = phy_addr & FH_MEM_TFDIB_DRAM_ADDR_LSB_MSK;
    atheros_reg_write(mem_base, FH_TFDIB_CTRL0_REG(FH_SRVC_CHNL), phy_addr_lsb);

    // 4. è®¾ç½®æºç‰©ç†åœ°å€ï¼ˆé«˜ 4 ä½ï¼‰å’Œä¼ è¾“é•¿åº¦
    uint32_t phy_addr_msb = (phy_addr >> 32) & 0xF;
    uint32_t ctrl1 = (phy_addr_msb << FH_MEM_TFDIB_REG1_ADDR_BITSHIFT) |
                     (byte_cnt & FH_MEM_TFDIB_REG1_LEN_MSK);
    atheros_reg_write(mem_base, FH_TFDIB_CTRL1_REG(FH_SRVC_CHNL), ctrl1);

    // 5. è®¾ç½®ç¼“å†²åŒºçŠ¶æ€ï¼ˆæ ‡è®°æœ‰æ•ˆï¼‰
    atheros_reg_write(mem_base, FH_TCSR_CHNL_TX_BUF_STS_REG(FH_SRVC_CHNL),
                      (1 << FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_NUM) |
                      (1 << FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_IDX) |
                      FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_VALID);

    // 6. å¯åŠ¨ DMA ä¼ è¾“
    atheros_reg_write(mem_base, FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL),
                      FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE |
                      FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_DISABLE |
                      FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_ENDTFD);

    // 7. ç­‰å¾…ä¼ è¾“å®Œæˆï¼ˆç®€å•å»¶è¿Ÿï¼Œç”Ÿäº§ç¯å¢ƒåº”è¯¥ç­‰å¾…ä¸­æ–­ï¼‰
    for (volatile int i = 0; i < 1000; i++) {
        __asm__ volatile("nop");
    }

    printf("[intel-fh] Chunk loaded\n");
    return 0;
}

/**
 * @brief åŠ è½½å›ºä»¶å—ï¼ˆå¯¹åº” iwl_pcie_load_firmware_chunkï¼‰
 *
 * @param mem_base PCI å†…å­˜åŸºåœ°å€
 * @param dst_addr ç›®æ ‡ SRAM åœ°å€ï¼ˆè®¾å¤‡å†…éƒ¨åœ°å€ï¼‰
 * @param src_addr æºæ•°æ®åœ°å€ï¼ˆè™šæ‹Ÿåœ°å€ï¼‰
 * @param byte_cnt è¦åŠ è½½çš„å­—èŠ‚æ•°
 *
 * @return 0 = æˆåŠŸ, -1 = å¤±è´¥/è¶…æ—¶
 */
static int intel_pcie_load_firmware_chunk(uint32_t mem_base,
                                          uint32_t dst_addr,
                                          const uint8_t *src_addr,
                                          uint32_t byte_cnt)
{
    printf("[intel-fh] Loading firmware chunk: dst=0x%x, size=%u\n",
           dst_addr, byte_cnt);

    // ğŸ”¥ åœ¨æˆ‘ä»¬çš„ OS ä¸­ï¼Œæˆ‘ä»¬ç›´æ¥ä½¿ç”¨è™šæ‹Ÿåœ°å€ä½œä¸º DMA åœ°å€
    // ï¼ˆå› ä¸ºæˆ‘ä»¬æ²¡æœ‰å®ç°å¤æ‚çš„ DMA æ˜ å°„æœºåˆ¶ï¼‰
    // Linux ä½¿ç”¨ dma_alloc_coherent è·å¾—ç‰©ç†åœ°å€
    uint32_t phy_addr = (uint32_t)src_addr;

    // æˆäºˆ MAC è®¿é—®æƒé™ï¼ˆå¦‚æœéœ€è¦ï¼‰
    uint32_t gp_cntrl = atheros_reg_read(mem_base, CSR_GP_CNTRL);
    if (!(gp_cntrl & CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY)) {
        printf("[intel-fh] WARNING: MAC clock not ready, trying to grant access\n");
        intel_hw_grant_mac_access(mem_base);
    }

    // æ£€æŸ¥æ˜¯å¦éœ€è¦æ‰©å±•åœ°å€ç©ºé—´
    bool extended_addr = false;
    if (dst_addr >= IWL_FW_MEM_EXTENDED_START &&
        dst_addr <= IWL_FW_MEM_EXTENDED_END) {
        extended_addr = true;
        printf("[intel-fh] Using extended address space\n");
        intel_set_bits_prph(mem_base, LMPM_CHICK, LMPM_CHICK_EXTENDED_ADDR_SPACE);
    }

    // è°ƒç”¨ FH DMA åŠ è½½å‡½æ•°
    int ret = intel_pcie_load_firmware_chunk_fh(mem_base, dst_addr, phy_addr, byte_cnt);

    // æ¸…é™¤æ‰©å±•åœ°å€ç©ºé—´æ ‡å¿—
    if (extended_addr) {
        intel_clear_bits_prph(mem_base, LMPM_CHICK, LMPM_CHICK_EXTENDED_ADDR_SPACE);
    }

    if (ret < 0) {
        printf("[intel-fh] ERROR: Failed to load firmware chunk!\n");
        return -1;
    }

    // ğŸ”¥ ç­‰å¾…å†™å…¥å®Œæˆï¼ˆLinux ä½¿ç”¨ç­‰å¾…é˜Ÿåˆ—ï¼Œæˆ‘ä»¬ä½¿ç”¨ç®€å•è½®è¯¢ï¼‰
    // åœ¨ç”Ÿäº§ç¯å¢ƒä¸­ï¼Œåº”è¯¥ç­‰å¾… FH_TX_INTERRUPT ä¸­æ–­
    for (int timeout = 0; timeout < 10000; timeout++) {
        // æ£€æŸ¥ DMA é€šé“æ˜¯å¦ç©ºé—²
        uint32_t tx_config = atheros_reg_read(mem_base, FH_TCSR_CHNL_TX_CONFIG_REG(FH_SRVC_CHNL));
        if (tx_config & FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE) {
            // DMA ä»åœ¨è¿è¡Œ
            for (volatile int i = 0; i < 100; i++) {
                __asm__ volatile("nop");
            }
        } else {
            // DMA å®Œæˆ
            printf("[intel-fh] DMA transfer completed\n");
            return 0;
        }
    }

    printf("[intel-fh] WARNING: DMA transfer timeout (continuing anyway)\n");
    return 0;
}

/**
 * @brief åŠ è½½å›ºä»¶æ®µï¼ˆå¯¹åº” iwl_pcie_load_sectionï¼‰- Linux æ–¹å¼
 *
 * ğŸ”¥ ä½¿ç”¨ä¸´æ—¶ DMA ç¼“å†²åŒºï¼Œç¡®ä¿ç‰©ç†åœ°å€è¿ç»­
 * è¿™å®Œå…¨æ¨¡æ‹Ÿ Linux iwlwifi çš„ dma_alloc_coherent æ–¹å¼
 *
 * @param mem_base PCI å†…å­˜åŸºåœ°å€
 * @param section_num æ®µç¼–å·
 * @param section_data å›ºä»¶æ•°æ®
 * @param section_len å›ºä»¶é•¿åº¦
 * @param section_offset SRAM åç§»åœ°å€
 *
 * @return 0 = æˆåŠŸ, -1 = å¤±è´¥
 */
// ğŸ”¥ æ ˆä¿æŠ¤è®¡æ•°å™¨ï¼ˆæ£€æµ‹å¯èƒ½çš„é€’å½’ï¼‰
static int stack_depth_counter = 0;
#define MAX_STACK_DEPTH 50

static int intel_pcie_load_section(uint32_t mem_base,
                                    uint8_t section_num,
                                    const uint8_t *section_data,
                                    uint32_t section_len,
                                    uint32_t section_offset)
{
    // ğŸ”¥ æ ˆæº¢å‡ºä¿æŠ¤ï¼šæ£€æµ‹é€’å½’
    stack_depth_counter++;
    if (stack_depth_counter > MAX_STACK_DEPTH) {
        printf("\n\n");
        printf("â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—\n");
        printf("â•‘  ğŸ”´ CRITICAL: STACK OVERFLOW DETECTED! ğŸ”´               â•‘\n");
        printf("â•‘  stack_depth=%d > MAX_STACK_DEPTH=%d                  â•‘\n", stack_depth_counter, MAX_STACK_DEPTH);
        printf("â•‘  Preventing system reboot...                             â•‘\n");
        printf("â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•\n");
        printf("\n");
        stack_depth_counter--;
        return -1;
    }

    printf("[intel-fh] [%d] Loading uCode section (Linux dma_alloc_coherent mode)...\n", section_num);
    printf("[intel-fh] [%d] Offset: 0x%x, Length: %u bytes\n",
           section_num, section_offset, section_len);

    // ğŸ”¥ è¯Šæ–­ï¼šæ£€æŸ¥è¾“å…¥å‚æ•°
    if (!section_data || section_len == 0) {
        printf("[intel-fh] ERROR: Invalid section data!\n");
        stack_depth_counter--;
        return -1;
    }

    // ğŸ”¥ å®‰å…¨é™åˆ¶ï¼šé˜²æ­¢æ ˆæº¢å‡º
    // 4KB æ ˆåˆ†é…å¯èƒ½å¤ªå¤§ï¼Œæ”¹ä¸º 2KBï¼Œå¹¶ä¸”ä½¿ç”¨é™æ€ç¼“å†²åŒºï¼ˆæ›´å®‰å…¨ï¼‰
    static uint8_t dma_buf[2048];  // ğŸ”¥ é™æ€åˆ†é…ï¼Œä¸åœ¨æ ˆä¸Š
    uint32_t dma_buf_size = 2048;

    // ğŸ”¥ æ ˆä½¿ç”¨è¯Šæ–­ï¼šæ‰“å°å½“å‰æ ˆæŒ‡é’ˆ
    uint32_t current_esp;
    __asm__ volatile("movl %%esp, %0" : "=r"(current_esp));
    printf("[intel-fh] [%d] DMA buffer: virt=0x%x, size=%u bytes (STATIC)\n",
           section_num, (uint32_t)dma_buf, dma_buf_size);
    printf("[intel-fh] [%d] Stack pointer: ESP=0x%x (stack_depth=%d)\n",
           section_num, current_esp, stack_depth_counter);

    uint32_t offset = 0;
    uint32_t chunk_sz = FH_MEM_TB_MAX_LENGTH;  // 8KB chunksï¼ˆå¤–å±‚å¾ªç¯ï¼‰

    // å¤–å±‚å¾ªç¯ï¼šæ¯æ¬¡å¤„ç† 8KB
    while (offset < section_len) {
        uint32_t copy_size = chunk_sz;
        if (offset + chunk_sz > section_len) {
            copy_size = section_len - offset;
        }

        // å†…å±‚å¾ªç¯ï¼šæ¯æ¬¡ä¼ è¾“ 4KBï¼ˆdma_buf å¤§å°ï¼‰
        uint32_t chunk_offset = 0;
        while (chunk_offset < copy_size) {
            uint32_t this_copy = copy_size - chunk_offset;
            if (this_copy > dma_buf_size) {
                this_copy = dma_buf_size;
            }

            uint32_t dst_addr = section_offset + offset + chunk_offset;

            // ğŸ”¥ æ­¥éª¤ 1: å¤åˆ¶æ•°æ®åˆ° DMA ç¼“å†²åŒºï¼ˆå¯¹åº” Linux çš„ memcpyï¼‰
            memcpy(dma_buf, section_data + offset + chunk_offset, this_copy);
            printf("[intel-fh] [%d] Copied %u bytes to DMA buffer\n",
                   section_num, this_copy);

            // ğŸ”¥ æ­¥éª¤ 2: è·å– DMA ç¼“å†²åŒºçš„ç‰©ç†åœ°å€
            // åœ¨æˆ‘ä»¬çš„ OS ä¸­ï¼Œæˆ‘ä»¬å‡è®¾æ ˆåœ°å€ä¹Ÿæ˜¯ç‰©ç†å¯è®¿é—®çš„
            // ï¼ˆè¿™åœ¨ x86 ä¸Šé€šå¸¸å¯è¡Œï¼Œå› ä¸ºä½¿ç”¨ 1:1 æ˜ å°„ï¼‰
            uint32_t phy_addr = (uint32_t)dma_buf;
            printf("[intel-fh] [%d] DMA phys addr: 0x%x\n",
                   section_num, phy_addr);

            // ğŸ”¥ æ­¥éª¤ 3: æ£€æŸ¥æ˜¯å¦éœ€è¦æ‰©å±•åœ°å€ç©ºé—´
            bool extended_addr = false;
            if (dst_addr >= IWL_FW_MEM_EXTENDED_START &&
                dst_addr <= IWL_FW_MEM_EXTENDED_END) {
                extended_addr = true;
                printf("[intel-fh] [%d] Enabling extended address space\n", section_num);
                intel_set_bits_prph(mem_base, LMPM_CHICK, LMPM_CHICK_EXTENDED_ADDR_SPACE);
            }

            // ğŸ”¥ æ­¥éª¤ 4: ä½¿ç”¨ FH DMA åŠ è½½è¿™ä¸ªå—ï¼ˆå¯¹åº” Linux çš„ iwl_pcie_load_firmware_chunkï¼‰
            int ret = intel_pcie_load_firmware_chunk_fh(mem_base, dst_addr, phy_addr, this_copy);

            // æ¸…é™¤æ‰©å±•åœ°å€ç©ºé—´æ ‡å¿—
            if (extended_addr) {
                intel_clear_bits_prph(mem_base, LMPM_CHICK, LMPM_CHICK_EXTENDED_ADDR_SPACE);
            }

            if (ret < 0) {
                printf("[intel-fh] ERROR: Could not load the [%d] uCode section at offset %u\n",
                       section_num, offset + chunk_offset);
                return -1;
            }

            chunk_offset += this_copy;
        }

        offset += chunk_sz;

        // ğŸ”¥ è°ƒè¯•ï¼šæ¯ 32KB æ‰“å°ä¸€æ¬¡è¿›åº¦
        if ((offset & 0x7FFF) == 0) {
            printf("[intel-fh] [%d] Progress: %u/%u bytes (%d%%)\r",
                   section_num, offset, section_len, (offset * 100) / section_len);
        }
    }

    printf("\n[intel-fh] [%d] Section loaded successfully (Linux mode)\n", section_num);
    stack_depth_counter--;  // ğŸ”¥ å‡å°‘æ ˆæ·±åº¦è®¡æ•°å™¨
    return 0;
}

// âš ï¸ DEPRECATED: æ­¤å‡½æ•°å·²åºŸå¼ƒï¼Œè¯·ä½¿ç”¨ intel_pcie_load_section() ä»£æ›¿
// ä¿ç•™æ­¤å‡½æ•°ä»…ç”¨äºå…¼å®¹ #else åˆ†æ”¯ï¼ˆUSE_FH_DMA_FOR_FW_LOADING = 0ï¼‰
static int intel_fw_load_via_bsm(uint32_t mem_base,
                                 const uint8_t *fw_data,
                                 uint32_t fw_size,
                                 uint32_t sram_offset)
{
    // ğŸ”¥ å…³é”®ä¿®å¤ï¼šåŒºåˆ† device internal SRAM åœ°å€å’Œ PCI MMIO åœ°å€
    //
    // TLV load_addr (å¦‚ 0x400000) æ˜¯è®¾å¤‡å†…éƒ¨ SRAM åœ°å€ç©ºé—´
    // PCI BAR åªæ˜ å°„äº†éƒ¨åˆ† SRAM çª—å£ï¼ˆé€šå¸¸å‰å‡  KBï¼‰
    //
    // å¯¹äºå¤§ offsetï¼ˆå¦‚ 0x400000ï¼‰ï¼Œå¿…é¡»ä½¿ç”¨ BSM DMA å¼•æ“
    // BSM ç†è§£è®¾å¤‡å†…éƒ¨åœ°å€ç©ºé—´ï¼Œå¯ä»¥å†™å…¥æ•´ä¸ª SRAM
    //
    // å¯¹äºå° offsetï¼ˆå¦‚ 0x0ï¼‰ï¼Œå¯ä»¥ä½¿ç”¨ç›´æ¥ MMIO å†™å…¥

    printf("[intel-fw] SRAM write: %u bytes to device offset 0x%x\n",
           fw_size, sram_offset);

    // å›ºä»¶æ•°æ®å¿…é¡»æ˜¯ 4 å­—èŠ‚å¯¹é½
    const uint32_t *fw_data_32 = (const uint32_t *)fw_data;
    uint32_t fw_words = fw_size / 4;

    // ğŸ”¥ åˆ¤æ–­ä½¿ç”¨å“ªç§å†™å…¥æ–¹å¼
    // å° offsetï¼ˆåœ¨ BAR æ˜ å°„çª—å£å†…ï¼‰ï¼šç›´æ¥ MMIO å†™å…¥
    // å¤§ offsetï¼ˆè¶…å‡º BAR çª—å£ï¼‰ï¼šä½¿ç”¨ BSM DMA
    //
    // Intel 6205 BAR çª—å£é€šå¸¸è¾ƒå°ï¼ˆCSR å¯„å­˜å™¨çº¦ 1.3KBï¼‰
    // ä½¿ç”¨ 0x40000 (256KB) ä½œä¸ºå®‰å…¨é˜ˆå€¼
    if (sram_offset < 0x40000) {
        // æ–¹æ³• 1ï¼šç›´æ¥ MMIO å†™å…¥ï¼ˆé€‚ç”¨äºæŒ‡ä»¤æ®µï¼‰
        volatile uint32_t *sram = (volatile uint32_t *)(mem_base + sram_offset);
        printf("[intel-fw]   Using direct MMIO write (BAR+offset: 0x%x)\n", (uint32_t)sram);

        for (uint32_t i = 0; i < fw_words; i++) {
            sram[i] = fw_data_32[i];
        }
    } else {
        // æ–¹æ³• 2ï¼šBSM DMA å†™å…¥ï¼ˆé€‚ç”¨äºæ•°æ®æ®µï¼‰
        // BSM (Boot State Machine) å¯ä»¥è®¿é—®è®¾å¤‡å†…éƒ¨å®Œæ•´ SRAM ç©ºé—´
        printf("[intel-fw]   Using BSM DMA (offset 0x%x exceeds BAR window)\n", sram_offset);
        printf("[intel-fw]   Writing %d words via BSM...\n", fw_words);

        // ä½¿ç”¨ BSM å¯„å­˜å™¨å†™å…¥æ¯ä¸ªå­—
        for (uint32_t i = 0; i < fw_words; i++) {
            // 1. å†™æ•°æ®åˆ° BSM æ•°æ®å¯„å­˜å™¨
            atheros_reg_write(mem_base, CSR_BSM_WR_DATA, fw_data_32[i]);

            // 2. è®¡ç®—ç›®æ ‡åœ°å€ï¼ˆè®¾å¤‡å†…éƒ¨ SRAM åœ°å€ï¼‰
            uint32_t target_addr = sram_offset + (i * 4);

            // 3. å†™åœ°å€å’Œå¯åŠ¨ä½åˆ° BSM æ§åˆ¶å¯„å­˜å™¨
            // BSM ç†è§£è®¾å¤‡å†…éƒ¨åœ°å€ç©ºé—´ï¼Œæ‰€ä»¥ target_addr = 0x400000 æ˜¯æœ‰æ•ˆçš„
            uint32_t ctrl = target_addr | CSR_BSM_WR_CTRL_REG_BIT_WRITE | CSR_BSM_WR_CTRL_REG_BIT_START;
            atheros_reg_write(mem_base, CSR_BSM_WR_CTRL_REG, ctrl);

            // 4. ç­‰å¾… BSM å®Œæˆå†™å…¥
            // ğŸ”¥ è°ƒè¯•ï¼šæ¯ 8KB (2048 words) æ‰“å°ä¸€æ¬¡è¿›åº¦
            if ((i & 0x7FF) == 0) {
                printf("[intel-fw]   Progress: %d/%d words (%d%%) to SRAM[0x%x]\r",
                       i, fw_words, (i * 100) / fw_words, target_addr);
            }

            // çŸ­æš‚å»¶è¿Ÿï¼Œè®© BSM å®Œæˆå†™å…¥
            for (volatile int j = 0; j < 100; j++) {
                __asm__ volatile("nop");
            }

            // å¯é€‰ï¼šç­‰å¾… BSM_START ä½æ¸…é™¤ï¼ˆè¡¨ç¤ºå†™å…¥å®Œæˆï¼‰
            // while (atheros_reg_read(mem_base, CSR_BSM_WR_CTRL_REG) & CSR_BSM_WR_CTRL_REG_BIT_START);
        }
        printf("\n[intel-fw]   BSM DMA write complete\n");
    }

    // å¤„ç†å‰©ä½™å­—èŠ‚ï¼ˆå¦‚æœæœ‰ï¼‰
    if (fw_size % 4) {
        printf("[intel-fw]   Writing %d remaining bytes\n", fw_size % 4);
        const uint8_t *remaining = (const uint8_t *)(fw_data_32 + fw_words);

        if (sram_offset < 0x100000) {
            // å° offsetï¼šç›´æ¥å†™å…¥
            volatile uint8_t *sram_bytes = (volatile uint8_t *)(mem_base + sram_offset + fw_words * 4);
            for (uint32_t i = 0; i < fw_size % 4; i++) {
                sram_bytes[i] = remaining[i];
            }
        } else {
            // å¤§ offsetï¼šä½¿ç”¨ BSM å†™å…¥å‰©ä½™å­—èŠ‚ï¼ˆéœ€è¦ä¸´æ—¶ç¼“å†²åŒºï¼‰
            // ä¸ºäº†ç®€å•ï¼Œæˆ‘ä»¬ç”¨æœ€åä¸€ä¸ªå®Œæ•´çš„ word æ¥å¤„ç†
            printf("[intel-fw]   WARNING: Partial bytes at large offset, padding with zeros\n");
        }
    }

    printf("[intel-fw] SRAM write done\n");
    return 0;
}
#define CSR_BSM_CTRL   (CSR_BASE + 0x140)
#define CSR_GP_CNTRL_INIT_DONE  0x00000004  // bit 2
#define INT_ALIVE 0x00000001
/**
 * @brief å¯åŠ¨ Intel WiFi Firmware (å®Œæ•´çš„ INIT + RUNTIME æµç¨‹)
 *
 * @param mem_base PCI å†…å­˜åŸºåœ°å€
 * @param parsed è§£æåçš„å›ºä»¶ç»“æ„
 *
 * @return 0 = æˆåŠŸ, -1 = å¤±è´¥
 */
int intel_fw_start_parsed(uint32_t mem_base, struct intel_fw_parsed *parsed) {
    printf("\n[intel-fw] ========================================\n");
    printf("[intel-fw] Intel WiFi Firmware Loading\n");
    printf("[intel-fw] ========================================\n");
    netdebug_info("[intel-fw] ========================================\n");
    netdebug_info("[intel-fw] Intel WiFi Firmware Loading\n");
    netdebug_info("[intel-fw] ========================================\n");

    if (!parsed || !parsed->valid) {
        printf("[intel-fw] ERROR: Invalid firmware structure!\n");
        netdebug_error("[intel-fw] ERROR: Invalid firmware structure!\n");
        return -1;
    }

    // ğŸ”¥ å…³é”®ä¿®å¤ï¼šåœ¨åŠ è½½å›ºä»¶ä¹‹å‰ï¼Œå¿…é¡»åˆå§‹åŒ–ç¡¬ä»¶ï¼ˆreset + clocksï¼‰
    printf("[intel-fw] Step 0: Hardware initialization\n");
    netdebug_info("[intel-fw] Step 0: Hardware initialization\n");
    intel_debug_pause("Before HW init", mem_base, 0);
    if (intel_hw_init(mem_base) < 0) {
        printf("[intel-fw] ERROR: Hardware initialization failed!\n");
        netdebug_error("[intel-fw] ERROR: Hardware initialization failed!\n");
        return -1;
    }
    intel_debug_pause("After HW init", mem_base, 0);

    intel_fw_image_t *init_img = &parsed->images[IWL_UCODE_INIT];
    intel_fw_image_t *rt_img = &parsed->images[IWL_UCODE_REGULAR];

    if (!init_img->has_inst || !rt_img->has_inst) {
        printf("[intel-fw] ERROR: Missing required firmware sections!\n");
        netdebug_error("[intel-fw] ERROR: Missing required firmware sections!\n");
        return -1;
    }

    printf("[intel-fw] INIT: %d bytes in %d chunks\n",
           init_img->inst.total_size, init_img->inst.num_chunks);
    printf("[intel-fw] RUNTIME: %d bytes in %d chunks\n",
           rt_img->inst.total_size, rt_img->inst.num_chunks);
    netdebug_info("[intel-fw] INIT: %d bytes in %d chunks\n",
           init_img->inst.total_size, init_img->inst.num_chunks);
    netdebug_info("[intel-fw] RUNTIME: %d bytes in %d chunks\n",
           rt_img->inst.total_size, rt_img->inst.num_chunks);

    // åˆ¤æ–­æ˜¯å¦è·³è¿‡ INIT
    int skip_init = (init_img->inst.total_size == 0);

    // ========== Step 1: Hardware Initialization ==========

    printf("\n[intel-fw] === Step 1: Hardware Init ===\n");
    netdebug_info("[intel-fw] === Step 1: Hardware Init ===\n");

    // 1.1 ç¡®ä¿ MAC è®¿é—®æƒé™
    if (intel_hw_grant_mac_access(mem_base) < 0) {
        printf("[intel-fw] ERROR: Failed to get MAC access\n");
        netdebug_error("[intel-fw] ERROR: Failed to get MAC access\n");
        return -1;
    }
    printf("[intel-fw] MAC access granted\n");
    netdebug_info("[intel-fw] MAC access granted\n");

    // 1.2 åˆå§‹åŒ–æ—¶é’Ÿ
    // ğŸ”¥ å…³é”®ä¿®å¤ï¼šä½¿ç”¨ read-modify-writeï¼Œä¸è¦ç›´æ¥è¦†ç›–ï¼

    // ğŸ”¥ è¯Šæ–­ï¼šå…ˆæµ‹è¯• PRPH è®¿é—®æ˜¯å¦å·¥ä½œ
    printf("[intel-fw] Testing PRPH access...\n");

    // è¯Šæ–­ï¼šæ£€æŸ¥ HBUS å¯„å­˜å™¨ï¼ˆPRPH è®¿é—®çš„åº•å±‚æœºåˆ¶ï¼‰
    uint32_t hbus_waddr = atheros_reg_read(mem_base, HBUS_TARG_PRPH_WADDR);
    uint32_t hbus_raddr = atheros_reg_read(mem_base, HBUS_TARG_PRPH_RADDR);
    uint32_t hbus_rdat = atheros_reg_read(mem_base, HBUS_TARG_PRPH_RDAT);
    uint32_t hbus_wdat = atheros_reg_read(mem_base, HBUS_TARG_PRPH_WDAT);
    printf("[intel-fw] HBUS registers (before PRPH access):\n");
    printf("[intel-fw]   HBUS_TARG_PRPH_WADDR = 0x%08x\n", hbus_waddr);
    printf("[intel-fw]   HBUS_TARG_PRPH_RADDR = 0x%08x\n", hbus_raddr);
    printf("[intel-fw]   HBUS_TARG_PRPH_RDAT = 0x%08x\n", hbus_rdat);
    printf("[intel-fw]   HBUS_TARG_PRPH_WDAT = 0x%08x\n", hbus_wdat);

    netdebug_debug("[intel-fw] HBUS: WADDR=0x%08x RADDR=0x%08x RDAT=0x%08x WDAT=0x%08x\n",
           hbus_waddr, hbus_raddr, hbus_rdat, hbus_wdat);

    uint32_t test_read = intel_read_prph(mem_base, APMG_CLK_CTRL_REG);
    printf("[intel-fw] APMG_CLK_CTRL_REG initial read: 0x%08x\n", test_read);
    netdebug_debug("[intel-fw] APMG_CLK_CTRL_REG initial: 0x%08x\n", test_read);

    if (test_read == 0xA5A5A5A2) {
        printf("[intel-fw] ERROR: PRPH access not working! All reads return 0xA5A5A5A2\n");
        printf("[intel-fw] This indicates MAC access was not granted!\n");
        netdebug_error("[intel-fw] PRPH access not working! Returns 0xA5A5A5A2\n");

        // è¯Šæ–­ï¼šæ£€æŸ¥ CSR_GP_CNTRL çš„çŠ¶æ€
        uint32_t gp_cntrl = atheros_reg_read(mem_base, CSR_GP_CNTRL);
        printf("[intel-fw] CSR_GP_CNTRL = 0x%08x\n", gp_cntrl);
        printf("[intel-fw]   MAC_CLOCK_READY (bit 0): %s\n",
               (gp_cntrl & CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY) ? "YES" : "NO");
        printf("[intel-fw]   MAC_ACCESS_REQ (bit 3): %s\n",
               (gp_cntrl & CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ) ? "YES" : "NO");

        return -1;
    }

    printf("[intel-fw] âœ“ PRPH access is working!\n");
    netdebug_info("[intel-fw] PRPH access OK\n");

    uint32_t clk_ctrl = intel_read_prph(mem_base, APMG_CLK_CTRL_REG);
    clk_ctrl |= 0x00000001;
    intel_write_prph(mem_base, APMG_CLK_CTRL_REG, clk_ctrl);
    atheros_delay_us(20);

    // ğŸ”¥ å…³é”®ï¼šAPMG_CLK_EN_REG å¿…é¡»ä½¿ç”¨ read-modify-write
    uint32_t clk_en = intel_read_prph(mem_base, APMG_CLK_EN_REG);
    clk_en |= 0x00001FFF;
    intel_write_prph(mem_base, APMG_CLK_EN_REG, clk_en);
    atheros_delay_us(20);

    // éªŒè¯æ—¶é’Ÿæ˜¯å¦å¯ç”¨
    clk_en = intel_read_prph(mem_base, APMG_CLK_EN_REG);
    printf("[intel-fw] APMG_CLK_EN_REG after write: 0x%08x\n", clk_en);
    netdebug_debug("[intel-fw] APMG_CLK_EN_REG after write: 0x%08x\n", clk_en);
    printf("[intel-fw] Clocks initialized\n");
    netdebug_info("[intel-fw] Clocks initialized\n");

    // 1.3 æ¸…é™¤ RF-Kill ä½ï¼ˆå¯¹åº” iwl_enable_rfkill_intï¼‰
    // ğŸ”¥ å…³é”®ï¼šLinux iwlwifi æ¸…é™¤ RF-Kill è½¯ä»¶ bit
    atheros_reg_write(mem_base, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
    atheros_reg_write(mem_base, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
    printf("[intel-fw] RF-Kill bits cleared\n");

    // 1.4 æš‚æ—¶ä¸ä½¿èƒ½ä¸­æ–­ - ç­‰å›ºä»¶åŠ è½½åå†å¯ç”¨
    // Linux iwlwifi åœ¨å›ºä»¶åŠ è½½åã€CSR_RESET=0 å‰å¯ç”¨ä¸­æ–­
    atheros_reg_write(mem_base, CSR_INT, 0xFFFFFFFF);
    atheros_reg_write(mem_base, CSR_INT_MASK, 0x00000000);  // å…ˆç¦ç”¨
    printf("[intel-fw] Interrupts disabled (will enable after firmware load)\n");
   
    // ========== Step 2: INIT Firmware (if present) ==========

    if (!skip_init) {
        printf("\n[intel-fw] === Step 2: Loading INIT Firmware ===\n");
        netdebug_info("[intel-fw] === Step 2: Loading INIT Firmware ===\n");

        // 2.1 åŠ è½½ INIT instruction chunks
        printf("[intel-fw] Loading INIT instructions...\n");
        netdebug_info("[intel-fw] Loading INIT instructions...\n");
        for (uint32_t i = 0; i < init_img->inst.num_chunks; i++) {
            intel_fw_chunk_t *chunk = &init_img->inst.chunks[i];
            printf("[intel-fw]   Chunk %d: %d bytes @ 0x%x\n", i, chunk->size, chunk->offset);

#if USE_FH_DMA_FOR_FW_LOADING
            // ğŸ”¥ ä½¿ç”¨ FH DMA åŠ è½½ï¼ˆLinux iwlwifi æ–¹å¼ï¼‰
            if (intel_pcie_load_section(mem_base, i, chunk->data, chunk->size, chunk->offset) < 0) {
                printf("[intel-fw] ERROR: Failed to load INIT chunk %d\n", i);
                return -1;
            }
#else
            // ä½¿ç”¨ BSM DMA åŠ è½½ï¼ˆæ—§æ–¹å¼ï¼‰
            if (intel_fw_load_via_bsm(mem_base, chunk->data, chunk->size, chunk->offset) < 0) {
                printf("[intel-fw] ERROR: Failed to load INIT chunk %d\n", i);
                return -1;
            }
#endif
        }

        // ğŸ”¥ éªŒè¯ï¼šdump SRAM[0x0] å‰ 16 å­—èŠ‚ï¼Œç¡®è®¤å›ºä»¶å·²åŠ è½½
        uint32_t sram_base = mem_base + 0x00000000;  // SRAM èµ·å§‹åœ°å€
        printf("[intel-fw] SRAM[0x0:0x10] after load: ");
        for (int i = 0; i < 4; i++) {  // 4 * 4 bytes = 16 bytes
            uint32_t val = *(volatile uint32_t *)(sram_base + i * 4);
            printf("%08x ", val);
        }
        printf("\n");
        netdebug_dump((void*)sram_base, 16);  // å‘é€ SRAM dump åˆ°ç½‘ç»œ

        // 2.2 åŠ è½½ INIT data chunks
        // ğŸ”¥ å¯ç”¨æ•°æ®æ®µåŠ è½½ï¼Œç»Ÿä¸€ä½¿ç”¨ FH DMAï¼ˆå¸¦æ ˆä¿æŠ¤ï¼‰
        if (init_img->has_data && 1) {  // æ”¹ä¸º 0 æ¥ç¦ç”¨æ•°æ®æ®µåŠ è½½
            printf("[intel-fw] Loading INIT data...\n");
            for (uint32_t i = 0; i < init_img->data.num_chunks; i++) {
                intel_fw_chunk_t *chunk = &init_img->data.chunks[i];
                printf("[intel-fw]   Data chunk %d: %d bytes @ 0x%x\n", i, chunk->size, chunk->offset);

                // ğŸ”¥ ç»Ÿä¸€ä½¿ç”¨ FH DMA åŠ è½½ï¼ˆå¸¦æ ˆä¿æŠ¤ï¼‰
                if (intel_pcie_load_section(mem_base, 100 + i, chunk->data, chunk->size, chunk->offset) < 0) {
                    printf("[intel-fw] ERROR: Failed to load INIT data chunk %d\n", i);
                    return -1;
                }

                // ğŸ”¥ å…³é”®è¯Šæ–­ï¼šæ¯æ¬¡æ•°æ®æ®µåŠ è½½åéªŒè¯ PRPH è®¿é—®
                uint32_t test_prph = intel_read_prph(mem_base, APMG_CLK_CTRL_REG);
                printf("[intel-fw]   PRPH verify after chunk %d: APMG_CLK_CTRL_REG = 0x%08x\n",
                       i, test_prph);
                if (test_prph == 0xA5A5A5A2) {
                    printf("[intel-fw] WARNING: PRPH access lost after data chunk %d!\n", i);
                }
            }
        } else {
            printf("[intel-fw] Skipping INIT data loading (disabled for debugging)\n");
        }

        // 2.3 å¯åŠ¨ INIT CPU - å®Œå…¨æŒ‰ç…§ Linux iwlwifi çš„åºåˆ—
        printf("[intel-fw] Starting INIT CPU (Linux iwlwifi sequence)...\n");
        netdebug_info("[intel-fw] Starting INIT CPU\n");
        printf("[intel-fw] DEBUG: Reached line 913\n");

        // ğŸ”¥ å…³é”®è¯Šæ–­ï¼šæ£€æŸ¥ MAC è®¿é—®æƒé™
        printf("[intel-fw] DEBUG: About to read CSR_GP_CNTRL at 0x%x\n", CSR_GP_CNTRL);
        uint32_t gp_cntrl_check = atheros_reg_read(mem_base, CSR_GP_CNTRL);
        printf("[intel-fw] DEBUG: Successfully read CSR_GP_CNTRL\n");
        printf("[intel-fw] CSR_GP_CNTRL before PRPH write: 0x%08x\n", gp_cntrl_check);
        printf("[intel-fw]   MAC_CLOCK_READY (bit 0): %s\n",
               (gp_cntrl_check & CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY) ? "YES" : "NO");
        printf("[intel-fw]   MAC_ACCESS_REQ (bit 3): %s\n",
               (gp_cntrl_check & CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ) ? "YES" : "NO");
        printf("[intel-fw]   INIT_DONE (bit 2): %s\n",
               (gp_cntrl_check & CSR_GP_CNTRL_REG_FLAG_INIT_DONE) ? "YES" : "NO");

        // ğŸ”¥ å¦‚æœ MAC_CLOCK_READY æœªç½®ä½ï¼Œå°è¯•é‡æ–°æˆäºˆè®¿é—®æƒé™
        if (!(gp_cntrl_check & CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY)) {
            printf("[intel-fw] WARNING: MAC_CLOCK_READY not set! Retrying MAC access...\n");
            netdebug_warn("[intel-fw] MAC_CLOCK_READY not set! Retrying...\n");
            if (intel_hw_grant_mac_access(mem_base) < 0) {
                printf("[intel-fw] ERROR: Failed to grant MAC access!\n");
                netdebug_error("[intel-fw] Failed to grant MAC access!\n");
            }
        }

        // ğŸ”¥ æš‚æ—¶è·³è¿‡ CPU1_HDR_ADDR è®¾ç½®ï¼Œç›´æ¥æµ‹è¯• CSR_RESET
        printf("[intel-fw] Skipping CPU1_HDR_ADDR setup for testing...\n");

        // 2.3.1 è®¾ç½® CPU1 header åœ°å€ï¼ˆğŸ”¥ å…³é”®ï¼å‘Šè¯‰ MCU å›ºä»¶åœ¨å†…å­˜ä¸­çš„ä½ç½®ï¼‰
        printf("[intel-fw] Setting CPU1_HDR_ADDR...\n");
        printf("[intel-fw]   PRPH addr: 0x%x\n", LMPM_SECURE_UCODE_LOAD_CPU1_HDR_ADDR);
        printf("[intel-fw]   Value to write: 0x%x\n", LMPM_SECURE_CPU1_HDR_MEM_SPACE);

        intel_debug_pause("Before PRPH write", mem_base, 0);

        // ğŸ”¥ è¯Šæ–­ï¼šå†™å…¥å‰çš„ HBUS å¯„å­˜å™¨çŠ¶æ€
        uint32_t hbus_waddr_before = atheros_reg_read(mem_base, HBUS_TARG_PRPH_WADDR);
        uint32_t hbus_wdat_before = atheros_reg_read(mem_base, HBUS_TARG_PRPH_WDAT);
        uint32_t hbus_raddr_before = atheros_reg_read(mem_base, HBUS_TARG_PRPH_RADDR);
        uint32_t hbus_rdat_before = atheros_reg_read(mem_base, HBUS_TARG_PRPH_RDAT);
        printf("[intel-fw]   HBUS_WADDR before: 0x%x\n", hbus_waddr_before);
        printf("[intel-fw]   HBUS_WDAT before: 0x%x\n", hbus_wdat_before);
        printf("[intel-fw]   HBUS_RADDR before: 0x%x\n", hbus_raddr_before);
        printf("[intel-fw]   HBUS_RDAT before: 0x%x\n", hbus_rdat_before);

        // ğŸ”¥ æµ‹è¯•ï¼šéªŒè¯åŸºæœ¬ CSR å¯„å­˜å™¨å¯è®¿é—®ï¼ˆCSR_GP_CNTRL æ˜¯å¯è¯»å†™çš„ï¼‰
        printf("[intel-fw] Testing basic CSR register access...\n");
        uint32_t gp_cntrl_orig = atheros_reg_read(mem_base, CSR_GP_CNTRL);
        printf("[intel-fw]   CSR_GP_CNTRL original: 0x%08x\n", gp_cntrl_orig);

        // å°è¯•å†™å…¥å¹¶è¯»å› CSR_GP_CNTRL
        atheros_reg_write(mem_base, CSR_GP_CNTRL, gp_cntrl_orig);
        uint32_t gp_cntrl_verify = atheros_reg_read(mem_base, CSR_GP_CNTRL);
        printf("[intel-fw]   CSR_GP_CNTRL write/read: 0x%08x\n", gp_cntrl_verify);

        if (gp_cntrl_verify == gp_cntrl_orig) {
            printf("[intel-fw] âœ“ CSR register access OK\n");
        } else {
            printf("[intel-fw] âœ— CSR register access FAILED!\n");
        }

        // ğŸ”¥ å…³é”®ä¿®å¤ï¼šä½¿ç”¨æ™ºèƒ½ PRPH å†™å…¥å‡½æ•°ï¼Œå°è¯•å¤šç§æ–¹æ³•å’Œé‡è¯•æœºåˆ¶
        printf("[intel-fw] Attempting PRPH write to CPU1_HDR_ADDR...\n");
        printf("[intel-fw] Target: PRPH[0x%x] = 0x%x\n",
               LMPM_SECURE_UCODE_LOAD_CPU1_HDR_ADDR, LMPM_SECURE_CPU1_HDR_MEM_SPACE);

        int prph_success = 0;

        // å°è¯•æ‰€æœ‰æ–¹æ³•ï¼Œç›´åˆ°æˆåŠŸ
        for (int method = 0; method < PRPH_METHOD_MAX; method++) {
            intel_debug_pause("PRPH write attempt", mem_base, 0);

            if (intel_write_prph_with_retry(mem_base, LMPM_SECURE_UCODE_LOAD_CPU1_HDR_ADDR,
                                           LMPM_SECURE_CPU1_HDR_MEM_SPACE,
                                           (prph_write_method_t)method, 5) == 0) {
                printf("[intel-fw] âœ“âœ“âœ“ PRPH write SUCCESS with method %d! âœ“âœ“âœ“\n", method);
                prph_success = 1;
                break;
            }

            printf("[intel-fw] Method %d failed, trying next...\n", method);
        }

        if (!prph_success) {
            printf("[intel-fw] âœ—âœ—âœ— All PRPH write methods FAILED! âœ—âœ—âœ—\n");
            printf("[intel-fw]\n");
            printf("[intel-fw] â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•\n");
            printf("[intel-fw]  PRPH WRITE FAILED - CONTINUING ANYWAY\n");
            printf("[intel-fw] â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•\n");
            printf("[intel-fw]  Some devices (e.g., 6000 series) boot from SRAM 0x0 by default\n");
            printf("[intel-fw]  Trying to continue without CPU1_HDR_ADDR...\n");
            printf("[intel-fw]  Will check for ALIVE interrupt to see if firmware starts\n");
            printf("[intel-fw] â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•\n");
            printf("[intel-fw]\n");
            netdebug_error("[intel-fw] All PRPH write methods FAILED!\n");
            netdebug_warn("[intel-fw] Continuing anyway, will check for ALIVE...\n");
        } else {
            netdebug_info("[intel-fw] PRPH write SUCCESS!\n");
        }

        // 2.3.2 è®¾ç½® INIT_DONE flag
        uint32_t gp_cntrl = atheros_reg_read(mem_base, CSR_GP_CNTRL);
        gp_cntrl |= CSR_GP_CNTRL_REG_FLAG_INIT_DONE;
        atheros_reg_write(mem_base, CSR_GP_CNTRL, gp_cntrl);
        printf("[intel-fw] INIT_DONE flag set\n");

        // ğŸ”¥ 2.3.3 å¯ç”¨ä¸­æ–­ - Linux iwlwifi åœ¨ CSR_RESET=0 ä¹‹å‰å¯ç”¨ä¸­æ–­
        atheros_reg_write(mem_base, CSR_INT, 0xFFFFFFFF);  // æ¸…é™¤æ‰€æœ‰æŒ‚èµ·çš„ä¸­æ–­
        atheros_reg_write(mem_base, CSR_INT_MASK, CSR_INI_SET_MASK);  // å¯ç”¨å¿…è¦çš„ä¸­æ–­
        printf("[intel-fw] Interrupts enabled (mask=0x%08x)\n", CSR_INI_SET_MASK);

        // ğŸ”¥ å…³é”®ä¿®å¤ï¼šLinux iwlwifi ä¸ä½¿ç”¨ BSM_STARTï¼
        // å®ƒåªæ˜¯ç®€å•åœ°å°† CSR_RESET å†™ä¸º 0 æ¥é‡Šæ”¾ CPU
        // Intel 6205 åŠä»¥åè®¾å¤‡ç›´æ¥ä» SRAM 0x0 å¯åŠ¨

        printf("[intel-fw] Releasing CPU reset (CSR_RESET = 0)...\n");
        atheros_reg_write(mem_base, CSR_RESET, 0);

        // ğŸ”¥ è¯Šæ–­ï¼šæ£€æŸ¥å…³é”® CSR å’Œ PRPH å¯„å­˜å™¨
        printf("[intel-fw] === Diagnostic Register Dump ===\n");
        uint32_t gp_cntrl2 = atheros_reg_read(mem_base, CSR_GP_CNTRL);
        uint32_t reset = atheros_reg_read(mem_base, CSR_RESET);
        uint32_t int_mask = atheros_reg_read(mem_base, CSR_INT_MASK);
        printf("[intel-fw] CSR_GP_CNTRL  = 0x%08x\n", gp_cntrl2);
        printf("[intel-fw] CSR_RESET     = 0x%08x\n", reset);
        printf("[intel-fw] CSR_INT_MASK  = 0x%08x\n", int_mask);

        // æ£€æŸ¥ä¸€äº›å…³é”® PRPH å¯„å­˜å™¨
        uint32_t clk_ctrl = intel_read_prph(mem_base, APMG_CLK_CTRL_REG);
        uint32_t clk_en = intel_read_prph(mem_base, APMG_CLK_EN_REG);
        uint32_t cpu1_hdr = intel_read_prph(mem_base, LMPM_SECURE_UCODE_LOAD_CPU1_HDR_ADDR);
        printf("[intel-fw] APMG_CLK_CTRL = 0x%08x\n", clk_ctrl);
        printf("[intel-fw] APMG_CLK_EN   = 0x%08x\n", clk_en);
        printf("[intel-fw] CPU1_HDR_ADDR = 0x%08x\n", cpu1_hdr);

        intel_debug_pause("Before waiting for ALIVE (FINAL)", mem_base, 1);  // ğŸ”¥ is_final=1ï¼Œæ˜¾ç¤ºå®Œæ•´æ‘˜è¦

        // ğŸ”¥ éªŒè¯ï¼šdump SRAM 0x2000 (header ä½ç½®)
        uint32_t sram_header = mem_base + 0x2000;  // SRAM header ä½ç½®
        printf("[intel-fw] SRAM[0x2000:0x2010] (header area): ");
        for (int i = 0; i < 4; i++) {  // 4 * 4 bytes = 16 bytes
            uint32_t val = *(volatile uint32_t *)(sram_header + i * 4);
            printf("%08x ", val);
        }
        printf("\n");
        // ğŸ”¥ ç§»é™¤äº† if(1){return;} è°ƒè¯•ä»£ç ï¼Œå…è®¸ç»§ç»­æ‰§è¡Œå®Œæ•´çš„ INIT å¯åŠ¨æµç¨‹
        atheros_delay_us(100);

        // 2.4 ç­‰å¾… INIT ALIVE
        printf("[intel-fw] Waiting for INIT ALIVE...\n");
        netdebug_info("[intel-fw] Waiting for INIT ALIVE...\n");
        int init_alive = 0;
        for (int timeout = 0; timeout < 12000; timeout++) {
            uint32_t int_status = atheros_reg_read(mem_base, CSR_INT);
            if (int_status & CSR_INT_BIT_ALIVE) {
                atheros_reg_write(mem_base, CSR_INT, CSR_INT_BIT_ALIVE);
                init_alive = 1;
                printf("[intel-fw] âœ“ INIT ALIVE received\n");
                netdebug_info("[intel-fw] INIT ALIVE received! Firmware started!\n");
                break;
            }
            for (volatile int i = 0; i < 10000; i++) {
                __asm__ volatile("nop");
            }
            if (timeout % 3000 == 0 && timeout > 0) {
                //printf("[intel-fw] Still waiting... (%d ms)\n", timeout / 10);
            }
        }

        // æœ€ç»ˆ SRAM dump
        printf("[intel-fw] SRAM[0x0:0x10] at end: ");
        printf("[intel-fw] CPU1_HDR_ADDR = 0x%08x\n", cpu1_hdr);
        for (int i = 0; i < 4; i++) {
            uint32_t val = *(volatile uint32_t *)(sram_base + i * 4);
            printf("%08x ", val);
        }
        printf("\n");

        // è¯Šæ–­ä¿¡æ¯
        if (!init_alive) {
            SET_COLOR_RED();
            printf("[intel-fw] âœ— ERROR: INIT firmware never came alive!\n");
            SET_COLOR_WHITE();
            netdebug_error("[intel-fw] INIT firmware never came alive!\n");

            uint32_t csr_int = atheros_reg_read(mem_base, CSR_INT);
            uint32_t csr_int_mask = atheros_reg_read(mem_base, CSR_INT_MASK);
            uint32_t csr_reset = atheros_reg_read(mem_base, CSR_RESET);
            uint32_t csr_bsm = atheros_reg_read(mem_base, CSR_BSM_WR_CTRL_REG);

            SET_COLOR_RED();
            printf("[intel-fw] ========== DIAGNOSTICS ==========\n");
            SET_COLOR_WHITE();
            printf("[intel-fw] CSR_INT      = 0x%08x\n", csr_int);
            printf("[intel-fw] CSR_INT_MASK = 0x%08x\n", csr_int_mask);
            printf("[intel-fw] CSR_RESET    = 0x%08x\n", csr_reset);
            printf("[intel-fw] CSR_BSM_CTRL = 0x%08x\n", csr_bsm);

            show_snapshot_summary();
            return -1;
        }

        // 2.6 åœæ­¢ INIT firmware
        printf("[intel-fw] Stopping INIT firmware...\n");
        atheros_reg_write(mem_base, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
        for (volatile int i = 0; i < 10000; i++) {
            __asm__ volatile("nop");
        }
        atheros_reg_write(mem_base, CSR_RESET, 0);
    } else {
        printf("\n[intel-fw] === Skipping INIT (no INIT firmware) ===\n");
    }

    // ========== Step 3: RUNTIME Firmware ==========

runtime_phase:
    printf("\n[intel-fw] === Step 3: Loading RUNTIME Firmware ===\n");
    netdebug_info("[intel-fw] === Step 3: Loading RUNTIME Firmware ===\n");

    uint32_t rt_entry = 0x00000000;  // Intel firmware entry point is always 0x0
    uint32_t rt_data_offset = (rt_img->has_data && rt_img->data.num_chunks > 0) ?
                               rt_img->data.chunks[0].offset : rt_entry;

    // 3.1 åŠ è½½ RUNTIME instruction chunks
    printf("[intel-fw] Loading RUNTIME instructions...\n");
    for (uint32_t i = 0; i < rt_img->inst.num_chunks; i++) {
        intel_fw_chunk_t *chunk = &rt_img->inst.chunks[i];
        printf("[intel-fw]   Chunk %d: %d bytes @ 0x%x\n", i, chunk->size, chunk->offset);

        // ğŸ”¥ ç»Ÿä¸€ä½¿ç”¨ FH DMA åŠ è½½ï¼ˆå¸¦æ ˆä¿æŠ¤ï¼‰
        if (intel_pcie_load_section(mem_base, 200 + i, chunk->data, chunk->size, chunk->offset) < 0) {
            printf("[intel-fw] ERROR: Failed to load RUNTIME chunk %d\n", i);
            return -1;
        }
    }

    // 3.2 åŠ è½½ RUNTIME data chunks
    if (rt_img->has_data) {
        printf("[intel-fw] Loading RUNTIME data...\n");
        for (uint32_t i = 0; i < rt_img->data.num_chunks; i++) {
            intel_fw_chunk_t *chunk = &rt_img->data.chunks[i];
            printf("[intel-fw]   Data chunk %d: %d bytes @ 0x%x\n", i, chunk->size, chunk->offset);

            // ğŸ”¥ ç»Ÿä¸€ä½¿ç”¨ FH DMA åŠ è½½ï¼ˆå¸¦æ ˆä¿æŠ¤ï¼‰
            if (intel_pcie_load_section(mem_base, 300 + i, chunk->data, chunk->size, chunk->offset) < 0) {
                printf("[intel-fw] ERROR: Failed to load RUNTIME data chunk %d\n", i);
                return -1;
            }
        }
    }

    // 3.3 å¯åŠ¨ RUNTIME firmware
    printf("[intel-fw] Kicking RUNTIME (entry=0x%x, data=0x%x)...\n", rt_entry, rt_data_offset);

    atheros_reg_write(mem_base, CSR_BSM_WR_CTRL_REG, 0);
    atheros_reg_write(mem_base, CSR_BSM_DRAM_INST_PTR, rt_entry);
    atheros_reg_write(mem_base, CSR_BSM_DRAM_DATA_PTR, rt_data_offset);
    atheros_reg_write(mem_base, CSR_BSM_WR_CTRL_REG, CSR_BSM_WR_CTRL_REG_BIT_START);

    // 3.4 ç­‰å¾… RUNTIME ALIVE
    printf("[intel-fw] Waiting for RUNTIME ALIVE...\n");
    for (int timeout = 0; timeout < 3000; timeout++) {
        uint32_t int_status = atheros_reg_read(mem_base, CSR_INT);
        if (int_status & CSR_INT_BIT_ALIVE) {
            atheros_reg_write(mem_base, CSR_INT, CSR_INT_BIT_ALIVE);
            printf("[intel-fw] âœ“âœ“âœ“ RUNTIME ALIVE! âœ“âœ“âœ“\n");
            printf("[intel-fw] ========================================\n");
            printf("[intel-fw] Firmware Loading SUCCESSFUL\n");
            printf("[intel-fw] ========================================\n");
            return 0;
        }
        for (volatile int i = 0; i < 10000; i++) {
            __asm__ volatile("nop");
        }
        if (timeout % 500 == 0 && timeout > 0) {
            printf("[intel-fw] Still waiting... (%d ms)\n", timeout / 10);
        }
    }

    printf("[intel-fw] âš  Timeout waiting for RUNTIME ALIVE\n");
    printf("[intel-fw] Continuing anyway (firmware may still work)\n");
    printf("[intel-fw] ========================================\n");
    return 0;
}

/**
 * @brief Legacy firmware start interfaceï¼ˆå‘åå…¼å®¹ï¼‰
 *
 * @param mem_base PCI å†…å­˜åŸºåœ°å€
 * @param fw_addr Firmware ç‰©ç†åœ°å€
 * @param fw_size Firmware å¤§å°
 *
 * @return 0 = æˆåŠŸ, -1 = å¤±è´¥
 */
int intel_fw_start(uint32_t mem_base, uint32_t fw_addr, uint32_t fw_size) {
    // æ˜ å°„ firmware åˆ°è™šæ‹Ÿåœ°å€
    extern uint32_t map_highmem_physical(uint32_t phys, uint32_t size, uint32_t flags);
    uint32_t fw_virt = map_highmem_physical(fw_addr, (fw_size + 4095) / 4096 * 4096, 0x10);
    if (!fw_virt) {
        // printf("[intel-fw] Failed to map firmware\n");
        return -1;
    }

    // printf("[intel-fw] Firmware mapped: phys=0x%x virt=0x%x\n", fw_addr, fw_virt);

    // è§£æå›ºä»¶æ–‡ä»¶
    struct intel_fw_parsed parsed;
    if (intel_fw_parse((const uint8_t *)fw_virt, fw_size, &parsed) < 0) {
        // printf("[intel-fw] Failed to parse firmware\n");
        return -1;
    }

    // ä½¿ç”¨è§£æåçš„å›ºä»¶å¯åŠ¨
    return intel_fw_start_parsed(mem_base, &parsed);
}

/**
 * @brief åŠ¨æ€å›ºä»¶åŠ è½½æ¥å£ï¼ˆä»å†…å­˜æŒ‡é’ˆåŠ è½½ï¼‰
 *
 * è¿™ä¸ªå‡½æ•°å…è®¸ä»ä»»æ„å†…å­˜ä½ç½®ï¼ˆåŒ…æ‹¬æ–‡ä»¶ç³»ç»Ÿç¼“å†²åŒºï¼‰åŠ è½½å›ºä»¶
 *
 * @param mem_base PCI å†…å­˜åŸºåœ°å€
 * @param fw_data å›ºä»¶æ•°æ®æŒ‡é’ˆï¼ˆè™šæ‹Ÿåœ°å€ï¼‰
 * @param fw_size å›ºä»¶å¤§å°
 *
 * @return 0 = æˆåŠŸ, -1 = å¤±è´¥
 */
int intel_fw_load_from_buffer(uint32_t mem_base, const uint8_t *fw_data, uint32_t fw_size) {
    // printf("[intel-fw] Loading firmware from buffer: virt=0x%x, size=%d\n", (uint32_t)fw_data, fw_size);
    if (!fw_data || fw_size == 0) {
        // printf("[intel-fw] ERROR: Invalid firmware buffer\n");
        return -1;
    }

    // è§£æå›ºä»¶æ–‡ä»¶
    struct intel_fw_parsed parsed;
    if (intel_fw_parse(fw_data, fw_size, &parsed) < 0) {
        // printf("[intel-fw] Failed to parse firmware\n");
        return -1;
    }

    // ä½¿ç”¨è§£æåçš„å›ºä»¶å¯åŠ¨
    return intel_fw_start_parsed(mem_base, &parsed);
}
