DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
itemName "ALL"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "AhbLiteComponents_test"
duName "ADC_670_tester"
elements [
]
mwi 0
uid 421,0
)
(Instance
name "I_dut"
duLibraryName "AhbLiteComponents_test"
duName "ADC_670"
elements [
]
mwi 0
uid 1584,0
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\@a@d@c_670_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\@a@d@c_670_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\@a@d@c_670_tb"
)
(vvPair
variable "d_logical"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\ADC_670_tb"
)
(vvPair
variable "date"
value "29.04.2019"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "ADC_670_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "johan.chenaux"
)
(vvPair
variable "graphical_source_date"
value "29.04.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA30906"
)
(vvPair
variable "graphical_source_time"
value "14:02:53"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA30906"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AhbLiteComponents_test"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libs/AhbLiteComponents_test/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "ADC_670_tb"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\@a@d@c_670_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\ADC_670_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "beamer"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR\\NanoBlaze\\hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:02:53"
)
(vvPair
variable "unit"
value "ADC_670_tb"
)
(vvPair
variable "user"
value "johan.chenaux"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 153,0
optionalChildren [
*1 (Grouping
uid 110,0
optionalChildren [
*2 (CommentText
uid 112,0
shape (Rectangle
uid 113,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,54000,61000,55000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 114,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,54000,54400,55000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 115,0
shape (Rectangle
uid 116,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,50000,65000,51000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 117,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,50000,64200,51000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 118,0
shape (Rectangle
uid 119,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,52000,61000,53000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 120,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,52000,54200,53000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 121,0
shape (Rectangle
uid 122,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,52000,44000,53000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 123,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,52000,42300,53000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 124,0
shape (Rectangle
uid 125,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,51000,81000,55000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 126,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,51200,70400,52200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*7 (CommentText
uid 127,0
shape (Rectangle
uid 128,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,50000,81000,51000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 129,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,50000,75300,51000"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 130,0
shape (Rectangle
uid 131,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,50000,61000,52000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 132,0
va (VaSet
fg "32768,0,0"
)
xt "47150,50500,53850,51500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 133,0
shape (Rectangle
uid 134,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,53000,44000,54000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 135,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,53000,42300,54000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 136,0
shape (Rectangle
uid 137,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,54000,44000,55000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 138,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,54000,42900,55000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 139,0
shape (Rectangle
uid 140,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,53000,61000,54000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 141,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,53000,60700,54000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 111,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "40000,50000,81000,55000"
)
oxt "14000,66000,55000,71000"
)
*12 (Blk
uid 421,0
shape (Rectangle
uid 422,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "18000,39000,72000,47000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 423,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 424,0
va (VaSet
font "Verdana,9,0"
)
xt "18700,47200,33600,48400"
st "AhbLiteComponents_test"
blo "18700,48200"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 425,0
va (VaSet
font "Verdana,9,0"
)
xt "18700,48400,28800,49600"
st "ADC_670_tester"
blo "18700,49400"
tm "BlkNameMgr"
)
*15 (Text
uid 426,0
va (VaSet
font "Verdana,9,0"
)
xt "18700,49600,23500,50800"
st "I_tester"
blo "18700,50600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 427,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 428,0
text (MLText
uid 429,0
va (VaSet
)
xt "18000,51000,33200,52000"
)
header ""
)
elements [
]
)
)
*16 (Net
uid 1245,0
decl (Decl
n "VinLOW"
t "real"
o 9
suid 7,0
)
declText (MLText
uid 1246,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,17000,15000,17800"
st "SIGNAL VinLOW    : real
"
)
)
*17 (Net
uid 1253,0
decl (Decl
n "VinHI"
t "real"
o 8
suid 8,0
)
declText (MLText
uid 1254,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,16200,15000,17000"
st "SIGNAL VinHI     : real
"
)
)
*18 (Net
uid 1261,0
decl (Decl
n "STATUS"
t "std_ulogic"
o 7
suid 9,0
)
declText (MLText
uid 1262,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,15400,18000,16200"
st "SIGNAL STATUS    : std_ulogic
"
)
)
*19 (Net
uid 1269,0
decl (Decl
n "BPO_UPO_n"
t "std_ulogic"
o 1
suid 10,0
)
declText (MLText
uid 1270,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,10600,18000,11400"
st "SIGNAL BPO_UPO_n : std_ulogic
"
)
)
*20 (Net
uid 1277,0
decl (Decl
n "FORMAT"
t "std_ulogic"
o 5
suid 11,0
)
declText (MLText
uid 1278,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,13800,18000,14600"
st "SIGNAL FORMAT    : std_ulogic
"
)
)
*21 (Net
uid 1285,0
decl (Decl
n "R_W"
t "std_ulogic"
o 6
suid 12,0
)
declText (MLText
uid 1286,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,14600,18000,15400"
st "SIGNAL R_W       : std_ulogic
"
)
)
*22 (Net
uid 1293,0
decl (Decl
n "CE_n"
t "std_ulogic"
o 2
suid 13,0
)
declText (MLText
uid 1294,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,11400,18000,12200"
st "SIGNAL CE_n      : std_ulogic
"
)
)
*23 (Net
uid 1301,0
decl (Decl
n "CS_n"
t "std_ulogic"
o 3
suid 14,0
)
declText (MLText
uid 1302,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,12200,18000,13000"
st "SIGNAL CS_n      : std_ulogic
"
)
)
*24 (Net
uid 1309,0
decl (Decl
n "D"
t "signed"
b "(7 DOWNTO 0)"
o 4
suid 15,0
)
declText (MLText
uid 1310,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,13000,22000,13800"
st "SIGNAL D         : signed(7 DOWNTO 0)
"
)
)
*25 (SaComponent
uid 1584,0
optionalChildren [
*26 (CptPort
uid 1548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1549,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,26625,48750,27375"
)
tg (CPTG
uid 1550,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1551,0
va (VaSet
font "Verdana,9,0"
)
xt "39800,26400,47000,27600"
st "BPO_UPO_n"
ju 2
blo "47000,27400"
)
)
thePort (LogicalPort
decl (Decl
n "BPO_UPO_n"
t "std_ulogic"
o 17
suid 1,0
)
)
)
*27 (CptPort
uid 1552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1553,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,14625,48750,15375"
)
tg (CPTG
uid 1554,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1555,0
va (VaSet
font "Verdana,9,0"
)
xt "43600,14400,47000,15600"
st "CS_n"
ju 2
blo "47000,15400"
)
)
thePort (LogicalPort
decl (Decl
n "CS_n"
t "std_ulogic"
o 15
suid 2,0
)
)
)
*28 (CptPort
uid 1556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1557,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,18625,48750,19375"
)
tg (CPTG
uid 1558,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1559,0
va (VaSet
font "Verdana,9,0"
)
xt "44100,18400,47000,19600"
st "R_W"
ju 2
blo "47000,19400"
)
)
thePort (LogicalPort
decl (Decl
n "R_W"
t "std_ulogic"
o 16
suid 3,0
)
)
)
*29 (CptPort
uid 1560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1561,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,14625,32000,15375"
)
tg (CPTG
uid 1562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1563,0
va (VaSet
font "Verdana,9,0"
)
xt "33000,14400,36700,15600"
st "VinHI"
blo "33000,15400"
)
)
thePort (LogicalPort
decl (Decl
n "VinHI"
t "real"
o 4
suid 4,0
)
)
)
*30 (CptPort
uid 1564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,16625,32000,17375"
)
tg (CPTG
uid 1566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1567,0
va (VaSet
font "Verdana,9,0"
)
xt "33000,16400,37800,17600"
st "VinLOW"
blo "33000,17400"
)
)
thePort (LogicalPort
decl (Decl
n "VinLOW"
t "real"
o 5
suid 2005,0
)
)
)
*31 (CptPort
uid 1568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1569,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,16625,48750,17375"
)
tg (CPTG
uid 1570,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1571,0
va (VaSet
font "Verdana,9,0"
)
xt "43600,16400,47000,17600"
st "CE_n"
ju 2
blo "47000,17400"
)
)
thePort (LogicalPort
decl (Decl
n "CE_n"
t "std_ulogic"
o 6
suid 2006,0
)
)
)
*32 (CptPort
uid 1572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1573,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,24625,48750,25375"
)
tg (CPTG
uid 1574,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1575,0
va (VaSet
font "Verdana,9,0"
)
xt "41700,24400,47000,25600"
st "FORMAT"
ju 2
blo "47000,25400"
)
)
thePort (LogicalPort
decl (Decl
n "FORMAT"
t "std_ulogic"
o 7
suid 2007,0
)
)
)
*33 (CptPort
uid 1576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,22625,48750,23375"
)
tg (CPTG
uid 1578,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1579,0
va (VaSet
font "Verdana,9,0"
)
xt "41900,22400,47000,23600"
st "STATUS"
ju 2
blo "47000,23400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "STATUS"
t "std_ulogic"
o 8
suid 2008,0
)
)
)
*34 (CptPort
uid 1580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,20625,48750,21375"
)
tg (CPTG
uid 1582,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1583,0
va (VaSet
font "Verdana,9,0"
)
xt "41900,20400,47000,21600"
st "D : (7:0)"
ju 2
blo "47000,21400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "D"
t "signed"
b "(7 downto 0)"
o 9
suid 2009,0
)
)
)
]
shape (Rectangle
uid 1585,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "32000,11000,48000,31000"
)
oxt "37000,10000,53000,30000"
ttg (MlTextGroup
uid 1586,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*35 (Text
uid 1587,0
va (VaSet
font "Verdana,9,1"
)
xt "32600,30800,47200,32000"
st "AhbLiteComponents_test"
blo "32600,31800"
tm "BdLibraryNameMgr"
)
*36 (Text
uid 1588,0
va (VaSet
font "Verdana,9,1"
)
xt "32600,32000,37700,33200"
st "ADC_670"
blo "32600,33000"
tm "CptNameMgr"
)
*37 (Text
uid 1589,0
va (VaSet
font "Verdana,9,1"
)
xt "32600,33200,36000,34400"
st "I_dut"
blo "32600,34200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1590,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1591,0
text (MLText
uid 1592,0
va (VaSet
font "Courier New,8,0"
)
xt "11500,23000,11500,23000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*38 (Wire
uid 1247,0
shape (OrthoPolyLine
uid 1248,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,17000,31250,39000"
pts [
"31250,17000"
"28000,17000"
"28000,39000"
]
)
start &30
end &12
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1252,0
va (VaSet
font "Verdana,12,0"
)
xt "24250,15600,29950,17000"
st "VinLOW"
blo "24250,16800"
tm "WireNameMgr"
)
)
on &16
)
*39 (Wire
uid 1255,0
shape (OrthoPolyLine
uid 1256,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,15000,31250,39000"
pts [
"31250,15000"
"26000,15000"
"26000,39000"
]
)
start &29
end &12
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1260,0
va (VaSet
font "Verdana,12,0"
)
xt "26250,13600,30350,15000"
st "VinHI"
blo "26250,14800"
tm "WireNameMgr"
)
)
on &17
)
*40 (Wire
uid 1263,0
shape (OrthoPolyLine
uid 1264,0
va (VaSet
vasetType 3
)
xt "48750,23000,56000,39000"
pts [
"48750,23000"
"56000,23000"
"56000,39000"
]
)
start &33
end &12
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1268,0
va (VaSet
font "Verdana,12,0"
)
xt "50750,21600,56250,23000"
st "STATUS"
blo "50750,22800"
tm "WireNameMgr"
)
)
on &18
)
*41 (Wire
uid 1271,0
shape (OrthoPolyLine
uid 1272,0
va (VaSet
vasetType 3
)
xt "48750,27000,52000,39000"
pts [
"48750,27000"
"52000,27000"
"52000,39000"
]
)
start &26
end &12
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1276,0
va (VaSet
font "Verdana,12,0"
)
xt "50750,25600,59250,27000"
st "BPO_UPO_n"
blo "50750,26800"
tm "WireNameMgr"
)
)
on &19
)
*42 (Wire
uid 1279,0
shape (OrthoPolyLine
uid 1280,0
va (VaSet
vasetType 3
)
xt "48750,25000,54000,39000"
pts [
"48750,25000"
"54000,25000"
"54000,39000"
]
)
start &32
end &12
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1284,0
va (VaSet
font "Verdana,12,0"
)
xt "50750,23600,56550,25000"
st "FORMAT"
blo "50750,24800"
tm "WireNameMgr"
)
)
on &20
)
*43 (Wire
uid 1287,0
shape (OrthoPolyLine
uid 1288,0
va (VaSet
vasetType 3
)
xt "48750,19000,60000,39000"
pts [
"48750,19000"
"60000,19000"
"60000,39000"
]
)
start &28
end &12
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1292,0
va (VaSet
font "Verdana,12,0"
)
xt "50750,17600,54450,19000"
st "R_W"
blo "50750,18800"
tm "WireNameMgr"
)
)
on &21
)
*44 (Wire
uid 1295,0
shape (OrthoPolyLine
uid 1296,0
va (VaSet
vasetType 3
)
xt "48750,17000,62000,39000"
pts [
"48750,17000"
"62000,17000"
"62000,39000"
]
)
start &31
end &12
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1300,0
va (VaSet
font "Verdana,12,0"
)
xt "50750,15600,54850,17000"
st "CE_n"
blo "50750,16800"
tm "WireNameMgr"
)
)
on &22
)
*45 (Wire
uid 1303,0
shape (OrthoPolyLine
uid 1304,0
va (VaSet
vasetType 3
)
xt "48750,15000,64000,39000"
pts [
"48750,15000"
"64000,15000"
"64000,39000"
]
)
start &27
end &12
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1308,0
va (VaSet
font "Verdana,12,0"
)
xt "50750,13600,54850,15000"
st "CS_n"
blo "50750,14800"
tm "WireNameMgr"
)
)
on &23
)
*46 (Wire
uid 1311,0
shape (OrthoPolyLine
uid 1312,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,21000,58000,39000"
pts [
"48750,21000"
"58000,21000"
"58000,39000"
]
)
start &34
end &12
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1316,0
va (VaSet
font "Verdana,12,0"
)
xt "50750,19600,56850,21000"
st "D : (7:0)"
blo "50750,20800"
tm "WireNameMgr"
)
)
on &24
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *47 (PackageList
uid 142,0
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 143,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*49 (MLText
uid 144,0
va (VaSet
)
xt "0,1000,11300,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 145,0
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 146,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*51 (Text
uid 147,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*52 (MLText
uid 148,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*53 (Text
uid 149,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*54 (MLText
uid 150,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*55 (Text
uid 151,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*56 (MLText
uid 152,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "181,36,1417,891"
viewArea "-1201,-1201,82742,57815"
cachedDiagramExtent "0,0,81000,55000"
pageSetupInfo (PageSetupInfo
ptrCmd "Generic PostScript Printer,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 1077
paperHeight 761
windowsPaperWidth 1077
windowsPaperHeight 761
paperType "A4"
windowsPaperName "A4"
scale 90
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1674,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*58 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*59 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*61 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*62 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*64 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*65 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*67 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*68 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*70 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*71 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*73 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,3100,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,6300,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*75 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*77 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "0,5800,5400,6800"
st "Declarations"
blo "0,6600"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "0,6800,2700,7800"
st "Ports:"
blo "0,7600"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "0,7800,3800,8800"
st "Pre User:"
blo "0,8600"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,8800,22000,9600"
st "constant signalBitNb: positive := 16;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "0,9600,7100,10600"
st "Diagram Signals:"
blo "0,10400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "0,5800,4700,6800"
st "Post User:"
blo "0,6600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,5800,0,5800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 15,0
usingSuid 1
emptyRow *78 (LEmptyRow
)
uid 727,0
optionalChildren [
*79 (RefLabelRowHdr
)
*80 (TitleRowHdr
)
*81 (FilterRowHdr
)
*82 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*83 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*84 (GroupColHdr
tm "GroupColHdrMgr"
)
*85 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*86 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*87 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*88 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*89 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*90 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*91 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VinLOW"
t "real"
o 9
suid 7,0
)
)
uid 1317,0
)
*92 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VinHI"
t "real"
o 8
suid 8,0
)
)
uid 1319,0
)
*93 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "STATUS"
t "std_ulogic"
o 7
suid 9,0
)
)
uid 1321,0
)
*94 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BPO_UPO_n"
t "std_ulogic"
o 1
suid 10,0
)
)
uid 1323,0
)
*95 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "FORMAT"
t "std_ulogic"
o 5
suid 11,0
)
)
uid 1325,0
)
*96 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "R_W"
t "std_ulogic"
o 6
suid 12,0
)
)
uid 1327,0
)
*97 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CE_n"
t "std_ulogic"
o 2
suid 13,0
)
)
uid 1329,0
)
*98 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CS_n"
t "std_ulogic"
o 3
suid 14,0
)
)
uid 1331,0
)
*99 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "D"
t "signed"
b "(7 DOWNTO 0)"
o 4
suid 15,0
)
)
uid 1333,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 740,0
optionalChildren [
*100 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *101 (MRCItem
litem &78
pos 9
dimension 20
)
uid 742,0
optionalChildren [
*102 (MRCItem
litem &79
pos 0
dimension 20
uid 743,0
)
*103 (MRCItem
litem &80
pos 1
dimension 23
uid 744,0
)
*104 (MRCItem
litem &81
pos 2
hidden 1
dimension 20
uid 745,0
)
*105 (MRCItem
litem &91
pos 0
dimension 20
uid 1318,0
)
*106 (MRCItem
litem &92
pos 1
dimension 20
uid 1320,0
)
*107 (MRCItem
litem &93
pos 2
dimension 20
uid 1322,0
)
*108 (MRCItem
litem &94
pos 3
dimension 20
uid 1324,0
)
*109 (MRCItem
litem &95
pos 4
dimension 20
uid 1326,0
)
*110 (MRCItem
litem &96
pos 5
dimension 20
uid 1328,0
)
*111 (MRCItem
litem &97
pos 6
dimension 20
uid 1330,0
)
*112 (MRCItem
litem &98
pos 7
dimension 20
uid 1332,0
)
*113 (MRCItem
litem &99
pos 8
dimension 20
uid 1334,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 746,0
optionalChildren [
*114 (MRCItem
litem &82
pos 0
dimension 20
uid 747,0
)
*115 (MRCItem
litem &84
pos 1
dimension 50
uid 748,0
)
*116 (MRCItem
litem &85
pos 2
dimension 100
uid 749,0
)
*117 (MRCItem
litem &86
pos 3
dimension 50
uid 750,0
)
*118 (MRCItem
litem &87
pos 4
dimension 100
uid 751,0
)
*119 (MRCItem
litem &88
pos 5
dimension 100
uid 752,0
)
*120 (MRCItem
litem &89
pos 6
dimension 50
uid 753,0
)
*121 (MRCItem
litem &90
pos 7
dimension 80
uid 754,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 741,0
vaOverrides [
]
)
]
)
uid 726,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *122 (LEmptyRow
)
uid 756,0
optionalChildren [
*123 (RefLabelRowHdr
)
*124 (TitleRowHdr
)
*125 (FilterRowHdr
)
*126 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*127 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*128 (GroupColHdr
tm "GroupColHdrMgr"
)
*129 (NameColHdr
tm "GenericNameColHdrMgr"
)
*130 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*131 (InitColHdr
tm "GenericValueColHdrMgr"
)
*132 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*133 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 768,0
optionalChildren [
*134 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *135 (MRCItem
litem &122
pos 0
dimension 20
)
uid 770,0
optionalChildren [
*136 (MRCItem
litem &123
pos 0
dimension 20
uid 771,0
)
*137 (MRCItem
litem &124
pos 1
dimension 23
uid 772,0
)
*138 (MRCItem
litem &125
pos 2
hidden 1
dimension 20
uid 773,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 774,0
optionalChildren [
*139 (MRCItem
litem &126
pos 0
dimension 20
uid 775,0
)
*140 (MRCItem
litem &128
pos 1
dimension 50
uid 776,0
)
*141 (MRCItem
litem &129
pos 2
dimension 100
uid 777,0
)
*142 (MRCItem
litem &130
pos 3
dimension 100
uid 778,0
)
*143 (MRCItem
litem &131
pos 4
dimension 50
uid 779,0
)
*144 (MRCItem
litem &132
pos 5
dimension 50
uid 780,0
)
*145 (MRCItem
litem &133
pos 6
dimension 80
uid 781,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 769,0
vaOverrides [
]
)
]
)
uid 755,0
type 1
)
activeModelName "BlockDiag"
)
