#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Mar 23 19:08:35 2017
# Process ID: 18231
# Current directory: /home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.tmp/led_ip_v1_0_v1_0_project/led_ip_v1_0_v1_0_project.runs/synth_1
# Command line: vivado -log led_ip_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_ip_v1_0.tcl
# Log file: /home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.tmp/led_ip_v1_0_v1_0_project/led_ip_v1_0_v1_0_project.runs/synth_1/led_ip_v1_0.vds
# Journal file: /home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/lab3_customIP.tmp/led_ip_v1_0_v1_0_project/led_ip_v1_0_v1_0_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source led_ip_v1_0.tcl -notrace
Command: synth_design -top led_ip_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18236 
ERROR: [Synth 8-1031] C_S_AXI_ADDR_WIDTH is not declared [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/led_user_logic.v:9]
INFO: [Synth 8-2350] module led_user_logic ignored due to previous errors [/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/led_user_logic.v:5]
Failed to read verilog '/home/nikolas/Git_Repos/CE435/lab3/lab3_customIP/led_user_logic.v'
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Mar 23 19:08:49 2017...
