{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 16:07:15 2009 " "Info: Processing started: Fri Apr 24 16:07:15 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uart_if -c uart_if --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uart_if -c uart_if --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "uart_if:inst5\|uart:U1\|rcvr:u1\|U1_u1_clkdiv\[3\] " "Info: Detected ripple clock \"uart_if:inst5\|uart:U1\|rcvr:u1\|U1_u1_clkdiv\[3\]\" as buffer" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 40 25 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "uart_if:inst5\|uart:U1\|rcvr:u1\|U1_u1_clkdiv\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "uart_if:inst5\|cnt\[3\] " "Info: Detected ripple clock \"uart_if:inst5\|cnt\[3\]\" as buffer" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1384 16 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "uart_if:inst5\|cnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "uart_if:inst5\|wrn_i_1 " "Info: Detected ripple clock \"uart_if:inst5\|wrn_i_1\" as buffer" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1396 15 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "uart_if:inst5\|wrn_i_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "filter:inst3\|cnt\[15\] " "Info: Detected ripple clock \"filter:inst3\|cnt\[15\]\" as buffer" {  } { { "../Src/filter.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/Src/filter.v" 9 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "filter:inst3\|cnt\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "div:inst4\|acc\[12\] " "Info: Detected ripple clock \"div:inst4\|acc\[12\]\" as buffer" {  } { { "../src/div1_8m.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/src/div1_8m.v" 7 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst4\|acc\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\] " "Info: Detected ripple clock \"uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]\" as buffer" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 624 25 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[0\] register uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0 95.49 MHz 10.472 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 95.49 MHz between source register \"uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[0\]\" and destination register \"uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0\" (period= 10.472 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.752 ns + Longest register register " "Info: + Longest register to register delay is 0.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[0\] 1 REG LCFF_X54_Y16_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y16_N1; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|tbr[0] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 625 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.206 ns) 0.644 ns uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0_~COMBOUT 2 COMB LCCOMB_X54_Y16_N20 1 " "Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X54_Y16_N20; Fanout = 1; COMB Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0_~COMBOUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[0] uart_if:inst5|uart:U1|txmit:u2|tsr_0_~COMBOUT } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 970 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.752 ns uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0 3 REG LCFF_X54_Y16_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.752 ns; Loc. = LCFF_X54_Y16_N21; Fanout = 3; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uart_if:inst5|uart:U1|txmit:u2|tsr_0_~COMBOUT uart_if:inst5|uart:U1|txmit:u2|tsr_0 } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 574 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.76 % ) " "Info: Total cell delay = 0.314 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.438 ns ( 58.24 % ) " "Info: Total interconnect delay = 0.438 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[0] uart_if:inst5|uart:U1|txmit:u2|tsr_0_~COMBOUT uart_if:inst5|uart:U1|txmit:u2|tsr_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.752 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[0] {} uart_if:inst5|uart:U1|txmit:u2|tsr_0_~COMBOUT {} uart_if:inst5|uart:U1|txmit:u2|tsr_0 {} } { 0.000ns 0.438ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.220 ns - Smallest " "Info: - Smallest clock skew is -4.220 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 9.374 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 9.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.970 ns) 4.755 ns div:inst4\|acc\[12\] 2 REG LCFF_X63_Y18_N31 5 " "Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 6.336 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\] 3 REG LCFF_X64_Y18_N29 2 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N29; Fanout = 2; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.000 ns) 7.508 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl 4 COMB CLKCTRL_G5 15 " "Info: 4: + IC(1.172 ns) + CELL(0.000 ns) = 7.508 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.666 ns) 9.374 ns uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0 5 REG LCFF_X54_Y16_N21 3 " "Info: 5: + IC(1.200 ns) + CELL(0.666 ns) = 9.374 ns; Loc. = LCFF_X54_Y16_N21; Fanout = 3; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tsr_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|tsr_0 } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 574 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 39.32 % ) " "Info: Total cell delay = 3.686 ns ( 39.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.688 ns ( 60.68 % ) " "Info: Total interconnect delay = 5.688 ns ( 60.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.374 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|tsr_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.374 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tsr_0 {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.172ns 1.200ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 13.594 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 13.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.970 ns) 4.755 ns div:inst4\|acc\[12\] 2 REG LCFF_X63_Y18_N31 5 " "Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 6.336 ns uart_if:inst5\|cnt\[3\] 3 REG LCFF_X64_Y18_N19 3 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N19; Fanout = 3; REG Node = 'uart_if:inst5\|cnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div:inst4|acc[12] uart_if:inst5|cnt[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1384 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.970 ns) 9.341 ns uart_if:inst5\|wrn_i_1 4 REG LCFF_X53_Y16_N5 2 " "Info: 4: + IC(2.035 ns) + CELL(0.970 ns) = 9.341 ns; Loc. = LCFF_X53_Y16_N5; Fanout = 2; REG Node = 'uart_if:inst5\|wrn_i_1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.005 ns" { uart_if:inst5|cnt[3] uart_if:inst5|wrn_i_1 } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1396 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.390 ns) + CELL(0.000 ns) 11.731 ns uart_if:inst5\|wrn_i_1~clkctrl 5 COMB CLKCTRL_G15 8 " "Info: 5: + IC(2.390 ns) + CELL(0.000 ns) = 11.731 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'uart_if:inst5\|wrn_i_1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { uart_if:inst5|wrn_i_1 uart_if:inst5|wrn_i_1~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1396 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.666 ns) 13.594 ns uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[0\] 6 REG LCFF_X54_Y16_N1 1 " "Info: 6: + IC(1.197 ns) + CELL(0.666 ns) = 13.594 ns; Loc. = LCFF_X54_Y16_N1; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|tbr\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { uart_if:inst5|wrn_i_1~clkctrl uart_if:inst5|uart:U1|txmit:u2|tbr[0] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 625 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.656 ns ( 34.25 % ) " "Info: Total cell delay = 4.656 ns ( 34.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.938 ns ( 65.75 % ) " "Info: Total interconnect delay = 8.938 ns ( 65.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.594 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|wrn_i_1 uart_if:inst5|wrn_i_1~clkctrl uart_if:inst5|uart:U1|txmit:u2|tbr[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.594 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|wrn_i_1 {} uart_if:inst5|wrn_i_1~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tbr[0] {} } { 0.000ns 0.000ns 2.705ns 0.611ns 2.035ns 2.390ns 1.197ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.374 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|tsr_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.374 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tsr_0 {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.172ns 1.200ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.594 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|wrn_i_1 uart_if:inst5|wrn_i_1~clkctrl uart_if:inst5|uart:U1|txmit:u2|tbr[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.594 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|wrn_i_1 {} uart_if:inst5|wrn_i_1~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tbr[0] {} } { 0.000ns 0.000ns 2.705ns 0.611ns 2.035ns 2.390ns 1.197ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 625 16 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 574 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 625 16 0 } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 574 15 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[0] uart_if:inst5|uart:U1|txmit:u2|tsr_0_~COMBOUT uart_if:inst5|uart:U1|txmit:u2|tsr_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.752 ns" { uart_if:inst5|uart:U1|txmit:u2|tbr[0] {} uart_if:inst5|uart:U1|txmit:u2|tsr_0_~COMBOUT {} uart_if:inst5|uart:U1|txmit:u2|tsr_0 {} } { 0.000ns 0.438ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.374 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|tsr_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.374 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tsr_0 {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.172ns 1.200ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.594 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|wrn_i_1 uart_if:inst5|wrn_i_1~clkctrl uart_if:inst5|uart:U1|txmit:u2|tbr[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.594 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|wrn_i_1 {} uart_if:inst5|wrn_i_1~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|tbr[0] {} } { 0.000ns 0.000ns 2.705ns 0.611ns 2.035ns 2.390ns 1.197ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\|q_a\[6\] uart_if:inst5\|din\[6\] MCLK 4.796 ns " "Info: Found hold time violation between source  pin or register \"uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\|q_a\[6\]\" and destination pin or register \"uart_if:inst5\|din\[6\]\" for clock \"MCLK\" (Hold time is 4.796 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.133 ns + Largest " "Info: + Largest clock skew is 6.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 9.380 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 9.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.970 ns) 4.755 ns div:inst4\|acc\[12\] 2 REG LCFF_X63_Y18_N31 5 " "Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 6.336 ns uart_if:inst5\|cnt\[3\] 3 REG LCFF_X64_Y18_N19 3 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N19; Fanout = 3; REG Node = 'uart_if:inst5\|cnt\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div:inst4|acc[12] uart_if:inst5|cnt[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1384 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.000 ns) 7.516 ns uart_if:inst5\|cnt\[3\]~clkctrl 4 COMB CLKCTRL_G6 28 " "Info: 4: + IC(1.180 ns) + CELL(0.000 ns) = 7.516 ns; Loc. = CLKCTRL_G6; Fanout = 28; COMB Node = 'uart_if:inst5\|cnt\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { uart_if:inst5|cnt[3] uart_if:inst5|cnt[3]~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1384 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.666 ns) 9.380 ns uart_if:inst5\|din\[6\] 5 REG LCFF_X53_Y16_N11 1 " "Info: 5: + IC(1.198 ns) + CELL(0.666 ns) = 9.380 ns; Loc. = LCFF_X53_Y16_N11; Fanout = 1; REG Node = 'uart_if:inst5\|din\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { uart_if:inst5|cnt[3]~clkctrl uart_if:inst5|din[6] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1389 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 39.30 % ) " "Info: Total cell delay = 3.686 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.694 ns ( 60.70 % ) " "Info: Total interconnect delay = 5.694 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|cnt[3]~clkctrl uart_if:inst5|din[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|cnt[3]~clkctrl {} uart_if:inst5|din[6] {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.180ns 1.198ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 3.247 ns - Shortest memory " "Info: - Shortest clock path from clock \"MCLK\" to source memory is 3.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.312 ns MCLK~clkctrl 2 COMB CLKCTRL_G14 27 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.312 ns; Loc. = CLKCTRL_G14; Fanout = 27; COMB Node = 'MCLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { MCLK MCLK~clkctrl } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.815 ns) 3.247 ns uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\|q_a\[6\] 3 MEM M4K_X52_Y16 1 " "Info: 3: + IC(1.120 ns) + CELL(0.815 ns) = 3.247 ns; Loc. = M4K_X52_Y16; Fanout = 1; MEM Node = 'uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { MCLK~clkctrl uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_eh31.tdf" "" { Text "E:/code/III_new/EP2C35/S7_UART/physical/db/altsyncram_eh31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.895 ns ( 58.36 % ) " "Info: Total cell delay = 1.895 ns ( 58.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.352 ns ( 41.64 % ) " "Info: Total interconnect delay = 1.352 ns ( 41.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.247 ns" { MCLK MCLK~clkctrl uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.247 ns" { MCLK {} MCLK~combout {} MCLK~clkctrl {} uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] {} } { 0.000ns 0.000ns 0.232ns 1.120ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|cnt[3]~clkctrl uart_if:inst5|din[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|cnt[3]~clkctrl {} uart_if:inst5|din[6] {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.180ns 1.198ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.247 ns" { MCLK MCLK~clkctrl uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.247 ns" { MCLK {} MCLK~combout {} MCLK~clkctrl {} uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] {} } { 0.000ns 0.000ns 0.232ns 1.120ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_eh31.tdf" "" { Text "E:/code/III_new/EP2C35/S7_UART/physical/db/altsyncram_eh31.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.383 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\|q_a\[6\] 1 MEM M4K_X52_Y16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X52_Y16; Fanout = 1; MEM Node = 'uart_rom:inst1\|altsyncram:altsyncram_component\|altsyncram_eh31:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_eh31.tdf" "" { Text "E:/code/III_new/EP2C35/S7_UART/physical/db/altsyncram_eh31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.206 ns) 1.275 ns uart_if:inst5\|din\[6\]~feeder 2 COMB LCCOMB_X53_Y16_N10 1 " "Info: 2: + IC(0.960 ns) + CELL(0.206 ns) = 1.275 ns; Loc. = LCCOMB_X53_Y16_N10; Fanout = 1; COMB Node = 'uart_if:inst5\|din\[6\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] uart_if:inst5|din[6]~feeder } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1389 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.383 ns uart_if:inst5\|din\[6\] 3 REG LCFF_X53_Y16_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.383 ns; Loc. = LCFF_X53_Y16_N11; Fanout = 1; REG Node = 'uart_if:inst5\|din\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uart_if:inst5|din[6]~feeder uart_if:inst5|din[6] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1389 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 30.59 % ) " "Info: Total cell delay = 0.423 ns ( 30.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 69.41 % ) " "Info: Total interconnect delay = 0.960 ns ( 69.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] uart_if:inst5|din[6]~feeder uart_if:inst5|din[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.383 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] {} uart_if:inst5|din[6]~feeder {} uart_if:inst5|din[6] {} } { 0.000ns 0.960ns 0.000ns } { 0.109ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 1389 16 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.380 ns" { MCLK div:inst4|acc[12] uart_if:inst5|cnt[3] uart_if:inst5|cnt[3]~clkctrl uart_if:inst5|din[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.380 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|cnt[3] {} uart_if:inst5|cnt[3]~clkctrl {} uart_if:inst5|din[6] {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.180ns 1.198ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.247 ns" { MCLK MCLK~clkctrl uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.247 ns" { MCLK {} MCLK~combout {} MCLK~clkctrl {} uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] {} } { 0.000ns 0.000ns 0.232ns 1.120ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] uart_if:inst5|din[6]~feeder uart_if:inst5|din[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.383 ns" { uart_rom:inst1|altsyncram:altsyncram_component|altsyncram_eh31:auto_generated|q_a[6] {} uart_if:inst5|din[6]~feeder {} uart_if:inst5|din[6] {} } { 0.000ns 0.960ns 0.000ns } { 0.109ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "filter:inst3\|rst_out rst_n MCLK 1.480 ns register " "Info: tsu for register \"filter:inst3\|rst_out\" (data pin = \"rst_n\", clock pin = \"MCLK\") is 1.480 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.657 ns + Longest pin register " "Info: + Longest pin to register delay is 9.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns rst_n 1 PIN PIN_AA3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AA3; Fanout = 1; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 0 -352 -184 16 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.253 ns) + CELL(0.460 ns) 9.657 ns filter:inst3\|rst_out 2 REG LCFF_X58_Y18_N23 4 " "Info: 2: + IC(8.253 ns) + CELL(0.460 ns) = 9.657 ns; Loc. = LCFF_X58_Y18_N23; Fanout = 4; REG Node = 'filter:inst3\|rst_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.713 ns" { rst_n filter:inst3|rst_out } "NODE_NAME" } } { "../Src/filter.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/Src/filter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 14.54 % ) " "Info: Total cell delay = 1.404 ns ( 14.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.253 ns ( 85.46 % ) " "Info: Total interconnect delay = 8.253 ns ( 85.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { rst_n filter:inst3|rst_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { rst_n {} rst_n~combout {} filter:inst3|rst_out {} } { 0.000ns 0.000ns 8.253ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../Src/filter.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/Src/filter.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 8.137 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to destination register is 8.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.970 ns) 4.755 ns div:inst4\|acc\[12\] 2 REG LCFF_X63_Y18_N31 5 " "Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.970 ns) 6.783 ns filter:inst3\|cnt\[15\] 3 REG LCFF_X59_Y18_N29 2 " "Info: 3: + IC(1.058 ns) + CELL(0.970 ns) = 6.783 ns; Loc. = LCFF_X59_Y18_N29; Fanout = 2; REG Node = 'filter:inst3\|cnt\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { div:inst4|acc[12] filter:inst3|cnt[15] } "NODE_NAME" } } { "../Src/filter.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/Src/filter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.666 ns) 8.137 ns filter:inst3\|rst_out 4 REG LCFF_X58_Y18_N23 4 " "Info: 4: + IC(0.688 ns) + CELL(0.666 ns) = 8.137 ns; Loc. = LCFF_X58_Y18_N23; Fanout = 4; REG Node = 'filter:inst3\|rst_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { filter:inst3|cnt[15] filter:inst3|rst_out } "NODE_NAME" } } { "../Src/filter.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/Src/filter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 45.30 % ) " "Info: Total cell delay = 3.686 ns ( 45.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.451 ns ( 54.70 % ) " "Info: Total interconnect delay = 4.451 ns ( 54.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { MCLK div:inst4|acc[12] filter:inst3|cnt[15] filter:inst3|rst_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} filter:inst3|cnt[15] {} filter:inst3|rst_out {} } { 0.000ns 0.000ns 2.705ns 1.058ns 0.688ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { rst_n filter:inst3|rst_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { rst_n {} rst_n~combout {} filter:inst3|rst_out {} } { 0.000ns 0.000ns 8.253ns } { 0.000ns 0.944ns 0.460ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { MCLK div:inst4|acc[12] filter:inst3|cnt[15] filter:inst3|rst_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} filter:inst3|cnt[15] {} filter:inst3|rst_out {} } { 0.000ns 0.000ns 2.705ns 1.058ns 0.688ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "MCLK txd uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 15.593 ns register " "Info: tco from clock \"MCLK\" to destination pin \"txd\" through register \"uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i\" is 15.593 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 9.376 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to source register is 9.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.970 ns) 4.755 ns div:inst4\|acc\[12\] 2 REG LCFF_X63_Y18_N31 5 " "Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 6.336 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\] 3 REG LCFF_X64_Y18_N29 2 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N29; Fanout = 2; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.000 ns) 7.508 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl 4 COMB CLKCTRL_G5 15 " "Info: 4: + IC(1.172 ns) + CELL(0.000 ns) = 7.508 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.666 ns) 9.376 ns uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 5 REG LCFF_X49_Y16_N7 1 " "Info: 5: + IC(1.202 ns) + CELL(0.666 ns) = 9.376 ns; Loc. = LCFF_X49_Y16_N7; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 39.31 % ) " "Info: Total cell delay = 3.686 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.690 ns ( 60.69 % ) " "Info: Total interconnect delay = 5.690 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|sdo_i {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.172ns 1.202ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.913 ns + Longest register pin " "Info: + Longest register to pin delay is 5.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 1 REG LCFF_X49_Y16_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y16_N7; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.687 ns) + CELL(3.226 ns) 5.913 ns txd 2 PIN PIN_AA16 0 " "Info: 2: + IC(2.687 ns) + CELL(3.226 ns) = 5.913 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'txd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 112 496 672 128 "txd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 54.56 % ) " "Info: Total cell delay = 3.226 ns ( 54.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.687 ns ( 45.44 % ) " "Info: Total interconnect delay = 2.687 ns ( 45.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i {} txd {} } { 0.000ns 2.687ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|sdo_i {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.172ns 1.202ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i {} txd {} } { 0.000ns 2.687ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0 rxd MCLK 0.780 ns register " "Info: th for register \"uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0\" (data pin = \"rxd\", clock pin = \"MCLK\") is 0.780 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 8.169 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 8.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.970 ns) 4.755 ns div:inst4\|acc\[12\] 2 REG LCFF_X63_Y18_N31 5 " "Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.000 ns) 6.304 ns div:inst4\|acc\[12\]~clkctrl 3 COMB CLKCTRL_G4 33 " "Info: 3: + IC(1.549 ns) + CELL(0.000 ns) = 6.304 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'div:inst4\|acc\[12\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { div:inst4|acc[12] div:inst4|acc[12]~clkctrl } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.666 ns) 8.169 ns uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0 4 REG LCFF_X49_Y15_N29 4 " "Info: 4: + IC(1.199 ns) + CELL(0.666 ns) = 8.169 ns; Loc. = LCFF_X49_Y15_N29; Fanout = 4; REG Node = 'uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { div:inst4|acc[12]~clkctrl uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 50 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 33.25 % ) " "Info: Total cell delay = 2.716 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.453 ns ( 66.75 % ) " "Info: Total interconnect delay = 5.453 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.169 ns" { MCLK div:inst4|acc[12] div:inst4|acc[12]~clkctrl uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.169 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} div:inst4|acc[12]~clkctrl {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 {} } { 0.000ns 0.000ns 2.705ns 1.549ns 1.199ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 50 16 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.695 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns rxd 1 PIN PIN_W15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_W15; Fanout = 1; PIN Node = 'rxd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxd } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 144 -352 -184 160 "rxd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.471 ns) + CELL(0.202 ns) 7.587 ns uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0_Z~COMBOUT 2 COMB LCCOMB_X49_Y15_N28 1 " "Info: 2: + IC(6.471 ns) + CELL(0.202 ns) = 7.587 ns; Loc. = LCCOMB_X49_Y15_N28; Fanout = 1; COMB Node = 'uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0_Z~COMBOUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.673 ns" { rxd uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 450 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.695 ns uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0 3 REG LCFF_X49_Y15_N29 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.695 ns; Loc. = LCFF_X49_Y15_N29; Fanout = 4; REG Node = 'uart_if:inst5\|uart:U1\|rcvr:u1\|rxd1_i_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 50 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.224 ns ( 15.91 % ) " "Info: Total cell delay = 1.224 ns ( 15.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.471 ns ( 84.09 % ) " "Info: Total interconnect delay = 6.471 ns ( 84.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.695 ns" { rxd uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.695 ns" { rxd {} rxd~combout {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 {} } { 0.000ns 0.000ns 6.471ns 0.000ns } { 0.000ns 0.914ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.169 ns" { MCLK div:inst4|acc[12] div:inst4|acc[12]~clkctrl uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.169 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} div:inst4|acc[12]~clkctrl {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 {} } { 0.000ns 0.000ns 2.705ns 1.549ns 1.199ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.695 ns" { rxd uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.695 ns" { rxd {} rxd~combout {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0_Z~COMBOUT {} uart_if:inst5|uart:U1|rcvr:u1|rxd1_i_0 {} } { 0.000ns 0.000ns 6.471ns 0.000ns } { 0.000ns 0.914ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "MCLK txd uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 15.593 ns register " "Info: Minimum tco from clock \"MCLK\" to destination pin \"txd\" through register \"uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i\" is 15.593 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 9.376 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to source register is 9.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns MCLK 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'MCLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 488 -520 -352 504 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.970 ns) 4.755 ns div:inst4\|acc\[12\] 2 REG LCFF_X63_Y18_N31 5 " "Info: 2: + IC(2.705 ns) + CELL(0.970 ns) = 4.755 ns; Loc. = LCFF_X63_Y18_N31; Fanout = 5; REG Node = 'div:inst4\|acc\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.675 ns" { MCLK div:inst4|acc[12] } "NODE_NAME" } } { "../src/div1_8m.v" "" { Text "E:/code/III_new/EP2C35/S7_UART/src/div1_8m.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 6.336 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\] 3 REG LCFF_X64_Y18_N29 2 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 6.336 ns; Loc. = LCFF_X64_Y18_N29; Fanout = 2; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.000 ns) 7.508 ns uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl 4 COMB CLKCTRL_G5 15 " "Info: 4: + IC(1.172 ns) + CELL(0.000 ns) = 7.508 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|U1_u2_clkdiv\[3\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 624 25 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.666 ns) 9.376 ns uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 5 REG LCFF_X49_Y16_N7 1 " "Info: 5: + IC(1.202 ns) + CELL(0.666 ns) = 9.376 ns; Loc. = LCFF_X49_Y16_N7; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.686 ns ( 39.31 % ) " "Info: Total cell delay = 3.686 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.690 ns ( 60.69 % ) " "Info: Total interconnect delay = 5.690 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|sdo_i {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.172ns 1.202ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.913 ns + Shortest register pin " "Info: + Shortest register to pin delay is 5.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i 1 REG LCFF_X49_Y16_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y16_N7; Fanout = 1; REG Node = 'uart_if:inst5\|uart:U1\|txmit:u2\|sdo_i'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "../sythesis/uart_if.vqm" "" { Text "E:/code/III_new/EP2C35/S7_UART/sythesis/uart_if.vqm" 641 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.687 ns) + CELL(3.226 ns) 5.913 ns txd 2 PIN PIN_AA16 0 " "Info: 2: + IC(2.687 ns) + CELL(3.226 ns) = 5.913 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'txd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "uart_if_rom.bdf" "" { Schematic "E:/code/III_new/EP2C35/S7_UART/physical/uart_if_rom.bdf" { { 112 496 672 128 "txd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 54.56 % ) " "Info: Total cell delay = 3.226 ns ( 54.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.687 ns ( 45.44 % ) " "Info: Total interconnect delay = 2.687 ns ( 45.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i {} txd {} } { 0.000ns 2.687ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { MCLK div:inst4|acc[12] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl uart_if:inst5|uart:U1|txmit:u2|sdo_i } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { MCLK {} MCLK~combout {} div:inst4|acc[12] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3] {} uart_if:inst5|uart:U1|txmit:u2|U1_u2_clkdiv[3]~clkctrl {} uart_if:inst5|uart:U1|txmit:u2|sdo_i {} } { 0.000ns 0.000ns 2.705ns 0.611ns 1.172ns 1.202ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i txd } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.913 ns" { uart_if:inst5|uart:U1|txmit:u2|sdo_i {} txd {} } { 0.000ns 2.687ns } { 0.000ns 3.226ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "120 " "Info: Allocated 120 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 16:07:17 2009 " "Info: Processing ended: Fri Apr 24 16:07:17 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
