17:52:21 INFO  : Registering command handlers for SDK TCF services
17:52:22 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\prefetch_readalloc\prefetch_readalloc.sdk\temp_xsdb_launch_script.tcl
17:52:25 INFO  : XSCT server has started successfully.
17:52:25 INFO  : Successfully done setting XSCT server connection channel  
17:52:26 INFO  : Processing command line option -hwspec A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper.hdf.
17:52:26 INFO  : Successfully done setting SDK workspace  
17:53:50 ERROR : (XSDB Server)R6025
- pure virtual function call

17:53:55 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\prefetch_readalloc\prefetch_readalloc.sdk\temp_xsdb_launch_script.tcl
17:53:57 INFO  : XSCT server has started successfully.
17:56:26 INFO  : Inferring section assignments and sizes from elf file: A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\prefetch_readalloc\prefetch_readalloc.sdk\fetch_readalloc_PS\Debug\fetch_readalloc_PS.elf
17:56:40 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\prefetch_readalloc\prefetch_readalloc.sdk\fetch_readalloc_PS\src\lscript.ld.
17:56:40 INFO  : Applying linker script to all configurations of project fetch_readalloc_PS.
17:56:40 INFO  : Setting rebuild state to true for all configurations of project fetch_readalloc_PS.
17:57:45 INFO  : Inferring section assignments and sizes from elf file: A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\prefetch_readalloc\prefetch_readalloc.sdk\fetch_readalloc_PL\Debug\fetch_readalloc_PL.elf
17:57:57 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\prefetch_readalloc\prefetch_readalloc.sdk\fetch_readalloc_PL\src\lscript.ld.
17:57:57 INFO  : Applying linker script to all configurations of project fetch_readalloc_PL.
17:57:57 INFO  : Setting rebuild state to true for all configurations of project fetch_readalloc_PL.
17:58:37 INFO  : Inferring section assignments and sizes from elf file: A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\prefetch_readalloc\prefetch_readalloc.sdk\fetch_readalloc_PSPL\Debug\fetch_readalloc_PSPL.elf
17:58:51 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\prefetch_readalloc\prefetch_readalloc.sdk\fetch_readalloc_PSPL\src\lscript.ld.
17:58:51 INFO  : Applying linker script to all configurations of project fetch_readalloc_PSPL.
17:58:51 INFO  : Setting rebuild state to true for all configurations of project fetch_readalloc_PSPL.
17:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
17:59:15 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:59:56 INFO  : ps7_init is completed.
17:59:56 INFO  : ps7_post_config is completed.
17:59:56 INFO  : Processor reset is completed for ps7_cortexa9_0
18:00:08 INFO  : Processor reset is completed for ps7_cortexa9_0
18:00:39 INFO  : Processor reset is completed for ps7_cortexa9_0
18:01:45 INFO  : Processor reset is completed for ps7_cortexa9_0
18:02:16 INFO  : Processor reset is completed for ps7_cortexa9_0
18:03:16 INFO  : Processor reset is completed for ps7_cortexa9_0
18:03:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:03:52 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:04:05 INFO  : ps7_init is completed.
18:04:06 INFO  : ps7_post_config is completed.
18:04:06 INFO  : Processor reset is completed for ps7_cortexa9_0
18:04:21 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:05:10 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:05:49 INFO  : ps7_init is completed.
18:05:49 INFO  : ps7_post_config is completed.
18:05:50 INFO  : Processor reset is completed for ps7_cortexa9_0
18:06:26 INFO  : Processor reset is completed for ps7_cortexa9_0
18:07:14 INFO  : Processor reset is completed for ps7_cortexa9_0
18:08:46 INFO  : Processor reset is completed for ps7_cortexa9_0
18:09:25 INFO  : Processor reset is completed for ps7_cortexa9_0
18:09:56 INFO  : Processor reset is completed for ps7_cortexa9_0
18:10:49 INFO  : Processor reset is completed for ps7_cortexa9_0
18:10:57 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:07 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:20 INFO  : Processor reset is completed for ps7_cortexa9_0
18:12:01 INFO  : Processor reset is completed for ps7_cortexa9_0
18:13:01 INFO  : Processor reset is completed for ps7_cortexa9_0
18:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:14:02 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:14:31 INFO  : ps7_init is completed.
18:14:31 INFO  : ps7_post_config is completed.
18:14:31 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:17 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:16:11 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:16:33 INFO  : ps7_init is completed.
18:16:34 INFO  : ps7_post_config is completed.
18:16:34 INFO  : Processor reset is completed for ps7_cortexa9_0
18:17:18 INFO  : Processor reset is completed for ps7_cortexa9_0
18:17:55 INFO  : Processor reset is completed for ps7_cortexa9_0
18:18:48 INFO  : Processor reset is completed for ps7_cortexa9_0
18:21:47 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:50 INFO  : Processor reset is completed for ps7_cortexa9_0
18:23:23 INFO  : Processor reset is completed for ps7_cortexa9_0
18:25:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:25:38 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:26:21 INFO  : ps7_init is completed.
18:26:22 INFO  : ps7_post_config is completed.
18:26:22 INFO  : Processor reset is completed for ps7_cortexa9_0
18:26:46 INFO  : Processor reset is completed for ps7_cortexa9_0
18:27:13 INFO  : Processor reset is completed for ps7_cortexa9_0
18:27:37 INFO  : Processor reset is completed for ps7_cortexa9_0
18:28:46 INFO  : Processor reset is completed for ps7_cortexa9_0
18:29:06 INFO  : Processor reset is completed for ps7_cortexa9_0
18:32:34 INFO  : Processor reset is completed for ps7_cortexa9_0
18:34:41 INFO  : Processor reset is completed for ps7_cortexa9_0
18:36:15 INFO  : Processor reset is completed for ps7_cortexa9_0
18:37:03 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:49:09 INFO  : Registering command handlers for SDK TCF services
11:49:11 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\prefetch_readalloc\prefetch_readalloc.sdk\temp_xsdb_launch_script.tcl
11:49:21 INFO  : XSCT server has started successfully.
11:49:27 INFO  : Successfully done setting XSCT server connection channel  
11:49:27 INFO  : Processing command line option -hwspec A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper.hdf.
11:49:33 INFO  : Successfully done setting SDK workspace  
11:49:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:49:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
11:49:53 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:52:27 INFO  : ps7_init is completed.
11:52:27 INFO  : ps7_post_config is completed.
11:52:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:54:24 INFO  : Processor reset is completed for ps7_cortexa9_0
11:55:06 INFO  : Processor reset is completed for ps7_cortexa9_0
11:55:54 INFO  : Processor reset is completed for ps7_cortexa9_0
11:57:35 INFO  : Processor reset is completed for ps7_cortexa9_0
11:58:25 INFO  : Processor reset is completed for ps7_cortexa9_0
11:59:45 INFO  : Processor reset is completed for ps7_cortexa9_0
12:03:21 INFO  : Processor reset is completed for ps7_cortexa9_0
12:05:13 INFO  : Processor reset is completed for ps7_cortexa9_0
12:08:33 INFO  : Processor reset is completed for ps7_cortexa9_0
12:09:16 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:01 INFO  : Processor reset is completed for ps7_cortexa9_0
12:12:35 INFO  : Processor reset is completed for ps7_cortexa9_0
12:13:05 INFO  : Processor reset is completed for ps7_cortexa9_0
14:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
14:00:32 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:01:01 INFO  : ps7_init is completed.
14:01:01 INFO  : ps7_post_config is completed.
14:01:02 INFO  : Processor reset is completed for ps7_cortexa9_0
14:03:30 INFO  : Processor reset is completed for ps7_cortexa9_0
14:04:31 INFO  : Processor reset is completed for ps7_cortexa9_0
14:06:53 INFO  : Processor reset is completed for ps7_cortexa9_0
14:07:11 INFO  : Processor reset is completed for ps7_cortexa9_0
14:14:27 INFO  : Processor reset is completed for ps7_cortexa9_0
14:36:28 INFO  : Processor reset is completed for ps7_cortexa9_0
14:43:23 INFO  : Processor reset is completed for ps7_cortexa9_0
14:44:13 INFO  : Processor reset is completed for ps7_cortexa9_0
15:57:56 INFO  : Processor reset is completed for ps7_cortexa9_0
16:22:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:24:36 INFO  : Processor reset is completed for ps7_cortexa9_0
16:25:36 INFO  : Processor reset is completed for ps7_cortexa9_0
16:26:32 INFO  : Processor reset is completed for ps7_cortexa9_0
16:28:02 INFO  : Processor reset is completed for ps7_cortexa9_0
16:29:01 INFO  : Processor reset is completed for ps7_cortexa9_0
16:29:27 INFO  : Processor reset is completed for ps7_cortexa9_0
16:29:46 INFO  : Processor reset is completed for ps7_cortexa9_0
16:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
16:31:06 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:31:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
16:31:14 INFO  : 'fpga -state' command is executed.
16:31:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:15 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6E019A' is selected.
16:31:15 INFO  : 'jtag frequency' command is executed.
16:31:15 INFO  : Sourcing of 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:15 INFO  : Context for 'APU' is selected.
16:31:15 INFO  : Hardware design information is loaded from 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:31:16 INFO  : Context for 'APU' is selected.
16:31:16 INFO  : 'stop' command is executed.
16:31:17 INFO  : 'ps7_init' command is executed.
16:31:17 INFO  : 'ps7_post_config' command is executed.
16:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:17 INFO  : The application 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/fetch_readalloc_PS/Debug/fetch_readalloc_PS.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A"} -index 0
loadhw A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A"} -index 0
dow A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/fetch_readalloc_PS/Debug/fetch_readalloc_PS.elf
----------------End of Script----------------

16:31:18 INFO  : Memory regions updated for context APU
16:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:18 INFO  : 'con' command is executed.
16:31:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A"} -index 0
con
----------------End of Script----------------

16:31:18 INFO  : Launch script is exported to file 'A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\prefetch_readalloc\prefetch_readalloc.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fetch_readalloc_ps.elf_on_local.tcl'
16:31:56 INFO  : Disconnected from the channel tcfchan#1.
16:31:57 INFO  : ps7_init is completed.
16:31:58 INFO  : ps7_post_config is completed.
16:31:58 INFO  : Processor reset is completed for ps7_cortexa9_0
16:33:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:33:54 INFO  : Processor reset is completed for ps7_cortexa9_0
16:35:02 INFO  : Processor reset is completed for ps7_cortexa9_0
16:36:37 INFO  : Processor reset is completed for ps7_cortexa9_0
16:52:13 INFO  : Processor reset is completed for ps7_cortexa9_0
16:52:56 INFO  : Processor reset is completed for ps7_cortexa9_0
16:58:48 INFO  : Processor reset is completed for ps7_cortexa9_0
16:59:36 INFO  : Processor reset is completed for ps7_cortexa9_0
17:00:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
17:00:09 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:00:32 INFO  : ps7_init is completed.
17:00:33 INFO  : ps7_post_config is completed.
17:00:33 INFO  : Processor reset is completed for ps7_cortexa9_0
17:00:58 INFO  : Processor reset is completed for ps7_cortexa9_0
17:03:51 INFO  : Processor reset is completed for ps7_cortexa9_0
17:04:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
17:04:09 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:04:16 INFO  : ps7_init is completed.
17:04:16 INFO  : ps7_post_config is completed.
17:04:16 INFO  : Processor reset is completed for ps7_cortexa9_0
17:06:28 INFO  : Processor reset is completed for ps7_cortexa9_0
17:07:53 INFO  : Processor reset is completed for ps7_cortexa9_0
17:09:57 INFO  : Processor reset is completed for ps7_cortexa9_0
17:14:57 INFO  : Processor reset is completed for ps7_cortexa9_0
17:15:41 INFO  : Processor reset is completed for ps7_cortexa9_0
17:24:52 INFO  : Processor reset is completed for ps7_cortexa9_0
17:25:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:25:55 INFO  : Processor reset is completed for ps7_cortexa9_0
18:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:01:04 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:01:12 INFO  : ps7_init is completed.
18:01:12 INFO  : ps7_post_config is completed.
18:01:12 INFO  : Processor reset is completed for ps7_cortexa9_0
18:04:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:04:09 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:04:16 INFO  : ps7_init is completed.
18:04:16 INFO  : ps7_post_config is completed.
18:04:16 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:05:51 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:05:58 INFO  : ps7_init is completed.
18:05:58 INFO  : ps7_post_config is completed.
18:05:58 INFO  : Processor reset is completed for ps7_cortexa9_0
18:06:45 INFO  : Processor reset is completed for ps7_cortexa9_0
18:07:10 INFO  : Processor reset is completed for ps7_cortexa9_0
18:08:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
18:08:28 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:08:43 INFO  : ps7_init is completed.
18:08:43 INFO  : ps7_post_config is completed.
18:08:43 INFO  : Processor reset is completed for ps7_cortexa9_0
18:10:27 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:07 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:29 INFO  : Processor reset is completed for ps7_cortexa9_0
18:13:10 INFO  : Processor reset is completed for ps7_cortexa9_0
18:13:42 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:05 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:37 INFO  : Processor reset is completed for ps7_cortexa9_0
18:16:23 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:33 INFO  : Processor reset is completed for ps7_cortexa9_0
18:21:24 INFO  : Processor reset is completed for ps7_cortexa9_0
18:27:44 INFO  : Processor reset is completed for ps7_cortexa9_0
18:47:41 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
