 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Fri Apr 29 16:10:45 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays =  2.80%

  Startpoint: node3/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/y5_relu_p4_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node3/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node3/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.07       0.14 r
  U263/ZN (CKND1BWP)                                      0.02 *     0.16 f
  U265/Z (CKBD0BWP)                                       0.03 *     0.19 f
  U386/Z (DEL025D1BWP)                                    0.05 *     0.24 f
  node3/y5_relu_p4_reg[6]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.09       0.09
  clock uncertainty                                       0.15       0.24
  node3/y5_relu_p4_reg[6]/CP (DFKCNQD1BWP)                0.00       0.24 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node3/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/y5_relu_p4_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node3/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node3/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.07       0.14 r
  U263/ZN (CKND1BWP)                                      0.02 *     0.16 f
  U265/Z (CKBD0BWP)                                       0.03 *     0.19 f
  U386/Z (DEL025D1BWP)                                    0.05 *     0.24 f
  node3/y5_relu_p4_reg[9]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.09       0.09
  clock uncertainty                                       0.15       0.24
  node3/y5_relu_p4_reg[9]/CP (DFKCNQD1BWP)                0.00       0.24 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node3/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/y5_relu_p4_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node3/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node3/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.07       0.14 r
  U263/ZN (CKND1BWP)                                      0.02 *     0.16 f
  U265/Z (CKBD0BWP)                                       0.03 *     0.19 f
  U386/Z (DEL025D1BWP)                                    0.05 *     0.24 f
  node3/y5_relu_p4_reg[7]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.09       0.09
  clock uncertainty                                       0.15       0.24
  node3/y5_relu_p4_reg[7]/CP (DFKCNQD1BWP)                0.00       0.24 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node3/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/y5_relu_p4_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node3/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node3/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.07       0.14 r
  U263/ZN (CKND1BWP)                                      0.02 *     0.16 f
  U265/Z (CKBD0BWP)                                       0.03 *     0.19 f
  U386/Z (DEL025D1BWP)                                    0.05 *     0.24 f
  node3/y5_relu_p4_reg[11]/CN (DFKCNQD1BWP)               0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.09       0.09
  clock uncertainty                                       0.15       0.24
  node3/y5_relu_p4_reg[11]/CP (DFKCNQD1BWP)               0.00       0.24 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node3/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/y5_relu_p4_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node3/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node3/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.07       0.14 r
  U263/ZN (CKND1BWP)                                      0.02 *     0.16 f
  U265/Z (CKBD0BWP)                                       0.03 *     0.19 f
  U386/Z (DEL025D1BWP)                                    0.05 *     0.24 f
  node3/y5_relu_p4_reg[10]/CN (DFKCNQD1BWP)               0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.09       0.09
  clock uncertainty                                       0.15       0.24
  node3/y5_relu_p4_reg[10]/CP (DFKCNQD1BWP)               0.00       0.24 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node3/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/y5_relu_p4_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node3/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node3/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.07       0.14 r
  U263/ZN (CKND1BWP)                                      0.02 *     0.16 f
  U265/Z (CKBD0BWP)                                       0.03 *     0.19 f
  U386/Z (DEL025D1BWP)                                    0.05 *     0.24 f
  node3/y5_relu_p4_reg[8]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.09       0.09
  clock uncertainty                                       0.15       0.24
  node3/y5_relu_p4_reg[8]/CP (DFKCNQD1BWP)                0.00       0.24 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node3/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/y5_relu_p4_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node3/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node3/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.07       0.14 r
  U263/ZN (CKND1BWP)                                      0.02 *     0.16 f
  U265/Z (CKBD0BWP)                                       0.03 *     0.19 f
  U386/Z (DEL025D1BWP)                                    0.05 *     0.24 f
  node3/y5_relu_p4_reg[4]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  node3/y5_relu_p4_reg[4]/CP (DFKCNQD1BWP)                0.00       0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node1/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y5_relu_p4_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node1/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node1/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.06       0.14 r
  U227/ZN (CKND0BWP)                                      0.01 *     0.15 f
  U300/Z (CKBD1BWP)                                       0.02 *     0.17 f
  U390/Z (DEL050D1BWP)                                    0.07 *     0.24 f
  node1/y5_relu_p4_reg[4]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  node1/y5_relu_p4_reg[4]/CP (DFKCNQD1BWP)                0.00       0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node1/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y5_relu_p4_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node1/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node1/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.06       0.14 r
  U227/ZN (CKND0BWP)                                      0.01 *     0.15 f
  U300/Z (CKBD1BWP)                                       0.02 *     0.17 f
  U390/Z (DEL050D1BWP)                                    0.07 *     0.24 f
  node1/y5_relu_p4_reg[3]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  node1/y5_relu_p4_reg[3]/CP (DFKCNQD1BWP)                0.00       0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node3/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/y5_relu_p4_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node3/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node3/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.07       0.14 r
  U263/ZN (CKND1BWP)                                      0.02 *     0.16 f
  U265/Z (CKBD0BWP)                                       0.03 *     0.19 f
  U386/Z (DEL025D1BWP)                                    0.05 *     0.24 f
  node3/y5_relu_p4_reg[5]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  node3/y5_relu_p4_reg[5]/CP (DFKCNQD1BWP)                0.00       0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node1/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y5_relu_p4_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node1/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node1/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.06       0.14 r
  U227/ZN (CKND0BWP)                                      0.01 *     0.15 f
  U300/Z (CKBD1BWP)                                       0.02 *     0.17 f
  U390/Z (DEL050D1BWP)                                    0.07 *     0.24 f
  node1/y5_relu_p4_reg[10]/CN (DFKCNQD1BWP)               0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  node1/y5_relu_p4_reg[10]/CP (DFKCNQD1BWP)               0.00       0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node1/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y5_relu_p4_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node1/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node1/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.06       0.14 r
  U227/ZN (CKND0BWP)                                      0.01 *     0.15 f
  U300/Z (CKBD1BWP)                                       0.02 *     0.17 f
  U390/Z (DEL050D1BWP)                                    0.07 *     0.24 f
  node1/y5_relu_p4_reg[2]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  node1/y5_relu_p4_reg[2]/CP (DFKCNQD1BWP)                0.00       0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node1/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y5_relu_p4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node1/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node1/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.06       0.14 r
  U227/ZN (CKND0BWP)                                      0.01 *     0.15 f
  U300/Z (CKBD1BWP)                                       0.02 *     0.17 f
  U390/Z (DEL050D1BWP)                                    0.07 *     0.24 f
  node1/y5_relu_p4_reg[0]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  node1/y5_relu_p4_reg[0]/CP (DFKCNQD1BWP)                0.00       0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node1/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y5_relu_p4_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node1/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node1/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.06       0.14 r
  U227/ZN (CKND0BWP)                                      0.01 *     0.15 f
  U300/Z (CKBD1BWP)                                       0.02 *     0.17 f
  U390/Z (DEL050D1BWP)                                    0.07 *     0.24 f
  node1/y5_relu_p4_reg[1]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  node1/y5_relu_p4_reg[1]/CP (DFKCNQD1BWP)                0.00       0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node1/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y5_relu_p4_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node1/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node1/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.06       0.14 r
  U227/ZN (CKND0BWP)                                      0.01 *     0.15 f
  U300/Z (CKBD1BWP)                                       0.02 *     0.17 f
  U390/Z (DEL050D1BWP)                                    0.07 *     0.24 f
  node1/y5_relu_p4_reg[8]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  node1/y5_relu_p4_reg[8]/CP (DFKCNQD1BWP)                0.00       0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node1/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y5_relu_p4_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node1/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node1/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.06       0.14 r
  U227/ZN (CKND0BWP)                                      0.01 *     0.15 f
  U300/Z (CKBD1BWP)                                       0.02 *     0.17 f
  U390/Z (DEL050D1BWP)                                    0.07 *     0.24 f
  node1/y5_relu_p4_reg[9]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  node1/y5_relu_p4_reg[9]/CP (DFKCNQD1BWP)                0.00       0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node1/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y5_relu_p4_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node1/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node1/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.06       0.14 r
  U227/ZN (CKND0BWP)                                      0.01 *     0.15 f
  U300/Z (CKBD1BWP)                                       0.02 *     0.17 f
  U390/Z (DEL050D1BWP)                                    0.07 *     0.24 f
  node1/y5_relu_p4_reg[7]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  node1/y5_relu_p4_reg[7]/CP (DFKCNQD1BWP)                0.00       0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node1/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y5_relu_p4_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node1/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node1/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.06       0.14 r
  U227/ZN (CKND0BWP)                                      0.01 *     0.15 f
  U300/Z (CKBD1BWP)                                       0.02 *     0.17 f
  U390/Z (DEL050D1BWP)                                    0.07 *     0.24 f
  node1/y5_relu_p4_reg[11]/CN (DFKCNQD1BWP)               0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  node1/y5_relu_p4_reg[11]/CP (DFKCNQD1BWP)               0.00       0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node1/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y5_relu_p4_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node1/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node1/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.06       0.14 r
  U227/ZN (CKND0BWP)                                      0.01 *     0.15 f
  U300/Z (CKBD1BWP)                                       0.02 *     0.17 f
  U390/Z (DEL050D1BWP)                                    0.07 *     0.24 f
  node1/y5_relu_p4_reg[6]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  node1/y5_relu_p4_reg[6]/CP (DFKCNQD1BWP)                0.00       0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node1/y5_p3_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/y5_relu_p4_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  node1/y5_p3_reg[12]/CP (DFKCNQD1BWP)                    0.00       0.08 r
  node1/y5_p3_reg[12]/Q (DFKCNQD1BWP)                     0.06       0.14 r
  U227/ZN (CKND0BWP)                                      0.01 *     0.15 f
  U300/Z (CKBD1BWP)                                       0.02 *     0.17 f
  U390/Z (DEL050D1BWP)                                    0.07 *     0.24 f
  node1/y5_relu_p4_reg[5]/CN (DFKCNQD1BWP)                0.00 *     0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  node1/y5_relu_p4_reg[5]/CP (DFKCNQD1BWP)                0.00       0.23 r
  library hold time                                       0.01       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
