Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 437bc43ddadc4f988d59b8fb11716392 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot axi4sdcard_behav work.axi4sdcard work.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 8 for port 'memaddr' [C:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/axi_sdcard_1.0/src/axi4.sdcard.v:332]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/edit_axi_sdcard_v1_0.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/PROJECTS_Boards/Design_project/Nexys_A7/ip_repo/edit_axi_sdcard_v1_0.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spimasterphy(DATABITSIZE=8,SCLKD...
Compiling module xil_defaultlib.fifo(DATABITSIZE=8,BUFFERSIZE=2)
Compiling module xil_defaultlib.spimasterlib(BUFFERSIZE=2,DATABI...
Compiling module xil_defaultlib.sdcardphy_default
Compiling module xil_defaultlib.sdcard
Compiling module work.axi4sdcard
Compiling module work.glbl
Built simulation snapshot axi4sdcard_behav
