lbl_80B1F5AC:
/* 80B1F5AC 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80B1F5B0 00000004  7C 08 02 A6 */	mflr r0
/* 80B1F5B4 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80B1F5B8 0000000C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80B1F5BC 00000010  7C 7F 1B 78 */	mr r31, r3
/* 80B1F5C0 00000014  2C 04 00 01 */	cmpwi r4, 1
/* 80B1F5C4 00000018  40 82 00 30 */	bne lbl_80B1F5F4
/* 80B1F5C8 0000001C  A8 9F 0D 12 */	lha r4, 0xd12(r31)
/* 80B1F5CC 00000020  3C 60 00 00 */	lis r3, now__14mDoMtx_stack_c@ha
/* 80B1F5D0 00000024  38 63 00 00 */	addi r3, now__14mDoMtx_stack_c@l
/* 80B1F5D4 00000028  4B FF EF E5 */	bl mDoMtx_YrotM__FPA4_fs
/* 80B1F5D8 0000002C  3C 60 00 00 */	lis r3, now__14mDoMtx_stack_c@ha
/* 80B1F5DC 00000030  38 63 00 00 */	addi r3, now__14mDoMtx_stack_c@l
/* 80B1F5E0 00000034  A8 1F 0D 0E */	lha r0, 0xd0e(r31)
/* 80B1F5E4 00000038  7C 00 00 D0 */	neg r0, r0
/* 80B1F5E8 0000003C  7C 04 07 34 */	extsh r4, r0
/* 80B1F5EC 00000040  4B FF EF CD */	bl mDoMtx_ZrotM__FPA4_fs
/* 80B1F5F0 00000044  48 00 00 34 */	b lbl_80B1F624
lbl_80B1F5F4:
/* 80B1F5F4 00000000  2C 04 00 04 */	cmpwi r4, 4
/* 80B1F5F8 00000004  40 82 00 2C */	bne lbl_80B1F624
/* 80B1F5FC 00000008  3C 60 00 00 */	lis r3, now__14mDoMtx_stack_c@ha
/* 80B1F600 0000000C  38 63 00 00 */	addi r3, now__14mDoMtx_stack_c@l
/* 80B1F604 00000010  A8 1F 0D 0C */	lha r0, 0xd0c(r31)
/* 80B1F608 00000014  7C 00 00 D0 */	neg r0, r0
/* 80B1F60C 00000018  7C 04 07 34 */	extsh r4, r0
/* 80B1F610 0000001C  4B FF EF A9 */	bl mDoMtx_YrotM__FPA4_fs
/* 80B1F614 00000020  A8 9F 0D 08 */	lha r4, 0xd08(r31)
/* 80B1F618 00000024  3C 60 00 00 */	lis r3, now__14mDoMtx_stack_c@ha
/* 80B1F61C 00000028  38 63 00 00 */	addi r3, now__14mDoMtx_stack_c@l
/* 80B1F620 0000002C  4B FF EF 99 */	bl mDoMtx_ZrotM__FPA4_fs
lbl_80B1F624:
/* 80B1F624 00000000  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80B1F628 00000004  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80B1F62C 00000008  7C 08 03 A6 */	mtlr r0
/* 80B1F630 0000000C  38 21 00 10 */	addi r1, r1, 0x10
/* 80B1F634 00000010  4E 80 00 20 */	blr 
