\doxysection{stm32f4xx\+\_\+ll\+\_\+dma.\+h}
\hypertarget{stm32f4xx__ll__dma_8h_source}{}\label{stm32f4xx__ll__dma_8h_source}\index{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_dma.h@{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_dma.h}}
\mbox{\hyperlink{stm32f4xx__ll__dma_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_LL\_DMA\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_LL\_DMA\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined\ (DMA1)\ ||\ defined\ (DMA2)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00045\ \textcolor{comment}{/*\ Array\ used\ to\ get\ the\ DMA\ stream\ register\ offset\ versus\ stream\ index\ LL\_DMA\_STREAM\_x\ */}}
\DoxyCodeLine{00046\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ STREAM\_OFFSET\_TAB[]\ =}
\DoxyCodeLine{00047\ \{}
\DoxyCodeLine{00048\ \ \ (uint8\_t)(DMA1\_Stream0\_BASE\ -\/\ DMA1\_BASE),}
\DoxyCodeLine{00049\ \ \ (uint8\_t)(DMA1\_Stream1\_BASE\ -\/\ DMA1\_BASE),}
\DoxyCodeLine{00050\ \ \ (uint8\_t)(DMA1\_Stream2\_BASE\ -\/\ DMA1\_BASE),}
\DoxyCodeLine{00051\ \ \ (uint8\_t)(DMA1\_Stream3\_BASE\ -\/\ DMA1\_BASE),}
\DoxyCodeLine{00052\ \ \ (uint8\_t)(DMA1\_Stream4\_BASE\ -\/\ DMA1\_BASE),}
\DoxyCodeLine{00053\ \ \ (uint8\_t)(DMA1\_Stream5\_BASE\ -\/\ DMA1\_BASE),}
\DoxyCodeLine{00054\ \ \ (uint8\_t)(DMA1\_Stream6\_BASE\ -\/\ DMA1\_BASE),}
\DoxyCodeLine{00055\ \ \ (uint8\_t)(DMA1\_Stream7\_BASE\ -\/\ DMA1\_BASE)}
\DoxyCodeLine{00056\ \};}
\DoxyCodeLine{00057\ }
\DoxyCodeLine{00062\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00071\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00072\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00077\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00078\ \{}
\DoxyCodeLine{00079\ \ \ uint32\_t\ PeriphOrM2MSrcAddress;\ \ }
\DoxyCodeLine{00084\ \ \ uint32\_t\ MemoryOrM2MDstAddress;\ \ }
\DoxyCodeLine{00089\ \ \ uint32\_t\ Direction;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00095\ \ \ uint32\_t\ Mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00102\ \ \ uint32\_t\ PeriphOrM2MSrcIncMode;\ \ }
\DoxyCodeLine{00108\ \ \ uint32\_t\ MemoryOrM2MDstIncMode;\ \ }
\DoxyCodeLine{00114\ \ \ uint32\_t\ PeriphOrM2MSrcDataSize;\ }
\DoxyCodeLine{00120\ \ \ uint32\_t\ MemoryOrM2MDstDataSize;\ }
\DoxyCodeLine{00126\ \ \ uint32\_t\ NbData;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00133\ \ \ uint32\_t\ Channel;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00138\ \ \ uint32\_t\ Priority;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00143\ \ \ uint32\_t\ FIFOMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00150\ \ \ uint32\_t\ FIFOThreshold;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00155\ \ \ uint32\_t\ MemBurst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00163\ \ \ uint32\_t\ PeriphBurst;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00171\ \}\ LL\_DMA\_InitTypeDef;}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00176\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000007U}}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\#define\ LL\_DMA\_STREAM\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xFFFF0000U}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DIRECTION\_PERIPH\_TO\_MEMORY\ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DIRECTION\_MEMORY\_TO\_PERIPH\ DMA\_SxCR\_DIR\_0\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DIRECTION\_MEMORY\_TO\_MEMORY\ DMA\_SxCR\_DIR\_1\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MODE\_CIRCULAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CIRC\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MODE\_PFCTRL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PFCTRL\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DOUBLEBUFFER\_MODE\_DISABLE\ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DOUBLEBUFFER\_MODE\_ENABLE\ \ \ DMA\_SxCR\_DBM\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PERIPH\_NOINCREMENT\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PERIPH\_INCREMENT\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PINC\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MEMORY\_NOINCREMENT\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MEMORY\_INCREMENT\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MINC\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PDATAALIGN\_BYTE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PDATAALIGN\_HALFWORD\ \ \ \ \ \ \ \ DMA\_SxCR\_PSIZE\_0\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PDATAALIGN\_WORD\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PSIZE\_1\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MDATAALIGN\_BYTE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MDATAALIGN\_HALFWORD\ \ \ \ \ \ \ \ DMA\_SxCR\_MSIZE\_0\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MDATAALIGN\_WORD\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MSIZE\_1\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ LL\_DMA\_OFFSETSIZE\_PSIZE\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ LL\_DMA\_OFFSETSIZE\_FIXEDTO4\ \ \ \ \ \ \ \ DMA\_SxCR\_PINCOS\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_MEDIUM\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_VERYHIGH\ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel0\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel1\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel2\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_0\ |\ DMA\_SxCR\_CHSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel3\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel4\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel5\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00293\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel6\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00294\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_1\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel7\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#if\ defined\ (DMA\_SxCR\_CHSEL\_3)}}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel8\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel9\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel10\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_1\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel11\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel12\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel13\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Select\ Channel14\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_CHSEL\_3\ |\ DMA\_SxCR\_CHSEL\_2\ |\ DMA\_SxCR\_CHSEL\_1\ |\ DMA\_SxCR\_CHSEL\_0)\ \ \ }\textcolor{comment}{/*\ Select\ Channel15\ of\ DMA\ Instance\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA\_SxCR\_CHSEL\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MBURST\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MBURST\_INC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MBURST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MBURST\_INC8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MBURST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MBURST\_INC16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_MBURST\_0\ |\ DMA\_SxCR\_MBURST\_1)\ }}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PBURST\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PBURST\_INC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PBURST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PBURST\_INC8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PBURST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PBURST\_INC16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxCR\_PBURST\_0\ |\ DMA\_SxCR\_PBURST\_1)\ }}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOMODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOMODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_DMDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_0\_25\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_25\_50\ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_50\_75\ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_75\_100\ \ \ \ \ \ \ \ \ \ (DMA\_SxFCR\_FS\_1\ |\ DMA\_SxFCR\_FS\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_EMPTY\ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOSTATUS\_FULL\ \ \ \ \ \ \ \ \ \ \ \ (DMA\_SxFCR\_FS\_2\ |\ DMA\_SxFCR\_FS\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOTHRESHOLD\_1\_4\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOTHRESHOLD\_1\_2\ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FTH\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOTHRESHOLD\_3\_4\ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FTH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00359\ \textcolor{preprocessor}{\#define\ LL\_DMA\_FIFOTHRESHOLD\_FULL\ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CURRENTTARGETMEM0\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CURRENTTARGETMEM1\ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00377\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#define\ LL\_DMA\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{00393\ }
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_INSTANCE(\_\_STREAM\_INSTANCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{(((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ >\ ((uint32\_t)DMA1\_Stream7))\ ?\ \ DMA2\ :\ DMA1)}}
\DoxyCodeLine{00415\ }
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_STREAM(\_\_STREAM\_INSTANCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{(((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream0))\ ?\ LL\_DMA\_STREAM\_0\ :\ \(\backslash\)}}
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream0))\ ?\ LL\_DMA\_STREAM\_0\ :\ \(\backslash\)}}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream1))\ ?\ LL\_DMA\_STREAM\_1\ :\ \(\backslash\)}}
\DoxyCodeLine{00425\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream1))\ ?\ LL\_DMA\_STREAM\_1\ :\ \(\backslash\)}}
\DoxyCodeLine{00426\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream2))\ ?\ LL\_DMA\_STREAM\_2\ :\ \(\backslash\)}}
\DoxyCodeLine{00427\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream2))\ ?\ LL\_DMA\_STREAM\_2\ :\ \(\backslash\)}}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream3))\ ?\ LL\_DMA\_STREAM\_3\ :\ \(\backslash\)}}
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream3))\ ?\ LL\_DMA\_STREAM\_3\ :\ \(\backslash\)}}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream4))\ ?\ LL\_DMA\_STREAM\_4\ :\ \(\backslash\)}}
\DoxyCodeLine{00431\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream4))\ ?\ LL\_DMA\_STREAM\_4\ :\ \(\backslash\)}}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream5))\ ?\ LL\_DMA\_STREAM\_5\ :\ \(\backslash\)}}
\DoxyCodeLine{00433\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream5))\ ?\ LL\_DMA\_STREAM\_5\ :\ \(\backslash\)}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Stream6))\ ?\ LL\_DMA\_STREAM\_6\ :\ \(\backslash\)}}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_STREAM\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Stream6))\ ?\ LL\_DMA\_STREAM\_6\ :\ \(\backslash\)}}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\ LL\_DMA\_STREAM\_7)}}
\DoxyCodeLine{00437\ }
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_STREAM\_INSTANCE(\_\_DMA\_INSTANCE\_\_,\ \_\_STREAM\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{((((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_0)))\ ?\ DMA1\_Stream0\ :\ \(\backslash\)}}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_0)))\ ?\ DMA2\_Stream0\ :\ \(\backslash\)}}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_1)))\ ?\ DMA1\_Stream1\ :\ \(\backslash\)}}
\DoxyCodeLine{00448\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_1)))\ ?\ DMA2\_Stream1\ :\ \(\backslash\)}}
\DoxyCodeLine{00449\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_2)))\ ?\ DMA1\_Stream2\ :\ \(\backslash\)}}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_2)))\ ?\ DMA2\_Stream2\ :\ \(\backslash\)}}
\DoxyCodeLine{00451\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_3)))\ ?\ DMA1\_Stream3\ :\ \(\backslash\)}}
\DoxyCodeLine{00452\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_3)))\ ?\ DMA2\_Stream3\ :\ \(\backslash\)}}
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_4)))\ ?\ DMA1\_Stream4\ :\ \(\backslash\)}}
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_4)))\ ?\ DMA2\_Stream4\ :\ \(\backslash\)}}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_5)))\ ?\ DMA1\_Stream5\ :\ \(\backslash\)}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_5)))\ ?\ DMA2\_Stream5\ :\ \(\backslash\)}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_6)))\ ?\ DMA1\_Stream6\ :\ \(\backslash\)}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_6)))\ ?\ DMA2\_Stream6\ :\ \(\backslash\)}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_STREAM\_\_)\ ==\ ((uint32\_t)LL\_DMA\_STREAM\_7)))\ ?\ DMA1\_Stream7\ :\ \(\backslash\)}}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\ DMA2\_Stream7)}}
\DoxyCodeLine{00461\ }
\DoxyCodeLine{00471\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00494\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableStream(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00495\ \{}
\DoxyCodeLine{00496\ \ \ SET\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_EN);}
\DoxyCodeLine{00497\ \}}
\DoxyCodeLine{00498\ }
\DoxyCodeLine{00514\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableStream(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00515\ \{}
\DoxyCodeLine{00516\ \ \ CLEAR\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_EN);}
\DoxyCodeLine{00517\ \}}
\DoxyCodeLine{00518\ }
\DoxyCodeLine{00534\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsEnabledStream(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00535\ \{}
\DoxyCodeLine{00536\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_EN)\ ==\ (DMA\_SxCR\_EN));}
\DoxyCodeLine{00537\ \}}
\DoxyCodeLine{00538\ }
\DoxyCodeLine{00569\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ConfigTransfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Configuration)}
\DoxyCodeLine{00570\ \{}
\DoxyCodeLine{00571\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,}
\DoxyCodeLine{00572\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_DIR\ |\ DMA\_SxCR\_CIRC\ |\ DMA\_SxCR\_PINC\ |\ DMA\_SxCR\_MINC\ |\ DMA\_SxCR\_PSIZE\ |\ DMA\_SxCR\_MSIZE\ |\ DMA\_SxCR\_PL\ |\ DMA\_SxCR\_PFCTRL,}
\DoxyCodeLine{00573\ \ \ \ \ \ \ \ \ \ \ \ \ \ Configuration);}
\DoxyCodeLine{00574\ \}}
\DoxyCodeLine{00575\ }
\DoxyCodeLine{00595\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetDataTransferDirection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ \ Direction)}
\DoxyCodeLine{00596\ \{}
\DoxyCodeLine{00597\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_DIR,\ Direction);}
\DoxyCodeLine{00598\ \}}
\DoxyCodeLine{00599\ }
\DoxyCodeLine{00618\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetDataTransferDirection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00619\ \{}
\DoxyCodeLine{00620\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_DIR));}
\DoxyCodeLine{00621\ \}}
\DoxyCodeLine{00622\ }
\DoxyCodeLine{00643\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Mode)}
\DoxyCodeLine{00644\ \{}
\DoxyCodeLine{00645\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_CIRC\ |\ DMA\_SxCR\_PFCTRL,\ Mode);}
\DoxyCodeLine{00646\ \}}
\DoxyCodeLine{00647\ }
\DoxyCodeLine{00667\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00668\ \{}
\DoxyCodeLine{00669\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_CIRC\ |\ DMA\_SxCR\_PFCTRL));}
\DoxyCodeLine{00670\ \}}
\DoxyCodeLine{00671\ }
\DoxyCodeLine{00690\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ IncrementMode)}
\DoxyCodeLine{00691\ \{}
\DoxyCodeLine{00692\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_PINC,\ IncrementMode);}
\DoxyCodeLine{00693\ \}}
\DoxyCodeLine{00694\ }
\DoxyCodeLine{00712\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetPeriphIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00713\ \{}
\DoxyCodeLine{00714\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_PINC));}
\DoxyCodeLine{00715\ \}}
\DoxyCodeLine{00716\ }
\DoxyCodeLine{00735\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemoryIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ IncrementMode)}
\DoxyCodeLine{00736\ \{}
\DoxyCodeLine{00737\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_MINC,\ IncrementMode);}
\DoxyCodeLine{00738\ \}}
\DoxyCodeLine{00739\ }
\DoxyCodeLine{00757\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetMemoryIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00758\ \{}
\DoxyCodeLine{00759\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_MINC));}
\DoxyCodeLine{00760\ \}}
\DoxyCodeLine{00761\ }
\DoxyCodeLine{00781\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ \ Size)}
\DoxyCodeLine{00782\ \{}
\DoxyCodeLine{00783\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_PSIZE,\ Size);}
\DoxyCodeLine{00784\ \}}
\DoxyCodeLine{00785\ }
\DoxyCodeLine{00804\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetPeriphSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00805\ \{}
\DoxyCodeLine{00806\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_PSIZE));}
\DoxyCodeLine{00807\ \}}
\DoxyCodeLine{00808\ }
\DoxyCodeLine{00828\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemorySize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ \ Size)}
\DoxyCodeLine{00829\ \{}
\DoxyCodeLine{00830\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_MSIZE,\ Size);}
\DoxyCodeLine{00831\ \}}
\DoxyCodeLine{00832\ }
\DoxyCodeLine{00851\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetMemorySize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00852\ \{}
\DoxyCodeLine{00853\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_MSIZE));}
\DoxyCodeLine{00854\ \}}
\DoxyCodeLine{00855\ }
\DoxyCodeLine{00874\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetIncOffsetSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ OffsetSize)}
\DoxyCodeLine{00875\ \{}
\DoxyCodeLine{00876\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_PINCOS,\ OffsetSize);}
\DoxyCodeLine{00877\ \}}
\DoxyCodeLine{00878\ }
\DoxyCodeLine{00896\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetIncOffsetSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00897\ \{}
\DoxyCodeLine{00898\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_PINCOS));}
\DoxyCodeLine{00899\ \}}
\DoxyCodeLine{00900\ }
\DoxyCodeLine{00921\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetStreamPriorityLevel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ \ Priority)}
\DoxyCodeLine{00922\ \{}
\DoxyCodeLine{00923\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_PL,\ Priority);}
\DoxyCodeLine{00924\ \}}
\DoxyCodeLine{00925\ }
\DoxyCodeLine{00945\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetStreamPriorityLevel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00946\ \{}
\DoxyCodeLine{00947\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_PL));}
\DoxyCodeLine{00948\ \}}
\DoxyCodeLine{00949\ }
\DoxyCodeLine{00968\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetDataLength(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ NbData)}
\DoxyCodeLine{00969\ \{}
\DoxyCodeLine{00970\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>NDTR,\ DMA\_SxNDT,\ NbData);}
\DoxyCodeLine{00971\ \}}
\DoxyCodeLine{00972\ }
\DoxyCodeLine{00990\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetDataLength(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{00991\ \{}
\DoxyCodeLine{00992\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>NDTR,\ DMA\_SxNDT));}
\DoxyCodeLine{00993\ \}}
\DoxyCodeLine{00994\ }
\DoxyCodeLine{01019\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetChannelSelection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Channel)}
\DoxyCodeLine{01020\ \{}
\DoxyCodeLine{01021\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_CHSEL,\ Channel);}
\DoxyCodeLine{01022\ \}}
\DoxyCodeLine{01023\ }
\DoxyCodeLine{01047\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetChannelSelection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01048\ \{}
\DoxyCodeLine{01049\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_CHSEL));}
\DoxyCodeLine{01050\ \}}
\DoxyCodeLine{01051\ }
\DoxyCodeLine{01072\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemoryBurstxfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Mburst)}
\DoxyCodeLine{01073\ \{}
\DoxyCodeLine{01074\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_MBURST,\ Mburst);}
\DoxyCodeLine{01075\ \}}
\DoxyCodeLine{01076\ }
\DoxyCodeLine{01096\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetMemoryBurstxfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01097\ \{}
\DoxyCodeLine{01098\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_MBURST));}
\DoxyCodeLine{01099\ \}}
\DoxyCodeLine{01100\ }
\DoxyCodeLine{01121\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphBurstxfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Pburst)}
\DoxyCodeLine{01122\ \{}
\DoxyCodeLine{01123\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_PBURST,\ Pburst);}
\DoxyCodeLine{01124\ \}}
\DoxyCodeLine{01125\ }
\DoxyCodeLine{01145\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetPeriphBurstxfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01146\ \{}
\DoxyCodeLine{01147\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_PBURST));}
\DoxyCodeLine{01148\ \}}
\DoxyCodeLine{01149\ }
\DoxyCodeLine{01168\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetCurrentTargetMem(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ CurrentMemory)}
\DoxyCodeLine{01169\ \{}
\DoxyCodeLine{01170\ \ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_CT,\ CurrentMemory);}
\DoxyCodeLine{01171\ \}}
\DoxyCodeLine{01172\ }
\DoxyCodeLine{01190\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetCurrentTargetMem(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01191\ \{}
\DoxyCodeLine{01192\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_CT));}
\DoxyCodeLine{01193\ \}}
\DoxyCodeLine{01194\ }
\DoxyCodeLine{01210\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableDoubleBufferMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01211\ \{}
\DoxyCodeLine{01212\ \ \ SET\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_DBM);}
\DoxyCodeLine{01213\ \}}
\DoxyCodeLine{01214\ }
\DoxyCodeLine{01230\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableDoubleBufferMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01231\ \{}
\DoxyCodeLine{01232\ \ \ CLEAR\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_DBM);}
\DoxyCodeLine{01233\ \}}
\DoxyCodeLine{01234\ }
\DoxyCodeLine{01256\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetFIFOStatus(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01257\ \{}
\DoxyCodeLine{01258\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ DMA\_SxFCR\_FS));}
\DoxyCodeLine{01259\ \}}
\DoxyCodeLine{01260\ }
\DoxyCodeLine{01276\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableFifoMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01277\ \{}
\DoxyCodeLine{01278\ \ \ CLEAR\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ DMA\_SxFCR\_DMDIS);}
\DoxyCodeLine{01279\ \}}
\DoxyCodeLine{01280\ }
\DoxyCodeLine{01296\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableFifoMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01297\ \{}
\DoxyCodeLine{01298\ \ \ SET\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ DMA\_SxFCR\_DMDIS);}
\DoxyCodeLine{01299\ \}}
\DoxyCodeLine{01300\ }
\DoxyCodeLine{01321\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetFIFOThreshold(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Threshold)}
\DoxyCodeLine{01322\ \{}
\DoxyCodeLine{01323\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ DMA\_SxFCR\_FTH,\ Threshold);}
\DoxyCodeLine{01324\ \}}
\DoxyCodeLine{01325\ }
\DoxyCodeLine{01345\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetFIFOThreshold(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01346\ \{}
\DoxyCodeLine{01347\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ DMA\_SxFCR\_FTH));}
\DoxyCodeLine{01348\ \}}
\DoxyCodeLine{01349\ }
\DoxyCodeLine{01374\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ConfigFifo(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ FifoMode,\ uint32\_t\ FifoThreshold)}
\DoxyCodeLine{01375\ \{}
\DoxyCodeLine{01376\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ DMA\_SxFCR\_FTH|DMA\_SxFCR\_DMDIS,\ FifoMode|FifoThreshold);}
\DoxyCodeLine{01377\ \}}
\DoxyCodeLine{01378\ }
\DoxyCodeLine{01402\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ConfigAddresses(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ SrcAddress,\ uint32\_t\ DstAddress,\ uint32\_t\ Direction)}
\DoxyCodeLine{01403\ \{}
\DoxyCodeLine{01404\ \ \ \textcolor{comment}{/*\ Direction\ Memory\ to\ Periph\ */}}
\DoxyCodeLine{01405\ \ \ \textcolor{keywordflow}{if}\ (Direction\ ==\ LL\_DMA\_DIRECTION\_MEMORY\_TO\_PERIPH)}
\DoxyCodeLine{01406\ \ \ \{}
\DoxyCodeLine{01407\ \ \ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR,\ SrcAddress);}
\DoxyCodeLine{01408\ \ \ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR,\ DstAddress);}
\DoxyCodeLine{01409\ \ \ \}}
\DoxyCodeLine{01410\ \ \ \textcolor{comment}{/*\ Direction\ Periph\ to\ Memory\ and\ Memory\ to\ Memory\ */}}
\DoxyCodeLine{01411\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{01412\ \ \ \{}
\DoxyCodeLine{01413\ \ \ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR,\ SrcAddress);}
\DoxyCodeLine{01414\ \ \ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR,\ DstAddress);}
\DoxyCodeLine{01415\ \ \ \}}
\DoxyCodeLine{01416\ \}}
\DoxyCodeLine{01417\ }
\DoxyCodeLine{01436\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemoryAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ MemoryAddress)}
\DoxyCodeLine{01437\ \{}
\DoxyCodeLine{01438\ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR,\ MemoryAddress);}
\DoxyCodeLine{01439\ \}}
\DoxyCodeLine{01440\ }
\DoxyCodeLine{01459\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ PeriphAddress)}
\DoxyCodeLine{01460\ \{}
\DoxyCodeLine{01461\ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR,\ PeriphAddress);}
\DoxyCodeLine{01462\ \}}
\DoxyCodeLine{01463\ }
\DoxyCodeLine{01480\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetMemoryAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01481\ \{}
\DoxyCodeLine{01482\ \ \ \textcolor{keywordflow}{return}\ (READ\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR));}
\DoxyCodeLine{01483\ \}}
\DoxyCodeLine{01484\ }
\DoxyCodeLine{01501\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetPeriphAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01502\ \{}
\DoxyCodeLine{01503\ \ \ \textcolor{keywordflow}{return}\ (READ\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR));}
\DoxyCodeLine{01504\ \}}
\DoxyCodeLine{01505\ }
\DoxyCodeLine{01524\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetM2MSrcAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ MemoryAddress)}
\DoxyCodeLine{01525\ \{}
\DoxyCodeLine{01526\ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR,\ MemoryAddress);}
\DoxyCodeLine{01527\ \}}
\DoxyCodeLine{01528\ }
\DoxyCodeLine{01547\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetM2MDstAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream,\ uint32\_t\ MemoryAddress)}
\DoxyCodeLine{01548\ \ \ \{}
\DoxyCodeLine{01549\ \ \ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR,\ MemoryAddress);}
\DoxyCodeLine{01550\ \ \ \}}
\DoxyCodeLine{01551\ }
\DoxyCodeLine{01568\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetM2MSrcAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01569\ \ \ \{}
\DoxyCodeLine{01570\ \ \ \ \textcolor{keywordflow}{return}\ (READ\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>PAR));}
\DoxyCodeLine{01571\ \ \ \}}
\DoxyCodeLine{01572\ }
\DoxyCodeLine{01589\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetM2MDstAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}*\ DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01590\ \{}
\DoxyCodeLine{01591\ \ \textcolor{keywordflow}{return}\ (READ\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M0AR));}
\DoxyCodeLine{01592\ \}}
\DoxyCodeLine{01593\ }
\DoxyCodeLine{01610\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemory1Address(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ uint32\_t\ Address)}
\DoxyCodeLine{01611\ \{}
\DoxyCodeLine{01612\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M1AR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae057bfb6e5d7b553b668a050fcdb152d}{DMA\_SxM1AR\_M1A}},\ Address);}
\DoxyCodeLine{01613\ \}}
\DoxyCodeLine{01614\ }
\DoxyCodeLine{01630\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetMemory1Address(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{01631\ \{}
\DoxyCodeLine{01632\ \ \ \textcolor{keywordflow}{return}\ (((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>M1AR);}
\DoxyCodeLine{01633\ \}}
\DoxyCodeLine{01634\ }
\DoxyCodeLine{01649\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01650\ \{}
\DoxyCodeLine{01651\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_HTIF0)==(DMA\_LISR\_HTIF0));}
\DoxyCodeLine{01652\ \}}
\DoxyCodeLine{01653\ }
\DoxyCodeLine{01660\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01661\ \{}
\DoxyCodeLine{01662\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_HTIF1)==(DMA\_LISR\_HTIF1));}
\DoxyCodeLine{01663\ \}}
\DoxyCodeLine{01664\ }
\DoxyCodeLine{01671\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01672\ \{}
\DoxyCodeLine{01673\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_HTIF2)==(DMA\_LISR\_HTIF2));}
\DoxyCodeLine{01674\ \}}
\DoxyCodeLine{01675\ }
\DoxyCodeLine{01682\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01683\ \{}
\DoxyCodeLine{01684\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_HTIF3)==(DMA\_LISR\_HTIF3));}
\DoxyCodeLine{01685\ \}}
\DoxyCodeLine{01686\ }
\DoxyCodeLine{01693\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01694\ \{}
\DoxyCodeLine{01695\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_HTIF4)==(DMA\_HISR\_HTIF4));}
\DoxyCodeLine{01696\ \}}
\DoxyCodeLine{01697\ }
\DoxyCodeLine{01704\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01705\ \{}
\DoxyCodeLine{01706\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_HTIF5)==(DMA\_HISR\_HTIF5));}
\DoxyCodeLine{01707\ \}}
\DoxyCodeLine{01708\ }
\DoxyCodeLine{01715\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01716\ \{}
\DoxyCodeLine{01717\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_HTIF6)==(DMA\_HISR\_HTIF6));}
\DoxyCodeLine{01718\ \}}
\DoxyCodeLine{01719\ }
\DoxyCodeLine{01726\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01727\ \{}
\DoxyCodeLine{01728\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_HTIF7)==(DMA\_HISR\_HTIF7));}
\DoxyCodeLine{01729\ \}\ }
\DoxyCodeLine{01730\ }
\DoxyCodeLine{01737\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01738\ \{}
\DoxyCodeLine{01739\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_TCIF0)==(DMA\_LISR\_TCIF0));}
\DoxyCodeLine{01740\ \}}
\DoxyCodeLine{01741\ }
\DoxyCodeLine{01748\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01749\ \{}
\DoxyCodeLine{01750\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_TCIF1)==(DMA\_LISR\_TCIF1));}
\DoxyCodeLine{01751\ \}}
\DoxyCodeLine{01752\ }
\DoxyCodeLine{01759\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01760\ \{}
\DoxyCodeLine{01761\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_TCIF2)==(DMA\_LISR\_TCIF2));}
\DoxyCodeLine{01762\ \}}
\DoxyCodeLine{01763\ }
\DoxyCodeLine{01770\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01771\ \{}
\DoxyCodeLine{01772\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_TCIF3)==(DMA\_LISR\_TCIF3));}
\DoxyCodeLine{01773\ \}}
\DoxyCodeLine{01774\ }
\DoxyCodeLine{01781\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01782\ \{}
\DoxyCodeLine{01783\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_TCIF4)==(DMA\_HISR\_TCIF4));}
\DoxyCodeLine{01784\ \}}
\DoxyCodeLine{01785\ }
\DoxyCodeLine{01792\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01793\ \{}
\DoxyCodeLine{01794\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_TCIF5)==(DMA\_HISR\_TCIF5));}
\DoxyCodeLine{01795\ \}}
\DoxyCodeLine{01796\ }
\DoxyCodeLine{01803\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01804\ \{}
\DoxyCodeLine{01805\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_TCIF6)==(DMA\_HISR\_TCIF6));}
\DoxyCodeLine{01806\ \}}
\DoxyCodeLine{01807\ }
\DoxyCodeLine{01814\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01815\ \{}
\DoxyCodeLine{01816\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_TCIF7)==(DMA\_HISR\_TCIF7));}
\DoxyCodeLine{01817\ \}\ }
\DoxyCodeLine{01818\ }
\DoxyCodeLine{01825\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01826\ \{}
\DoxyCodeLine{01827\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_TEIF0)==(DMA\_LISR\_TEIF0));}
\DoxyCodeLine{01828\ \}}
\DoxyCodeLine{01829\ }
\DoxyCodeLine{01836\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01837\ \{}
\DoxyCodeLine{01838\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_TEIF1)==(DMA\_LISR\_TEIF1));}
\DoxyCodeLine{01839\ \}}
\DoxyCodeLine{01840\ }
\DoxyCodeLine{01847\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01848\ \{}
\DoxyCodeLine{01849\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_TEIF2)==(DMA\_LISR\_TEIF2));}
\DoxyCodeLine{01850\ \}}
\DoxyCodeLine{01851\ }
\DoxyCodeLine{01858\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01859\ \{}
\DoxyCodeLine{01860\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_TEIF3)==(DMA\_LISR\_TEIF3));}
\DoxyCodeLine{01861\ \}}
\DoxyCodeLine{01862\ }
\DoxyCodeLine{01869\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01870\ \{}
\DoxyCodeLine{01871\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_TEIF4)==(DMA\_HISR\_TEIF4));}
\DoxyCodeLine{01872\ \}}
\DoxyCodeLine{01873\ }
\DoxyCodeLine{01880\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01881\ \{}
\DoxyCodeLine{01882\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_TEIF5)==(DMA\_HISR\_TEIF5));}
\DoxyCodeLine{01883\ \}}
\DoxyCodeLine{01884\ }
\DoxyCodeLine{01891\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01892\ \{}
\DoxyCodeLine{01893\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_TEIF6)==(DMA\_HISR\_TEIF6));}
\DoxyCodeLine{01894\ \}}
\DoxyCodeLine{01895\ }
\DoxyCodeLine{01902\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01903\ \{}
\DoxyCodeLine{01904\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_TEIF7)==(DMA\_HISR\_TEIF7));}
\DoxyCodeLine{01905\ \}\ }
\DoxyCodeLine{01906\ }
\DoxyCodeLine{01913\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01914\ \{}
\DoxyCodeLine{01915\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_DMEIF0)==(DMA\_LISR\_DMEIF0));}
\DoxyCodeLine{01916\ \}}
\DoxyCodeLine{01917\ }
\DoxyCodeLine{01924\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01925\ \{}
\DoxyCodeLine{01926\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_DMEIF1)==(DMA\_LISR\_DMEIF1));}
\DoxyCodeLine{01927\ \}}
\DoxyCodeLine{01928\ }
\DoxyCodeLine{01935\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01936\ \{}
\DoxyCodeLine{01937\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_DMEIF2)==(DMA\_LISR\_DMEIF2));}
\DoxyCodeLine{01938\ \}}
\DoxyCodeLine{01939\ }
\DoxyCodeLine{01946\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01947\ \{}
\DoxyCodeLine{01948\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_DMEIF3)==(DMA\_LISR\_DMEIF3));}
\DoxyCodeLine{01949\ \}}
\DoxyCodeLine{01950\ }
\DoxyCodeLine{01957\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01958\ \{}
\DoxyCodeLine{01959\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_DMEIF4)==(DMA\_HISR\_DMEIF4));}
\DoxyCodeLine{01960\ \}}
\DoxyCodeLine{01961\ }
\DoxyCodeLine{01968\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01969\ \{}
\DoxyCodeLine{01970\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_DMEIF5)==(DMA\_HISR\_DMEIF5));}
\DoxyCodeLine{01971\ \}}
\DoxyCodeLine{01972\ }
\DoxyCodeLine{01979\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01980\ \{}
\DoxyCodeLine{01981\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_DMEIF6)==(DMA\_HISR\_DMEIF6));}
\DoxyCodeLine{01982\ \}}
\DoxyCodeLine{01983\ }
\DoxyCodeLine{01990\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_DME7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01991\ \{}
\DoxyCodeLine{01992\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_DMEIF7)==(DMA\_HISR\_DMEIF7));}
\DoxyCodeLine{01993\ \}}
\DoxyCodeLine{01994\ }
\DoxyCodeLine{02001\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02002\ \{}
\DoxyCodeLine{02003\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_FEIF0)==(DMA\_LISR\_FEIF0));}
\DoxyCodeLine{02004\ \}}
\DoxyCodeLine{02005\ }
\DoxyCodeLine{02012\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02013\ \{}
\DoxyCodeLine{02014\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_FEIF1)==(DMA\_LISR\_FEIF1));}
\DoxyCodeLine{02015\ \}}
\DoxyCodeLine{02016\ }
\DoxyCodeLine{02023\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02024\ \{}
\DoxyCodeLine{02025\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_FEIF2)==(DMA\_LISR\_FEIF2));}
\DoxyCodeLine{02026\ \}}
\DoxyCodeLine{02027\ }
\DoxyCodeLine{02034\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02035\ \{}
\DoxyCodeLine{02036\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}\ ,DMA\_LISR\_FEIF3)==(DMA\_LISR\_FEIF3));}
\DoxyCodeLine{02037\ \}}
\DoxyCodeLine{02038\ }
\DoxyCodeLine{02045\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02046\ \{}
\DoxyCodeLine{02047\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_FEIF4)==(DMA\_HISR\_FEIF4));}
\DoxyCodeLine{02048\ \}}
\DoxyCodeLine{02049\ }
\DoxyCodeLine{02056\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02057\ \{}
\DoxyCodeLine{02058\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_FEIF5)==(DMA\_HISR\_FEIF5));}
\DoxyCodeLine{02059\ \}}
\DoxyCodeLine{02060\ }
\DoxyCodeLine{02067\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02068\ \{}
\DoxyCodeLine{02069\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_FEIF6)==(DMA\_HISR\_FEIF6));}
\DoxyCodeLine{02070\ \}}
\DoxyCodeLine{02071\ }
\DoxyCodeLine{02078\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_FE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02079\ \{}
\DoxyCodeLine{02080\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}\ ,DMA\_HISR\_FEIF7)==(DMA\_HISR\_FEIF7));}
\DoxyCodeLine{02081\ \}}
\DoxyCodeLine{02082\ }
\DoxyCodeLine{02089\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02090\ \{}
\DoxyCodeLine{02091\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CHTIF0);}
\DoxyCodeLine{02092\ \}}
\DoxyCodeLine{02093\ }
\DoxyCodeLine{02100\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02101\ \{}
\DoxyCodeLine{02102\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CHTIF1);}
\DoxyCodeLine{02103\ \}}
\DoxyCodeLine{02104\ }
\DoxyCodeLine{02111\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02112\ \{}
\DoxyCodeLine{02113\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CHTIF2);}
\DoxyCodeLine{02114\ \}}
\DoxyCodeLine{02115\ }
\DoxyCodeLine{02122\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02123\ \{}
\DoxyCodeLine{02124\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CHTIF3);}
\DoxyCodeLine{02125\ \}}
\DoxyCodeLine{02126\ }
\DoxyCodeLine{02133\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02134\ \{}
\DoxyCodeLine{02135\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CHTIF4);}
\DoxyCodeLine{02136\ \}}
\DoxyCodeLine{02137\ }
\DoxyCodeLine{02144\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02145\ \{}
\DoxyCodeLine{02146\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CHTIF5);}
\DoxyCodeLine{02147\ \}}
\DoxyCodeLine{02148\ }
\DoxyCodeLine{02155\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02156\ \{}
\DoxyCodeLine{02157\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CHTIF6);}
\DoxyCodeLine{02158\ \}}
\DoxyCodeLine{02159\ }
\DoxyCodeLine{02166\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02167\ \{}
\DoxyCodeLine{02168\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CHTIF7);}
\DoxyCodeLine{02169\ \}}
\DoxyCodeLine{02170\ }
\DoxyCodeLine{02177\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02178\ \{}
\DoxyCodeLine{02179\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CTCIF0);}
\DoxyCodeLine{02180\ \}}
\DoxyCodeLine{02181\ }
\DoxyCodeLine{02188\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02189\ \{}
\DoxyCodeLine{02190\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CTCIF1);}
\DoxyCodeLine{02191\ \}}
\DoxyCodeLine{02192\ }
\DoxyCodeLine{02199\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02200\ \{}
\DoxyCodeLine{02201\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CTCIF2);}
\DoxyCodeLine{02202\ \}}
\DoxyCodeLine{02203\ }
\DoxyCodeLine{02210\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02211\ \{}
\DoxyCodeLine{02212\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CTCIF3);}
\DoxyCodeLine{02213\ \}}
\DoxyCodeLine{02214\ }
\DoxyCodeLine{02221\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02222\ \{}
\DoxyCodeLine{02223\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CTCIF4);}
\DoxyCodeLine{02224\ \}}
\DoxyCodeLine{02225\ }
\DoxyCodeLine{02232\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02233\ \{}
\DoxyCodeLine{02234\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CTCIF5);}
\DoxyCodeLine{02235\ \}}
\DoxyCodeLine{02236\ }
\DoxyCodeLine{02243\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02244\ \{}
\DoxyCodeLine{02245\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CTCIF6);}
\DoxyCodeLine{02246\ \}}
\DoxyCodeLine{02247\ }
\DoxyCodeLine{02254\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02255\ \{}
\DoxyCodeLine{02256\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CTCIF7);}
\DoxyCodeLine{02257\ \}}
\DoxyCodeLine{02258\ }
\DoxyCodeLine{02265\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02266\ \{}
\DoxyCodeLine{02267\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CTEIF0);}
\DoxyCodeLine{02268\ \}}
\DoxyCodeLine{02269\ }
\DoxyCodeLine{02276\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02277\ \{}
\DoxyCodeLine{02278\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CTEIF1);}
\DoxyCodeLine{02279\ \}}
\DoxyCodeLine{02280\ }
\DoxyCodeLine{02287\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02288\ \{}
\DoxyCodeLine{02289\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CTEIF2);}
\DoxyCodeLine{02290\ \}}
\DoxyCodeLine{02291\ }
\DoxyCodeLine{02298\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02299\ \{}
\DoxyCodeLine{02300\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CTEIF3);}
\DoxyCodeLine{02301\ \}}
\DoxyCodeLine{02302\ }
\DoxyCodeLine{02309\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02310\ \{}
\DoxyCodeLine{02311\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CTEIF4);}
\DoxyCodeLine{02312\ \}}
\DoxyCodeLine{02313\ }
\DoxyCodeLine{02320\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02321\ \{}
\DoxyCodeLine{02322\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CTEIF5);}
\DoxyCodeLine{02323\ \}}
\DoxyCodeLine{02324\ }
\DoxyCodeLine{02331\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02332\ \{}
\DoxyCodeLine{02333\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CTEIF6);}
\DoxyCodeLine{02334\ \}}
\DoxyCodeLine{02335\ }
\DoxyCodeLine{02342\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02343\ \{}
\DoxyCodeLine{02344\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CTEIF7);}
\DoxyCodeLine{02345\ \}}
\DoxyCodeLine{02346\ }
\DoxyCodeLine{02353\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02354\ \{}
\DoxyCodeLine{02355\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CDMEIF0);}
\DoxyCodeLine{02356\ \}}
\DoxyCodeLine{02357\ }
\DoxyCodeLine{02364\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02365\ \{}
\DoxyCodeLine{02366\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CDMEIF1);}
\DoxyCodeLine{02367\ \}}
\DoxyCodeLine{02368\ }
\DoxyCodeLine{02375\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02376\ \{}
\DoxyCodeLine{02377\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CDMEIF2);}
\DoxyCodeLine{02378\ \}}
\DoxyCodeLine{02379\ }
\DoxyCodeLine{02386\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02387\ \{}
\DoxyCodeLine{02388\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CDMEIF3);}
\DoxyCodeLine{02389\ \}}
\DoxyCodeLine{02390\ }
\DoxyCodeLine{02397\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02398\ \{}
\DoxyCodeLine{02399\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CDMEIF4);}
\DoxyCodeLine{02400\ \}}
\DoxyCodeLine{02401\ }
\DoxyCodeLine{02408\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02409\ \{}
\DoxyCodeLine{02410\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CDMEIF5);}
\DoxyCodeLine{02411\ \}}
\DoxyCodeLine{02412\ }
\DoxyCodeLine{02419\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02420\ \{}
\DoxyCodeLine{02421\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CDMEIF6);}
\DoxyCodeLine{02422\ \}}
\DoxyCodeLine{02423\ }
\DoxyCodeLine{02430\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_DME7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02431\ \{}
\DoxyCodeLine{02432\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CDMEIF7);}
\DoxyCodeLine{02433\ \}}
\DoxyCodeLine{02434\ }
\DoxyCodeLine{02441\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE0(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02442\ \{}
\DoxyCodeLine{02443\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CFEIF0);}
\DoxyCodeLine{02444\ \}}
\DoxyCodeLine{02445\ }
\DoxyCodeLine{02452\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02453\ \{}
\DoxyCodeLine{02454\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CFEIF1);}
\DoxyCodeLine{02455\ \}}
\DoxyCodeLine{02456\ }
\DoxyCodeLine{02463\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02464\ \{}
\DoxyCodeLine{02465\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CFEIF2);}
\DoxyCodeLine{02466\ \}}
\DoxyCodeLine{02467\ }
\DoxyCodeLine{02474\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02475\ \{}
\DoxyCodeLine{02476\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}\ ,\ DMA\_LIFCR\_CFEIF3);}
\DoxyCodeLine{02477\ \}}
\DoxyCodeLine{02478\ }
\DoxyCodeLine{02485\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02486\ \{}
\DoxyCodeLine{02487\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CFEIF4);}
\DoxyCodeLine{02488\ \}}
\DoxyCodeLine{02489\ }
\DoxyCodeLine{02496\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02497\ \{}
\DoxyCodeLine{02498\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CFEIF5);}
\DoxyCodeLine{02499\ \}}
\DoxyCodeLine{02500\ }
\DoxyCodeLine{02507\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02508\ \{}
\DoxyCodeLine{02509\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CFEIF6);}
\DoxyCodeLine{02510\ \}}
\DoxyCodeLine{02511\ }
\DoxyCodeLine{02518\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_FE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02519\ \{}
\DoxyCodeLine{02520\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}\ ,\ DMA\_HIFCR\_CFEIF7);}
\DoxyCodeLine{02521\ \}}
\DoxyCodeLine{02522\ }
\DoxyCodeLine{02546\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02547\ \{}
\DoxyCodeLine{02548\ \ \ SET\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_HTIE);}
\DoxyCodeLine{02549\ \}}
\DoxyCodeLine{02550\ }
\DoxyCodeLine{02566\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02567\ \{}
\DoxyCodeLine{02568\ \ \ SET\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_TEIE);}
\DoxyCodeLine{02569\ \}}
\DoxyCodeLine{02570\ }
\DoxyCodeLine{02586\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02587\ \{}
\DoxyCodeLine{02588\ \ \ SET\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_TCIE);}
\DoxyCodeLine{02589\ \}}
\DoxyCodeLine{02590\ }
\DoxyCodeLine{02606\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_DME(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02607\ \{}
\DoxyCodeLine{02608\ \ \ SET\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_DMEIE);}
\DoxyCodeLine{02609\ \}}
\DoxyCodeLine{02610\ }
\DoxyCodeLine{02626\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_FE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02627\ \{}
\DoxyCodeLine{02628\ \ \ SET\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ DMA\_SxFCR\_FEIE);}
\DoxyCodeLine{02629\ \}}
\DoxyCodeLine{02630\ }
\DoxyCodeLine{02646\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02647\ \{}
\DoxyCodeLine{02648\ \ \ CLEAR\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_HTIE);}
\DoxyCodeLine{02649\ \}}
\DoxyCodeLine{02650\ }
\DoxyCodeLine{02666\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02667\ \{}
\DoxyCodeLine{02668\ \ \ CLEAR\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_TEIE);}
\DoxyCodeLine{02669\ \}}
\DoxyCodeLine{02670\ }
\DoxyCodeLine{02686\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02687\ \{}
\DoxyCodeLine{02688\ \ \ CLEAR\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_TCIE);}
\DoxyCodeLine{02689\ \}}
\DoxyCodeLine{02690\ }
\DoxyCodeLine{02706\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_DME(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02707\ \{}
\DoxyCodeLine{02708\ \ \ CLEAR\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_DMEIE);}
\DoxyCodeLine{02709\ \}}
\DoxyCodeLine{02710\ }
\DoxyCodeLine{02726\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_FE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02727\ \{}
\DoxyCodeLine{02728\ \ \ CLEAR\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ DMA\_SxFCR\_FEIE);}
\DoxyCodeLine{02729\ \}}
\DoxyCodeLine{02730\ }
\DoxyCodeLine{02746\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsEnabledIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02747\ \{}
\DoxyCodeLine{02748\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_HTIE)\ ==\ DMA\_SxCR\_HTIE);}
\DoxyCodeLine{02749\ \}}
\DoxyCodeLine{02750\ }
\DoxyCodeLine{02766\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsEnabledIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02767\ \{}
\DoxyCodeLine{02768\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_TEIE)\ ==\ DMA\_SxCR\_TEIE);}
\DoxyCodeLine{02769\ \}}
\DoxyCodeLine{02770\ }
\DoxyCodeLine{02786\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsEnabledIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02787\ \{}
\DoxyCodeLine{02788\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_TCIE)\ ==\ DMA\_SxCR\_TCIE);}
\DoxyCodeLine{02789\ \}}
\DoxyCodeLine{02790\ }
\DoxyCodeLine{02806\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsEnabledIT\_DME(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02807\ \{}
\DoxyCodeLine{02808\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>CR,\ DMA\_SxCR\_DMEIE)\ ==\ DMA\_SxCR\_DMEIE);}
\DoxyCodeLine{02809\ \}}
\DoxyCodeLine{02810\ }
\DoxyCodeLine{02826\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsEnabledIT\_FE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream)}
\DoxyCodeLine{02827\ \{}
\DoxyCodeLine{02828\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}*)((uint32\_t)((uint32\_t)DMAx\ +\ STREAM\_OFFSET\_TAB[Stream])))-\/>FCR,\ DMA\_SxFCR\_FEIE)\ ==\ DMA\_SxFCR\_FEIE);}
\DoxyCodeLine{02829\ \}}
\DoxyCodeLine{02830\ }
\DoxyCodeLine{02835\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{02840\ uint32\_t\ LL\_DMA\_Init(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream,\ LL\_DMA\_InitTypeDef\ *DMA\_InitStruct);}
\DoxyCodeLine{02841\ uint32\_t\ LL\_DMA\_DeInit(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Stream);}
\DoxyCodeLine{02842\ \textcolor{keywordtype}{void}\ LL\_DMA\_StructInit(LL\_DMA\_InitTypeDef\ *DMA\_InitStruct);}
\DoxyCodeLine{02843\ }
\DoxyCodeLine{02847\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02848\ }
\DoxyCodeLine{02857\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA1\ ||\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02858\ }
\DoxyCodeLine{02863\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{02864\ \}}
\DoxyCodeLine{02865\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02866\ }
\DoxyCodeLine{02867\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_LL\_DMA\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02868\ }

\end{DoxyCode}
