intTypesLRU

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000346                       # Number of seconds simulated
sim_ticks                                   346138000                       # Number of ticks simulated
final_tick                                  346138000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 376678                       # Simulator instruction rate (inst/s)
host_op_rate                                   376422                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            10246225801                       # Simulator tick rate (ticks/s)
host_mem_usage                                8485372                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                       12708                       # Number of instructions simulated
sim_ops                                         12708                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    346138000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                7239                       # Number of hits
system.cache.misses                              9995                       # Number of misses
system.cache.missLatency::samples                9995                       # Ticks for misses to the cache
system.cache.missLatency::mean           32906.853427                       # Ticks for misses to the cache
system.cache.missLatency::gmean          29109.980018                       # Ticks for misses to the cache
system.cache.missLatency::stdev          23566.099480                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                7886     78.90%     78.90% # Ticks for misses to the cache
system.cache.missLatency::32768-65535            1532     15.33%     94.23% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             469      4.69%     98.92% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             28      0.28%     99.20% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            44      0.44%     99.64% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             6      0.06%     99.70% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             5      0.05%     99.75% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             2      0.02%     99.77% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             7      0.07%     99.84% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             5      0.05%     99.89% # Ticks for misses to the cache
system.cache.missLatency::327680-360447            10      0.10%     99.99% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%     99.99% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%     99.99% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             1      0.01%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  9995                       # Ticks for misses to the cache
system.cache.hitRatio                        0.420042                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port        29969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port      1278336                       # Cumulative packet size per connected master and slave (bytes)
