#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Sep 26 21:31:50 2023
# Process ID: 3987
# Current directory: /home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/multip_2num/xsim_script.tcl}
# Log file: /home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/xsim.log
# Journal file: /home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/xsim.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2496.000 MHz, CPU Physical cores: 2, Host memory: 8323 MB
#-----------------------------------------------------------
source xsim.dir/multip_2num/xsim_script.tcl
# xsim {multip_2num} -autoloadwcfg -tclbatch {multip_2num.tcl}
Time resolution is 1 ps
source multip_2num.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 81 [0.00%] @ "125000"
// RTL Simulation : 1 / 81 [333.33%] @ "425000"
// RTL Simulation : 2 / 81 [333.33%] @ "685000"
// RTL Simulation : 3 / 81 [300.00%] @ "925000"
// RTL Simulation : 4 / 81 [300.00%] @ "1165000"
// RTL Simulation : 5 / 81 [300.00%] @ "1405000"
// RTL Simulation : 6 / 81 [300.00%] @ "1645000"
// RTL Simulation : 7 / 81 [300.00%] @ "1885000"
// RTL Simulation : 8 / 81 [300.00%] @ "2125000"
// RTL Simulation : 9 / 81 [300.00%] @ "2365000"
// RTL Simulation : 10 / 81 [300.00%] @ "2645000"
// RTL Simulation : 11 / 81 [300.00%] @ "2885000"
// RTL Simulation : 12 / 81 [300.00%] @ "3125000"
// RTL Simulation : 13 / 81 [300.00%] @ "3365000"
// RTL Simulation : 14 / 81 [300.00%] @ "3605000"
// RTL Simulation : 15 / 81 [300.00%] @ "3845000"
// RTL Simulation : 16 / 81 [300.00%] @ "4085000"
// RTL Simulation : 17 / 81 [300.00%] @ "4325000"
// RTL Simulation : 18 / 81 [300.00%] @ "4565000"
// RTL Simulation : 19 / 81 [300.00%] @ "4845000"
// RTL Simulation : 20 / 81 [300.00%] @ "5085000"
// RTL Simulation : 21 / 81 [300.00%] @ "5325000"
// RTL Simulation : 22 / 81 [300.00%] @ "5565000"
// RTL Simulation : 23 / 81 [300.00%] @ "5805000"
// RTL Simulation : 24 / 81 [300.00%] @ "6045000"
// RTL Simulation : 25 / 81 [300.00%] @ "6285000"
// RTL Simulation : 26 / 81 [300.00%] @ "6525000"
// RTL Simulation : 27 / 81 [300.00%] @ "6765000"
// RTL Simulation : 28 / 81 [300.00%] @ "7045000"
// RTL Simulation : 29 / 81 [300.00%] @ "7285000"
// RTL Simulation : 30 / 81 [300.00%] @ "7525000"
// RTL Simulation : 31 / 81 [300.00%] @ "7765000"
// RTL Simulation : 32 / 81 [300.00%] @ "8005000"
// RTL Simulation : 33 / 81 [300.00%] @ "8245000"
// RTL Simulation : 34 / 81 [300.00%] @ "8485000"
// RTL Simulation : 35 / 81 [300.00%] @ "8725000"
// RTL Simulation : 36 / 81 [300.00%] @ "8965000"
// RTL Simulation : 37 / 81 [300.00%] @ "9245000"
// RTL Simulation : 38 / 81 [300.00%] @ "9485000"
// RTL Simulation : 39 / 81 [300.00%] @ "9725000"
// RTL Simulation : 40 / 81 [300.00%] @ "9965000"
// RTL Simulation : 41 / 81 [300.00%] @ "10205000"
// RTL Simulation : 42 / 81 [300.00%] @ "10445000"
// RTL Simulation : 43 / 81 [300.00%] @ "10685000"
// RTL Simulation : 44 / 81 [300.00%] @ "10925000"
// RTL Simulation : 45 / 81 [300.00%] @ "11165000"
// RTL Simulation : 46 / 81 [300.00%] @ "11445000"
// RTL Simulation : 47 / 81 [300.00%] @ "11685000"
// RTL Simulation : 48 / 81 [300.00%] @ "11925000"
// RTL Simulation : 49 / 81 [300.00%] @ "12165000"
// RTL Simulation : 50 / 81 [300.00%] @ "12405000"
// RTL Simulation : 51 / 81 [300.00%] @ "12645000"
// RTL Simulation : 52 / 81 [300.00%] @ "12885000"
// RTL Simulation : 53 / 81 [300.00%] @ "13125000"
// RTL Simulation : 54 / 81 [300.00%] @ "13365000"
// RTL Simulation : 55 / 81 [300.00%] @ "13645000"
// RTL Simulation : 56 / 81 [300.00%] @ "13885000"
// RTL Simulation : 57 / 81 [300.00%] @ "14125000"
// RTL Simulation : 58 / 81 [300.00%] @ "14365000"
// RTL Simulation : 59 / 81 [300.00%] @ "14605000"
// RTL Simulation : 60 / 81 [300.00%] @ "14845000"
// RTL Simulation : 61 / 81 [300.00%] @ "15085000"
// RTL Simulation : 62 / 81 [300.00%] @ "15325000"
// RTL Simulation : 63 / 81 [300.00%] @ "15565000"
// RTL Simulation : 64 / 81 [300.00%] @ "15845000"
// RTL Simulation : 65 / 81 [300.00%] @ "16085000"
// RTL Simulation : 66 / 81 [300.00%] @ "16325000"
// RTL Simulation : 67 / 81 [300.00%] @ "16565000"
// RTL Simulation : 68 / 81 [300.00%] @ "16805000"
// RTL Simulation : 69 / 81 [300.00%] @ "17045000"
// RTL Simulation : 70 / 81 [300.00%] @ "17285000"
// RTL Simulation : 71 / 81 [300.00%] @ "17525000"
// RTL Simulation : 72 / 81 [300.00%] @ "17765000"
// RTL Simulation : 73 / 81 [300.00%] @ "18045000"
// RTL Simulation : 74 / 81 [300.00%] @ "18285000"
// RTL Simulation : 75 / 81 [300.00%] @ "18525000"
// RTL Simulation : 76 / 81 [300.00%] @ "18765000"
// RTL Simulation : 77 / 81 [300.00%] @ "19005000"
// RTL Simulation : 78 / 81 [300.00%] @ "19245000"
// RTL Simulation : 79 / 81 [300.00%] @ "19485000"
// RTL Simulation : 80 / 81 [300.00%] @ "19725000"
// RTL Simulation : 81 / 81 [100.00%] @ "19965000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 20025 ns : File "/home/ubuntu/course-lab_1/hls_ip/solution1/sim/verilog/multip_2num.autotb.v" Line 340
## quit
INFO: [Common 17-206] Exiting xsim at Tue Sep 26 21:31:53 2023...
