

================================================================
== Vivado HLS Report for 'generic_sincos_11_6_s'
================================================================
* Date:           Thu Feb 23 14:29:06 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.289 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                        |                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                Instance                |            Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_cordic_circ_apfixed_13_3_0_s_fu_64  |cordic_circ_apfixed_13_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      2|        -|        -|    -|
|Expression           |        -|      -|        0|      161|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|      141|     1498|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        9|    -|
|Register             |        0|      -|      252|       96|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|      393|     1764|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |                Instance                |            Module            | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |grp_cordic_circ_apfixed_13_3_0_s_fu_64  |cordic_circ_apfixed_13_3_0_s  |        0|      0|  141|  1498|    0|
    +----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |Total                                   |                              |        0|      0|  141|  1498|    0|
    +----------------------------------------+------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +----------------------------------------------+-------------------------------------------+--------------+
    |                   Instance                   |                   Module                  |  Expression  |
    +----------------------------------------------+-------------------------------------------+--------------+
    |myproject_mac_mulsub_6ns_14ns_18ns_20_1_0_U3  |myproject_mac_mulsub_6ns_14ns_18ns_20_1_0  | i0 - i1 * i2 |
    |myproject_mul_mul_11ns_19ns_29_1_0_U2         |myproject_mul_mul_11ns_19ns_29_1_0         |    i0 * i1   |
    +----------------------------------------------+-------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |inabs_V_fu_75_p2        |     -    |      0|  0|  18|           1|          11|
    |ret_V_47_fu_156_p2      |     -    |      0|  0|  20|          12|          13|
    |sub_ln1253_fu_210_p2    |     -    |      0|  0|  21|           1|          14|
    |sub_ln703_fu_251_p2     |     -    |      0|  0|  15|           1|           7|
    |and_ln879_fu_238_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln251_fu_172_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_1_fu_191_p2  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_fu_134_p2    |   icmp   |      0|  0|   8|           2|           1|
    |sign0_V_fu_69_p2        |   icmp   |      0|  0|  13|          11|           1|
    |or_ln251_fu_177_p2      |    or    |      0|  0|   2|           1|           1|
    |p_Val2_54_fu_243_p3     |  select  |      0|  0|   7|           1|           7|
    |p_Val2_55_fu_256_p3     |  select  |      0|  0|   7|           1|           7|
    |p_Val2_s_fu_81_p3       |  select  |      0|  0|  11|           1|          11|
    |select_ln879_fu_226_p3  |  select  |      0|  0|   7|           1|           7|
    |z_V_1_fu_183_p3         |  select  |      0|  0|  12|           1|          12|
    |xor_ln879_fu_233_p2     |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 161|          40|          98|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|    7|         14|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|    7|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_ce_reg             |   1|   0|    1|          0|
    |ap_return_int_reg     |   7|   0|    7|          0|
    |icmp_ln879_1_reg_312  |   1|   0|    1|          0|
    |icmp_ln879_reg_302    |   1|   0|    1|          0|
    |in_V_int_reg          |  11|   0|   11|          0|
    |k_V_reg_295           |   2|   0|    2|          0|
    |p_Val2_54_reg_318     |   7|   0|    7|          0|
    |p_Val2_s_reg_285      |  11|   0|   11|          0|
    |ret_V_reg_290         |   6|   0|    6|          0|
    |sign0_V_reg_280       |   1|   0|    1|          0|
    |z_V_1_reg_307         |  12|   0|   12|          0|
    |icmp_ln879_1_reg_312  |  64|  32|    1|          0|
    |icmp_ln879_reg_302    |  64|  32|    1|          0|
    |sign0_V_reg_280       |  64|  32|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 252|  96|   63|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------+-----+-----+------------+-----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | generic_sincos<11, 6> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | generic_sincos<11, 6> | return value |
|ap_return  | out |    7| ap_ctrl_hs | generic_sincos<11, 6> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | generic_sincos<11, 6> | return value |
|in_V       |  in |   11|   ap_none  |          in_V         |    scalar    |
+-----------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.56>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %in_V)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:230]   --->   Operation 9 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.61ns)   --->   "%sign0_V = icmp sgt i11 %in_V_read, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:230]   --->   Operation 10 'icmp' 'sign0_V' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.73ns)   --->   "%inabs_V = sub i11 0, %in_V_read" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:237]   --->   Operation 11 'sub' 'inabs_V' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.30ns)   --->   "%p_Val2_s = select i1 %sign0_V, i11 %in_V_read, i11 %inabs_V" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:234]   --->   Operation 12 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_V = zext i11 %p_Val2_s to i29" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:64->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 13 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_46 = mul i29 %r_V, 166886" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:64->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 14 'mul' 'r_V_46' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ret_V = call i6 @_ssdm_op_PartSelect.i6.i29.i32.i32(i29 %r_V_46, i32 23, i32 28)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:65->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 15 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k_V = call i2 @_ssdm_op_PartSelect.i2.i29.i32.i32(i29 %r_V_46, i32 23, i32 24)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:67->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 16 'partselect' 'k_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.58>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_V_43 = zext i6 %ret_V to i19" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 17 'zext' 'r_V_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%r_V_47 = mul i19 %r_V_43, 6433" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 18 'mul' 'r_V_47' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lhs_V = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %p_Val2_s, i7 0)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 19 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i18 %lhs_V to i20" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 20 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into DSP with root node ret_V_46)   --->   "%rhs_V = zext i19 %r_V_47 to i20" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 21 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = sub i20 %zext_ln728, %rhs_V" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 22 'sub' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_51 = call i12 @_ssdm_op_PartSelect.i12.i20.i32.i32(i20 %ret_V_46, i32 1, i32 12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:68->/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:243]   --->   Operation 23 'partselect' 'p_Val2_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.34ns)   --->   "%icmp_ln879 = icmp eq i2 %k_V, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 24 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%rhs_V_10 = zext i12 %p_Val2_51 to i13" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:257]   --->   Operation 25 'zext' 'rhs_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node z_V_1)   --->   "%trunc_ln708_s = call i11 @_ssdm_op_PartSelect.i11.i20.i32.i32(i20 %ret_V_46, i32 2, i32 12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:257]   --->   Operation 26 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node z_V_1)   --->   "%z_V = zext i11 %trunc_ln708_s to i12" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:257]   --->   Operation 27 'zext' 'z_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.75ns)   --->   "%ret_V_47 = sub i13 3216, %rhs_V_10" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:254]   --->   Operation 28 'sub' 'ret_V_47' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node z_V_1)   --->   "%trunc_ln708_16 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %ret_V_47, i32 1, i32 12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:254]   --->   Operation 29 'partselect' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.34ns)   --->   "%icmp_ln251 = icmp eq i2 %k_V, -1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 30 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node z_V_1)   --->   "%or_ln251 = or i1 %icmp_ln251, %icmp_ln879" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 31 'or' 'or_ln251' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.29ns) (out node of the LUT)   --->   "%z_V_1 = select i1 %or_ln251, i12 %trunc_ln708_16, i12 %z_V" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 32 'select' 'z_V_1' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.34ns)   --->   "%icmp_ln879_1 = icmp eq i2 %k_V, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:274]   --->   Operation 33 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.17>
ST_3 : Operation 34 [5/5] (4.17ns)   --->   "%y_V = call fastcc i13 @"cordic_circ_apfixed<13, 3, 0>"(i12 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 34 'call' 'y_V' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.17>
ST_4 : Operation 35 [4/5] (4.17ns)   --->   "%y_V = call fastcc i13 @"cordic_circ_apfixed<13, 3, 0>"(i12 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 35 'call' 'y_V' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 36 [3/5] (4.17ns)   --->   "%y_V = call fastcc i13 @"cordic_circ_apfixed<13, 3, 0>"(i12 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 36 'call' 'y_V' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.17>
ST_6 : Operation 37 [2/5] (4.17ns)   --->   "%y_V = call fastcc i13 @"cordic_circ_apfixed<13, 3, 0>"(i12 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 37 'call' 'y_V' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.28>
ST_7 : Operation 38 [1/5] (3.22ns)   --->   "%y_V = call fastcc i13 @"cordic_circ_apfixed<13, 3, 0>"(i12 %z_V_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:266]   --->   Operation 38 'call' 'y_V' <Predicate = true> <Delay = 3.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %y_V, i32 5, i32 11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:275]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i13 %y_V to i14" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:283]   --->   Operation 40 'zext' 'zext_ln703' <Predicate = (!icmp_ln879_1)> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.75ns)   --->   "%sub_ln1253 = sub i14 0, %zext_ln703" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:283]   --->   Operation 41 'sub' 'sub_ln1253' <Predicate = (!icmp_ln879_1)> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_54)   --->   "%trunc_ln708_17 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %sub_ln1253, i32 5, i32 11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:283]   --->   Operation 42 'partselect' 'trunc_ln708_17' <Predicate = (!icmp_ln879_1)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_54)   --->   "%select_ln879 = select i1 %icmp_ln879_1, i7 %trunc_ln, i7 %trunc_ln708_17" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:274]   --->   Operation 43 'select' 'select_ln879' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_54)   --->   "%xor_ln879 = xor i1 %icmp_ln879_1, true" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:274]   --->   Operation 44 'xor' 'xor_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_54)   --->   "%and_ln879 = and i1 %icmp_ln879, %xor_ln879" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 45 'and' 'and_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Val2_54 = select i1 %and_ln879, i7 %trunc_ln, i7 %select_ln879" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:251]   --->   Operation 46 'select' 'p_Val2_54' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.01>
ST_8 : Operation 47 [1/1] (0.70ns)   --->   "%sub_ln703 = sub i7 0, %p_Val2_54" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:292]   --->   Operation 47 'sub' 'sub_ln703' <Predicate = (!sign0_V)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (0.30ns)   --->   "%p_Val2_55 = select i1 %sign0_V, i7 %p_Val2_54, i7 %sub_ln703" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:291]   --->   Operation 48 'select' 'p_Val2_55' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "ret i7 %p_Val2_55" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_cordic_apfixed.h:291]   --->   Operation 49 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_V_read      (read          ) [ 000000000]
sign0_V        (icmp          ) [ 011111111]
inabs_V        (sub           ) [ 000000000]
p_Val2_s       (select        ) [ 011000000]
r_V            (zext          ) [ 000000000]
r_V_46         (mul           ) [ 000000000]
ret_V          (partselect    ) [ 011000000]
k_V            (partselect    ) [ 011000000]
r_V_43         (zext          ) [ 000000000]
r_V_47         (mul           ) [ 000000000]
lhs_V          (bitconcatenate) [ 000000000]
zext_ln728     (zext          ) [ 000000000]
rhs_V          (zext          ) [ 000000000]
ret_V_46       (sub           ) [ 000000000]
p_Val2_51      (partselect    ) [ 000000000]
icmp_ln879     (icmp          ) [ 010111110]
rhs_V_10       (zext          ) [ 000000000]
trunc_ln708_s  (partselect    ) [ 000000000]
z_V            (zext          ) [ 000000000]
ret_V_47       (sub           ) [ 000000000]
trunc_ln708_16 (partselect    ) [ 000000000]
icmp_ln251     (icmp          ) [ 000000000]
or_ln251       (or            ) [ 000000000]
z_V_1          (select        ) [ 010111110]
icmp_ln879_1   (icmp          ) [ 010111110]
y_V            (call          ) [ 000000000]
trunc_ln       (partselect    ) [ 000000000]
zext_ln703     (zext          ) [ 000000000]
sub_ln1253     (sub           ) [ 000000000]
trunc_ln708_17 (partselect    ) [ 000000000]
select_ln879   (select        ) [ 000000000]
xor_ln879      (xor           ) [ 000000000]
and_ln879      (and           ) [ 000000000]
p_Val2_54      (select        ) [ 010000001]
sub_ln703      (sub           ) [ 000000000]
p_Val2_55      (select        ) [ 000000000]
ret_ln291      (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i11.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_circ_apfixed<13, 3, 0>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="in_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="0"/>
<pin id="60" dir="0" index="1" bw="11" slack="0"/>
<pin id="61" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_cordic_circ_apfixed_13_3_0_s_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="13" slack="0"/>
<pin id="66" dir="0" index="1" bw="12" slack="1"/>
<pin id="67" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="y_V/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="sign0_V_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="11" slack="0"/>
<pin id="71" dir="0" index="1" bw="11" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sign0_V/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="inabs_V_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="11" slack="0"/>
<pin id="78" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="inabs_V/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="p_Val2_s_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="11" slack="0"/>
<pin id="84" dir="0" index="2" bw="11" slack="0"/>
<pin id="85" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="r_V_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="0"/>
<pin id="91" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="ret_V_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="29" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="0"/>
<pin id="97" dir="0" index="3" bw="6" slack="0"/>
<pin id="98" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="k_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="0" index="1" bw="29" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="0" index="3" bw="6" slack="0"/>
<pin id="107" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="r_V_43_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="1"/>
<pin id="113" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_43/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="lhs_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="18" slack="0"/>
<pin id="116" dir="0" index="1" bw="11" slack="1"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln728_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="18" slack="0"/>
<pin id="123" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_Val2_51_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="12" slack="0"/>
<pin id="127" dir="0" index="1" bw="20" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="0" index="3" bw="5" slack="0"/>
<pin id="130" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_51/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln879_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="1"/>
<pin id="136" dir="0" index="1" bw="2" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="rhs_V_10_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_10/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="trunc_ln708_s_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="0" index="1" bw="20" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="0" index="3" bw="5" slack="0"/>
<pin id="148" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="z_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="0"/>
<pin id="154" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="z_V/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="ret_V_47_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="13" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="0"/>
<pin id="159" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_47/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln708_16_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="13" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="0" index="3" bw="5" slack="0"/>
<pin id="167" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_16/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln251_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="1"/>
<pin id="174" dir="0" index="1" bw="2" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="or_ln251_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln251/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="z_V_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="12" slack="0"/>
<pin id="186" dir="0" index="2" bw="12" slack="0"/>
<pin id="187" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_V_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln879_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="1"/>
<pin id="193" dir="0" index="1" bw="2" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="13" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="5" slack="0"/>
<pin id="201" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln703_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="0"/>
<pin id="208" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sub_ln1253_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="13" slack="0"/>
<pin id="213" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1253/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln708_17_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="14" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="0" index="3" bw="5" slack="0"/>
<pin id="221" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_17/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln879_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="5"/>
<pin id="228" dir="0" index="1" bw="7" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="xor_ln879_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="5"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="and_ln879_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="5"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Val2_54_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="0"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_54/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sub_ln703_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="7" slack="1"/>
<pin id="254" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_Val2_55_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="7"/>
<pin id="258" dir="0" index="1" bw="7" slack="1"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_55/8 "/>
</bind>
</comp>

<comp id="262" class="1007" name="r_V_46_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="0" index="1" bw="29" slack="0"/>
<pin id="265" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_46/1 "/>
</bind>
</comp>

<comp id="270" class="1007" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="19" slack="0"/>
<pin id="273" dir="0" index="2" bw="18" slack="0"/>
<pin id="274" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="r_V_47/2 rhs_V/2 ret_V_46/2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="sign0_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="7"/>
<pin id="282" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="sign0_V "/>
</bind>
</comp>

<comp id="285" class="1005" name="p_Val2_s_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="1"/>
<pin id="287" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="290" class="1005" name="ret_V_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="1"/>
<pin id="292" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="295" class="1005" name="k_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="1"/>
<pin id="297" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="302" class="1005" name="icmp_ln879_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="5"/>
<pin id="304" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="307" class="1005" name="z_V_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="12" slack="1"/>
<pin id="309" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="z_V_1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="icmp_ln879_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="5"/>
<pin id="314" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="p_Val2_54_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="1"/>
<pin id="320" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_54 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="44" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="58" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="58" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="69" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="58" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="75" pin="2"/><net_sink comp="81" pin=2"/></net>

<net id="92"><net_src comp="81" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="125" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="155"><net_src comp="143" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="139" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="134" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="162" pin="4"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="152" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="64" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="209"><net_src comp="64" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="231"><net_src comp="196" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="216" pin="4"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="233" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="196" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="226" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="89" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="6" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="262" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="269"><net_src comp="262" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="275"><net_src comp="111" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="18" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="121" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="270" pin="3"/><net_sink comp="125" pin=1"/></net>

<net id="279"><net_src comp="270" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="283"><net_src comp="69" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="288"><net_src comp="81" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="293"><net_src comp="93" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="298"><net_src comp="102" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="305"><net_src comp="134" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="310"><net_src comp="183" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="315"><net_src comp="191" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="321"><net_src comp="243" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="256" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V | {}
 - Input state : 
	Port: generic_sincos<11, 6> : in_V | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		r_V : 2
		r_V_46 : 3
		ret_V : 4
		k_V : 4
	State 2
		r_V_47 : 1
		zext_ln728 : 1
		rhs_V : 2
		ret_V_46 : 3
		p_Val2_51 : 4
		rhs_V_10 : 5
		trunc_ln708_s : 4
		z_V : 5
		ret_V_47 : 6
		trunc_ln708_16 : 7
		or_ln251 : 1
		z_V_1 : 8
	State 3
	State 4
	State 5
	State 6
	State 7
		trunc_ln : 1
		zext_ln703 : 1
		sub_ln1253 : 2
		trunc_ln708_17 : 3
		select_ln879 : 4
		p_Val2_54 : 5
	State 8
		p_Val2_55 : 1
		ret_ln291 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|   call   | grp_cordic_circ_apfixed_13_3_0_s_fu_64 |    0    |   129   |   1579  |
|----------|----------------------------------------|---------|---------|---------|
|          |              inabs_V_fu_75             |    0    |    0    |    18   |
|    sub   |             ret_V_47_fu_156            |    0    |    0    |    20   |
|          |            sub_ln1253_fu_210           |    0    |    0    |    20   |
|          |            sub_ln703_fu_251            |    0    |    0    |    15   |
|----------|----------------------------------------|---------|---------|---------|
|          |             p_Val2_s_fu_81             |    0    |    0    |    11   |
|          |              z_V_1_fu_183              |    0    |    0    |    12   |
|  select  |           select_ln879_fu_226          |    0    |    0    |    7    |
|          |            p_Val2_54_fu_243            |    0    |    0    |    7    |
|          |            p_Val2_55_fu_256            |    0    |    0    |    7    |
|----------|----------------------------------------|---------|---------|---------|
|          |              sign0_V_fu_69             |    0    |    0    |    13   |
|   icmp   |            icmp_ln879_fu_134           |    0    |    0    |    8    |
|          |            icmp_ln251_fu_172           |    0    |    0    |    8    |
|          |           icmp_ln879_1_fu_191          |    0    |    0    |    8    |
|----------|----------------------------------------|---------|---------|---------|
|    or    |             or_ln251_fu_177            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    xor   |            xor_ln879_fu_233            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    and   |            and_ln879_fu_238            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    mul   |              r_V_46_fu_262             |    1    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|  mulsub  |               grp_fu_270               |    1    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   read   |          in_V_read_read_fu_58          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |                r_V_fu_89               |    0    |    0    |    0    |
|          |              r_V_43_fu_111             |    0    |    0    |    0    |
|   zext   |            zext_ln728_fu_121           |    0    |    0    |    0    |
|          |             rhs_V_10_fu_139            |    0    |    0    |    0    |
|          |               z_V_fu_152               |    0    |    0    |    0    |
|          |            zext_ln703_fu_206           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |               ret_V_fu_93              |    0    |    0    |    0    |
|          |               k_V_fu_102               |    0    |    0    |    0    |
|          |            p_Val2_51_fu_125            |    0    |    0    |    0    |
|partselect|          trunc_ln708_s_fu_143          |    0    |    0    |    0    |
|          |          trunc_ln708_16_fu_162         |    0    |    0    |    0    |
|          |             trunc_ln_fu_196            |    0    |    0    |    0    |
|          |          trunc_ln708_17_fu_216         |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|bitconcatenate|              lhs_V_fu_114              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    2    |   129   |   1739  |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|icmp_ln879_1_reg_312|    1   |
| icmp_ln879_reg_302 |    1   |
|     k_V_reg_295    |    2   |
|  p_Val2_54_reg_318 |    7   |
|  p_Val2_s_reg_285  |   11   |
|    ret_V_reg_290   |    6   |
|   sign0_V_reg_280  |    1   |
|    z_V_1_reg_307   |   12   |
+--------------------+--------+
|        Total       |   41   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |   129  |  1739  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   41   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   170  |  1739  |
+-----------+--------+--------+--------+
