#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Sep  8 14:20:46 2019
# Process ID: 3444
# Current directory: C:/Users/bokwoon/Documents/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6864 C:\Users\bokwoon\Documents\Lab1\Lab1.xpr
# Log file: C:/Users/bokwoon/Documents/Lab1/vivado.log
# Journal file: C:/Users/bokwoon/Documents/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bokwoon/Documents/Lab1/Lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 679.797 ; gain = 110.488
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Sep  8 14:37:39 2019] Launched synth_1...
Run output will be captured here: C:/Users/bokwoon/Documents/Lab1/Lab1.runs/synth_1/runme.log
[Sun Sep  8 14:37:40 2019] Launched impl_1...
Run output will be captured here: C:/Users/bokwoon/Documents/Lab1/Lab1.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bokwoon/Documents/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'clock_enable_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bokwoon/Documents/Lab1/Lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj clock_enable_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sources_1/imports/old/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bokwoon/Documents/Lab1/Lab1.srcs/sim_1/imports/old/clock_enable_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bokwoon/Documents/Lab1/Lab1.sim/sim_1/behav/xsim'
"xelab -wto bacb0cc9fb5342509940d2eda293e949 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clock_enable_tb_behav xil_defaultlib.clock_enable_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bacb0cc9fb5342509940d2eda293e949 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clock_enable_tb_behav xil_defaultlib.clock_enable_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable_tb
Built simulation snapshot clock_enable_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bokwoon/Documents/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_enable_tb_behav -key {Behavioral:sim_1:Functional:clock_enable_tb} -tclbatch {clock_enable_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source clock_enable_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_enable_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 763.789 ; gain = 21.762
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  8 15:24:28 2019...
