Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 18 10:29:36 2024
| Host         : TinkPad-Dani running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_div_timing_summary_routed.rpt -pb sintesis_div_timing_summary_routed.pb -rpx sintesis_div_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_div
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.517        0.000                      0                  117        0.220        0.000                      0                  117        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.517        0.000                      0                  117        0.220        0.000                      0                  117        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 1.804ns (34.942%)  route 3.359ns (65.058%))
  Logic Levels:           5  (CARRY4=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.619     5.140    divInstance/my_controller/CLK
    SLICE_X62Y84         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/Q
                         net (fo=3, routed)           0.946     6.541    divInstance/my_controller/Q[4]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  divInstance/my_controller/dout[7]_i_4/O
                         net (fo=2, routed)           0.828     7.493    divInstance/my_controller/dout[7]_i_4_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.617 r  divInstance/my_controller/divisor_in_aux0_carry_i_10/O
                         net (fo=10, routed)          0.622     8.239    divInstance/my_controller/FSM_onehot_STATE_reg[1]_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.124     8.363 r  divInstance/my_controller/divisor_in_aux0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.363    divInstance/my_datapath/dout_reg[3]_0[1]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.006 r  divInstance/my_datapath/divisor_in_aux0_carry/O[3]
                         net (fo=2, routed)           0.621     9.628    divInstance/my_controller/salida_aux[3]
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.333     9.961 r  divInstance/my_controller/out_aux[3]_i_1/O
                         net (fo=1, routed)           0.342    10.303    divInstance/my_datapath/RegDivisor/D[3]
    SLICE_X60Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    14.844    divInstance/my_datapath/RegDivisor/CLK
    SLICE_X60Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[3]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y86         FDCE (Setup_fdce_C_D)       -0.247    14.820    divInstance/my_datapath/RegDivisor/out_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 2.018ns (38.133%)  route 3.274ns (61.867%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.619     5.140    divInstance/my_controller/CLK
    SLICE_X62Y84         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/Q
                         net (fo=3, routed)           0.946     6.541    divInstance/my_controller/Q[4]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  divInstance/my_controller/dout[7]_i_4/O
                         net (fo=2, routed)           0.828     7.493    divInstance/my_controller/dout[7]_i_4_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.617 r  divInstance/my_controller/divisor_in_aux0_carry_i_10/O
                         net (fo=10, routed)          0.622     8.239    divInstance/my_controller/FSM_onehot_STATE_reg[1]_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.124     8.363 r  divInstance/my_controller/divisor_in_aux0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.363    divInstance/my_datapath/dout_reg[3]_0[1]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.896 r  divInstance/my_datapath/divisor_in_aux0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.896    divInstance/my_datapath/divisor_in_aux0_carry_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.013 r  divInstance/my_datapath/divisor_in_aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.013    divInstance/my_datapath/divisor_in_aux0_carry__0_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.232 r  divInstance/my_datapath/divisor_in_aux0_carry__1/O[0]
                         net (fo=2, routed)           0.879    10.111    divInstance/my_controller/salida_aux[4]
    SLICE_X61Y86         LUT2 (Prop_lut2_I1_O)        0.321    10.432 r  divInstance/my_controller/out_aux[8]_i_2/O
                         net (fo=1, routed)           0.000    10.432    divInstance/my_datapath/RegDivisor/D[4]
    SLICE_X61Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    14.844    divInstance/my_datapath/RegDivisor/CLK
    SLICE_X61Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[8]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y86         FDCE (Setup_fdce_C_D)        0.075    15.142    divInstance/my_datapath/RegDivisor/out_aux_reg[8]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 1.992ns (38.212%)  route 3.221ns (61.788%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.619     5.140    divInstance/my_controller/CLK
    SLICE_X62Y84         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/Q
                         net (fo=3, routed)           0.946     6.541    divInstance/my_controller/Q[4]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  divInstance/my_controller/dout[7]_i_4/O
                         net (fo=2, routed)           0.828     7.493    divInstance/my_controller/dout[7]_i_4_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.617 r  divInstance/my_controller/divisor_in_aux0_carry_i_10/O
                         net (fo=10, routed)          0.622     8.239    divInstance/my_controller/FSM_onehot_STATE_reg[1]_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.124     8.363 r  divInstance/my_controller/divisor_in_aux0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.363    divInstance/my_datapath/dout_reg[3]_0[1]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.896 r  divInstance/my_datapath/divisor_in_aux0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.896    divInstance/my_datapath/divisor_in_aux0_carry_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.013 r  divInstance/my_datapath/divisor_in_aux0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.013    divInstance/my_datapath/divisor_in_aux0_carry__0_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.232 r  divInstance/my_datapath/divisor_in_aux0_carry__1/O[0]
                         net (fo=2, routed)           0.826    10.058    divInstance/my_datapath/RegDividendo/cout_reg_1[4]
    SLICE_X61Y85         LUT2 (Prop_lut2_I0_O)        0.295    10.353 r  divInstance/my_datapath/RegDividendo/cout_i_1/O
                         net (fo=1, routed)           0.000    10.353    divInstance/my_datapath/RegDividendo/p_0_in
    SLICE_X61Y85         FDRE                                         r  divInstance/my_datapath/RegDividendo/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    14.844    divInstance/my_datapath/RegDividendo/CLK
    SLICE_X61Y85         FDRE                                         r  divInstance/my_datapath/RegDividendo/cout_reg/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y85         FDRE (Setup_fdre_C_D)        0.029    15.096    divInstance/my_datapath/RegDividendo/cout_reg
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.983ns (39.021%)  route 3.099ns (60.979%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.619     5.140    divInstance/my_controller/CLK
    SLICE_X62Y84         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/Q
                         net (fo=3, routed)           0.946     6.541    divInstance/my_controller/Q[4]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  divInstance/my_controller/dout[7]_i_4/O
                         net (fo=2, routed)           0.828     7.493    divInstance/my_controller/dout[7]_i_4_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.617 r  divInstance/my_controller/divisor_in_aux0_carry_i_10/O
                         net (fo=10, routed)          0.622     8.239    divInstance/my_controller/FSM_onehot_STATE_reg[1]_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.124     8.363 r  divInstance/my_controller/divisor_in_aux0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.363    divInstance/my_datapath/dout_reg[3]_0[1]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.896 r  divInstance/my_datapath/divisor_in_aux0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.896    divInstance/my_datapath/divisor_in_aux0_carry_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.211 r  divInstance/my_datapath/divisor_in_aux0_carry__0/O[3]
                         net (fo=2, routed)           0.703     9.915    divInstance/my_datapath/RegDivisor/O[3]
    SLICE_X61Y86         LUT5 (Prop_lut5_I0_O)        0.307    10.222 r  divInstance/my_datapath/RegDivisor/out_aux[7]_i_1/O
                         net (fo=1, routed)           0.000    10.222    divInstance/my_datapath/RegDivisor/p_1_in[7]
    SLICE_X61Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    14.844    divInstance/my_datapath/RegDivisor/CLK
    SLICE_X61Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[7]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y86         FDCE (Setup_fdce_C_D)        0.032    15.099    divInstance/my_datapath/RegDivisor/out_aux_reg[7]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 2.016ns (39.850%)  route 3.043ns (60.150%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.619     5.140    divInstance/my_controller/CLK
    SLICE_X62Y84         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/Q
                         net (fo=3, routed)           0.946     6.541    divInstance/my_controller/Q[4]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  divInstance/my_controller/dout[7]_i_4/O
                         net (fo=2, routed)           0.828     7.493    divInstance/my_controller/dout[7]_i_4_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.617 r  divInstance/my_controller/divisor_in_aux0_carry_i_10/O
                         net (fo=10, routed)          0.622     8.239    divInstance/my_controller/FSM_onehot_STATE_reg[1]_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.124     8.363 r  divInstance/my_controller/divisor_in_aux0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.363    divInstance/my_datapath/dout_reg[3]_0[1]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.896 r  divInstance/my_datapath/divisor_in_aux0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.896    divInstance/my_datapath/divisor_in_aux0_carry_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.219 r  divInstance/my_datapath/divisor_in_aux0_carry__0/O[1]
                         net (fo=2, routed)           0.647     9.867    divInstance/my_datapath/RegDividendo/O[1]
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.332    10.199 r  divInstance/my_datapath/RegDividendo/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    10.199    divInstance/my_datapath/RegDividendo/dout[5]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    14.844    divInstance/my_datapath/RegDividendo/CLK
    SLICE_X61Y85         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[5]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y85         FDRE (Setup_fdre_C_D)        0.075    15.142    divInstance/my_datapath/RegDividendo/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 2.008ns (40.124%)  route 2.996ns (59.876%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.619     5.140    divInstance/my_controller/CLK
    SLICE_X62Y84         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/Q
                         net (fo=3, routed)           0.946     6.541    divInstance/my_controller/Q[4]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  divInstance/my_controller/dout[7]_i_4/O
                         net (fo=2, routed)           0.828     7.493    divInstance/my_controller/dout[7]_i_4_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.617 r  divInstance/my_controller/divisor_in_aux0_carry_i_10/O
                         net (fo=10, routed)          0.622     8.239    divInstance/my_controller/FSM_onehot_STATE_reg[1]_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.124     8.363 r  divInstance/my_controller/divisor_in_aux0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.363    divInstance/my_datapath/dout_reg[3]_0[1]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.896 r  divInstance/my_datapath/divisor_in_aux0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.896    divInstance/my_datapath/divisor_in_aux0_carry_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.211 r  divInstance/my_datapath/divisor_in_aux0_carry__0/O[3]
                         net (fo=2, routed)           0.601     9.812    divInstance/my_datapath/RegDividendo/O[3]
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.332    10.144 r  divInstance/my_datapath/RegDividendo/dout[7]_i_2/O
                         net (fo=1, routed)           0.000    10.144    divInstance/my_datapath/RegDividendo/dout[7]_i_2_n_0
    SLICE_X61Y85         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    14.844    divInstance/my_datapath/RegDividendo/CLK
    SLICE_X61Y85         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[7]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y85         FDRE (Setup_fdre_C_D)        0.075    15.142    divInstance/my_datapath/RegDividendo/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.904ns (38.364%)  route 3.059ns (61.636%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.619     5.140    divInstance/my_controller/CLK
    SLICE_X62Y84         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/Q
                         net (fo=3, routed)           0.946     6.541    divInstance/my_controller/Q[4]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  divInstance/my_controller/dout[7]_i_4/O
                         net (fo=2, routed)           0.828     7.493    divInstance/my_controller/dout[7]_i_4_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.617 r  divInstance/my_controller/divisor_in_aux0_carry_i_10/O
                         net (fo=10, routed)          0.622     8.239    divInstance/my_controller/FSM_onehot_STATE_reg[1]_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.124     8.363 r  divInstance/my_controller/divisor_in_aux0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.363    divInstance/my_datapath/dout_reg[3]_0[1]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.896 r  divInstance/my_datapath/divisor_in_aux0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.896    divInstance/my_datapath/divisor_in_aux0_carry_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.115 r  divInstance/my_datapath/divisor_in_aux0_carry__0/O[0]
                         net (fo=2, routed)           0.663     9.779    divInstance/my_datapath/RegDividendo/O[0]
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.324    10.103 r  divInstance/my_datapath/RegDividendo/dout[4]_i_1/O
                         net (fo=1, routed)           0.000    10.103    divInstance/my_datapath/RegDividendo/dout[4]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    14.844    divInstance/my_datapath/RegDividendo/CLK
    SLICE_X61Y85         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[4]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y85         FDRE (Setup_fdre_C_D)        0.075    15.142    divInstance/my_datapath/RegDividendo/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.555ns (33.448%)  route 3.094ns (66.552%))
  Logic Levels:           5  (CARRY4=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.619     5.140    divInstance/my_controller/CLK
    SLICE_X62Y84         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/Q
                         net (fo=3, routed)           0.946     6.541    divInstance/my_controller/Q[4]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  divInstance/my_controller/dout[7]_i_4/O
                         net (fo=2, routed)           0.828     7.493    divInstance/my_controller/dout[7]_i_4_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.617 r  divInstance/my_controller/divisor_in_aux0_carry_i_10/O
                         net (fo=10, routed)          0.468     8.085    divInstance/my_controller/FSM_onehot_STATE_reg[1]_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.124     8.209 r  divInstance/my_controller/divisor_in_aux0_carry_i_9/O
                         net (fo=1, routed)           0.000     8.209    divInstance/my_datapath/dout_reg[3]_0[0]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.636 r  divInstance/my_datapath/divisor_in_aux0_carry/O[1]
                         net (fo=2, routed)           0.470     9.106    divInstance/my_controller/salida_aux[1]
    SLICE_X61Y86         LUT4 (Prop_lut4_I2_O)        0.300     9.406 r  divInstance/my_controller/out_aux[1]_i_1/O
                         net (fo=1, routed)           0.382     9.789    divInstance/my_datapath/RegDivisor/D[1]
    SLICE_X60Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    14.844    divInstance/my_datapath/RegDivisor/CLK
    SLICE_X60Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[1]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y86         FDCE (Setup_fdce_C_D)       -0.233    14.834    divInstance/my_datapath/RegDivisor/out_aux_reg[1]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.990ns (40.775%)  route 2.890ns (59.225%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.619     5.140    divInstance/my_controller/CLK
    SLICE_X62Y84         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/Q
                         net (fo=3, routed)           0.946     6.541    divInstance/my_controller/Q[4]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  divInstance/my_controller/dout[7]_i_4/O
                         net (fo=2, routed)           0.828     7.493    divInstance/my_controller/dout[7]_i_4_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.617 r  divInstance/my_controller/divisor_in_aux0_carry_i_10/O
                         net (fo=10, routed)          0.622     8.239    divInstance/my_controller/FSM_onehot_STATE_reg[1]_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.124     8.363 r  divInstance/my_controller/divisor_in_aux0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.363    divInstance/my_datapath/dout_reg[3]_0[1]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.896 r  divInstance/my_datapath/divisor_in_aux0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.896    divInstance/my_datapath/divisor_in_aux0_carry_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.219 r  divInstance/my_datapath/divisor_in_aux0_carry__0/O[1]
                         net (fo=2, routed)           0.495     9.714    divInstance/my_datapath/RegDivisor/O[1]
    SLICE_X61Y84         LUT5 (Prop_lut5_I0_O)        0.306    10.020 r  divInstance/my_datapath/RegDivisor/out_aux[5]_i_1/O
                         net (fo=1, routed)           0.000    10.020    divInstance/my_datapath/RegDivisor/p_1_in[5]
    SLICE_X61Y84         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.502    14.843    divInstance/my_datapath/RegDivisor/CLK
    SLICE_X61Y84         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[5]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X61Y84         FDCE (Setup_fdce_C_D)        0.031    15.097    divInstance/my_datapath/RegDivisor/out_aux_reg[5]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.875ns (38.772%)  route 2.961ns (61.228%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.619     5.140    divInstance/my_controller/CLK
    SLICE_X62Y84         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  divInstance/my_controller/FSM_onehot_STATE_reg[6]/Q
                         net (fo=3, routed)           0.946     6.541    divInstance/my_controller/Q[4]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.665 r  divInstance/my_controller/dout[7]_i_4/O
                         net (fo=2, routed)           0.828     7.493    divInstance/my_controller/dout[7]_i_4_n_0
    SLICE_X62Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.617 r  divInstance/my_controller/divisor_in_aux0_carry_i_10/O
                         net (fo=10, routed)          0.622     8.239    divInstance/my_controller/FSM_onehot_STATE_reg[1]_0
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.124     8.363 r  divInstance/my_controller/divisor_in_aux0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.363    divInstance/my_datapath/dout_reg[3]_0[1]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.896 r  divInstance/my_datapath/divisor_in_aux0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.896    divInstance/my_datapath/divisor_in_aux0_carry_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.115 r  divInstance/my_datapath/divisor_in_aux0_carry__0/O[0]
                         net (fo=2, routed)           0.566     9.681    divInstance/my_datapath/RegDivisor/O[0]
    SLICE_X61Y84         LUT5 (Prop_lut5_I0_O)        0.295     9.976 r  divInstance/my_datapath/RegDivisor/out_aux[4]_i_1/O
                         net (fo=1, routed)           0.000     9.976    divInstance/my_datapath/RegDivisor/p_1_in[4]
    SLICE_X61Y84         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.502    14.843    divInstance/my_datapath/RegDivisor/CLK
    SLICE_X61Y84         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[4]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X61Y84         FDCE (Setup_fdce_C_D)        0.032    15.098    divInstance/my_datapath/RegDivisor/out_aux_reg[4]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  5.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 divInstance/my_controller/FSM_onehot_STATE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_controller/FSM_onehot_STATE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.030%)  route 0.117ns (35.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    divInstance/my_controller/CLK
    SLICE_X60Y85         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  divInstance/my_controller/FSM_onehot_STATE_reg[10]/Q
                         net (fo=3, routed)           0.117     1.753    divInstance/my_controller/FSM_onehot_STATE_reg_n_0_[10]
    SLICE_X59Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.798 r  divInstance/my_controller/FSM_onehot_STATE[5]_i_1/O
                         net (fo=1, routed)           0.000     1.798    divInstance/my_controller/FSM_onehot_STATE[5]_i_1_n_0
    SLICE_X59Y85         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    divInstance/my_controller/CLK
    SLICE_X59Y85         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[5]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.091     1.577    divInstance/my_controller/FSM_onehot_STATE_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 divInstance/my_datapath/RegDivisor/out_aux_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    divInstance/my_datapath/RegDivisor/CLK
    SLICE_X61Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  divInstance/my_datapath/RegDivisor/out_aux_reg[8]/Q
                         net (fo=4, routed)           0.117     1.717    divInstance/my_datapath/RegDivisor/Q[8]
    SLICE_X61Y86         LUT5 (Prop_lut5_I4_O)        0.098     1.815 r  divInstance/my_datapath/RegDivisor/out_aux[7]_i_1/O
                         net (fo=1, routed)           0.000     1.815    divInstance/my_datapath/RegDivisor/p_1_in[7]
    SLICE_X61Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    divInstance/my_datapath/RegDivisor/CLK
    SLICE_X61Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X61Y86         FDCE (Hold_fdce_C_D)         0.092     1.563    divInstance/my_datapath/RegDivisor/out_aux_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    conv_7segInstance/CLK
    SLICE_X65Y83         FDRE                                         r  conv_7segInstance/contador_refresco_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  conv_7segInstance/contador_refresco_reg[11]/Q
                         net (fo=1, routed)           0.108     1.720    conv_7segInstance/contador_refresco_reg_n_0_[11]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  conv_7segInstance/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    conv_7segInstance/contador_refresco_reg[8]_i_1_n_4
    SLICE_X65Y83         FDRE                                         r  conv_7segInstance/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    conv_7segInstance/CLK
    SLICE_X65Y83         FDRE                                         r  conv_7segInstance/contador_refresco_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105     1.576    conv_7segInstance/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.586     1.469    conv_7segInstance/CLK
    SLICE_X65Y81         FDRE                                         r  conv_7segInstance/contador_refresco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  conv_7segInstance/contador_refresco_reg[3]/Q
                         net (fo=1, routed)           0.108     1.718    conv_7segInstance/contador_refresco_reg_n_0_[3]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  conv_7segInstance/contador_refresco_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    conv_7segInstance/contador_refresco_reg[0]_i_1_n_4
    SLICE_X65Y81         FDRE                                         r  conv_7segInstance/contador_refresco_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.854     1.982    conv_7segInstance/CLK
    SLICE_X65Y81         FDRE                                         r  conv_7segInstance/contador_refresco_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105     1.574    conv_7segInstance/contador_refresco_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.587     1.470    conv_7segInstance/CLK
    SLICE_X65Y82         FDRE                                         r  conv_7segInstance/contador_refresco_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  conv_7segInstance/contador_refresco_reg[7]/Q
                         net (fo=1, routed)           0.108     1.719    conv_7segInstance/contador_refresco_reg_n_0_[7]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  conv_7segInstance/contador_refresco_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    conv_7segInstance/contador_refresco_reg[4]_i_1_n_4
    SLICE_X65Y82         FDRE                                         r  conv_7segInstance/contador_refresco_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.983    conv_7segInstance/CLK
    SLICE_X65Y82         FDRE                                         r  conv_7segInstance/contador_refresco_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105     1.575    conv_7segInstance/contador_refresco_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    conv_7segInstance/CLK
    SLICE_X65Y84         FDRE                                         r  conv_7segInstance/contador_refresco_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  conv_7segInstance/contador_refresco_reg[15]/Q
                         net (fo=1, routed)           0.108     1.721    conv_7segInstance/contador_refresco_reg_n_0_[15]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  conv_7segInstance/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    conv_7segInstance/contador_refresco_reg[12]_i_1_n_4
    SLICE_X65Y84         FDRE                                         r  conv_7segInstance/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.857     1.985    conv_7segInstance/CLK
    SLICE_X65Y84         FDRE                                         r  conv_7segInstance/contador_refresco_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105     1.577    conv_7segInstance/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    conv_7segInstance/CLK
    SLICE_X65Y85         FDRE                                         r  conv_7segInstance/contador_refresco_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  conv_7segInstance/contador_refresco_reg[16]/Q
                         net (fo=1, routed)           0.105     1.718    conv_7segInstance/contador_refresco_reg_n_0_[16]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  conv_7segInstance/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    conv_7segInstance/contador_refresco_reg[16]_i_1_n_7
    SLICE_X65Y85         FDRE                                         r  conv_7segInstance/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.858     1.986    conv_7segInstance/CLK
    SLICE_X65Y85         FDRE                                         r  conv_7segInstance/contador_refresco_reg[16]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.105     1.577    conv_7segInstance/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    conv_7segInstance/CLK
    SLICE_X65Y83         FDRE                                         r  conv_7segInstance/contador_refresco_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  conv_7segInstance/contador_refresco_reg[8]/Q
                         net (fo=1, routed)           0.105     1.717    conv_7segInstance/contador_refresco_reg_n_0_[8]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  conv_7segInstance/contador_refresco_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    conv_7segInstance/contador_refresco_reg[8]_i_1_n_7
    SLICE_X65Y83         FDRE                                         r  conv_7segInstance/contador_refresco_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    conv_7segInstance/CLK
    SLICE_X65Y83         FDRE                                         r  conv_7segInstance/contador_refresco_reg[8]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105     1.576    conv_7segInstance/contador_refresco_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.587     1.470    conv_7segInstance/CLK
    SLICE_X65Y82         FDRE                                         r  conv_7segInstance/contador_refresco_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  conv_7segInstance/contador_refresco_reg[4]/Q
                         net (fo=1, routed)           0.105     1.716    conv_7segInstance/contador_refresco_reg_n_0_[4]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  conv_7segInstance/contador_refresco_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    conv_7segInstance/contador_refresco_reg[4]_i_1_n_7
    SLICE_X65Y82         FDRE                                         r  conv_7segInstance/contador_refresco_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.983    conv_7segInstance/CLK
    SLICE_X65Y82         FDRE                                         r  conv_7segInstance/contador_refresco_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105     1.575    conv_7segInstance/contador_refresco_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    conv_7segInstance/CLK
    SLICE_X65Y84         FDRE                                         r  conv_7segInstance/contador_refresco_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  conv_7segInstance/contador_refresco_reg[12]/Q
                         net (fo=1, routed)           0.105     1.718    conv_7segInstance/contador_refresco_reg_n_0_[12]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  conv_7segInstance/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    conv_7segInstance/contador_refresco_reg[12]_i_1_n_7
    SLICE_X65Y84         FDRE                                         r  conv_7segInstance/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.857     1.985    conv_7segInstance/CLK
    SLICE_X65Y84         FDRE                                         r  conv_7segInstance/contador_refresco_reg[12]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105     1.577    conv_7segInstance/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y81   conv_7segInstance/contador_refresco_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y83   conv_7segInstance/contador_refresco_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y83   conv_7segInstance/contador_refresco_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y84   conv_7segInstance/contador_refresco_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y84   conv_7segInstance/contador_refresco_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y84   conv_7segInstance/contador_refresco_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y84   conv_7segInstance/contador_refresco_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y85   conv_7segInstance/contador_refresco_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y85   conv_7segInstance/contador_refresco_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   conv_7segInstance/contador_refresco_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   conv_7segInstance/contador_refresco_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83   conv_7segInstance/contador_refresco_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83   conv_7segInstance/contador_refresco_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83   conv_7segInstance/contador_refresco_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83   conv_7segInstance/contador_refresco_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y84   conv_7segInstance/contador_refresco_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y84   conv_7segInstance/contador_refresco_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y84   conv_7segInstance/contador_refresco_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y84   conv_7segInstance/contador_refresco_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   conv_7segInstance/contador_refresco_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   conv_7segInstance/contador_refresco_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83   conv_7segInstance/contador_refresco_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83   conv_7segInstance/contador_refresco_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83   conv_7segInstance/contador_refresco_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83   conv_7segInstance/contador_refresco_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y84   conv_7segInstance/contador_refresco_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y84   conv_7segInstance/contador_refresco_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y84   conv_7segInstance/contador_refresco_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y84   conv_7segInstance/contador_refresco_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.012ns  (logic 4.235ns (38.464%)  route 6.776ns (61.536%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    conv_7segInstance/CLK
    SLICE_X65Y85         FDRE                                         r  conv_7segInstance/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  conv_7segInstance/contador_refresco_reg[18]/Q
                         net (fo=12, routed)          1.203     6.801    conv_7segInstance/L[18]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.925 r  conv_7segInstance/s_display_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           1.155     8.080    divInstance/my_datapath/Rq/s_display_OBUF[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.204 r  divInstance/my_datapath/Rq/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.418    12.622    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.153 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.153    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.321ns  (logic 4.233ns (41.015%)  route 6.088ns (58.985%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    conv_7segInstance/CLK
    SLICE_X65Y85         FDRE                                         r  conv_7segInstance/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  conv_7segInstance/contador_refresco_reg[18]/Q
                         net (fo=12, routed)          1.203     6.801    conv_7segInstance/L[18]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.925 f  conv_7segInstance/s_display_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.964     7.889    divInstance/my_datapath/Rq/s_display_OBUF[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.013 r  divInstance/my_datapath/Rq/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.921    11.934    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.463 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.463    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.259ns  (logic 4.224ns (41.171%)  route 6.036ns (58.829%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    conv_7segInstance/CLK
    SLICE_X65Y85         FDRE                                         r  conv_7segInstance/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  conv_7segInstance/contador_refresco_reg[18]/Q
                         net (fo=12, routed)          1.203     6.801    conv_7segInstance/L[18]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.925 f  conv_7segInstance/s_display_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.861     7.786    divInstance/my_datapath/Rq/s_display_OBUF[0]
    SLICE_X62Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.910 r  divInstance/my_datapath/Rq/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.972    11.881    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.401 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.401    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.191ns  (logic 4.208ns (41.296%)  route 5.982ns (58.704%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    conv_7segInstance/CLK
    SLICE_X65Y85         FDRE                                         r  conv_7segInstance/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  conv_7segInstance/contador_refresco_reg[18]/Q
                         net (fo=12, routed)          1.203     6.801    conv_7segInstance/L[18]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.925 f  conv_7segInstance/s_display_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.657     7.582    divInstance/my_datapath/Rq/s_display_OBUF[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.706 r  divInstance/my_datapath/Rq/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.122    11.828    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.333 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.333    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.117ns  (logic 4.301ns (42.516%)  route 5.815ns (57.484%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.618     5.139    divInstance/my_datapath/Rq/CLK
    SLICE_X60Y84         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_fdce_C_Q)         0.518     5.657 f  divInstance/my_datapath/Rq/out_aux_reg[0]/Q
                         net (fo=8, routed)           1.351     7.007    divInstance/my_datapath/Rq/Q[0]
    SLICE_X62Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.131 r  divInstance/my_datapath/Rq/display_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.544     7.676    divInstance/my_datapath/Rq/display_OBUF[2]_inst_i_2_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.800 r  divInstance/my_datapath/Rq/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.921    11.720    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.255 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.255    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.071ns  (logic 4.100ns (40.711%)  route 5.971ns (59.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.618     5.139    divInstance/my_datapath/Rq/CLK
    SLICE_X58Y84         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  divInstance/my_datapath/Rq/out_aux_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           5.971    11.529    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         3.681    15.210 r  cociente_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.210    cociente[6]
    U14                                                               r  cociente[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.859ns  (logic 4.215ns (42.749%)  route 5.644ns (57.251%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    conv_7segInstance/CLK
    SLICE_X65Y85         FDRE                                         r  conv_7segInstance/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  conv_7segInstance/contador_refresco_reg[18]/Q
                         net (fo=12, routed)          1.203     6.801    conv_7segInstance/L[18]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.925 f  conv_7segInstance/s_display_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           1.155     8.080    divInstance/my_datapath/Rq/s_display_OBUF[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124     8.204 r  divInstance/my_datapath/Rq/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.286    11.490    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.001 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.001    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.858ns  (logic 4.095ns (41.537%)  route 5.763ns (58.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.618     5.139    divInstance/my_datapath/Rq/CLK
    SLICE_X59Y84         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  divInstance/my_datapath/Rq/out_aux_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           5.763    11.321    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         3.676    14.997 r  cociente_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.997    cociente[7]
    V14                                                               r  cociente[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.855ns  (logic 3.961ns (40.189%)  route 5.895ns (59.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.618     5.139    divInstance/my_datapath/Rq/CLK
    SLICE_X59Y84         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  divInstance/my_datapath/Rq/out_aux_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.895    11.490    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.994 r  cociente_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.994    cociente[0]
    U16                                                               r  cociente[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.414ns  (logic 4.342ns (46.124%)  route 5.072ns (53.876%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    conv_7segInstance/CLK
    SLICE_X65Y85         FDRE                                         r  conv_7segInstance/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  conv_7segInstance/contador_refresco_reg[19]/Q
                         net (fo=12, routed)          1.300     6.898    conv_7segInstance/L[19]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.152     7.050 r  conv_7segInstance/s_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.772    10.822    s_display_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    14.556 r  s_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.556    s_display[3]
    W4                                                                r  s_display[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divInstance/my_controller/FSM_onehot_STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.363ns (78.435%)  route 0.375ns (21.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    divInstance/my_controller/CLK
    SLICE_X61Y87         FDSE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  divInstance/my_controller/FSM_onehot_STATE_reg[0]/Q
                         net (fo=4, routed)           0.375     1.988    fin_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.210 r  fin_OBUF_inst/O
                         net (fo=0)                   0.000     3.210    fin
    L1                                                                r  fin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.459ns (56.012%)  route 1.146ns (43.988%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    divInstance/my_datapath/Rq/CLK
    SLICE_X60Y84         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  divInstance/my_datapath/Rq/out_aux_reg[7]/Q
                         net (fo=7, routed)           0.151     1.770    divInstance/my_datapath/Rq/Q[7]
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.099     1.869 r  divInstance/my_datapath/Rq/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.994     2.864    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.076 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.076    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.616ns  (logic 1.445ns (55.253%)  route 1.171ns (44.747%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    divInstance/my_datapath/Rq/CLK
    SLICE_X60Y84         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  divInstance/my_datapath/Rq/out_aux_reg[5]/Q
                         net (fo=8, routed)           0.172     1.807    divInstance/my_datapath/Rq/Q[5]
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.852 r  divInstance/my_datapath/Rq/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.998     2.851    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.087 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.087    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.902ns  (logic 1.445ns (49.786%)  route 1.457ns (50.214%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    divInstance/my_datapath/Rq/CLK
    SLICE_X60Y84         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  divInstance/my_datapath/Rq/out_aux_reg[5]/Q
                         net (fo=8, routed)           0.165     1.800    divInstance/my_datapath/Rq/Q[5]
    SLICE_X63Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  divInstance/my_datapath/Rq/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.293     3.138    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.374 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.374    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.918ns  (logic 1.430ns (49.010%)  route 1.488ns (50.990%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    divInstance/my_datapath/Rq/CLK
    SLICE_X60Y84         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  divInstance/my_datapath/Rq/out_aux_reg[4]/Q
                         net (fo=8, routed)           0.160     1.795    divInstance/my_datapath/Rq/Q[4]
    SLICE_X62Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.840 r  divInstance/my_datapath/Rq/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.328     3.168    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.389 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.389    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.928ns  (logic 1.477ns (50.440%)  route 1.451ns (49.560%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    divInstance/my_datapath/Rq/CLK
    SLICE_X60Y84         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  divInstance/my_datapath/Rq/out_aux_reg[7]/Q
                         net (fo=7, routed)           0.159     1.778    divInstance/my_datapath/Rq/Q[7]
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.099     1.877 r  divInstance/my_datapath/Rq/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.293     3.169    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.400 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.400    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.941ns  (logic 1.386ns (47.138%)  route 1.555ns (52.862%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    conv_7segInstance/CLK
    SLICE_X65Y85         FDRE                                         r  conv_7segInstance/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  conv_7segInstance/contador_refresco_reg[19]/Q
                         net (fo=12, routed)          0.406     2.019    conv_7segInstance/L[19]
    SLICE_X64Y82         LUT2 (Prop_lut2_I0_O)        0.045     2.064 r  conv_7segInstance/s_display_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           1.149     3.213    s_display_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.413 r  s_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.413    s_display[1]
    U4                                                                r  s_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.993ns  (logic 1.457ns (48.674%)  route 1.536ns (51.326%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    conv_7segInstance/CLK
    SLICE_X65Y85         FDRE                                         r  conv_7segInstance/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  conv_7segInstance/contador_refresco_reg[19]/Q
                         net (fo=12, routed)          0.406     2.019    conv_7segInstance/L[19]
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.046     2.065 r  conv_7segInstance/s_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.131     3.196    s_display_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     4.466 r  s_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.466    s_display[0]
    U2                                                                r  s_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.994ns  (logic 1.410ns (47.086%)  route 1.584ns (52.914%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    conv_7segInstance/CLK
    SLICE_X65Y85         FDRE                                         r  conv_7segInstance/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  conv_7segInstance/contador_refresco_reg[18]/Q
                         net (fo=12, routed)          0.446     2.059    conv_7segInstance/L[18]
    SLICE_X64Y82         LUT2 (Prop_lut2_I0_O)        0.045     2.104 r  conv_7segInstance/s_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.138     3.243    s_display_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.467 r  s_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.467    s_display[2]
    V4                                                                r  s_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.087ns  (logic 1.453ns (47.051%)  route 1.635ns (52.949%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    divInstance/my_datapath/Rq/CLK
    SLICE_X60Y84         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  divInstance/my_datapath/Rq/out_aux_reg[7]/Q
                         net (fo=7, routed)           0.244     1.863    divInstance/my_datapath/Rq/Q[7]
    SLICE_X62Y84         LUT6 (Prop_lut6_I5_O)        0.099     1.962 r  divInstance/my_datapath/Rq/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.391     3.353    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.558 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.558    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            conv_7segInstance/contador_refresco_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.522ns  (logic 1.454ns (19.326%)  route 6.068ns (80.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=74, routed)          6.068     7.522    conv_7segInstance/AR[0]
    SLICE_X65Y81         FDRE                                         r  conv_7segInstance/contador_refresco_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.499     4.840    conv_7segInstance/CLK
    SLICE_X65Y81         FDRE                                         r  conv_7segInstance/contador_refresco_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            conv_7segInstance/contador_refresco_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.522ns  (logic 1.454ns (19.326%)  route 6.068ns (80.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=74, routed)          6.068     7.522    conv_7segInstance/AR[0]
    SLICE_X65Y81         FDRE                                         r  conv_7segInstance/contador_refresco_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.499     4.840    conv_7segInstance/CLK
    SLICE_X65Y81         FDRE                                         r  conv_7segInstance/contador_refresco_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            conv_7segInstance/contador_refresco_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.522ns  (logic 1.454ns (19.326%)  route 6.068ns (80.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=74, routed)          6.068     7.522    conv_7segInstance/AR[0]
    SLICE_X65Y81         FDRE                                         r  conv_7segInstance/contador_refresco_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.499     4.840    conv_7segInstance/CLK
    SLICE_X65Y81         FDRE                                         r  conv_7segInstance/contador_refresco_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            conv_7segInstance/contador_refresco_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.522ns  (logic 1.454ns (19.326%)  route 6.068ns (80.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=74, routed)          6.068     7.522    conv_7segInstance/AR[0]
    SLICE_X65Y81         FDRE                                         r  conv_7segInstance/contador_refresco_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.499     4.840    conv_7segInstance/CLK
    SLICE_X65Y81         FDRE                                         r  conv_7segInstance/contador_refresco_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            conv_7segInstance/contador_refresco_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.381ns  (logic 1.454ns (19.695%)  route 5.928ns (80.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=74, routed)          5.928     7.381    conv_7segInstance/AR[0]
    SLICE_X65Y82         FDRE                                         r  conv_7segInstance/contador_refresco_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.501     4.842    conv_7segInstance/CLK
    SLICE_X65Y82         FDRE                                         r  conv_7segInstance/contador_refresco_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            conv_7segInstance/contador_refresco_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.381ns  (logic 1.454ns (19.695%)  route 5.928ns (80.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=74, routed)          5.928     7.381    conv_7segInstance/AR[0]
    SLICE_X65Y82         FDRE                                         r  conv_7segInstance/contador_refresco_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.501     4.842    conv_7segInstance/CLK
    SLICE_X65Y82         FDRE                                         r  conv_7segInstance/contador_refresco_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            conv_7segInstance/contador_refresco_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.381ns  (logic 1.454ns (19.695%)  route 5.928ns (80.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=74, routed)          5.928     7.381    conv_7segInstance/AR[0]
    SLICE_X65Y82         FDRE                                         r  conv_7segInstance/contador_refresco_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.501     4.842    conv_7segInstance/CLK
    SLICE_X65Y82         FDRE                                         r  conv_7segInstance/contador_refresco_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            conv_7segInstance/contador_refresco_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.381ns  (logic 1.454ns (19.695%)  route 5.928ns (80.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=74, routed)          5.928     7.381    conv_7segInstance/AR[0]
    SLICE_X65Y82         FDRE                                         r  conv_7segInstance/contador_refresco_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.501     4.842    conv_7segInstance/CLK
    SLICE_X65Y82         FDRE                                         r  conv_7segInstance/contador_refresco_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            conv_7segInstance/contador_refresco_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.231ns  (logic 1.454ns (20.106%)  route 5.777ns (79.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=74, routed)          5.777     7.231    conv_7segInstance/AR[0]
    SLICE_X65Y83         FDRE                                         r  conv_7segInstance/contador_refresco_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.502     4.843    conv_7segInstance/CLK
    SLICE_X65Y83         FDRE                                         r  conv_7segInstance/contador_refresco_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            conv_7segInstance/contador_refresco_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.231ns  (logic 1.454ns (20.106%)  route 5.777ns (79.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=74, routed)          5.777     7.231    conv_7segInstance/AR[0]
    SLICE_X65Y83         FDRE                                         r  conv_7segInstance/contador_refresco_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.502     4.843    conv_7segInstance/CLK
    SLICE_X65Y83         FDRE                                         r  conv_7segInstance/contador_refresco_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divisor[0]
                            (input port)
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.268ns (26.835%)  route 0.730ns (73.165%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  divisor[0] (IN)
                         net (fo=0)                   0.000     0.000    divisor[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  divisor_IBUF[0]_inst/O
                         net (fo=1, routed)           0.730     0.952    divInstance/my_datapath/RegDivisor/divisor_IBUF[0]
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.045     0.997 r  divInstance/my_datapath/RegDivisor/out_aux[4]_i_1/O
                         net (fo=1, routed)           0.000     0.997    divInstance/my_datapath/RegDivisor/p_1_in[4]
    SLICE_X61Y84         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.983    divInstance/my_datapath/RegDivisor/CLK
    SLICE_X61Y84         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[4]/C

Slack:                    inf
  Source:                 divisor[2]
                            (input port)
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.271ns (23.658%)  route 0.874ns (76.342%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  divisor[2] (IN)
                         net (fo=0)                   0.000     0.000    divisor[2]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  divisor_IBUF[2]_inst/O
                         net (fo=1, routed)           0.874     1.100    divInstance/my_datapath/RegDivisor/divisor_IBUF[2]
    SLICE_X61Y86         LUT5 (Prop_lut5_I1_O)        0.045     1.145 r  divInstance/my_datapath/RegDivisor/out_aux[6]_i_1/O
                         net (fo=1, routed)           0.000     1.145    divInstance/my_datapath/RegDivisor/p_1_in[6]
    SLICE_X61Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    divInstance/my_datapath/RegDivisor/CLK
    SLICE_X61Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[6]/C

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.277ns (24.039%)  route 0.875ns (75.961%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  divisor_IBUF[3]_inst/O
                         net (fo=1, routed)           0.875     1.107    divInstance/my_datapath/RegDivisor/divisor_IBUF[3]
    SLICE_X61Y86         LUT5 (Prop_lut5_I1_O)        0.045     1.152 r  divInstance/my_datapath/RegDivisor/out_aux[7]_i_1/O
                         net (fo=1, routed)           0.000     1.152    divInstance/my_datapath/RegDivisor/p_1_in[7]
    SLICE_X61Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    divInstance/my_datapath/RegDivisor/CLK
    SLICE_X61Y86         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[7]/C

Slack:                    inf
  Source:                 divisor[1]
                            (input port)
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.265ns (21.949%)  route 0.943ns (78.051%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  divisor[1] (IN)
                         net (fo=0)                   0.000     0.000    divisor[1]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  divisor_IBUF[1]_inst/O
                         net (fo=1, routed)           0.943     1.164    divInstance/my_datapath/RegDivisor/divisor_IBUF[1]
    SLICE_X61Y84         LUT5 (Prop_lut5_I1_O)        0.045     1.209 r  divInstance/my_datapath/RegDivisor/out_aux[5]_i_1/O
                         net (fo=1, routed)           0.000     1.209    divInstance/my_datapath/RegDivisor/p_1_in[5]
    SLICE_X61Y84         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.983    divInstance/my_datapath/RegDivisor/CLK
    SLICE_X61Y84         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_controller/FSM_onehot_STATE_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.529ns  (logic 0.222ns (8.773%)  route 2.307ns (91.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=74, routed)          2.307     2.529    divInstance/my_controller/AR[0]
    SLICE_X59Y85         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    divInstance/my_controller/CLK
    SLICE_X59Y85         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_controller/FSM_onehot_STATE_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.529ns  (logic 0.222ns (8.773%)  route 2.307ns (91.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=74, routed)          2.307     2.529    divInstance/my_controller/AR[0]
    SLICE_X59Y85         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    divInstance/my_controller/CLK
    SLICE_X59Y85         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_controller/FSM_onehot_STATE_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.529ns  (logic 0.222ns (8.773%)  route 2.307ns (91.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=74, routed)          2.307     2.529    divInstance/my_controller/AR[0]
    SLICE_X59Y85         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    divInstance/my_controller/CLK
    SLICE_X59Y85         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_controller/FSM_onehot_STATE_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.529ns  (logic 0.222ns (8.773%)  route 2.307ns (91.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=74, routed)          2.307     2.529    divInstance/my_controller/AR[0]
    SLICE_X59Y85         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    divInstance/my_controller/CLK
    SLICE_X59Y85         FDRE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[9]/C

Slack:                    inf
  Source:                 inicio
                            (input port)
  Destination:            divInstance/my_controller/FSM_onehot_STATE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.554ns  (logic 0.255ns (9.968%)  route 2.299ns (90.032%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  inicio (IN)
                         net (fo=0)                   0.000     0.000    inicio
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  inicio_IBUF_inst/O
                         net (fo=2, routed)           2.299     2.509    divInstance/my_controller/inicio_IBUF
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.045     2.554 r  divInstance/my_controller/FSM_onehot_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.554    divInstance/my_controller/FSM_onehot_STATE[0]_i_1_n_0
    SLICE_X61Y87         FDSE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.858     1.985    divInstance/my_controller/CLK
    SLICE_X61Y87         FDSE                                         r  divInstance/my_controller/FSM_onehot_STATE_reg[0]/C

Slack:                    inf
  Source:                 dividendo[3]
                            (input port)
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.560ns  (logic 0.262ns (10.221%)  route 2.298ns (89.779%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  dividendo[3] (IN)
                         net (fo=0)                   0.000     0.000    dividendo[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  dividendo_IBUF[3]_inst/O
                         net (fo=1, routed)           2.298     2.515    divInstance/my_datapath/RegDividendo/dividendo_IBUF[3]
    SLICE_X61Y85         LUT3 (Prop_lut3_I2_O)        0.045     2.560 r  divInstance/my_datapath/RegDividendo/dout[3]_i_1/O
                         net (fo=1, routed)           0.000     2.560    divInstance/my_datapath/RegDividendo/dout[3]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    divInstance/my_datapath/RegDividendo/CLK
    SLICE_X61Y85         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[3]/C





