## SN54S124, SN74S124 DUAL VOLTAGE-CONTROLLED OSCILLATORS

SDLS201A - DECEMBER 1983 - REVISED APRIL 2004

- Two independent VCOs in a 16-Pin Package
- **Output Frequency Set by Single External** Component: **Capacitor for Fixed- or Variable-Frequency** Operation
- Separate Supply Voltage Pins for Isolation of Frequency Control Inputs and Oscillators from Output Circuitry
- **Highly Stable Operation over Specified** Temperature and/or Supply Voltage Ranges
- Typical f<sub>max</sub> ............... 85 MHz  $\bullet$ Typical Power Dissipation ...... 525 mW
- Frequency Spectrum . . . 1 Hz to 60 MHz

#### description

The 'S124 features two independent voltagecontrolled oscilllators (VCO) in a single monolithic chip. The output frequency of each VCO is established by an external capacitor in combination with two voltage-sensitive inputs, one for frequency range and one for frequency control. These inputs can be used to vary the output frequency as shown under typical characteristics. These highly stable oscillators can be set to operate at any frequency typically between 0.12 hertz and 85 megahertz.

 $\sim$ 

 $\sim 10^{-1}$ 

Image /page/0/Figure/10 description: The image shows two diagrams of integrated circuit pinouts. The first diagram is labeled "SN54S124... J OR W PACKAGE SN74S124... D OR N PACKAGE (TOP VIEW)". It depicts a rectangular chip with 16 pins. Pin 1 is labeled "2FC", pin 2 is labeled "1FC", pin 3 is labeled "1 RNG", pin 4 is labeled "1 CX1", pin 5 is labeled "1 CX2", pin 6 is labeled "1 EN", pin 7 is labeled "1Y", pin 8 is labeled "OSC GND", pin 9 is labeled "GND", pin 10 is labeled "2Y", pin 11 is labeled "2 EN", pin 12 is labeled "2 CX1", pin 13 is labeled "2 CX2", pin 14 is labeled "2 RNG", pin 15 is labeled "OSC VCC", and pin 16 is labeled "VCC". The second diagram is labeled "SN54S124... FK PACKAGE (TOP VIEW)". It depicts an octagonal chip with 20 pins. Pin 1 is labeled "NC", pin 2 is labeled "2FC", pin 3 is labeled "1FC", pin 4 is labeled "1 RNG", pin 5 is labeled "1 CX1", pin 6 is labeled "NC", pin 7 is labeled "1 CX2", pin 8 is labeled "1 EN", pin 9 is labeled "1Y", pin 10 is labeled "OSC GND", pin 11 is labeled "NC", pin 12 is labeled "GND", pin 13 is labeled "2Y", pin 14 is labeled "2 EN", pin 15 is labeled "2 CX1", pin 16 is labeled "NC", pin 17 is labeled "2 CX2", pin 18 is labeled "2 RNG", pin 19 is labeled "OSC VCC", and pin 20 is labeled "VCC".

NC - No internal connection

While the enable input is low, the output is enabled. While the enable input is high, the output is high.

These devices can operate from a single 5-volt supply. However, one set of supply-voltage and ground pins ( $V_{\rm CC}$  and GND) is provided for the enable, synchronization-gating, and output sections, and a separate set  $\Theta$  V<sub>CC</sub> and  $\Theta$  GND) is provided for the oscillator and associated frequency-control circuits so that effective isolation can be accomplished in the system.

The enable input of these devices starts or stops the output pulses when it is low or high, respectively. The internal oscillator of the 'S124 is started and stopped by the enable input. The enable input is one standard load; it and the buffered output operate at standard Schottky-clamped TTL levels.

The pulse synchronization-gating section ensures that the first output pulse is neither clipped nor extended. Duty cycle of the square-wave output is fixed at approximately 50 percent.

The SN54S124 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125 $^{\circ}$ C; the SN74S124 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

Image /page/0/Picture/17 description: The image shows a black triangle with a white outline of a balance scale inside. The balance scale is centered within the triangle and consists of two pans suspended from a central beam.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments<br>standard warranty. Production processing does not necessarily include testing of all parameters.

Image /page/0/Picture/20 description: The image shows the logo of Texas Instruments. The logo consists of the company's name in bold, black letters, with the word "Texas" above the word "Instruments". To the left of the name is a stylized image of the state of Texas with the letters "ti" inside. Below the logo is the text "POST OFFICE BOX 655303 ‚Ä¢ DALLAS, TEXAS 75265".

Copyright ¬© 2004, Texas Instruments Incorporated

# SN54S124, SN74S124<br>DUAL VOLTAGE-CONTROLLED OSCILLATORS

SDLS201A - DECEMBER 1983 - REVISED APRIL 2004

#### logic symbol<sup>‚Ä†</sup>

Image /page/1/Figure/3 description: The image shows a diagram of an integrated circuit (IC) chip. The chip has 15 pins, labeled with numbers and abbreviations. On the left side of the chip are pins 1 through 6 and 11 through 14, labeled with abbreviations such as "1 EN", "1 RNG", "1 FC", "1CX1", "1CX2", "2 EN", "2 RNG", "2 FC", "2CX1", and "2CX2". On the right side of the chip are pins 7 and 10, labeled "1Y" and "2Y", respectively. The top of the chip has pin 15, labeled "OSC VCC", and the bottom of the chip has pin 8, labeled "OSC GND". The chip is divided into two sections, with the top section labeled "5 V [OSC]" and the bottom section labeled "0 V [OSC]". The center of the chip has the labels "RNG", "FC", "CX", "CX", and "!G".

<sup>‚Ä†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

#### schematics of inputs and outputs

Image /page/1/Figure/7 description: The image shows three different circuit diagrams. The first diagram is labeled "EQUIVALENT OF EACH ENABLE INPUT" and shows a circuit with a transistor, two diodes, and a 3 kŒ© resistor. The second diagram is labeled "EQUIVALENT OF EACH FREQUENCY CONTROL OR RANGE INPUT" and shows a circuit with a transistor, a 1 kŒ© resistor, and a 200 Œ© resistor. The third diagram is labeled "TYPICAL OF BOTH OUTPUTS" and shows a circuit with two transistors and a 50 Œ© resistor.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (See Notes 1 and 2)        | 7 V            |
|------------------------------------------------|----------------|
| Input voltage                                  | 5.5 V          |
| Operating free-air temperature range: SN54S124 | -55¬∞C to 125¬∞C |
| SN74S124                                       | 0¬∞C to 70¬∞C    |
| Storage temperature range                      | -65¬∞C to 150¬∞C |

NOTES: 1. Voltage values are with respect to the appropriate ground terminal.

2. Throughout this data sheet, the symbol  $V_{\text{CC}}$  is used for the voltage applied to both the  $V_{\text{CC}}$  and  $\Theta V_{\text{CC}}$  terminals, unless otherwise noted.

Image /page/1/Picture/12 description: The image shows the logo of Texas Instruments. The logo consists of the state of Texas with the letters "ti" inside it, followed by the words "Texas Instruments" in bold, and the address "POST OFFICE BOX 655303 ‚Ä¢ DALLAS, TEXAS 75265".

# SN54S124, SN74S124<br>DUAL VOLTAGE-CONTROLLED OSCILLATORS

SDLS201A - DECEMBER 1983 - REVISED APRIL 2004

#### recommended operating conditions

|                                                                         | SN54S124 |     |     | SN74S124 |     |      |      |
|-------------------------------------------------------------------------|----------|-----|-----|----------|-----|------|------|
|                                                                         | MIN      | NOM | MAX | MIN      | NOM | MAX  | UNIT |
| Supply voltage, VCC (see Note 1)                                        | 4.5      | 5   | 5.5 | 4.75     | 5   | 5.25 | V    |
| Input voltage at frequency control or range input, VI(freq) or VI(trng) | 1        |     | 5   | 1        |     | 5    | V    |
| High-level output current, IOH                                          |          |     | -1  |          |     | -1   | mA   |
| Low-level output current, IOL                                           |          |     | 20  |          |     | 20   | mA   |
| Output frequency (enabled), fo                                          | 1        |     | 60  | 1        |     | 60   | MHz  |
| Operating free-air temperature, TA                                      | -55      |     | 125 | 0        |     | 70   | ¬∞C   |

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|     | PARAMETER                                                |                          | TEST CONDITIONS‚Ä†                       | MIN                       | TYP | MAX  | UNIT |
|-----|----------------------------------------------------------|--------------------------|----------------------------------------|---------------------------|-----|------|------|
| VIH | High-level input voltage at enable                       |                          |                                        | 2                         |     |      | V    |
| VIL | Low-level input voltage at enable                        |                          |                                        |                           |     | 0.8  | V    |
| VIK | Input clamp voltage at enable                            |                          | VCC = MIN, II = -18 mA                 |                           |     | -1.2 | V    |
| VOH | High-level output voltage                                |                          | VCC = MIN, VIH = 2 V,<br>IOH = -1 mA   | SN54S' 2.5<br>SN 74S' 2.7 | 3.4 |      | V    |
| VOL | Low-level output voltage                                 |                          | VCC = MIN, VIL = 0.8 V,<br>IOL = 20 mA |                           |     | 0.5  | V    |
| II  | Input current                                            | Freq control<br>or range | VCC = MAX                              |                           | 10  | 50   | ¬µA   |
|     |                                                          |                          |                                        | VI = 5 V<br>VI = 1 V      | 1   | 16   |      |
| II  | Input current at<br>maximum input voltage                | Enable                   | VCC = MAX, VI = 5.5 V                  |                           |     | 1    | mA   |
| IIH | High-level input current                                 | Enable                   | VCC = MAX, VI = 2.7 V                  |                           |     | 50   | ¬µA   |
| IIL | Low-level input current                                  | Enable                   | VCC = MAX, VI = 0.5 V                  |                           |     | -2   | mA   |
| IOS | Short-circuit output current                             |                          | VCC = MAX                              | -40                       |     | -100 | mA   |
| ICC | Supply current, total into<br>VCC and              ‚äñ VCC |                          | VCC = MAX, See Note 3                  |                           | 105 | 150  | mA   |
|     |                                                          |                          | VCC = MAX, TA = 125¬∞C,<br>See Note 3   |                           |     | 110  | mA   |
|     |                                                          |                          | W package only                         |                           |     |      |      |

<sup>‚Ä†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.<br><sup>‚Ä°</sup>All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .<br><sup>¬ß</sup>Not more than one output should be shorted at a

\*Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTE 3: Icc is measured with the outputs disabled and

### switching characteristics, V<sub>CC</sub> = 5 V, R<sub>L</sub> = 280 $\Omega$ , C<sub>L</sub> = 15 pF, T<sub>A</sub> = 25 $^{\circ}$ C (see note 4)

|      | PARAMETER                                                       | TEST CONDITIONS                                      |  |  | MIN | TYP                   | MAX | UNIT |
|------|-----------------------------------------------------------------|------------------------------------------------------|--|--|-----|-----------------------|-----|------|
| fo   | Output frequency                                                | Cext = 2 pF<br>$V_{I(freq)} = 4 V, V_{I(rng)} = 1 V$ |  |  | 60  |                       | 85  | MHz  |
|      |                                                                 | $V_{I(freq)} = 1 V, V_{I(rng)} = 5 V$                |  |  | 25  |                       | 40  |      |
|      | Output duty cycle                                               | Cext = 8.3 pF to 500 ŒºF                              |  |  |     | 50%                   |     |      |
| tPHL | Propagation delay time,<br>high-to-low-level output from enable | fo = 1 Hz to 20 MHz                                  |  |  |     | $\frac{1.4}{f_o(Hz)}$ |     | s    |
|      |                                                                 | fo > 20 MHz                                          |  |  |     | 70                    |     | ns   |

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

Image /page/2/Picture/12 description: The image shows the logo of Texas Instruments, followed by the text "POST OFFICE BOX 655303 ‚Ä¢ DALLAS, TEXAS 75265".

# SN54S124, SN74S124<br>DUAL VOLTAGE-CONTROLLED OSCILLATORS

SDLS201A - DECEMBER 1983 - REVISED APRIL 2004

#### TYPICAL CHARACTERISTICS

Image /page/3/Figure/3 description: The image is a graph titled "BASE OUTPUT FREQUENCY vs EXTERNAL CAPACITANCE". The y-axis is labeled "fo(base)-Base Output Frequency-Hz" and ranges from 0.1 to 1G. The x-axis is labeled "Cext-External Capacitance-F" and ranges from 10^-12 to 10^-2. The graph shows a curve that decreases as the external capacitance increases. The graph also includes the following information: Vcc = 5 V, VI(freq) = VI(rng) = 2 V, and TA = 25¬∞C. The figure is labeled as "FIGURE 1".

Image /page/3/Figure/4 description: The image is a graph titled "NORMALIZED OUTPUT FREQUENCY vs INPUT VOLTAGE". The y-axis is labeled "fn-Normalized Output Frequency" and ranges from 0.5 to 1.2. The x-axis is labeled "VI(freq)-Input Voltage-V" and ranges from 0 to 5. There are five lines on the graph, each representing a different value of VI(rng): 2 V, 3 V, 3.5 V, 4 V, and 4.5 V. The graph also includes the information VCC = 5 V and TA = 25¬∞C.

FIGURE 2

NOTE:  $f_0 = f_n \times f_0(\text{base})$ 

Image /page/3/Picture/7 description: The image shows the logo of Texas Instruments. The logo consists of the state of Texas with the letters "ti" inside it, followed by the words "TEXAS INSTRUMENTS" in bold, and the address "POST OFFICE BOX 655303 ‚Ä¢ DALLAS, TEXAS 75265" below.

Image /page/4/Picture/0 description: The image shows the Texas Instruments logo. The logo consists of a red outline of the state of Texas with the letters "ti" inside, followed by the words "TEXAS INSTRUMENTS" in black. Below the logo is the website address "www.ti.com".

### PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package   Pins | Package qty   Carrier | RoHS | Lead finish/<br>Ball material | MSL rating/<br>Peak reflow | Op temp (¬∞C) | Part marking |
|-----------------------|--------|---------------|----------------|-----------------------|------|-------------------------------|----------------------------|--------------|--------------|
|                       | (1)    | (2)           |                |                       | (3)  | (4)                           | (5)                        |              | (6)          |
| SN54S124J             | Active | Production    | CDIP (J)   16  | 25   TUBE             | No   | SNPB                          | N/A for Pkg Type           | -55 to 125   | SN54S124J    |
| SN54S124J.A           | Active | Production    | CDIP (J)   16  | 25   TUBE             | No   | SNPB                          | N/A for Pkg Type           | -55 to 125   | SN54S124J    |
| SN74S124D             | Active | Production    | SOIC (D)   16  | 40   TUBE             | Yes  | NIPDAU                        | Level-1-260C-UNLIM         | 0 to 70      | S124         |
| SN74S124D.A           | Active | Production    | SOIC (D)   16  | 40   TUBE             | Yes  | NIPDAU                        | Level-1-260C-UNLIM         | 0 to 70      | S124         |
| SN74S124N             | Active | Production    | PDIP (N)   16  | 25   TUBE             | Yes  | NIPDAU                        | N/A for Pkg Type           | 0 to 70      | SN74S124N    |
| SN74S124N.A           | Active | Production    | PDIP (N)   16  | 25   TUBE             | Yes  | NIPDAU                        | N/A for Pkg Type           | 0 to 70      | SN74S124N    |
| SN74S124NE4           | Active | Production    | PDIP (N)   16  | 25   TUBE             | Yes  | NIPDAU                        | N/A for Pkg Type           | 0 to 70      | SN74S124N    |
| SNJ54S124J            | Active | Production    | CDIP (J)   16  | 25   TUBE             | No   | SNPB                          | N/A for Pkg Type           | -55 to 125   | SNJ54S124J   |
| SNJ54S124J.A          | Active | Production    | CDIP (J)   16  | 25   TUBE             | No   | SNPB                          | N/A for Pkg Type           | -55 to 125   | SNJ54S124J   |

(1) **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assuran reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an ad waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is sho Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the t combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third partie makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representa

Image /page/5/Picture/0 description: The image shows the logo for Texas Instruments. The logo consists of a red outline of the state of Texas with the letters "ti" inside, followed by the words "TEXAS INSTRUMENTS" in black.

www.ti.com

# PACKAGE OPTION ADDENDUM

29-May-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54S124, SN74S124 :

‚Ä¢ Catalog : SN74S124

‚óè Military: SN54S124

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# Texas NSTRUMENTS

www.ti.com

23-May-2025

## TUBE

Image /page/6/Figure/5 description: The image shows a diagram of a tube with labels for its dimensions. On the left is a cross-sectional view of the tube, labeled with 'T - Tube height' and 'W - Tube width'. To the right is a side view of the tube, labeled with 'L - Tube length'. The tube is depicted as being cut off in the middle, indicating that the length 'L' can vary.

## B - Alignment groove width

#### \*All dimensions are nominal

| Device      | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (¬µm) | B (mm) |
|-------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN74S124D   | D            | SOIC         | 16   | 40  | 507    | 8      | 3940   | 4.32   |
| SN74S124D.A | D            | SOIC         | 16   | 40  | 507    | 8      | 3940   | 4.32   |
| SN74S124N   | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74S124N.A | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74S124N.A | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74S124NE4 | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74S124NE4 | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |

D (R-PDSO-G16)PLASTIC SMALL OUTLINE

Image /page/7/Figure/3 description: The image shows a technical drawing of an electronic component package. The drawing includes dimensions in both inches and millimeters. The package has 16 pins, 8 on each side. The drawing includes a top view, side view, and a detailed view of the pin. Key dimensions include a package width of 0.394 inches (10.00 mm), a package height of 0.244 inches (6.20 mm), and a pin pitch of 0.050 inches (1.27 mm). The drawing also includes notes indicating that all dimensions are in inches (millimeters).

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- üõÜ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- D Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.

Image /page/7/Picture/9 description: The image shows the logo for Texas Instruments. The logo consists of a stylized "TI" symbol to the left of the words "TEXAS INSTRUMENTS" in a bold, sans-serif font. Below the company name is the website address "www.ti.com".

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE

Image /page/8/Figure/2 description: The image shows a technical drawing of an integrated circuit (IC) package, specifically a dual in-line package (DIP). The drawing includes dimensions and specifications for different pin counts (14, 16, 18, and 20 pins). There are three views of the package: a top view, a side view, and an end view. The dimensions are provided in both inches and millimeters. A table provides specific dimensions (labeled A, B, and C) for each pin count. For example, for a 14-pin package, dimension A is 0.300 inches (7.62 mm), dimension B (max) is 0.785 inches (19.94 mm), and dimension C (max) is 0.300 inches (7.62 mm). The drawing also includes notes indicating that all linear dimensions are in inches (millimeters).

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN

Image /page/9/Figure/4 description: The image shows a technical drawing of an integrated circuit package with dimensions and specifications. The drawing includes a top view, a side view, and an end view of the package, along with a table that lists the dimensions for different pin counts (14, 16, 18, and 20). The dimensions are given in both inches and millimeters. The drawing also includes notes and a revision date.

NOTES:

- A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.
- C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- üõÜ The 20 pin end lead shoulder width is a vendor option, either half or full width.

Image /page/9/Picture/9 description: The image shows the logo for Texas Instruments. The logo consists of the letters "ti" in a stylized font, with the "i" resembling the state of Texas. To the right of the "ti" is the text "TEXAS INSTRUMENTS" in a bold, sans-serif font. Below the company name is the website address "www.ti.com".

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES. EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright ¬© 2025, Texas Instruments Incorporated