Classic Timing Analyzer report for ep3_2_1
Sat Dec 01 16:53:41 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'shift'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                           ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From             ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.004 ns                                       ; srinput          ; srg4:inst3|inst ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.943 ns                                       ; srg4:inst3|inst3 ; out1[1]         ; shift      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.373 ns                                       ; srinput          ; srg4:inst3|inst ; --         ; shift    ; 0            ;
; Clock Setup: 'shift'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst3|inst2 ; srg4:inst2|inst ; shift      ; shift    ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst3|inst2 ; srg4:inst2|inst ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                  ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+-----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; shift           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst3|inst2 ; srg4:inst2|inst  ; clk        ; clk      ; None                        ; None                      ; 0.692 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst2|inst2 ; srg4:inst2|inst  ; clk        ; clk      ; None                        ; None                      ; 0.640 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst3|inst2 ; inst4            ; clk        ; clk      ; None                        ; None                      ; 0.630 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst2|inst  ; srg4:inst2|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst3|inst  ; srg4:inst3|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst3|inst1 ; srg4:inst3|inst3 ; clk        ; clk      ; None                        ; None                      ; 0.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst2|inst1 ; srg4:inst2|inst3 ; clk        ; clk      ; None                        ; None                      ; 0.521 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst4            ; inst4            ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst2|inst2 ; inst4            ; clk        ; clk      ; None                        ; None                      ; 0.427 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst2|inst3 ; srg4:inst2|inst2 ; clk        ; clk      ; None                        ; None                      ; 0.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst3|inst3 ; srg4:inst3|inst2 ; clk        ; clk      ; None                        ; None                      ; 0.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst4            ; srg4:inst2|inst  ; clk        ; clk      ; None                        ; None                      ; 0.410 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'shift'                                                                                                                                                                                     ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst3|inst2 ; srg4:inst2|inst  ; shift      ; shift    ; None                        ; None                      ; 0.692 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst2|inst2 ; srg4:inst2|inst  ; shift      ; shift    ; None                        ; None                      ; 0.640 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst3|inst2 ; inst4            ; shift      ; shift    ; None                        ; None                      ; 0.630 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst2|inst  ; srg4:inst2|inst1 ; shift      ; shift    ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst3|inst  ; srg4:inst3|inst1 ; shift      ; shift    ; None                        ; None                      ; 0.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst3|inst1 ; srg4:inst3|inst3 ; shift      ; shift    ; None                        ; None                      ; 0.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst2|inst1 ; srg4:inst2|inst3 ; shift      ; shift    ; None                        ; None                      ; 0.521 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst4            ; inst4            ; shift      ; shift    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst2|inst2 ; inst4            ; shift      ; shift    ; None                        ; None                      ; 0.427 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst2|inst3 ; srg4:inst2|inst2 ; shift      ; shift    ; None                        ; None                      ; 0.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:inst3|inst3 ; srg4:inst3|inst2 ; shift      ; shift    ; None                        ; None                      ; 0.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst4            ; srg4:inst2|inst  ; shift      ; shift    ; None                        ; None                      ; 0.410 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+---------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To              ; To Clock ;
+-------+--------------+------------+---------+-----------------+----------+
; N/A   ; None         ; 0.004 ns   ; srinput ; srg4:inst3|inst ; clk      ;
; N/A   ; None         ; -0.134 ns  ; srinput ; srg4:inst3|inst ; shift    ;
+-------+--------------+------------+---------+-----------------+----------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To      ; From Clock ;
+-------+--------------+------------+------------------+---------+------------+
; N/A   ; None         ; 9.943 ns   ; srg4:inst3|inst3 ; out1[1] ; shift      ;
; N/A   ; None         ; 9.805 ns   ; srg4:inst3|inst3 ; out1[1] ; clk        ;
; N/A   ; None         ; 9.675 ns   ; srg4:inst2|inst1 ; out2[2] ; shift      ;
; N/A   ; None         ; 9.666 ns   ; srg4:inst2|inst2 ; out2[0] ; shift      ;
; N/A   ; None         ; 9.636 ns   ; srg4:inst2|inst2 ; out     ; shift      ;
; N/A   ; None         ; 9.537 ns   ; srg4:inst2|inst1 ; out2[2] ; clk        ;
; N/A   ; None         ; 9.528 ns   ; srg4:inst2|inst2 ; out2[0] ; clk        ;
; N/A   ; None         ; 9.498 ns   ; srg4:inst2|inst2 ; out     ; clk        ;
; N/A   ; None         ; 8.753 ns   ; srg4:inst2|inst  ; out2[3] ; shift      ;
; N/A   ; None         ; 8.615 ns   ; srg4:inst2|inst  ; out2[3] ; clk        ;
; N/A   ; None         ; 8.530 ns   ; srg4:inst3|inst  ; out1[3] ; shift      ;
; N/A   ; None         ; 8.498 ns   ; srg4:inst3|inst2 ; out1[0] ; shift      ;
; N/A   ; None         ; 8.439 ns   ; srg4:inst3|inst1 ; out1[2] ; shift      ;
; N/A   ; None         ; 8.408 ns   ; srg4:inst2|inst3 ; out2[1] ; shift      ;
; N/A   ; None         ; 8.392 ns   ; srg4:inst3|inst  ; out1[3] ; clk        ;
; N/A   ; None         ; 8.360 ns   ; srg4:inst3|inst2 ; out1[0] ; clk        ;
; N/A   ; None         ; 8.301 ns   ; srg4:inst3|inst1 ; out1[2] ; clk        ;
; N/A   ; None         ; 8.270 ns   ; srg4:inst2|inst3 ; out2[1] ; clk        ;
+-------+--------------+------------+------------------+---------+------------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+---------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To              ; To Clock ;
+---------------+-------------+-----------+---------+-----------------+----------+
; N/A           ; None        ; 0.373 ns  ; srinput ; srg4:inst3|inst ; shift    ;
; N/A           ; None        ; 0.235 ns  ; srinput ; srg4:inst3|inst ; clk      ;
+---------------+-------------+-----------+---------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 01 16:53:41 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ep3_2_1 -c ep3_2_1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "shift" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst1" as buffer
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "srg4:inst3|inst2" and destination register "srg4:inst2|inst"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.692 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y4_N11; Fanout = 3; REG Node = 'srg4:inst3|inst2'
            Info: 2: + IC(0.312 ns) + CELL(0.225 ns) = 0.537 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 1; COMB Node = 'FA:inst5|inst4'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.692 ns; Loc. = LCFF_X38_Y4_N29; Fanout = 2; REG Node = 'srg4:inst2|inst'
            Info: Total cell delay = 0.380 ns ( 54.91 % )
            Info: Total interconnect delay = 0.312 ns ( 45.09 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 5.595 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(1.524 ns) + CELL(0.053 ns) = 2.386 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 1; COMB Node = 'inst1'
                Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 4.310 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'inst1~clkctrl'
                Info: 4: + IC(0.667 ns) + CELL(0.618 ns) = 5.595 ns; Loc. = LCFF_X38_Y4_N29; Fanout = 2; REG Node = 'srg4:inst2|inst'
                Info: Total cell delay = 1.480 ns ( 26.45 % )
                Info: Total interconnect delay = 4.115 ns ( 73.55 % )
            Info: - Longest clock path from clock "clk" to source register is 5.595 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(1.524 ns) + CELL(0.053 ns) = 2.386 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 1; COMB Node = 'inst1'
                Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 4.310 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'inst1~clkctrl'
                Info: 4: + IC(0.667 ns) + CELL(0.618 ns) = 5.595 ns; Loc. = LCFF_X38_Y4_N11; Fanout = 3; REG Node = 'srg4:inst3|inst2'
                Info: Total cell delay = 1.480 ns ( 26.45 % )
                Info: Total interconnect delay = 4.115 ns ( 73.55 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "shift" Internal fmax is restricted to 500.0 MHz between source register "srg4:inst3|inst2" and destination register "srg4:inst2|inst"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.692 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y4_N11; Fanout = 3; REG Node = 'srg4:inst3|inst2'
            Info: 2: + IC(0.312 ns) + CELL(0.225 ns) = 0.537 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 1; COMB Node = 'FA:inst5|inst4'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.692 ns; Loc. = LCFF_X38_Y4_N29; Fanout = 2; REG Node = 'srg4:inst2|inst'
            Info: Total cell delay = 0.380 ns ( 54.91 % )
            Info: Total interconnect delay = 0.312 ns ( 45.09 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "shift" to destination register is 5.733 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_F4; Fanout = 1; CLK Node = 'shift'
                Info: 2: + IC(1.560 ns) + CELL(0.154 ns) = 2.524 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 1; COMB Node = 'inst1'
                Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 4.448 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'inst1~clkctrl'
                Info: 4: + IC(0.667 ns) + CELL(0.618 ns) = 5.733 ns; Loc. = LCFF_X38_Y4_N29; Fanout = 2; REG Node = 'srg4:inst2|inst'
                Info: Total cell delay = 1.582 ns ( 27.59 % )
                Info: Total interconnect delay = 4.151 ns ( 72.41 % )
            Info: - Longest clock path from clock "shift" to source register is 5.733 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_F4; Fanout = 1; CLK Node = 'shift'
                Info: 2: + IC(1.560 ns) + CELL(0.154 ns) = 2.524 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 1; COMB Node = 'inst1'
                Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 4.448 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'inst1~clkctrl'
                Info: 4: + IC(0.667 ns) + CELL(0.618 ns) = 5.733 ns; Loc. = LCFF_X38_Y4_N11; Fanout = 3; REG Node = 'srg4:inst3|inst2'
                Info: Total cell delay = 1.582 ns ( 27.59 % )
                Info: Total interconnect delay = 4.151 ns ( 72.41 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "srg4:inst3|inst" (data pin = "srinput", clock pin = "clk") is 0.004 ns
    Info: + Longest pin to register delay is 5.509 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 1; PIN Node = 'srinput'
        Info: 2: + IC(4.336 ns) + CELL(0.309 ns) = 5.509 ns; Loc. = LCFF_X38_Y4_N19; Fanout = 2; REG Node = 'srg4:inst3|inst'
        Info: Total cell delay = 1.173 ns ( 21.29 % )
        Info: Total interconnect delay = 4.336 ns ( 78.71 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 5.595 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(1.524 ns) + CELL(0.053 ns) = 2.386 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 1; COMB Node = 'inst1'
        Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 4.310 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'inst1~clkctrl'
        Info: 4: + IC(0.667 ns) + CELL(0.618 ns) = 5.595 ns; Loc. = LCFF_X38_Y4_N19; Fanout = 2; REG Node = 'srg4:inst3|inst'
        Info: Total cell delay = 1.480 ns ( 26.45 % )
        Info: Total interconnect delay = 4.115 ns ( 73.55 % )
Info: tco from clock "shift" to destination pin "out1[1]" through register "srg4:inst3|inst3" is 9.943 ns
    Info: + Longest clock path from clock "shift" to source register is 5.733 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_F4; Fanout = 1; CLK Node = 'shift'
        Info: 2: + IC(1.560 ns) + CELL(0.154 ns) = 2.524 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 1; COMB Node = 'inst1'
        Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 4.448 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'inst1~clkctrl'
        Info: 4: + IC(0.667 ns) + CELL(0.618 ns) = 5.733 ns; Loc. = LCFF_X38_Y4_N21; Fanout = 2; REG Node = 'srg4:inst3|inst3'
        Info: Total cell delay = 1.582 ns ( 27.59 % )
        Info: Total interconnect delay = 4.151 ns ( 72.41 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y4_N21; Fanout = 2; REG Node = 'srg4:inst3|inst3'
        Info: 2: + IC(2.164 ns) + CELL(1.952 ns) = 4.116 ns; Loc. = PIN_E6; Fanout = 0; PIN Node = 'out1[1]'
        Info: Total cell delay = 1.952 ns ( 47.42 % )
        Info: Total interconnect delay = 2.164 ns ( 52.58 % )
Info: th for register "srg4:inst3|inst" (data pin = "srinput", clock pin = "shift") is 0.373 ns
    Info: + Longest clock path from clock "shift" to destination register is 5.733 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_F4; Fanout = 1; CLK Node = 'shift'
        Info: 2: + IC(1.560 ns) + CELL(0.154 ns) = 2.524 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 1; COMB Node = 'inst1'
        Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 4.448 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'inst1~clkctrl'
        Info: 4: + IC(0.667 ns) + CELL(0.618 ns) = 5.733 ns; Loc. = LCFF_X38_Y4_N19; Fanout = 2; REG Node = 'srg4:inst3|inst'
        Info: Total cell delay = 1.582 ns ( 27.59 % )
        Info: Total interconnect delay = 4.151 ns ( 72.41 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.509 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 1; PIN Node = 'srinput'
        Info: 2: + IC(4.336 ns) + CELL(0.309 ns) = 5.509 ns; Loc. = LCFF_X38_Y4_N19; Fanout = 2; REG Node = 'srg4:inst3|inst'
        Info: Total cell delay = 1.173 ns ( 21.29 % )
        Info: Total interconnect delay = 4.336 ns ( 78.71 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Sat Dec 01 16:53:41 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


