Library {
  Name			  "milstd_library"
  Version		  6.0
  SaveDefaultBlockParams  on
  LibraryLinkDisplay	  "none"
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Tue Jul 08 12:57:08 2003"
  Creator		  "arodrigu"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "arodrigu"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Mar 08 14:25:04 2004"
  ModelVersionFormat	  "2.%<AutoIncrement:85>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ProdHWDeviceType	  "32-bit Generic"
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.0.3"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.0.3"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.0.3"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsOut"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.3"
	  BlockReduction	  on
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  ConditionalExecOptimization "on_for_testing"
	  InlineParams		  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.0.3"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg on
	  CheckExecutionContextRuntimeOutputMsg	on
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.0.3"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.0.3"
	  UpdateModelReferenceTargets "IfOutOfDate"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.3"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		8
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.3"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"LifeSpan"
		Cell			"NoFixptDivByZeroProtection"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.3"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	Simulink.SFSimCC {
	  $ObjectID		  11
	  Version		  "1.0.3"
	  SFSimApplyToAllLibs	  on
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SFSimBuildMode	  "Incremental"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      ShowOutputPort	      off
      ZeroCross		      on
    }
    Block {
      BlockType		      FrameConversion
      OutFrame		      "Frame based"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Lookup2D
      RowIndex		      "[0 1]"
      ColumnIndex	      "[0 1]"
      OutputValues	      "[0 0;0 0]"
      LookUpMeth	      "Interpolation-Extrapolation"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
      LUTDesignTableMode      "Redesign Table"
      LUTDesignDataSource     "Block Dialog"
      LUTDesignFunctionName   "sqrt(x)"
      LUTDesignUseExistingBP  on
      LUTDesignRelError	      "0.01"
      LUTDesignAbsError	      "1e-6"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Selector
      InputType		      "Vector"
      IndexMode		      "One-based"
      ElementSrc	      "Internal"
      Elements		      "1"
      RowSrc		      "Internal"
      Rows		      "1"
      ColumnSrc		      "Internal"
      Columns		      "1"
      InputPortWidth	      "-1"
      IndexIsStartValue	      off
      OutputPortSize	      "1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutDataTypeMode	      "Inherit via internal rule"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "milstd_library"
    Location		    [32, 75, 1007, 692]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "Data Sequence\nRandomizing Generator"
      Ports		      [0, 1]
      Position		      [345, 534, 430, 576]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      Port {
	PortNumber		1
	Name			"Randomizing\nSequence"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
	ShowSigGenPortName	on
      }
      System {
	Name			"Data Sequence\nRandomizing Generator"
	Location		[56, 174, 891, 577]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Bit to Integer\nConverter"
	  Ports			  [1, 1]
	  Position		  [630, 123, 710, 167]
	  SourceBlock		  "commutil2/Bit to Integer\nConverter"
	  SourceType		  "Bit to Integer Converter"
	  nbits			  "3"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Frame Status\nConversion"
	  Ports			  [1, 1]
	  Position		  [60, 332, 110, 368]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "dspsigattribs/Frame Status\nConversion"
	  SourceType		  "Frame Status Conversion"
	  ShowPortLabels	  off
	  growRefPort		  off
	  outframe		  "Frame-based"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Frame Status\nConversion1"
	  Ports			  [1, 1]
	  Position		  [485, 127, 535, 163]
	  ShowName		  off
	  SourceBlock		  "dspsigattribs/Frame Status\nConversion"
	  SourceType		  "Frame Status Conversion"
	  ShowPortLabels	  off
	  growRefPort		  off
	  outframe		  "Frame-based"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Matrix\nConcatenation"
	  Ports			  [3, 1]
	  Position		  [315, 114, 355, 176]
	  ShowName		  off
	  SourceBlock		  "simulink/Math\nOperations/Matrix\nConcatena"
"tion"
	  SourceType		  "Matrix Concatenation"
	  numInports		  "3"
	  catMethod		  "Horizontal"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PN Sequence\nGenerator1"
	  Ports			  [1, 1]
	  Position		  [75, 123, 155, 167]
	  SourceBlock		  "commseqgen2/PN Sequence\nGenerator"
	  SourceType		  "PN Sequence Generator"
	  poly			  "[12 6 4 1 0]"
	  ini_sta		  "[zeros(1,11) 1]"
	  shift			  "3664"
	  Ts			  "1/2400/8"
	  frameBased		  on
	  sampPerFrame		  "40*8"
	  reset			  on
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PN Sequence\nGenerator2"
	  Ports			  [1, 1]
	  Position		  [75, 213, 155, 257]
	  SourceBlock		  "commseqgen2/PN Sequence\nGenerator"
	  SourceType		  "PN Sequence Generator"
	  poly			  "[12 6 4 1 0]"
	  ini_sta		  "[zeros(1,11) 1]"
	  shift			  "1506"
	  Ts			  "1/2400/8"
	  frameBased		  on
	  sampPerFrame		  "40*8"
	  reset			  on
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PN Sequence\nGenerator3"
	  Ports			  [1, 1]
	  Position		  [75, 33, 155, 77]
	  SourceBlock		  "commseqgen2/PN Sequence\nGenerator"
	  SourceType		  "PN Sequence Generator"
	  poly			  "[12 6 4 1 0]"
	  ini_sta		  "[zeros(1,11) 1]"
	  shift			  "3663"
	  Ts			  "1/2400/8"
	  frameBased		  on
	  sampPerFrame		  "40*8"
	  reset			  on
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reset after\n160 symbols"
	  Ports			  [0, 1]
	  Position		  [165, 320, 235, 380]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  SourceBlock		  "dspswit3/Counter"
	  SourceType		  "Counter"
	  Direction		  "Down"
	  CountEvent		  "Free running"
	  CounterSize		  "User defined"
	  MaxCount		  "160/40+1"
	  InitialCount		  "160/40+1"
	  Output		  "Hit"
	  HitValue		  "1"
	  ResetInput		  off
	  SamplesPerFrame	  "1"
	  Ts			  "40/2400"
	  CntDtype		  "double"
	  HitDtype		  "Logical"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reshape"
	  Ports			  [1, 1]
	  Position		  [560, 133, 590, 157]
	  SourceBlock		  "simulink/Math\nOperations/Reshape"
	  SourceType		  "Reshape"
	  OutputDimensionality	  "Column vector"
	  OutputDimensions	  "[1,1]"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Selector
	  Name			  "Selector1"
	  Ports			  [1, 1]
	  Position		  [185, 36, 235, 74]
	  Elements		  "[8:8:40*8]"
	  InputPortWidth	  "40*8"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortNumber		    1
	    Name		    "MSB"
	    PropagatedSignals	    ", , , , , , , , , , , , , , , , , , , , ,"
" , , , , , , , , , , , , , , , , , , "
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Selector
	  Name			  "Selector2"
	  Ports			  [1, 1]
	  Position		  [185, 126, 235, 164]
	  Elements		  "[8:8:40*8]"
	  InputPortWidth	  "40*8"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortNumber		    1
	    Name		    "Middle\nBit"
	    PropagatedSignals	    ", , , , , , , , , , , , , , , , , , , , ,"
" , , , , , , , , , , , , , , , , , , "
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Selector
	  Name			  "Selector3"
	  Ports			  [1, 1]
	  Position		  [185, 216, 235, 254]
	  Elements		  "[8:8:40*8]"
	  InputPortWidth	  "40*8"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortNumber		    1
	    Name		    "LSB"
	    PropagatedSignals	    ", , , , , , , , , , , , , , , , , , , , ,"
" , , , , , , , , , , , , , , , , , , "
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Transpose"
	  Ports			  [1, 1]
	  Position		  [400, 125, 455, 165]
	  SourceBlock		  "dspmtrx3/Transpose"
	  SourceType		  "Transpose"
	  Hermitian		  off
	  overflowFlag		  on
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "randSeq"
	  Position		  [740, 138, 770, 152]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "PN Sequence\nGenerator2"
	  SrcPort		  1
	  DstBlock		  "Selector3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PN Sequence\nGenerator1"
	  SrcPort		  1
	  DstBlock		  "Selector2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PN Sequence\nGenerator3"
	  SrcPort		  1
	  DstBlock		  "Selector1"
	  DstPort		  1
	}
	Line {
	  Name			  "MSB"
	  Labels		  [0, 0]
	  SrcBlock		  "Selector1"
	  SrcPort		  1
	  Points		  [60, 0]
	  DstBlock		  "Matrix\nConcatenation"
	  DstPort		  1
	}
	Line {
	  Name			  "Middle\nBit"
	  Labels		  [0, 0]
	  SrcBlock		  "Selector2"
	  SrcPort		  1
	  DstBlock		  "Matrix\nConcatenation"
	  DstPort		  2
	}
	Line {
	  Name			  "LSB"
	  Labels		  [0, 0]
	  SrcBlock		  "Selector3"
	  SrcPort		  1
	  Points		  [40, 0; 0, -70]
	  DstBlock		  "Matrix\nConcatenation"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Bit to Integer\nConverter"
	  SrcPort		  1
	  DstBlock		  "randSeq"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reset after\n160 symbols"
	  SrcPort		  1
	  DstBlock		  "Frame Status\nConversion"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Frame Status\nConversion"
	  SrcPort		  1
	  Points		  [-25, 0; 0, -115]
	  Branch {
	    Points		    [0, -90]
	    Branch {
	      Points		      [0, -90]
	      DstBlock		      "PN Sequence\nGenerator3"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "PN Sequence\nGenerator1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "PN Sequence\nGenerator2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Matrix\nConcatenation"
	  SrcPort		  1
	  DstBlock		  "Transpose"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transpose"
	  SrcPort		  1
	  DstBlock		  "Frame Status\nConversion1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reshape"
	  SrcPort		  1
	  DstBlock		  "Bit to Integer\nConverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Frame Status\nConversion1"
	  SrcPort		  1
	  DstBlock		  "Reshape"
	  DstPort		  1
	}
	Annotation {
	  Name			  "\"The  data  sequence  randomizing  generat"
"or  shall  be  a  12  bit  shift  register  with  the  functional \nconfigura"
"tion shown on figure 6. At the start of the data phase, the shift register sh"
"all be loaded \nwith the initial pattern shown in figure 6 (101110101101 (bin"
"ary) or BAD (hexadecimal)) and \nadvanced eight times. The resulting three bi"
"ts, as shown, shall be used to supply the scrambler \nwith a number from 0 to"
" 7. The shift register shall be shifted eight times each time a new three \nb"
"it number is required  (every transmit symbol period). After 160 transmit sym"
"bols, the shift \nregister shall be reset to BAD (hexadecimal) prior to the e"
"ight shifts. \"\n\nSource: MIL-STD-188-110B: Interoperability and Performance"
" Standards for Data Modems, \nU.S. Department of Defense, 2000."
	  Position		  [342, 301]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DeScrambler - complex"
      Ports		      [2, 1]
      Position		      [725, 420, 820, 475]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Descrambler\\n')\nport_label('input',1,''"
");\nport_label('input',2,'rndSeq');"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      System {
	Name			"DeScrambler - complex"
	Location		[60, 293, 722, 507]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "dataIn"
	  Position		  [15, 33, 45, 47]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "randSeq"
	  Position		  [15, 123, 45, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "M-PSK\nModulator\nBaseband"
	  Ports			  [1, 1]
	  Position		  [155, 105, 235, 155]
	  SourceBlock		  "commdigbbndpm2/M-PSK\nModulator\nBaseband"
	  SourceType		  "M-PSK Modulator Baseband"
	  M			  "8"
	  InType		  "Integer"
	  Enc			  "Binary"
	  Ph			  "0"
	  numSamp		  "1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Product2"
	  Ports			  [2, 1]
	  Position		  [350, 31, 375, 64]
	  ShowName		  off
	  RndMeth		  "Floor"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Math
	  Name			  "conj2"
	  Ports			  [1, 1]
	  Position		  [265, 115, 295, 145]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Operator		  "conj"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "dataOut"
	  Position		  [560, 43, 590, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Product2"
	  SrcPort		  1
	  DstBlock		  "dataOut"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conj2"
	  SrcPort		  1
	  Points		  [0, -75]
	  DstBlock		  "Product2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "M-PSK\nModulator\nBaseband"
	  SrcPort		  1
	  DstBlock		  "conj2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "randSeq"
	  SrcPort		  1
	  DstBlock		  "M-PSK\nModulator\nBaseband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dataIn"
	  SrcPort		  1
	  DstBlock		  "Product2"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Scrambler can be seen as a phase rotation u"
"sing a known\npattern defined by the randomizing sequence. Therefore,\nthe de"
"scrambling can be implemented as a derotation of the\nRx signal."
	  Position		  [346, 152]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Deinterleave Matrix"
      Ports		      [1, 1]
      Position		      [340, 330, 440, 380]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Deinterleave\\nMatrix')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Deinterleave Matrix"
	Location		[218, 414, 709, 536]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bits"
	  Position		  [25, 48, 55, 62]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Buffer"
	  Ports			  [1, 1]
	  Position		  [295, 30, 345, 80]
	  SourceBlock		  "dspbuff3/Buffer"
	  SourceType		  "Buffer"
	  N			  "milstd.rate*milstd.repFactor*2*0.2"
	  V			  "0"
	  ic			  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "General Block\nDeinterleaver"
	  Ports			  [1, 1]
	  Position		  [140, 28, 220, 82]
	  SourceBlock		  "commblkintrlv2/General Block\nDeinterleaver"
	  SourceType		  "General Block Deinterleaver"
	  elements		  "milstd.interTable %Column vector"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "chSymb"
	  Position		  [410, 48, 440, 62]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "bits"
	  SrcPort		  1
	  DstBlock		  "General Block\nDeinterleaver"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "General Block\nDeinterleaver"
	  SrcPort		  1
	  DstBlock		  "Buffer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Buffer"
	  SrcPort		  1
	  DstBlock		  "chSymb"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Extract Unknown Data"
      Ports		      [1, 2]
      Position		      [600, 422, 700, 473]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Extract\\nUnknown Data')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Extract Unknown Data"
	Location		[264, 430, 841, 639]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "dataIn"
	  Position		  [30, 103, 60, 117]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Buffer"
	  Ports			  [1, 1]
	  Position		  [300, 105, 350, 155]
	  SourceBlock		  "dspbuff3/Buffer"
	  SourceType		  "Buffer"
	  N			  "milstd.rate*2*milstd.interl*milstd.repFacto"
"r*3/milstd.bitsToSym"
	  V			  "0"
	  ic			  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Multiport\nSelector"
	  Ports			  [1, 2]
	  Position		  [115, 64, 170, 151]
	  ShowName		  off
	  SourceBlock		  "dspindex/Multiport\nSelector"
	  SourceType		  "Multiport Selector"
	  rowsOrCols		  "Rows"
	  idxCellArray		  "{ [1:60],[61:120]}"
	  idxErrMode		  "Clip Index"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Unknown Data"
	  Position		  [415, 123, 445, 137]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Known Data"
	  Position		  [240, 78, 270, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "dataIn"
	  SrcPort		  1
	  DstBlock		  "Multiport\nSelector"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Multiport\nSelector"
	  SrcPort		  1
	  DstBlock		  "Known Data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Multiport\nSelector"
	  SrcPort		  2
	  DstBlock		  "Buffer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Buffer"
	  SrcPort		  1
	  DstBlock		  "Unknown Data"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FEC Decoder"
      Ports		      [2, 1]
      Position		      [565, 194, 665, 236]
      ShowPortLabels	      off
      BlockChoice	      "Rate 1/2 FEC Decoder"
      TemplateBlock	      "self"
      MemberBlocks	      "Rate 1/2 FEC Decoder,Rate 1/2 FEC Decoder with "
"Derepetition"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      System {
	Name			"FEC Decoder"
	Location		[148, 182, 646, 482]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "inCodedBits"
	  Position		  [20, 40, 40, 60]
	  ForegroundColor	  "yellow"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Rst"
	  Position		  [20, 80, 40, 100]
	  ForegroundColor	  "yellow"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rate 1/2 FEC\nDecoder"
	  Ports			  [2, 1]
	  Position		  [100, 40, 140, 80]
	  SourceBlock		  "milstd_library/Rate 1//2 FEC\nDecoder"
	  SourceType		  "Unknown"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "outBits"
	  Position		  [200, 40, 220, 60]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "inCodedBits"
	  SrcPort		  1
	  DstBlock		  "Rate 1/2 FEC\nDecoder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rst"
	  SrcPort		  1
	  DstBlock		  "Rate 1/2 FEC\nDecoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Rate 1/2 FEC\nDecoder"
	  SrcPort		  1
	  DstBlock		  "outBits"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FEC Encoder"
      Ports		      [1, 1]
      Position		      [565, 94, 665, 136]
      ShowPortLabels	      off
      BlockChoice	      "Rate 1/2 FEC Encoder"
      TemplateBlock	      "self"
      MemberBlocks	      "Rate 1/2 FEC Encoder,Rate 1/2 FEC Encoder with "
"Repetition"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"FEC Encoder"
	Location		[148, 182, 646, 482]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "inBits"
	  Position		  [20, 40, 40, 60]
	  ForegroundColor	  "yellow"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rate 1/2 FEC\nEncoder"
	  Ports			  [1, 1]
	  Position		  [100, 40, 140, 80]
	  SourceBlock		  "milstd_library/Rate 1//2 FEC\nEncoder"
	  SourceType		  "Unknown"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "outCodedBits"
	  Position		  [200, 40, 220, 60]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "inBits"
	  SrcPort		  1
	  DstBlock		  "Rate 1/2 FEC\nEncoder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rate 1/2 FEC\nEncoder"
	  SrcPort		  1
	  DstBlock		  "outCodedBits"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Frame\nAlignment"
      Ports		      [1, 1]
      Position		      [855, 330, 915, 380]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Frame\\nAlignment')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Frame\nAlignment"
	Location		[348, 205, 863, 388]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 48, 55, 62]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Buffer"
	  Ports			  [1, 1]
	  Position		  [295, 30, 345, 80]
	  SourceBlock		  "dspbuff3/Buffer"
	  SourceType		  "Buffer"
	  N			  "1200*milstd.interl"
	  V			  "0"
	  ic			  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [95, 35, 150, 75]
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1200*milstd.interl-20"
	  ic_detail		  "off"
	  dif_ic_for_ch		  "off"
	  dif_ic_for_dly	  "off"
	  ic			  "0"
	  reset_popup		  "None"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [455, 48, 485, 62]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "Buffer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Buffer"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Annotation {
	  Name			  "This block collects a block\nof data equal "
"to size of the interleaver\nmatrix depending on the data rate and\ninterleave"
"r length"
	  Position		  [347, 137]
	  ForegroundColor	  "blue"
	}
	Annotation {
	  Name			  "This extra delay is intended to\nalign the "
"signal to the beginning of\nthe interleaver frame"
	  Position		  [124, 137]
	  ForegroundColor	  "blue"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Insert Known Data"
      Ports		      [2, 1]
      Position		      [475, 422, 570, 473]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Insert\\nKnown Data')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      System {
	Name			"Insert Known Data"
	Location		[235, 186, 717, 421]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Unknown Data"
	  Position		  [30, 78, 60, 92]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Known Data"
	  Position		  [30, 33, 60, 47]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Buffer"
	  Ports			  [1, 1]
	  Position		  [115, 60, 165, 110]
	  SourceBlock		  "dspbuff3/Buffer"
	  SourceType		  "Buffer"
	  N			  "20*3"
	  V			  "0"
	  ic			  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Matrix\nConcatenation"
	  Ports			  [2, 1]
	  Position		  [235, 25, 265, 80]
	  ShowName		  off
	  SourceBlock		  "simulink/Math\nOperations/Matrix\nConcatena"
"tion"
	  SourceType		  "Matrix Concatenation"
	  numInports		  "2"
	  catMethod		  "Vertical"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "dataOut"
	  Position		  [305, 48, 335, 62]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Buffer"
	  SrcPort		  1
	  Points		  [35, 0; 0, -20]
	  DstBlock		  "Matrix\nConcatenation"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Known Data"
	  SrcPort		  1
	  DstBlock		  "Matrix\nConcatenation"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Matrix\nConcatenation"
	  SrcPort		  1
	  DstBlock		  "dataOut"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unknown Data"
	  SrcPort		  1
	  DstBlock		  "Buffer"
	  DstPort		  1
	}
	Annotation {
	  Name			  "\"During  the  data  phase,  the  transmit "
" waveform  shall  contain  both  message  information \n(UNKNOWN DATA) and ch"
"annel probes (KNOWN DATA), that is, training bits reserved for \nchannel equa"
"lization by the distant receive modem. (from 5.3.2.2.2 Data phase).\"\n\nSour"
"ce: MIL-STD-188-110B: Interoperability and Performance Standards for Data Mod"
"ems, \nU.S. Department of Defense, 2000."
	  Position		  [17, 177]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Interleave Matrix"
      Ports		      [1, 1]
      Position		      [220, 330, 315, 380]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Interleave\\nMatrix')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Interleave Matrix"
	Location		[107, 175, 848, 631]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bits"
	  Position		  [60, 48, 90, 62]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Buffer"
	  Ports			  [1, 1]
	  Position		  [115, 30, 165, 80]
	  SourceBlock		  "dspbuff3/Buffer"
	  SourceType		  "Buffer"
	  N			  "milstd.rate*milstd.interl*milstd.repFactor*"
"2 % x2 because of coding rate"
	  V			  "0"
	  ic			  "0"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Long Interleaver"
	  Ports			  [1, 1]
	  Position		  [215, 28, 295, 82]
	  SourceBlock		  "commblkintrlv2/General Block\nInterleaver"
	  SourceType		  "General Block Interleaver"
	  elements		  "milstd.interTable %Column vector"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Plot Interleave Mapping"
	  Ports			  []
	  Position		  [380, 115, 484, 160]
	  BackgroundColor	  "yellow"
	  DropShadow		  on
	  OpenFcn		  "figure;                                    "
"      \nnumRow = 40;                                     \nnumCol = length(mi"
"lstd.interTable)/numRow;       \nplot([0:numRow*numCol-1],milstd.interTable,'"
"b.');\naxis([0 numRow*numCol-1 0 numRow*numCol-1]);     \ntitle('Interleaver "
"Mapping');                    \nxlabel('Input index');                       "
"    \nylabel('Output index');                          "
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskDisplay		  "disp('Interleave\\nMapping')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Plot Interleave Mapping"
	    Location		    [414, 434, 634, 536]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "chSymb"
	  Position		  [370, 48, 400, 62]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Long Interleaver"
	  SrcPort		  1
	  DstBlock		  "chSymb"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Buffer"
	  SrcPort		  1
	  DstBlock		  "Long Interleaver"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bits"
	  SrcPort		  1
	  DstBlock		  "Buffer"
	  DstPort		  1
	}
	Annotation {
	  Name			  "\"Unknown data bits shall be loaded into th"
"e interleaver matrix starting at column zero as follows: \nthe first bit is l"
"oaded into row 0, the next bit is loaded into row 9, the third bit is loaded "
"into row 18, and the fourth \nbit into row 27. Thus, the row location for the"
" bits increases by 9 modulo 40. This process continues until all 40 rows \nar"
"e loaded. The load then advances to column 1 and the process is repeated unti"
"l the matrix block is filled. This procedure \nshall be followed for both lon"
"g and short interleave settings. (from 5.3.2.3.4 Interleave load). \n\nTo mai"
"ntain the interleave delay at a constant value, the block size shall be scale"
"d by bit rate. TABLES X lists the interleaver \nmatrix dimensions (rows and c"
"olumns) that shall be allocated for each requir d bit rate and interleave del"
"ay.\n\nThe fetching sequence for all rates shall start with the first bit bei"
"ng taken from row zero, column zero. The location of \neach successive fetche"
"d bit shall be determined by incrementing the row by one and decrementing the"
" column \nnumber by 17 (modulo number of columns in the interleaver matrix). "
" (from 5.3.2.3.5 Interleave fetch).\"\n\nSource: MIL-STD-188-110B: Interopera"
"bility and Performance Standards for Data Modems, U.S. Department of Defense,"
" 2000."
	  Position		  [49, 336]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
	Annotation {
	  Name			  "Double-click on the block to \nplot the int"
"erleave mapping from\ninput indices to output indices"
	  Position		  [513, 137]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Known Data Generator"
      Ports		      [0, 1]
      Position		      [225, 534, 310, 576]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      System {
	Name			"Known Data Generator"
	Location		[187, 174, 946, 379]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Scope
	  Name			  "Channel Probe Clk"
	  Ports			  [1]
	  Position		  [445, 26, 480, 74]
	  Location		  [184, 395, 925, 666]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  TimeRange		  "19.2"
	  DataFormat		  "Structure"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "D1 and D2\nGenerator"
	  Ports			  [2, 1, 1]
	  Position		  [225, 74, 325, 136]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskInitialization	  "% Loads lookup table for D1 and D2 bits in "
"preamble sequence\n% according to MIL-STD-188-110B TABLE XV\n% D1 Lookup tabl"
"e:\nD1Table = ones(7,2);\nD1Table(:,1) = [ 7 6 6 6 6 7 7]';\nD1Table(:,2) = ["
" 0 4 4 4 4 5 5]';\n\n% D1 Lookup table:\nD2Table = ones(7,2);\nD2Table(:,1) ="
" [6 4 5 6 7 4 5]';\nD2Table(:,2) = [0 4 5 6 7 4 5]';\n\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    3
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "D1 and D2\nGenerator"
	    Location		    [8, 74, 960, 628]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "DataRate"
	      Position		      [25, 228, 55, 242]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "IntLength"
	      Position		      [25, 308, 55, 322]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      [0, 1]
	      Position		      [270, 280, 290, 300]
	      StatesWhenEnabling      "reset"
	      ShowOutputPort	      on
	    }
	    Block {
	      BlockType		      Display
	      Name		      "Channel symbol for D1"
	      Ports		      [1]
	      Position		      [575, 40, 660, 160]
	      Decimation	      "1"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Display
	      Name		      "Channel symbol for D2"
	      Ports		      [1]
	      Position		      [555, 380, 640, 500]
	      Decimation	      "1"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Channel symbol mapping\nfor sync preamb"
"le"
	      Ports		      [1, 1]
	      Position		      [365, 72, 420, 128]
	      SourceBlock	      "simulink/Look-Up\nTables/Direct Look-Up"
"\nTable (n-D)"
	      SourceType	      "LookupNDDirect"
	      maskTabDims	      "2"
	      explicitNumDims	      "1"
	      outDims		      "Column"
	      tabIsInput	      "off"
	      mxTable		      "milstd.chSymMapping"
	      clipFlag		      "Error"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Channel symbol mapping\nfor sync preamb"
"le1"
	      Ports		      [1, 1]
	      Position		      [360, 412, 415, 468]
	      NamePlacement	      "alternate"
	      SourceBlock	      "simulink/Look-Up\nTables/Direct Look-Up"
"\nTable (n-D)"
	      SourceType	      "LookupNDDirect"
	      maskTabDims	      "2"
	      explicitNumDims	      "1"
	      outDims		      "Column"
	      tabIsInput	      "off"
	      mxTable		      "milstd.chSymMapping"
	      clipFlag		      "Warning"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Cumulative\nSum"
	      Ports		      [1, 1]
	      Position		      [320, 272, 400, 308]
	      ShowName		      off
	      SourceBlock	      "dspmathops/Cumulative\nSum"
	      SourceType	      "Cumulative Sum"
	      dim		      "Channels (running sum)"
	      reset_popup	      "None"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Display
	      Name		      "D1"
	      Ports		      [1]
	      Position		      [320, 175, 410, 205]
	      Decimation	      "1"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Lookup2D
	      Name		      "D1Table\nAssignment Symbol"
	      Position		      [220, 72, 275, 123]
	      DialogController	      "Simulink.DDGSource"
	      RowIndex		      "[1:7]"
	      ColumnIndex	      "[1:2]"
	      OutputValues	      "milstd.D1Table"
	      InputSameDT	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Display
	      Name		      "D2"
	      Ports		      [1]
	      Position		      [330, 485, 420, 515]
	      Decimation	      "1"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Lookup2D
	      Name		      "D2 Table\nAssignment Symbol"
	      Position		      [220, 412, 275, 463]
	      DialogController	      "Simulink.DDGSource"
	      RowIndex		      "[1:7]"
	      ColumnIndex	      "[1:2]"
	      OutputValues	      "milstd.D2Table"
	      InputSameDT	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Frame Status\nConversion"
	      Ports		      [1, 1]
	      Position		      [85, 217, 135, 253]
	      ShowName		      off
	      SourceBlock	      "dspsigattribs/Frame Status\nConversion"
	      SourceType	      "Frame Status Conversion"
	      growRefPort	      "off"
	      outframe		      "Sample-based"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Frame Status\nConversion1"
	      Ports		      [1, 1]
	      Position		      [85, 297, 135, 333]
	      ShowName		      off
	      SourceBlock	      "dspsigattribs/Frame Status\nConversion"
	      SourceType	      "Frame Status Conversion"
	      growRefPort	      "off"
	      outframe		      "Sample-based"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Frame Status\nConversion2"
	      Ports		      [1, 1]
	      Position		      [455, 145, 505, 185]
	      Orientation	      "down"
	      ShowName		      off
	      SourceBlock	      "dspsigattribs/Frame Status\nConversion"
	      SourceType	      "Frame Status Conversion"
	      growRefPort	      "off"
	      outframe		      "Frame-based"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Frame Status\nConversion3"
	      Ports		      [1, 1]
	      Position		      [455, 345, 505, 385]
	      Orientation	      "up"
	      ShowName		      off
	      SourceBlock	      "dspsigattribs/Frame Status\nConversion"
	      SourceType	      "Frame Status Conversion"
	      growRefPort	      "off"
	      outframe		      "Frame-based"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      Position		      [420, 275, 450, 305]
	      ShowName		      off
	      Gain		      "-1"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Integer to Bit\nConverter"
	      Ports		      [1, 1]
	      Position		      [780, 268, 860, 312]
	      SourceBlock	      "commutil2/Integer to Bit\nConverter"
	      SourceType	      "Integer to Bit Converter"
	      nbits		      "3"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Pad"
	      Ports		      [1, 1]
	      Position		      [700, 272, 745, 308]
	      SourceBlock	      "dspsigops/Pad"
	      SourceType	      "Pad"
	      padVal		      "0"
	      padSigAt		      "End"
	      padAlong		      "Columns"
	      padNumOutRowsSpecMethod "User-specified"
	      numOutRows	      "20"
	      padNumOutColsSpecMethod "User-specified"
	      numOutCols	      "1"
	      trunc_flag	      "None"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Repeat Sequence x2"
	      Ports		      [1, 1]
	      Position		      [585, 265, 660, 315]
	      ShowName		      off
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      PropExecContextAcrossSSBoundary on
	      RTWSystemCode	      "Auto"
	      MaskDisplay	      "disp('Repeat\\nSequence x2')"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      System {
		Name			"Repeat Sequence x2"
		Location		[164, 210, 704, 339]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 43, 55, 57]
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Math
		  Name			  "Math\nFunction"
		  Ports			  [1, 1]
		  Position		  [275, 35, 305, 65]
		  ShowName		  off
		  Operator		  "transpose"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Math
		  Name			  "Math\nFunction1"
		  Ports			  [1, 1]
		  Position		  [80, 35, 110, 65]
		  ShowName		  off
		  Operator		  "transpose"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Repeat"
		  Ports			  [1, 1]
		  Position		  [150, 30, 230, 70]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "dspsigops/Repeat"
		  SourceType		  "Repeat"
		  N			  "2"
		  ic			  "0"
		  mode			  "Maintain input frame rate"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reshape"
		  Ports			  [1, 1]
		  Position		  [345, 38, 375, 62]
		  ShowName		  off
		  SourceBlock		  "simulink/Math\nOperations/Reshape"
		  SourceType		  "Reshape"
		  OutputDimensionality	  "Column vector"
		  OutputDimensions	  "[1,1]"
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [430, 43, 460, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		  Port {
		    PortType		    0
		    PortNumber		    1
		    ShowSigGenPortName	    on
		  }
		}
		Line {
		  SrcBlock		  "Repeat"
		  SrcPort		  1
		  DstBlock		  "Math\nFunction"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Math\nFunction"
		  SrcPort		  1
		  DstBlock		  "Reshape"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Math\nFunction1"
		  SrcPort		  1
		  DstBlock		  "Repeat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Math\nFunction1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reshape"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch"
	      Position		      [520, 256, 555, 324]
	      Threshold		      "-1.5"
	      InputSameDT	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		2
		ShowSigGenPortName	on
	      }
	      Port {
		PortType		0
		PortNumber		3
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "D1-D2"
	      Position		      [890, 283, 920, 297]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      OutputWhenDisabled      "reset"
	      InitialOutput	      "0"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "DataRate"
	      SrcPort		      1
	      DstBlock		      "Frame Status\nConversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "IntLength"
	      SrcPort		      1
	      DstBlock		      "Frame Status\nConversion1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "D1Table\nAssignment Symbol"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Channel symbol mapping\nfor sync prea"
"mble"
		DstPort			1
	      }
	      Branch {
		Points			[0, 90]
		DstBlock		"D1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "D2 Table\nAssignment Symbol"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"Channel symbol mapping\nfor sync prea"
"mble1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"D2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Channel symbol mapping\nfor sync preamb"
"le"
	      SrcPort		      1
	      Points		      [0, 0; 55, 0]
	      Branch {
		DstBlock		"Channel symbol for D1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Frame Status\nConversion2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Channel symbol mapping\nfor sync preamb"
"le1"
	      SrcPort		      1
	      Points		      [0, 0; 60, 0]
	      Branch {
		DstBlock		"Channel symbol for D2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Frame Status\nConversion3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Frame Status\nConversion"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, 190]
		DstBlock		"D2 Table\nAssignment Symbol"
		DstPort			1
	      }
	      Branch {
		Points			[0, -150]
		DstBlock		"D1Table\nAssignment Symbol"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Frame Status\nConversion1"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, 135]
		DstBlock		"D2 Table\nAssignment Symbol"
		DstPort			2
	      }
	      Branch {
		Points			[0, -205]
		DstBlock		"D1Table\nAssignment Symbol"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Repeat Sequence x2"
	      SrcPort		      1
	      DstBlock		      "Pad"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Pad"
	      SrcPort		      1
	      DstBlock		      "Integer to Bit\nConverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch"
	      SrcPort		      1
	      DstBlock		      "Repeat Sequence x2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Frame Status\nConversion3"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "Switch"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Frame Status\nConversion2"
	      SrcPort		      1
	      Points		      [0, 80]
	      DstBlock		      "Switch"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Enable"
	      SrcPort		      1
	      DstBlock		      "Cumulative\nSum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Cumulative\nSum"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integer to Bit\nConverter"
	      SrcPort		      1
	      DstBlock		      "D1-D2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "Switch"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "The two known symbol patterns are repea"
"ted twice rather than four times \nto produce a pattern of 16 tribit numbers."
"  In cases where the duration of the \nknown symbol pattern is 20 tribit symb"
"ols, the unused last four tribit symbols shall be set to 0."
	      Position		      [505, 228]
	      HorizontalAlignment     "left"
	      ForegroundColor	      "blue"
	    }
	    Annotation {
	      Name		      "There are two known symbol patterns pre"
"ceding the transmission of each new \ninterleaver block are transmitted, the "
"16 tribit symbols of these two known symbol patterns shall \nbe set to Dl and"
" D2, respectively."
	      Position		      [33, 34]
	      HorizontalAlignment     "left"
	      ForegroundColor	      "blue"
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "DSP\nConstant"
	  Ports			  [0, 1]
	  Position		  [25, 79, 120, 101]
	  ShowName		  off
	  SourceBlock		  "dspsrcs4/DSP\nConstant"
	  SourceType		  "DSP Constant"
	  ShowPortLabels	  "on"
	  Value			  "milstd.idxRate"
	  SampleMode		  "Discrete"
	  discreteOutput	  "Frame-based"
	  continuousOutput	  "Sample-based"
	  sampTime		  "1"
	  framePeriod		  "20/1200"
	  additionalParams	  "off"
	  allowOverrides	  "on"
	  dataType		  "Inherit from 'Constant value'"
	  wordLen		  "16"
	  udDataType		  "sfix(16)"
	  fracBitsMode		  "Best precision"
	  numFracBits		  "15"
	  InterpretAs1D		  "-inf"
	  Ts			  "-inf"
	  FramebasedOutput	  "-inf"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DSP\nConstant1"
	  Ports			  [0, 1]
	  Position		  [100, 108, 205, 132]
	  ShowName		  off
	  SourceBlock		  "dspsrcs4/DSP\nConstant"
	  SourceType		  "DSP Constant"
	  ShowPortLabels	  "on"
	  Value			  "milstd.idxInterl"
	  SampleMode		  "Discrete"
	  discreteOutput	  "Frame-based"
	  continuousOutput	  "Sample-based"
	  sampTime		  "1"
	  framePeriod		  "20/1200"
	  additionalParams	  "off"
	  allowOverrides	  "on"
	  dataType		  "Inherit from 'Constant value'"
	  wordLen		  "16"
	  udDataType		  "sfix(16)"
	  fracBitsMode		  "Best precision"
	  numFracBits		  "15"
	  InterpretAs1D		  "-inf"
	  Ts			  "-inf"
	  FramebasedOutput	  "-inf"
	}
	Block {
	  BlockType		  Reference
	  Name			  "clk"
	  Ports			  [0, 1]
	  Position		  [160, 37, 225, 63]
	  SourceBlock		  "dspsrcs4/Signal From\nWorkspace"
	  SourceType		  "Signal From Workspace"
	  ShowPortLabels	  "on"
	  X			  "[1 1 zeros(1,1200*milstd.rate/20-2)]  %Chan"
"nel rate is equal to 1200"
	  Ts			  "20/1200"
	  nsamps		  "1"
	  OutputAfterFinalValue	  "Cyclic repetition"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Channel Probe"
	  Position		  [380, 98, 410, 112]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "clk"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    DstBlock		    "D1 and D2\nGenerator"
	    DstPort		    enable
	  }
	  Branch {
	    DstBlock		    "Channel Probe Clk"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "DSP\nConstant"
	  SrcPort		  1
	  DstBlock		  "D1 and D2\nGenerator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DSP\nConstant1"
	  SrcPort		  1
	  DstBlock		  "D1 and D2\nGenerator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "D1 and D2\nGenerator"
	  SrcPort		  1
	  DstBlock		  "Channel Probe"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Double-click on the scope to display \nthe "
"Channel Probe clock. The figure shows\nwhen D1 and D2 sequence are inserted i"
"n \nthe bit stream"
	  Position		  [493, 132]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Model Info"
      Ports		      []
      Position		      [823, 549, 933, 584]
      ShowName		      off
      FontName		      "Arial"
      SourceBlock	      "simulink/Model-Wide\nUtilities/Model Info"
      SourceType	      "CMBlock"
      ShowPortLabels	      on
      InitialBlockCM	      "None"
      BlockCM		      "None"
      Frame		      "on"
      DisplayStringWithTags   "Model Info\nModel version: %<ModelVersion>"
      MaskDisplayString	      "Model Info\\nModel version: 2.84"
      HorizontalTextAlignment "Center"
      LeftAlignmentValue      "0.5"
      SourceBlockDiagram      "milstd_library"
      TagMaxNumber	      "20"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Modified-Gray\nDecoder"
      Ports		      [1, 1]
      Position		      [475, 330, 570, 380]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Bits to\\nChannel\\nSymbols')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Modified-Gray\nDecoder"
	Location		[47, 355, 820, 580]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bits"
	  Position		  [25, 103, 55, 117]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bits to\nChannel symbols"
	  Ports			  [1, 1]
	  Position		  [120, 88, 200, 132]
	  SourceBlock		  "commutil2/Bit to Integer\nConverter"
	  SourceType		  "Bit to Integer Converter"
	  nbits			  "milstd.bitsToSym"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Data Mapper"
	  Ports			  [1, 1]
	  Position		  [320, 88, 400, 132]
	  SourceBlock		  "commutil2/Data Mapper"
	  SourceType		  "Data Mapper"
	  ShowPortLabels	  "on"
	  MapMode		  "Binary to Gray"
	  M			  "2^milstd.bitsToSym"
	  MapVec		  "[0 1 3 2]"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer to Bit\nConverter"
	  Ports			  [1, 1]
	  Position		  [520, 88, 600, 132]
	  SourceBlock		  "commutil2/Integer to Bit\nConverter"
	  SourceType		  "Integer to Bit Converter"
	  nbits			  "milstd.bitsToSym"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "chSym"
	  Position		  [685, 103, 715, 117]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Data Mapper"
	  SrcPort		  1
	  DstBlock		  "Integer to Bit\nConverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bits"
	  SrcPort		  1
	  DstBlock		  "Bits to\nChannel symbols"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integer to Bit\nConverter"
	  SrcPort		  1
	  DstBlock		  "chSym"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bits to\nChannel symbols"
	  SrcPort		  1
	  DstBlock		  "Data Mapper"
	  DstPort		  1
	}
	Annotation {
	  Name			  "The bits obtained from the interleaver matr"
"ix shall be \ngrouped together as one, two, or three bit \nentities that will"
" be referred to as channel symbols."
	  Position		  [43, 189]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
	Annotation {
	  Name			  "\"Modified-Gray decoding of the 2400 bps, 4"
"800 bps (tribit), and 75 bps (fixed frequency) 1200 \nbps (dibit) channel sym"
"bols shall be in accordance with tables XII and XIII respectively. \"\n\nSour"
"ce: MIL-STD-188-110B: Interoperability and Performance Standards for Data Mod"
"ems, U.S. Department of Defense, 2000."
	  Position		  [99, 34]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Modified-Gray\nEncoder"
      Ports		      [1, 1]
      Position		      [600, 330, 700, 380]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskType		      "Modified-Gray Encoder"
      MaskDisplay	      "disp('Channel\\nSymbols\\nto Bits')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Modified-Gray\nEncoder"
	Location		[47, 355, 635, 508]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "bits"
	  Position		  [20, 63, 50, 77]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bits to\nChannel symbols"
	  Ports			  [1, 1]
	  Position		  [115, 48, 195, 92]
	  SourceBlock		  "commutil2/Bit to Integer\nConverter"
	  SourceType		  "Bit to Integer Converter"
	  nbits			  "milstd.bitsToSym"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Data Mapper"
	  Ports			  [1, 1]
	  Position		  [250, 48, 330, 92]
	  SourceBlock		  "commutil2/Data Mapper"
	  SourceType		  "Data Mapper"
	  ShowPortLabels	  "on"
	  MapMode		  "Gray to Binary"
	  M			  "2^milstd.bitsToSym"
	  MapVec		  "[0 1 3 2]"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer to Bit\nConverter"
	  Ports			  [1, 1]
	  Position		  [385, 48, 465, 92]
	  SourceBlock		  "commutil2/Integer to Bit\nConverter"
	  SourceType		  "Integer to Bit Converter"
	  nbits			  "milstd.bitsToSym"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "chSym"
	  Position		  [520, 63, 550, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Bits to\nChannel symbols"
	  SrcPort		  1
	  DstBlock		  "Data Mapper"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integer to Bit\nConverter"
	  SrcPort		  1
	  DstBlock		  "chSym"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bits"
	  SrcPort		  1
	  DstBlock		  "Bits to\nChannel symbols"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Data Mapper"
	  SrcPort		  1
	  DstBlock		  "Integer to Bit\nConverter"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Open Library"
      Ports		      []
      Position		      [826, 504, 930, 537]
      BackgroundColor	      "[0.909804, 0.827451, 0.376471]"
      ShowName		      off
      OpenFcn		      "open('milstd_188110bmodel.mdl');"
      ShowPortLabels	      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('MIL-STD-188-110B\\nModel')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Open Library"
	Location		[197, 386, 703, 496]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Annotation {
	  Name			  "This subsystem is intentionally left empty "
" "
	  Position		  [250, 43]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Rate 1/2 FEC\nDecoder"
      Ports		      [2, 1]
      Position		      [385, 185, 520, 245]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Rate 1/2\\nFEC Decoding:\\nViterbi Decode"
"r');"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      System {
	Name			"Rate 1/2 FEC\nDecoder"
	Location		[173, 349, 535, 557]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "inCodedBits"
	  Position		  [285, 83, 315, 97]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Rst"
	  Position		  [285, 128, 315, 142]
	  Orientation		  "left"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rate 1/2\nViterbi Decoder"
	  Ports			  [2, 1]
	  Position		  [105, 76, 210, 129]
	  Orientation		  "left"
	  SourceBlock		  "commcnvcod2/Viterbi Decoder"
	  SourceType		  "Viterbi Decoder"
	  trellis		  "poly2trellis(7, [133 171])"
	  dectype		  "Hard Decision"
	  nsdecb		  "4"
	  tbdepth		  "34"
	  opmode		  "Continuous"
	  reset			  "on"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "outBits"
	  Position		  [40, 98, 70, 112]
	  Orientation		  "left"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "inCodedBits"
	  SrcPort		  1
	  DstBlock		  "Rate 1/2\nViterbi Decoder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rst"
	  SrcPort		  1
	  Points		  [-25, 0; 0, -20]
	  DstBlock		  "Rate 1/2\nViterbi Decoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Rate 1/2\nViterbi Decoder"
	  SrcPort		  1
	  DstBlock		  "outBits"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Rate 1/2 FEC\nDecoder with Derepetition"
      Ports		      [2, 1]
      Position		      [220, 185, 355, 245]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Rate 1/2\\nFEC Decoding:\\nViterbi Decode"
"r\\nwith Derepetition');"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      System {
	Name			"Rate 1/2 FEC\nDecoder with Derepetition"
	Location		[112, 416, 901, 623]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "inCodedBits"
	  Position		  [700, 53, 730, 67]
	  Orientation		  "left"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "Rst"
	  Position		  [245, 128, 275, 142]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Derepetition"
	  Ports			  [1, 1]
	  Position		  [560, 35, 655, 85]
	  Orientation		  "left"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskDisplay		  "disp('Derepetition')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "Derepetition"
	    Location		    [113, 376, 808, 505]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "inBits"
	      Position		      [25, 38, 55, 52]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Matrix\nSum"
	      Ports		      [1, 1]
	      Position		      [440, 25, 505, 65]
	      ShowName		      off
	      SourceBlock	      "dspmtrx3/Matrix\nSum"
	      SourceType	      "Matrix Sum"
	      Dim		      "Columns"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Permute columns"
	      Ports		      [1, 1]
	      Position		      [195, 26, 245, 64]
	      InputType		      "Matrix"
	      Elements		      "[1 3]"
	      Rows		      "[[1:2:2*milstd.repFactor] [2:2:2*milstd"
".repFactor]]"
	      Columns		      "-1"
	      InputPortWidth	      "3"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reshape1"
	      Ports		      [1, 1]
	      Position		      [280, 33, 310, 57]
	      ShowName		      off
	      SourceBlock	      "simulink/Math\nOperations/Reshape"
	      SourceType	      "Reshape"
	      OutputDimensionality    "Column vector"
	      OutputDimensions	      "[2*milstd.repFactor,milstd.rate*0.2]"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reshape2"
	      Ports		      [1, 1]
	      Position		      [355, 33, 405, 57]
	      ShowName		      off
	      SourceBlock	      "simulink/Math\nOperations/Reshape"
	      SourceType	      "Reshape"
	      OutputDimensionality    "Customize"
	      OutputDimensions	      "[milstd.repFactor,milstd.rate*0.2*2]"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reshape3"
	      Ports		      [1, 1]
	      Position		      [535, 33, 565, 57]
	      ShowName		      off
	      SourceBlock	      "simulink/Math\nOperations/Reshape"
	      SourceType	      "Reshape"
	      OutputDimensionality    "Column vector"
	      OutputDimensions	      "[2*milstd.repFactor,milstd.rate*0.2]"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reshape5"
	      Ports		      [1, 1]
	      Position		      [90, 32, 150, 58]
	      ShowName		      off
	      SourceBlock	      "simulink/Math\nOperations/Reshape"
	      SourceType	      "Reshape"
	      OutputDimensionality    "Customize"
	      OutputDimensions	      "[2*milstd.repFactor,milstd.rate*0.2]"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "outBits"
	      Position		      [610, 38, 640, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Reshape5"
	      SrcPort		      1
	      DstBlock		      "Permute columns"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Permute columns"
	      SrcPort		      1
	      DstBlock		      "Reshape1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reshape1"
	      SrcPort		      1
	      DstBlock		      "Reshape2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reshape2"
	      SrcPort		      1
	      DstBlock		      "Matrix\nSum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Matrix\nSum"
	      SrcPort		      1
	      DstBlock		      "Reshape3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "inBits"
	      SrcPort		      1
	      DstBlock		      "Reshape5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reshape3"
	      SrcPort		      1
	      DstBlock		      "outBits"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rate 1/2\nViterbi Decoder"
	  Ports			  [2, 1]
	  Position		  [95, 56, 200, 109]
	  Orientation		  "left"
	  SourceBlock		  "commcnvcod2/Viterbi Decoder"
	  SourceType		  "Viterbi Decoder"
	  trellis		  "poly2trellis(7, [133 171])"
	  dectype		  "Soft Decision"
	  nsdecb		  "2"
	  tbdepth		  "34"
	  opmode		  "Continuous"
	  reset			  "on"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Soft Decisions\nDevice"
	  Ports			  [1, 2]
	  Position		  [385, 32, 465, 83]
	  Orientation		  "left"
	  SourceBlock		  "commsrccod2/Quantizing\nEncoder"
	  SourceType		  "Quantizing Encoder"
	  ShowPortLabels	  "on"
	  partition		  "[0.1 0.5 0.9]*milstd.repFactor"
	  codebook		  "[0 1 2 3]"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortNumber		    2
	    Name		    "Soft Decision Bits"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [325, 25, 345, 45]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "outBits"
	  Position		  [30, 78, 60, 92]
	  Orientation		  "left"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Rate 1/2\nViterbi Decoder"
	  SrcPort		  1
	  DstBlock		  "outBits"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rst"
	  SrcPort		  1
	  Points		  [-20, 0; 0, -40]
	  DstBlock		  "Rate 1/2\nViterbi Decoder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inCodedBits"
	  SrcPort		  1
	  DstBlock		  "Derepetition"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Derepetition"
	  SrcPort		  1
	  DstBlock		  "Soft Decisions\nDevice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Soft Decisions\nDevice"
	  SrcPort		  1
	  Points		  [-10, 0; 0, -10]
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  Name			  "Soft Decision Bits"
	  Labels		  [1, 1]
	  SrcBlock		  "Soft Decisions\nDevice"
	  SrcPort		  2
	  DstBlock		  "Rate 1/2\nViterbi Decoder"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Rate 1/2 FEC\nEncoder"
      Ports		      [1, 1]
      Position		      [385, 85, 520, 145]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Rate 1/2 FEC\\nEncoder')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Rate 1/2 FEC\nEncoder"
	Location		[89, 266, 940, 642]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "inBits"
	  Position		  [145, 53, 175, 67]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Compare FEC Encoder\nImplementation"
	  Ports			  []
	  Position		  [535, 80, 639, 125]
	  BackgroundColor	  "yellow"
	  DropShadow		  on
	  OpenFcn		  "if(which('milstd_TestEncoderFigure4'))     "
"               \nopen('milstd_TestEncoderFigure4');                        \n"
"else                                                       \nerrordlg('File m"
"ilstd_TestEncoderFigure4.mdl not found.');\nend                              "
"                          "
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskDisplay		  "disp('Compare\\nFEC Encoder')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Compare FEC Encoder\nImplementation"
	    Location		    [414, 434, 634, 536]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rate 1/2\nFEC Encoder"
	  Ports			  [1, 1]
	  Position		  [265, 34, 370, 86]
	  SourceBlock		  "commcnvcod2/Convolutional\nEncoder"
	  SourceType		  "Convolutional Encoder"
	  trellis		  "poly2trellis(7, [133 171])"
	  reset			  "None"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "outCodedBits"
	  Position		  [460, 53, 490, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "inBits"
	  SrcPort		  1
	  DstBlock		  "Rate 1/2\nFEC Encoder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rate 1/2\nFEC Encoder"
	  SrcPort		  1
	  DstBlock		  "outCodedBits"
	  DstPort		  1
	}
	Annotation {
	  Name			  "\"The FEC encoder shall be used for data ra"
"tes up to and including 2400 bps. [...] For \nfrequency-hopping operation, th"
"e FEC encoder function shall be accomplished by a constraint \nlength 7 convo"
"lutional coder with repeat coding used at the 75, 150, and 300 bps rates. \n"
"\nThe two summing nodes on the figure represent modulo 2 addition. For each b"
"it input to the encoder, two \nbits shall be taken as output from the encoder"
", the upper output bit Tl(x) being taken first. [...] \nAt all other rates, t"
"he convolutional coder shall be rate 1/2. \n\nCoded bit streams of 3600, 2400"
", and 1200 bps shall be generated for the input data rates of 2400, 1200, and"
" 600 bps, respectively. \nFor the 300, 150, and 75 bps input data rates, a 12"
"00 bps coded bit  stream shall be generated by repeating the pairs of output "
"bits the \nappropriate number  of  times. \n\nThe  bits  shall  be  repeated "
" in  pairs  rather  than  repetitions  for  the first, Tl(x), followed  by re"
"petitions of the second T2(x). \n(from 5.3.2.3.3 FEC encoder.).\"\n\nSource: "
"MIL-STD-188-110B: Interoperability and Performance Standards for Data Modems,"
" U.S. Department of Defense, 2000."
	  Position		  [89, 260]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
	Annotation {
	  Name			  "Double-click on the block to \ncompare the "
"convolutional encoder\nrealization in the Communications\nBlockset with the b"
"lock diagram\nrepresentation specified by the\nstandard"
	  Position		  [658, 107]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Rate 1/2 FEC\nEncoder with Repetition"
      Ports		      [1, 1]
      Position		      [220, 85, 355, 145]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Rate 1/2 FEC\\nEncoder\\n with Repetition"
"')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Rate 1/2 FEC\nEncoder with Repetition"
	Location		[83, 169, 959, 539]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "inBits"
	  Position		  [25, 53, 55, 67]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare FEC Encoder\nImplementation"
	  Ports			  []
	  Position		  [545, 70, 649, 115]
	  BackgroundColor	  "yellow"
	  DropShadow		  on
	  SourceBlock		  "milstd_library/Rate 1//2 FEC\nEncoder/Compa"
"re FEC Encoder\nImplementation"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rate 1/2\nFEC Encoder"
	  Ports			  [1, 1]
	  Position		  [90, 34, 195, 86]
	  SourceBlock		  "commcnvcod2/Convolutional\nEncoder"
	  SourceType		  "Convolutional Encoder"
	  trellis		  "poly2trellis(7, [133 171])"
	  reset			  "None"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Repeat xTimes"
	  Ports			  [1, 1]
	  Position		  [245, 35, 340, 85]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  PropExecContextAcrossSSBoundary on
	  RTWSystemCode		  "Auto"
	  MaskDisplay		  "disp('Repeat pairs\\n xTimes')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  System {
	    Name		    "Repeat xTimes"
	    Location		    [225, 449, 667, 571]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [40, 38, 70, 52]
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reshape5"
	      Ports		      [1, 1]
	      Position		      [100, 33, 155, 57]
	      ShowName		      off
	      SourceBlock	      "simulink/Math\nOperations/Reshape"
	      SourceType	      "Reshape"
	      OutputDimensionality    "Customize"
	      OutputDimensions	      "[2,milstd.rate*0.2]"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reshape6"
	      Ports		      [1, 1]
	      Position		      [275, 33, 305, 57]
	      ShowName		      off
	      SourceBlock	      "simulink/Math\nOperations/Reshape"
	      SourceType	      "Reshape"
	      OutputDimensionality    "Column vector"
	      OutputDimensions	      "[1,1]"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Selector1"
	      Ports		      [1, 1]
	      Position		      [190, 26, 240, 64]
	      ShowName		      off
	      InputType		      "Matrix"
	      Elements		      "[1 3]"
	      Rows		      "repmat([1 2],1,milstd.repFactor)"
	      Columns		      "-1"
	      InputPortWidth	      "3"
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [365, 38, 395, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	      Port {
		PortType		0
		PortNumber		1
		ShowSigGenPortName	on
	      }
	    }
	    Line {
	      SrcBlock		      "Selector1"
	      SrcPort		      1
	      DstBlock		      "Reshape6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reshape5"
	      SrcPort		      1
	      DstBlock		      "Selector1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Reshape5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reshape6"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "outCodedBits"
	  Position		  [380, 53, 410, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Rate 1/2\nFEC Encoder"
	  SrcPort		  1
	  DstBlock		  "Repeat xTimes"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "inBits"
	  SrcPort		  1
	  DstBlock		  "Rate 1/2\nFEC Encoder"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Repeat xTimes"
	  SrcPort		  1
	  DstBlock		  "outCodedBits"
	  DstPort		  1
	}
	Annotation {
	  Name			  "\"The FEC encoder shall be used for data ra"
"tes up to and including 2400 bps. [...] For \nfrequency-hopping operation, th"
"e FEC encoder function shall be accomplished by a constraint \nlength 7 convo"
"lutional coder with repeat coding used at the 75, 150, and 300 bps rates. \n"
"\nThe two summing nodes on the figure represent modulo 2 addition. For each b"
"it input to the encoder, two \nbits shall be taken as output from the encoder"
", the upper output bit Tl(x) being taken first. [...] \nAt all other rates, t"
"he convolutional coder shall be rate 1/2. \n\nCoded bit streams of 3600, 2400"
", and 1200 bps shall be generated for the input data rates of 2400, 1200, and"
" 600 bps, respectively. \nFor the 300, 150, and 75 bps input data rates, a 12"
"00 bps coded bit  stream shall be generated by repeating the pairs of output "
"bits the \nappropriate number  of  times. \n\nThe  bits  shall  be  repeated "
" in  pairs  rather  than  repetitions  for  the first, Tl(x), followed  by re"
"petitions of the second T2(x). \n(from 5.3.2.3.3 FEC encoder.).\"\n\nSource: "
"MIL-STD-188-110B: Interoperability and Performance Standards for Data Modems,"
" U.S. Department of Defense, 2000."
	  Position		  [94, 255]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
	Annotation {
	  Name			  "Double-click on the block to \ncompare the "
"convolutional encoder\nrealization in the Communications\nBlockset with the b"
"lock diagram\nrepresentation specified by the\nstandard"
	  Position		  [668, 97]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Scrambler"
      Ports		      [2, 1]
      Position		      [725, 332, 820, 383]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Scrambler')\nport_label('input',1,'');\np"
"ort_label('input',2,'rndSeq');"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      System {
	Name			"Scrambler"
	Location		[131, 285, 897, 510]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "dataIn"
	  Position		  [25, 43, 55, 57]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "randSeq"
	  Position		  [20, 128, 50, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bit to Integer\nConverter"
	  Ports			  [1, 1]
	  Position		  [100, 28, 180, 72]
	  ShowName		  off
	  SourceBlock		  "commutil2/Bit to Integer\nConverter"
	  SourceType		  "Bit to Integer Converter"
	  nbits			  "3 %Tribit input"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [240, 60, 270, 90]
	  ShowName		  off
	  Value			  "8"
	}
	Block {
	  BlockType		  Math
	  Name			  "Math\nFunction"
	  Ports			  [2, 1]
	  Position		  [300, 42, 330, 73]
	  ShowName		  off
	  Operator		  "mod"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  Ports			  [2, 1]
	  Position		  [205, 40, 225, 60]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	  Port {
	    PortType		    0
	    PortNumber		    2
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "dataOut"
	  Position		  [385, 53, 415, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "dataIn"
	  SrcPort		  1
	  DstBlock		  "Bit to Integer\nConverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bit to Integer\nConverter"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "randSeq"
	  SrcPort		  1
	  Points		  [160, 0]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Math\nFunction"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Math\nFunction"
	  SrcPort		  1
	  DstBlock		  "dataOut"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [5, 0; 0, -10]
	  DstBlock		  "Math\nFunction"
	  DstPort		  2
	}
	Annotation {
	  Name			  "\"The tribit number supplied from the symbo"
"l formation function for each 8-ary transmitted \nsymbol shall be modulo 8 ad"
"ded to a three bit value supplied by either the data sequence \nrandomizing g"
"enerator. \"\n\nSource: MIL-STD-188-110B: Interoperability and Performance St"
"andards for Data Modems, U.S. \nDepartment of Defense, 2000."
	  Position		  [248, 174]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Symbol Extraction"
      Ports		      [1, 1]
      Position		      [340, 420, 440, 470]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Symbol\\nExtraction:\\nUnknown Data')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Symbol Extraction"
	Location		[110, 407, 775, 626]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "diBit"
	  Position		  [70, 58, 100, 72]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "M-PSK\nDemodulator\nBaseband"
	  Ports			  [1, 1]
	  Position		  [235, 40, 315, 90]
	  SourceBlock		  "commdigbbndpm2/M-PSK\nDemodulator\nBaseband"
	  SourceType		  "M-PSK Demodulator Baseband"
	  M			  "2^(milstd.bitsToSym)"
	  OutType		  "Bit"
	  Dec			  "Binary"
	  Ph			  "0"
	  numSamp		  "1"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "triBit"
	  Position		  [530, 58, 560, 72]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "M-PSK\nDemodulator\nBaseband"
	  SrcPort		  1
	  DstBlock		  "triBit"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "diBit"
	  SrcPort		  1
	  DstBlock		  "M-PSK\nDemodulator\nBaseband"
	  DstPort		  1
	}
	Annotation {
	  Name			  "\"The function of the symbol extraction is "
"to convert the tribit that results from the modulation into\none, two, or thr"
"ee bit channel symbols depending on the data rate.\"\n\nSource: MIL-STD-188-1"
"10B: Interoperability and Performance Standards for Data Modems, U.S. Departm"
"ent of Defense, 2000."
	  Position		  [17, 166]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Symbol Formation"
      Ports		      [1, 1]
      Position		      [220, 420, 315, 470]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Symbol\\nFormation:\\nUnknown Data')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      System {
	Name			"Symbol Formation"
	Location		[176, 162, 865, 464]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "diBit"
	  Position		  [70, 58, 100, 72]
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bit to Integer\nConverter"
	  Ports			  [1, 1]
	  Position		  [125, 43, 205, 87]
	  ShowName		  off
	  SourceBlock		  "commutil2/Bit to Integer\nConverter"
	  SourceType		  "Bit to Integer Converter"
	  nbits			  "milstd.bitsToSym"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integer to Bit\nConverter"
	  Ports			  [1, 1]
	  Position		  [390, 43, 470, 87]
	  ShowName		  off
	  SourceBlock		  "commutil2/Integer to Bit\nConverter"
	  SourceType		  "Integer to Bit Converter"
	  nbits			  "3 %Tribit output"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "Shift Left"
	  Position		  [280, 50, 310, 80]
	  Gain			  "2^(3-milstd.bitsToSym)"
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "triBit"
	  Position		  [495, 58, 525, 72]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  Port {
	    PortType		    0
	    PortNumber		    1
	    ShowSigGenPortName	    on
	  }
	}
	Line {
	  SrcBlock		  "Shift Left"
	  SrcPort		  1
	  DstBlock		  "Integer to Bit\nConverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bit to Integer\nConverter"
	  SrcPort		  1
	  DstBlock		  "Shift Left"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "diBit"
	  SrcPort		  1
	  DstBlock		  "Bit to Integer\nConverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integer to Bit\nConverter"
	  SrcPort		  1
	  DstBlock		  "triBit"
	  DstPort		  1
	}
	Annotation {
	  Name			  "\"The function of symbol formation is one o"
"f mapping the one, two, or three bit channel symbols \nfrom  the  MGD  into  "
"tribit  numbers  compatible with transmission using an 8-ary modulation schem"
"e. \n(from 5.3.2.3.7 Symbol formation).\n\nWhen one bit channel symbols are u"
"sed (600-150 bps), the symbol formation output shall be \ntribit numbers 0 an"
"d 4 At the 1200-bps rate, the dibit channel symbol formation shall use tribit"
" numbers 0, 2, 4, and 6.\"\n\nSource: MIL-STD-188-110B: Interoperability and "
"Performance Standards for Data Modems, U.S. Department of Defense, 2000."
	  Position		  [47, 216]
	  HorizontalAlignment	  "left"
	  ForegroundColor	  "blue"
	}
      }
    }
    Annotation {
      Name		      "Library Example: Defense Communications MIL-STD"
"-188-110B Waveform"
      Position		      [517, 26]
      FontName		      "Arial"
      FontSize		      18
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Encoder and Decoders\ncompliant to \nMIL-STD-18"
"8-110B"
      Position		      [11, 118]
      HorizontalAlignment     "left"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Symbol Mapping and Demapping\ncompliant to\nMIL"
"-STD-188-110B"
      Position		      [11, 348]
      HorizontalAlignment     "left"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Sources\ncompliant to\nMIL-STD-188-110B"
      Position		      [11, 558]
      HorizontalAlignment     "left"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Using configurable subsystems,\nthe encoder can"
" take different \npersonalities. Copy the template block \ninto a model and u"
"se the {\\it'blockChoice'} \nparameter to change its functionality."
      Position		      [15, 194]
      HorizontalAlignment     "left"
      ForegroundColor	      "blue"
      TeXMode		      "on"
    }
    Annotation {
      Name		      "Supported Rates: 1200bps, 600 bps, 300 bps and "
"150 bps."
      Position		      [427, 56]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Use Model Info block to keep track of\nthe chan"
"ges and updates in the library"
      Position		      [810, 569]
      HorizontalAlignment     "right"
      ForegroundColor	      "blue"
      TeXMode		      "on"
    }
    Annotation {
      Name		      "Double-click on the block\nto open the MIL-STD-"
"188-110B"
      Position		      [816, 523]
      HorizontalAlignment     "right"
      ForegroundColor	      "blue"
      FontName		      "Arial"
    }
  }
}
