#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2016.09
# platform  : Linux 3.10.0-957.21.3.el7.x86_64
# version   : 2016.09p002 64 bits
# build date: 2016.11.28 18:08:41 PST
#----------------------------------------
# started Wed Apr 15 21:36:00 PDT 2020
# hostname  : rsg31.stanford.edu
# pid       : 2546
# arguments : '-label' 'session_0' '-console' 'rsg31.stanford.edu:44660' '-style' 'windows' '-use_native_tcl' '-proj' '/rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug3/BUG3/solution1/syn/verilog/jgproject/sessionLogs/session_0' '-init' '-hidden' '/rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug3/BUG3/solution1/syn/verilog/jgproject/.tmp/.initCmds.tcl' 'jasper.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2016 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug3/BUG3/solution1/syn/verilog/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/rsghome/saranyuc/.config/jasper/jaspergold.conf".
INFO (IPL003): This JasperGold instance uses a new interpreter implementation for Tcl evaluation.
    Launch JasperGold using the "-use_jtcl" command-line switch to restore it to the old implementation.
% 
% analyze -sv09 -f aes.flist 
[-- (VERI-1482)] Analyzing Verilog file /hd/cad/cadence/JASPERGOLD16.09.002.lnx86/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_sbox.v
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[ERROR (VERI-1137)] aqed_in.v(278): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(285): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(293): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(301): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(309): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(319): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(329): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(337): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(345): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(353): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(361): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(369): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(377): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(385): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(393): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(431): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(469): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(477): syntax error near always
[ERROR (VERI-1137)] aqed_in.v(485): syntax error near always
[INFO] Too many errors. Further error messages will be suppressed.
Summary of errors detected:
	[ERROR (VERI-1137)] aqed_in.v(278): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(285): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(293): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(301): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(309): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(319): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(329): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(337): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(345): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(353): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(361): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(369): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(377): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(385): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(393): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(431): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(469): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(477): syntax error near always
	[ERROR (VERI-1137)] aqed_in.v(485): syntax error near always
ERROR (ENL034): 19 errors detected in the design file(s).

ERROR: problem encountered at line 2 in file jasper.tcl

% source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(52): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(52): previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(94): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(94): previous definition of module aes256_encrypt_ecb_ctx_body_enckey is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(51): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(51): previous definition of module aes256_encrypt_ecb_ctx_body_key_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(96): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(96): previous definition of module aes256_encrypt_ecb_ctx_body_key is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_sbox.v
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(297): overwriting previous definition of module aes256_encrypt_ecb_sbox_rom
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(297): previous definition of module aes256_encrypt_ecb_sbox_rom is here
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(324): overwriting previous definition of module aes256_encrypt_ecb_sbox
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(324): previous definition of module aes256_encrypt_ecb_sbox is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[WARN (VERI-1206)] aes256_encrypt_ecb.v(922): overwriting previous definition of module aes256_encrypt_ecb
[INFO (VERI-2142)] aes256_encrypt_ecb.v(922): previous definition of module aes256_encrypt_ecb is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[WARN (VERI-1206)] aqed_in_state_key_V.v(55): overwriting previous definition of module aqed_in_state_key_V_ram
[INFO (VERI-2142)] aqed_in_state_key_V.v(55): previous definition of module aqed_in_state_key_V_ram is here
[WARN (VERI-1206)] aqed_in_state_key_V.v(100): overwriting previous definition of module aqed_in_state_key_V
[INFO (VERI-2142)] aqed_in_state_key_V.v(100): previous definition of module aqed_in_state_key_V is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[ERROR (VERI-1128)] aqed_top.v(527): o2_qed_done_V_reg_296 is not declared
[ERROR (VERI-1128)] aqed_top.v(527): o2_qed_check_V_reg_291 is not declared
[ERROR (VERI-1072)] aqed_top.v(550): module aqed_top ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] aqed_top.v(527): o2_qed_done_V_reg_296 is not declared
	[ERROR (VERI-1128)] aqed_top.v(527): o2_qed_check_V_reg_291 is not declared
	[ERROR (VERI-1072)] aqed_top.v(550): module aqed_top ignored due to previous errors
ERROR (ENL034): 3 errors detected in the design file(s).

% source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(52): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(52): previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(94): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(94): previous definition of module aes256_encrypt_ecb_ctx_body_enckey is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(51): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(51): previous definition of module aes256_encrypt_ecb_ctx_body_key_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(96): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(96): previous definition of module aes256_encrypt_ecb_ctx_body_key is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_sbox.v
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(297): overwriting previous definition of module aes256_encrypt_ecb_sbox_rom
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(297): previous definition of module aes256_encrypt_ecb_sbox_rom is here
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(324): overwriting previous definition of module aes256_encrypt_ecb_sbox
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(324): previous definition of module aes256_encrypt_ecb_sbox is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[WARN (VERI-1206)] aes256_encrypt_ecb.v(922): overwriting previous definition of module aes256_encrypt_ecb
[INFO (VERI-2142)] aes256_encrypt_ecb.v(922): previous definition of module aes256_encrypt_ecb is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[WARN (VERI-1206)] aqed_in_state_key_V.v(55): overwriting previous definition of module aqed_in_state_key_V_ram
[INFO (VERI-2142)] aqed_in_state_key_V.v(55): previous definition of module aqed_in_state_key_V_ram is here
[WARN (VERI-1206)] aqed_in_state_key_V.v(100): overwriting previous definition of module aqed_in_state_key_V
[INFO (VERI-2142)] aqed_in_state_key_V.v(100): previous definition of module aqed_in_state_key_V is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[WARN (VERI-1206)] aqed_in.v(761): overwriting previous definition of module aqed_in
[INFO (VERI-2142)] aqed_in.v(761): previous definition of module aqed_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[WARN (VERI-1206)] aqed_out.v(437): overwriting previous definition of module aqed_out
[INFO (VERI-2142)] aqed_out.v(437): previous definition of module aqed_out is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[WARN (VERI-1206)] aqed_top_bmc_in.v(55): overwriting previous definition of module aqed_top_bmc_in_ram
[INFO (VERI-2142)] aqed_top_bmc_in.v(55): previous definition of module aqed_top_bmc_in_ram is here
[WARN (VERI-1206)] aqed_top_bmc_in.v(97): overwriting previous definition of module aqed_top_bmc_in
[INFO (VERI-2142)] aqed_top_bmc_in.v(97): previous definition of module aqed_top_bmc_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[WARN (VERI-1206)] aqed_top_mux_42_8_1_1.v(49): overwriting previous definition of module aqed_top_mux_42_8_1_1
[INFO (VERI-2142)] aqed_top_mux_42_8_1_1.v(49): previous definition of module aqed_top_mux_42_8_1_1 is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[-- (VERI-1482)] Analyzing Verilog file workload_local_key_0.v
[-- (VERI-1482)] Analyzing Verilog file workload.v
INFO (ISW003): Top module name is "aqed_top".
[INFO (VERI-1018)] aqed_top.v(12): compiling module aqed_top
[WARN (VERI-1060)] aqed_top.v(145): 'initial' construct ignored
[INFO (VERI-1018)] aqed_top_bmc_in.v(58): compiling module aqed_top_bmc_in:(DataWidth=8,AddressRange=16,AddressWidth=4)
[INFO (VERI-1018)] aqed_top_bmc_in.v(9): compiling module aqed_top_bmc_in_ram
[WARN (VERI-1060)] aqed_top_bmc_in.v(29): 'initial' construct ignored
[INFO (VERI-1018)] workload.v(10): compiling module workload
[WARN (VERI-1060)] workload.v(106): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom
[WARN (VERI-1060)] workload_local_key_0.v(25): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb.v(10): compiling module aes256_encrypt_ecb
[WARN (VERI-1060)] aes256_encrypt_ecb.v(194): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(300): compiling module aes256_encrypt_ecb_sbox:(DataWidth=8,AddressRange=256,AddressWidth=8)
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(9): compiling module aes256_encrypt_ecb_sbox_rom
[WARN (VERI-1060)] aes256_encrypt_ecb_sbox.v(25): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(54): compiling module aes256_encrypt_ecb_ctx_body_key:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(9): compiling module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-9012)] aes256_encrypt_ecb_ctx_body_key.v(26): Unintentional Sequential element inferred for ram read before write using blocking assignment
[INFO (VERI-9012)] aes256_encrypt_ecb_ctx_body_key.v(19): Unintentional Sequential element inferred for q0 read before write using blocking assignment
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(55): compiling module aes256_encrypt_ecb_ctx_body_enckey:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(9): compiling module aes256_encrypt_ecb_ctx_body_enckey_ram
[WARN (VERI-1209)] aes256_encrypt_ecb.v(619): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(621): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(623): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(653): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(655): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(657): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(767): expression size 32 truncated to fit in target size 9
[WARN (VERI-1209)] aes256_encrypt_ecb.v(866): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(868): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(886): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(888): expression size 64 truncated to fit in target size 8
[INFO (VERI-1018)] aqed_top_mux_42_8_1_1.v(11): compiling module aqed_top_mux_42_8_1_1:(ID=1,din0_WIDTH=8,din1_WIDTH=8,din2_WIDTH=8,din3_WIDTH=8,din4_WIDTH=2,dout_WIDTH=8)
[WARN (VERI-1209)] workload.v(294): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(296): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(298): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(362): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] aqed_in.v(10): compiling module aqed_in
[WARN (VERI-1060)] aqed_in.v(219): 'initial' construct ignored
[INFO (VERI-1018)] aqed_in_state_key_V.v(58): compiling module aqed_in_state_key_V:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aqed_in_state_key_V.v(9): compiling module aqed_in_state_key_V_ram
[WARN (VERI-1060)] aqed_in_state_key_V.v(30): 'initial' construct ignored
[INFO (VERI-9012)] aqed_in_state_key_V.v(26): Unintentional Sequential element inferred for ram read before write using blocking assignment
[INFO (VERI-9012)] aqed_in_state_key_V.v(19): Unintentional Sequential element inferred for q0 read before write using blocking assignment
[WARN (VERI-1209)] aqed_in.v(311): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(313): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(315): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(321): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(323): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(325): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(427): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(465): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(598): expression size 32 truncated to fit in target size 18
[INFO (VERI-1018)] aqed_out.v(10): compiling module aqed_out
[WARN (VERI-1060)] aqed_out.v(142): 'initial' construct ignored
[WARN (VERI-1209)] aqed_out.v(281): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(283): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(285): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(291): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(293): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(295): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(322): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(325): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(356): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(405): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(415): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(489): expression size 32 truncated to fit in target size 7
[WARN (VDB-1002)] workload_local_key_0.v(21): net ram[0][0] does not have a driver
[WARN (VDB-1000)] aqed_top.v(294): net idx_ct_V[1] is constantly driven from multiple places
[WARN (VDB-1001)] aqed_top.v(303): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name aqed_top
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "ap_rst".
[<embedded>] % prove -bg -property {<embedded>::aqed_top.assert_qed_match <embedded>::aqed_top.assert_qed_match:precondition1}
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
background (thread 0)
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 309 of 858 design flops, 0 of 0 design latches, 46 of 96 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.008s
Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.02 s
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 2
ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 2827@rsg31.stanford.edu(local) jg_2546_rsg31.stanford.edu_1
0.0.N: Proofgrid shell started at 2828@rsg31.stanford.edu(local) jg_2546_rsg31.stanford.edu_1
0.0.B: Proofgrid shell started at 2829@rsg31.stanford.edu(local) jg_2546_rsg31.stanford.edu_1
0.0.Hp: Proofgrid shell started at 2826@rsg31.stanford.edu(local) jg_2546_rsg31.stanford.edu_1
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "aqed_top.assert_qed_match" in 0.05 s.
INFO (IPF047): 0.0.N: The cover property "aqed_top.assert_qed_match:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "aqed_top.assert_qed_match".
0.0.N: Stopped processing property "aqed_top.assert_qed_match"	[0.05 s].
0.0.N: All properties determined. [0.01 s]
0.0.N: Exited with Success (@ 0.01 s)
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: All properties determined. [0.02 s]
0.0.Hp: Exited with Success (@ 0.02 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: All properties determined. [0.02 s]
0.0.Ht: Exited with Success (@ 0.02 s)
ProofGrid usable level: 0
0.0.B: Stopped processing property "aqed_top.assert_qed_match"	[0.05 s].
0.0.B: All properties determined. [0.03 s]
0.0.B: Exited with Success (@ 0.03 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
	Properties Considered : 2
	      assertions      : 1
	       - proven       : 0
	       - marked_proven: 0
	       - cex          : 1
	       - ar_cex       : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
	      covers          : 1
	       - unreachable  : 0
	       - covered      : 1
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(52): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(52): previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(94): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(94): previous definition of module aes256_encrypt_ecb_ctx_body_enckey is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(51): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(51): previous definition of module aes256_encrypt_ecb_ctx_body_key_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(96): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(96): previous definition of module aes256_encrypt_ecb_ctx_body_key is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_sbox.v
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(297): overwriting previous definition of module aes256_encrypt_ecb_sbox_rom
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(297): previous definition of module aes256_encrypt_ecb_sbox_rom is here
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(324): overwriting previous definition of module aes256_encrypt_ecb_sbox
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(324): previous definition of module aes256_encrypt_ecb_sbox is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[WARN (VERI-1206)] aes256_encrypt_ecb.v(922): overwriting previous definition of module aes256_encrypt_ecb
[INFO (VERI-2142)] aes256_encrypt_ecb.v(922): previous definition of module aes256_encrypt_ecb is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[WARN (VERI-1206)] aqed_in_state_key_V.v(55): overwriting previous definition of module aqed_in_state_key_V_ram
[INFO (VERI-2142)] aqed_in_state_key_V.v(55): previous definition of module aqed_in_state_key_V_ram is here
[WARN (VERI-1206)] aqed_in_state_key_V.v(100): overwriting previous definition of module aqed_in_state_key_V
[INFO (VERI-2142)] aqed_in_state_key_V.v(100): previous definition of module aqed_in_state_key_V is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[WARN (VERI-1206)] aqed_in.v(761): overwriting previous definition of module aqed_in
[INFO (VERI-2142)] aqed_in.v(761): previous definition of module aqed_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[WARN (VERI-1206)] aqed_out.v(437): overwriting previous definition of module aqed_out
[INFO (VERI-2142)] aqed_out.v(437): previous definition of module aqed_out is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[WARN (VERI-1206)] aqed_top_bmc_in.v(55): overwriting previous definition of module aqed_top_bmc_in_ram
[INFO (VERI-2142)] aqed_top_bmc_in.v(55): previous definition of module aqed_top_bmc_in_ram is here
[WARN (VERI-1206)] aqed_top_bmc_in.v(97): overwriting previous definition of module aqed_top_bmc_in
[INFO (VERI-2142)] aqed_top_bmc_in.v(97): previous definition of module aqed_top_bmc_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[WARN (VERI-1206)] aqed_top_mux_42_8_1_1.v(49): overwriting previous definition of module aqed_top_mux_42_8_1_1
[INFO (VERI-2142)] aqed_top_mux_42_8_1_1.v(49): previous definition of module aqed_top_mux_42_8_1_1 is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[WARN (VERI-1206)] aqed_top.v(551): overwriting previous definition of module aqed_top
[INFO (VERI-2142)] aqed_top.v(550): previous definition of module aqed_top is here
[-- (VERI-1482)] Analyzing Verilog file workload_local_key_0.v
[WARN (VERI-1206)] workload_local_key_0.v(39): overwriting previous definition of module workload_local_key_0_rom
[INFO (VERI-2142)] workload_local_key_0.v(39): previous definition of module workload_local_key_0_rom is here
[WARN (VERI-1206)] workload_local_key_0.v(66): overwriting previous definition of module workload_local_key_0
[INFO (VERI-2142)] workload_local_key_0.v(66): previous definition of module workload_local_key_0 is here
[-- (VERI-1482)] Analyzing Verilog file workload.v
[WARN (VERI-1206)] workload.v(411): overwriting previous definition of module workload
[INFO (VERI-2142)] workload.v(411): previous definition of module workload is here
INFO (ISW003): Top module name is "aqed_top".
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] aqed_top.v(12): compiling module aqed_top
[WARN (VERI-1060)] aqed_top.v(145): 'initial' construct ignored
[INFO (VERI-1018)] aqed_top_bmc_in.v(58): compiling module aqed_top_bmc_in:(DataWidth=8,AddressRange=16,AddressWidth=4)
[INFO (VERI-1018)] aqed_top_bmc_in.v(9): compiling module aqed_top_bmc_in_ram
[WARN (VERI-1060)] aqed_top_bmc_in.v(29): 'initial' construct ignored
[INFO (VERI-1018)] workload.v(10): compiling module workload
[WARN (VERI-1060)] workload.v(106): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom
[WARN (VERI-1060)] workload_local_key_0.v(25): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb.v(10): compiling module aes256_encrypt_ecb
[WARN (VERI-1060)] aes256_encrypt_ecb.v(194): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(300): compiling module aes256_encrypt_ecb_sbox:(DataWidth=8,AddressRange=256,AddressWidth=8)
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(9): compiling module aes256_encrypt_ecb_sbox_rom
[WARN (VERI-1060)] aes256_encrypt_ecb_sbox.v(25): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(54): compiling module aes256_encrypt_ecb_ctx_body_key:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(9): compiling module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-9012)] aes256_encrypt_ecb_ctx_body_key.v(26): Unintentional Sequential element inferred for ram read before write using blocking assignment
[INFO (VERI-9012)] aes256_encrypt_ecb_ctx_body_key.v(19): Unintentional Sequential element inferred for q0 read before write using blocking assignment
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(55): compiling module aes256_encrypt_ecb_ctx_body_enckey:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(9): compiling module aes256_encrypt_ecb_ctx_body_enckey_ram
[WARN (VERI-1209)] aes256_encrypt_ecb.v(619): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(621): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(623): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(653): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(655): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(657): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(767): expression size 32 truncated to fit in target size 9
[WARN (VERI-1209)] aes256_encrypt_ecb.v(866): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(868): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(886): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(888): expression size 64 truncated to fit in target size 8
[INFO (VERI-1018)] aqed_top_mux_42_8_1_1.v(11): compiling module aqed_top_mux_42_8_1_1:(ID=1,din0_WIDTH=8,din1_WIDTH=8,din2_WIDTH=8,din3_WIDTH=8,din4_WIDTH=2,dout_WIDTH=8)
[WARN (VERI-1209)] workload.v(294): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(296): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(298): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(362): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] aqed_in.v(10): compiling module aqed_in
[WARN (VERI-1060)] aqed_in.v(219): 'initial' construct ignored
[INFO (VERI-1018)] aqed_in_state_key_V.v(58): compiling module aqed_in_state_key_V:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aqed_in_state_key_V.v(9): compiling module aqed_in_state_key_V_ram
[WARN (VERI-1060)] aqed_in_state_key_V.v(30): 'initial' construct ignored
[INFO (VERI-9012)] aqed_in_state_key_V.v(26): Unintentional Sequential element inferred for ram read before write using blocking assignment
[INFO (VERI-9012)] aqed_in_state_key_V.v(19): Unintentional Sequential element inferred for q0 read before write using blocking assignment
[WARN (VERI-1209)] aqed_in.v(311): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(313): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(315): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(321): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(323): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(325): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(427): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(465): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(598): expression size 32 truncated to fit in target size 18
[INFO (VERI-1018)] aqed_out.v(10): compiling module aqed_out
[WARN (VERI-1060)] aqed_out.v(142): 'initial' construct ignored
[WARN (VERI-1209)] aqed_out.v(281): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(283): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(285): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(291): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(293): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(295): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(322): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(325): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(356): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(406): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(416): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(490): expression size 32 truncated to fit in target size 7
[WARN (VDB-1002)] workload_local_key_0.v(21): net ram[0][0] does not have a driver
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name aqed_top
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "ap_rst".
[<embedded>] % prove -bg -property {<embedded>::aqed_top.assert_qed_match <embedded>::aqed_top.assert_qed_match:precondition1}
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
background (thread 1)
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 313 of 860 design flops, 0 of 0 design latches, 42 of 92 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.006s
Performing Proof Simplification...
1.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Proof Simplification Iteration 1	[0.00 s]
1.0.Hp: Proof Simplification Iteration 2	[0.00 s]
1.0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.02 s
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 2
ProofGrid is starting event handling
1.0.B: Proofgrid shell started at 2969@rsg31.stanford.edu(local) jg_2546_rsg31.stanford.edu_2
1.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proofgrid shell started at 2968@rsg31.stanford.edu(local) jg_2546_rsg31.stanford.edu_2
1.0.Ht: Proofgrid shell started at 2967@rsg31.stanford.edu(local) jg_2546_rsg31.stanford.edu_2
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Proofgrid shell started at 2966@rsg31.stanford.edu(local) jg_2546_rsg31.stanford.edu_2
1.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.B: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Trace Attempt  2	[0.00 s]
1.0.N: Trace Attempt  3	[0.00 s]
1.0.B: Trace Attempt  1	[0.01 s]
1.0.N: Trace Attempt  3	[0.01 s]
1.0.Ht: Trace Attempt  1	[0.02 s]
1.0.Ht: Trace Attempt  2	[0.02 s]
1.0.Ht: Trace Attempt  3	[0.02 s]
1.0.Ht: Trace Attempt  4	[0.02 s]
1.0.Ht: Trace Attempt  5	[0.02 s]
1.0.N: Trace Attempt  3	[0.02 s]
1.0.N: Trace Attempt  4	[0.02 s]
1.0.B: Trace Attempt  2	[0.02 s]
1.0.B: Trace Attempt  3	[0.04 s]
1.0.N: Trace Attempt  3	[0.06 s]
1.0.B: Trace Attempt  4	[0.06 s]
1.0.B: Trace Attempt  5	[0.08 s]
1.0.N: Trace Attempt  3	[0.14 s]
1.0.N: Trace Attempt  3	[0.22 s]
1.0.N: Trace Attempt  3	[0.32 s]
1.0.N: Trace Attempt  3	[0.43 s]
1.0.N: Trace Attempt  3	[0.55 s]
1.0.N: Trace Attempt  3	[0.69 s]
1.0.N: Trace Attempt  3	[0.86 s]
1.0.N: Trace Attempt  3	[1.00 s]
1.0.N: Trace Attempt  6	[1.00 s]
1.0.N: Per property time limit expired (1.00 s) [1.00 s]
1.0.N: Stopped processing property "aqed_top.assert_qed_match"	[1.00 s].
1.0.N: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Trace Attempt  2	[0.00 s]
1.0.N: Trace Attempt  3	[0.00 s]
1.0.N: Trace Attempt  3	[0.01 s]
1.0.N: Trace Attempt  3	[0.01 s]
1.0.N: Trace Attempt  4	[0.01 s]
1.0.B: Stopped processing property "aqed_top.assert_qed_match"	[1.03 s].
1.0.B: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
1.0.N: Trace Attempt  3	[0.04 s]
1.0.B: Trace Attempt  1	[0.00 s]
1.0.B: Trace Attempt  2	[0.01 s]
1.0.B: Trace Attempt  3	[0.02 s]
1.0.B: Trace Attempt  4	[0.03 s]
1.0.B: Trace Attempt  5	[0.04 s]
1.0.N: Trace Attempt  3	[0.09 s]
1.0.N: Trace Attempt  3	[0.15 s]
1.0.N: Trace Attempt  3	[0.23 s]
1.0.N: Trace Attempt  3	[0.33 s]
1.0.N: Trace Attempt  3	[0.43 s]
1.0.N: Trace Attempt  3	[0.55 s]
1.0.N: Trace Attempt  3	[0.67 s]
1.0.N: Trace Attempt  3	[0.82 s]
1.0.N: Trace Attempt  3	[0.96 s]
1.0.N: Trace Attempt 10	[0.97 s]
1.0.N: Per property time limit expired (1.00 s) [1.00 s]
1.0.N: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[1.00 s].
1.0.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
1.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.N: Trace Attempt 17	[0.04 s]
1.0.B: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[1.01 s].
1.0.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
1.0.B: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.B: Trace Attempt  1	[0.00 s]
1.0.B: Trace Attempt  2	[0.01 s]
1.0.B: Trace Attempt  3	[0.02 s]
1.0.B: Trace Attempt  4	[0.03 s]
1.0.B: Trace Attempt  5	[0.04 s]
1.0.N: Trace Attempt  3	[0.10 s]
1.0.N: Trace Attempt  3	[0.27 s]
1.0.N: Trace Attempt  3	[0.44 s]
1.0.N: Trace Attempt  3	[0.64 s]
1.0.N: Trace Attempt  3	[0.90 s]
1.0.N: Trace Attempt  3	[1.22 s]
1.0.N: Trace Attempt  3	[1.56 s]
1.0.N: Trace Attempt  3	[2.15 s]
1.0.Ht: Trace Attempt 62	[4.21 s]
Initiating shutdown of proof (@ 4.44 s)
1.0.Ht: Interrupted (multi)
1.0.Ht: Interrupted. [4.44 s]
1.0.Hp: Interrupted (multi)
1.0.Hp: Interrupted. [4.44 s]
1.0.N: Stopped processing property "aqed_top.assert_qed_match"	[2.44 s].
1.0.N: Trace Attempt 28	[2.21 s]
1.0.N: All properties either determined or skipped. [4.44 s]
1.0.Ht: Exited with Success (@ 4.45 s)
1.0.Hp: Exited with Success (@ 4.45 s)
1.0.N: Exited with Success (@ 4.45 s)
1.0.B: Stopped processing property "aqed_top.assert_qed_match"	[2.46 s].
1.0.B: Trace Attempt 65	[2.39 s]
1.0.B: All properties either determined or skipped. [4.51 s]
1.0.B: Exited with Success (@ 4.51 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
	Properties Considered : 2
	      assertions      : 1
	       - proven       : 0
	       - marked_proven: 0
	       - cex          : 0
	       - ar_cex       : 0
	       - undetermined : 1
	       - unprocessed  : 0
	       - error        : 0
	      covers          : 1
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 1
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(52): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(52): previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(94): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(94): previous definition of module aes256_encrypt_ecb_ctx_body_enckey is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(51): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(51): previous definition of module aes256_encrypt_ecb_ctx_body_key_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(96): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(96): previous definition of module aes256_encrypt_ecb_ctx_body_key is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_sbox.v
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(297): overwriting previous definition of module aes256_encrypt_ecb_sbox_rom
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(297): previous definition of module aes256_encrypt_ecb_sbox_rom is here
[WARN (VERI-1206)] aes256_encrypt_ecb_sbox.v(324): overwriting previous definition of module aes256_encrypt_ecb_sbox
[INFO (VERI-2142)] aes256_encrypt_ecb_sbox.v(324): previous definition of module aes256_encrypt_ecb_sbox is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[WARN (VERI-1206)] aes256_encrypt_ecb.v(922): overwriting previous definition of module aes256_encrypt_ecb
[INFO (VERI-2142)] aes256_encrypt_ecb.v(922): previous definition of module aes256_encrypt_ecb is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[WARN (VERI-1206)] aqed_in_state_key_V.v(55): overwriting previous definition of module aqed_in_state_key_V_ram
[INFO (VERI-2142)] aqed_in_state_key_V.v(55): previous definition of module aqed_in_state_key_V_ram is here
[WARN (VERI-1206)] aqed_in_state_key_V.v(100): overwriting previous definition of module aqed_in_state_key_V
[INFO (VERI-2142)] aqed_in_state_key_V.v(100): previous definition of module aqed_in_state_key_V is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[WARN (VERI-1206)] aqed_in.v(761): overwriting previous definition of module aqed_in
[INFO (VERI-2142)] aqed_in.v(761): previous definition of module aqed_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[WARN (VERI-1206)] aqed_out.v(437): overwriting previous definition of module aqed_out
[INFO (VERI-2142)] aqed_out.v(437): previous definition of module aqed_out is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[WARN (VERI-1206)] aqed_top_bmc_in.v(55): overwriting previous definition of module aqed_top_bmc_in_ram
[INFO (VERI-2142)] aqed_top_bmc_in.v(55): previous definition of module aqed_top_bmc_in_ram is here
[WARN (VERI-1206)] aqed_top_bmc_in.v(97): overwriting previous definition of module aqed_top_bmc_in
[INFO (VERI-2142)] aqed_top_bmc_in.v(97): previous definition of module aqed_top_bmc_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[WARN (VERI-1206)] aqed_top_mux_42_8_1_1.v(49): overwriting previous definition of module aqed_top_mux_42_8_1_1
[INFO (VERI-2142)] aqed_top_mux_42_8_1_1.v(49): previous definition of module aqed_top_mux_42_8_1_1 is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[WARN (VERI-1206)] aqed_top.v(551): overwriting previous definition of module aqed_top
[INFO (VERI-2142)] aqed_top.v(551): previous definition of module aqed_top is here
[-- (VERI-1482)] Analyzing Verilog file workload_local_key_0.v
[WARN (VERI-1206)] workload_local_key_0.v(39): overwriting previous definition of module workload_local_key_0_rom
[INFO (VERI-2142)] workload_local_key_0.v(39): previous definition of module workload_local_key_0_rom is here
[WARN (VERI-1206)] workload_local_key_0.v(66): overwriting previous definition of module workload_local_key_0
[INFO (VERI-2142)] workload_local_key_0.v(66): previous definition of module workload_local_key_0 is here
[-- (VERI-1482)] Analyzing Verilog file workload.v
[WARN (VERI-1206)] workload.v(411): overwriting previous definition of module workload
[INFO (VERI-2142)] workload.v(411): previous definition of module workload is here
INFO (ISW003): Top module name is "aqed_top".
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] aqed_top.v(12): compiling module aqed_top
[WARN (VERI-1060)] aqed_top.v(145): 'initial' construct ignored
[INFO (VERI-1018)] aqed_top_bmc_in.v(58): compiling module aqed_top_bmc_in:(DataWidth=8,AddressRange=16,AddressWidth=4)
[INFO (VERI-1018)] aqed_top_bmc_in.v(9): compiling module aqed_top_bmc_in_ram
[WARN (VERI-1060)] aqed_top_bmc_in.v(29): 'initial' construct ignored
[INFO (VERI-1018)] workload.v(10): compiling module workload
[WARN (VERI-1060)] workload.v(106): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom
[WARN (VERI-1060)] workload_local_key_0.v(25): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb.v(10): compiling module aes256_encrypt_ecb
[WARN (VERI-1060)] aes256_encrypt_ecb.v(194): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(300): compiling module aes256_encrypt_ecb_sbox:(DataWidth=8,AddressRange=256,AddressWidth=8)
[INFO (VERI-1018)] aes256_encrypt_ecb_sbox.v(9): compiling module aes256_encrypt_ecb_sbox_rom
[WARN (VERI-1060)] aes256_encrypt_ecb_sbox.v(25): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(54): compiling module aes256_encrypt_ecb_ctx_body_key:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(9): compiling module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-9012)] aes256_encrypt_ecb_ctx_body_key.v(26): Unintentional Sequential element inferred for ram read before write using blocking assignment
[INFO (VERI-9012)] aes256_encrypt_ecb_ctx_body_key.v(19): Unintentional Sequential element inferred for q0 read before write using blocking assignment
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(55): compiling module aes256_encrypt_ecb_ctx_body_enckey:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(9): compiling module aes256_encrypt_ecb_ctx_body_enckey_ram
[WARN (VERI-1209)] aes256_encrypt_ecb.v(619): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(621): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(623): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(653): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(655): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(657): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(767): expression size 32 truncated to fit in target size 9
[WARN (VERI-1209)] aes256_encrypt_ecb.v(866): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(868): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(886): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(888): expression size 64 truncated to fit in target size 8
[INFO (VERI-1018)] aqed_top_mux_42_8_1_1.v(11): compiling module aqed_top_mux_42_8_1_1:(ID=1,din0_WIDTH=8,din1_WIDTH=8,din2_WIDTH=8,din3_WIDTH=8,din4_WIDTH=2,dout_WIDTH=8)
[WARN (VERI-1209)] workload.v(294): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(296): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(298): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(362): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] aqed_in.v(10): compiling module aqed_in
[WARN (VERI-1060)] aqed_in.v(219): 'initial' construct ignored
[INFO (VERI-1018)] aqed_in_state_key_V.v(58): compiling module aqed_in_state_key_V:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aqed_in_state_key_V.v(9): compiling module aqed_in_state_key_V_ram
[WARN (VERI-1060)] aqed_in_state_key_V.v(30): 'initial' construct ignored
[INFO (VERI-9012)] aqed_in_state_key_V.v(26): Unintentional Sequential element inferred for ram read before write using blocking assignment
[INFO (VERI-9012)] aqed_in_state_key_V.v(19): Unintentional Sequential element inferred for q0 read before write using blocking assignment
[WARN (VERI-1209)] aqed_in.v(311): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(313): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(315): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(321): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(323): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(325): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(427): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(465): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(598): expression size 32 truncated to fit in target size 18
[INFO (VERI-1018)] aqed_out.v(10): compiling module aqed_out
[WARN (VERI-1060)] aqed_out.v(142): 'initial' construct ignored
[WARN (VERI-1209)] aqed_out.v(281): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(283): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(285): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(291): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(293): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(295): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(322): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(325): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(356): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(406): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(416): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(490): expression size 32 truncated to fit in target size 7
[WARN (VDB-1002)] workload_local_key_0.v(21): net ram[0][0] does not have a driver
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name aqed_top
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "ap_rst".
invalid command name "set_engien_mode"
[<embedded>] % set_engine_mode {B Bm}
[<embedded>] % prove -bg -property {<embedded>::aqed_top.assert_qed_match <embedded>::aqed_top.assert_qed_match:precondition1}
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = B Bm 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = B Bm, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
background (thread 2)
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 313 of 860 design flops, 0 of 0 design latches, 42 of 92 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.006s
Performing Proof Simplification...
2.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.B: Proof Simplification Iteration 1	[0.00 s]
2.0.B: Proof Simplification Iteration 2	[0.00 s]
2.0.B: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.02 s
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 2
ProofGrid is starting event handling
2.0.Bm: Proofgrid shell started at 3118@rsg31.stanford.edu(local) jg_2546_rsg31.stanford.edu_3
2.0.B: Proofgrid shell started at 3117@rsg31.stanford.edu(local) jg_2546_rsg31.stanford.edu_3
2.0.Bm: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.B: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
2.0.Bm: Trace Attempt  1	[0.01 s]
2.0.B: Trace Attempt  1	[0.01 s]
2.0.Bm: Trace Attempt  2	[0.03 s]
2.0.B: Trace Attempt  2	[0.03 s]
2.0.Bm: Trace Attempt  3	[0.05 s]
2.0.B: Trace Attempt  3	[0.04 s]
2.0.Bm: Trace Attempt  4	[0.06 s]
2.0.B: Trace Attempt  4	[0.06 s]
2.0.Bm: Trace Attempt  5	[0.08 s]
2.0.B: Trace Attempt  5	[0.08 s]
2.0.B: Trace Attempt 34	[0.98 s]
2.0.B: Per property time limit expired (1.00 s) [1.03 s]
2.0.B: Stopped processing property "aqed_top.assert_qed_match"	[1.04 s].
2.0.B: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
2.0.B: Trace Attempt  1	[0.01 s]
2.0.B: Trace Attempt  2	[0.02 s]
2.0.B: Trace Attempt  3	[0.03 s]
2.0.B: Trace Attempt  4	[0.04 s]
2.0.B: Trace Attempt  5	[0.05 s]
2.0.B: Trace Attempt 40	[0.99 s]
2.0.B: Per property time limit expired (1.00 s) [1.04 s]
2.0.B: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[1.04 s].
2.0.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
2.0.B: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
2.0.B: Trace Attempt  1	[0.00 s]
2.0.B: Trace Attempt  2	[0.01 s]
2.0.B: Trace Attempt  3	[0.02 s]
2.0.B: Trace Attempt  4	[0.03 s]
2.0.B: Trace Attempt  5	[0.04 s]
2.0.Bm: Trace Attempt 84	[4.09 s]
2.0.Bm: Trace Attempt 94	[5.54 s]
2.0.Bm: A trace with 94 cycles was found. [5.76 s]
INFO (IPF047): 2.0.Bm: The cover property "aqed_top.assert_qed_match:precondition1" was covered in 94 cycles in 5.80 s.
2.0.Bm: A trace with 94 cycles was found. [5.84 s]
INFO (IPF055): 2.0.Bm: A counterexample (cex) with 94 cycles was found for the property "aqed_top.assert_qed_match" in 5.85 s.
2.0.B: Stopped processing property "aqed_top.assert_qed_match"	[3.82 s].
2.0.B: Trace Attempt 81	[3.73 s]
2.0.B: All properties determined. [5.90 s]
2.0.B: Exited with Success (@ 5.91 s)
2.0.Bm: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
2.0.Bm: All properties determined. [5.91 s]
2.0.Bm: Exited with Success (@ 5.92 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
	Properties Considered : 2
	      assertions      : 1
	       - proven       : 0
	       - marked_proven: 0
	       - cex          : 1
	       - ar_cex       : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
	      covers          : 1
	       - unreachable  : 0
	       - covered      : 1
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -violation -property <embedded>::aqed_top.assert_qed_match -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::aqed_top.assert_qed_match".
cex
INFO: delete ampa start in Shell
INFO: delete ampa end in Shell
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
