# Logic Gates Project

### About:

For this project, I created a circuit and used VHDL code to implement the following circuit whose output is 'F'.  

![Screen Shot 2021-10-09 at 5 23 23 PM](https://user-images.githubusercontent.com/89553126/136675114-1612804d-e56d-4b84-a379-2f0ba80d7eb1.png)
