date tue 26 nov 1996 003028 gmt  server ncsa152  lastmodified wed 02 aug 1995 190434 gmt  contenttype texthtml  contentlength 4230    rutgers cam project  the rutgers cam project       the rutgers cam2000 memory architecture uses the concepts of associative processing to overcome the shortcomings of conventional von neumann architecture in dealing with computebound applications involving massive amounts of data  the architecture provides hardware support for data parallel reduction broadcast and parallel prefixsuffix operations within a memory architecture that is dram compatible    the cam2000 architecture is particularly appropriate for applications that require simple operations eg counting matching etc over large amounts of data  it is designed to replace the memory not the processor of a conventional computer and is a dual of cache  it ameliorates the performance bottleneck imposed by the processormemory bus by moving processing across into the memory  the cam2000 can emulate existing memory functions and run existing software unchanged  furthermore software can be upgraded incrementally on a statementbystatement basis to use associative functions      the cam2000 applies the associative processing model by placing many wordwidth low performance processors in the memory  the wordwidth hardware designed for the cam2000 provides significant speedup and reduces software complexity compared to approaches using singlebit data paths  in addition the cam2000 supports extended precision functions on data wider than its hardware allowing arbitrary precision cam operations to execute with minimal slowdown  this approach can produce significant speedup even when the inmemory processors run only at memory speed  by 2000 a cam architecture can provide 510 gigaops on a single chip that replaces dram significantly increases system peak performance and scales with memory size      the graphic above illustrates the architecture of the rutgers cam2000 which replaces dram chips in an otherwise conventional architecture half the area of the cam2000 chip is dram and the other half is processing elements  the processing elements can provide enormously high parallelism whenever it is applicable otherwise the cam chip acts as ordinary memory   personel  saul levy     levycsrutgersedu 9084453523 josh hall   joshcsrutgersedu 9084453896 don smith   dsmithcsrutgersedu 9084453628 keith miyake  kmiyakecsrutgersedu 9084452558 chunghsing hsu  chunghsucsrutgersedu 9084454635       this work is supported by arpa and nasa under nag 2668  online publications     j storrs hall  fornax  usenix vhll april 1995 fornax is a very highlevel programming language we are developing to ameliorate the difficulties of programming the unconventional architecture of cam and other parallel  machines     j storrs hall and don smith  database mining and matching in rutgers cam  2nd associative processing amp applications workshop  syracuse university july 1993     j storrs hall don smith and keith miyake  collective functions in the rutgers cam  associative processing amp applications workshop  syracuse university july 1992     donald e smith j storrs hall and  keith m miyake   rutgers cam chip architecture  technical report no lcsrtr196  department of computer science  rutgers university 1992     donald e smith keith m miyake and j storrs hall  a greedy rescheduling assembler for the cam2000  department of computer science  rutgers university 1994     keith m miyake and donald e smith   circuit design tool users manual   technical report no lcsrtr191  department of computer science  rutgers university 1992   
