{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Web Edition " "Info: Version 4.2 Build 157 12/07/2004 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 11:57:08 2005 " "Info: Processing started: Mon May 02 11:57:08 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off CLOCK -c CLOCK " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off CLOCK -c CLOCK" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2seg0_scan.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bin2seg0_scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2seg0_scan-arch " "Info: Found design unit 1: bin2seg0_scan-arch" {  } { { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/bin2seg0_scan.vhd" 20 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 bin2seg0_scan " "Info: Found entity 1: bin2seg0_scan" {  } { { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/bin2seg0_scan.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_gen-a " "Info: Found design unit 1: clk_gen-a" {  } { { "clk_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clk_gen.vhd" 13 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Info: Found entity 1: clk_gen" {  } { { "clk_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clk_gen.vhd" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_sm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_sm-arch " "Info: Found design unit 1: clock_sm-arch" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 23 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 clock_sm " "Info: Found entity 1: clock_sm" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 6 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "bin2seg0_scan.vhd(44) " "Info: VHDL Case Statement information at bin2seg0_scan.vhd(44): OTHERS choice is never selected" {  } { { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/bin2seg0_scan.vhd" 44 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_gen.vhd(19) " "Warning: VHDL Process Statement warning at clk_gen.vhd(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clk_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clk_gen.vhd" 19 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 clock_sm.vhd(40) " "Warning: VHDL Process Statement warning at clock_sm.vhd(40): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 40 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw3_d2 clock_sm.vhd(41) " "Warning: VHDL Process Statement warning at clock_sm.vhd(41): signal \"sw3_d2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 41 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 clock_sm.vhd(44) " "Warning: VHDL Process Statement warning at clock_sm.vhd(44): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 44 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw3_d2 clock_sm.vhd(45) " "Warning: VHDL Process Statement warning at clock_sm.vhd(45): signal \"sw3_d2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 45 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw1 clock_sm.vhd(46) " "Warning: VHDL Process Statement warning at clock_sm.vhd(46): signal \"sw1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 46 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw3_d2 clock_sm.vhd(49) " "Warning: VHDL Process Statement warning at clock_sm.vhd(49): signal \"sw3_d2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 49 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw4 clock_sm.vhd(50) " "Warning: VHDL Process Statement warning at clock_sm.vhd(50): signal \"sw4\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 50 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw1 clock_sm.vhd(51) " "Warning: VHDL Process Statement warning at clock_sm.vhd(51): signal \"sw1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 51 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 clock_sm.vhd(54) " "Warning: VHDL Process Statement warning at clock_sm.vhd(54): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 54 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw3_d2 clock_sm.vhd(55) " "Warning: VHDL Process Statement warning at clock_sm.vhd(55): signal \"sw3_d2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 55 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 clock_sm.vhd(58) " "Warning: VHDL Process Statement warning at clock_sm.vhd(58): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 58 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw3_d2 clock_sm.vhd(59) " "Warning: VHDL Process Statement warning at clock_sm.vhd(59): signal \"sw3_d2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 59 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 clock_sm.vhd(62) " "Warning: VHDL Process Statement warning at clock_sm.vhd(62): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 62 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw3_d2 clock_sm.vhd(63) " "Warning: VHDL Process Statement warning at clock_sm.vhd(63): signal \"sw3_d2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 63 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 clock_sm.vhd(66) " "Warning: VHDL Process Statement warning at clock_sm.vhd(66): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 66 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw3_d2 clock_sm.vhd(67) " "Warning: VHDL Process Statement warning at clock_sm.vhd(67): signal \"sw3_d2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 67 0 0 } }  } 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT" "\|clock\|clock_sm:inst1\|present_state 7 0 " "Info: State machine \"\|clock\|clock_sm:inst1\|present_state\" contains 7 states and 0 state bits" {  } {  } 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|clock\|clock_sm:inst1\|present_state " "Info: Selected Auto state machine encoding method for state machine \"\|clock\|clock_sm:inst1\|present_state\"" {  } {  } 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|clock\|clock_sm:inst1\|present_state " "Info: Encoding result for state machine \"\|clock\|clock_sm:inst1\|present_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "clock_sm:inst1\|present_state.set_d4 " "Info: Encoded state bit \"clock_sm:inst1\|present_state.set_d4\"" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "clock_sm:inst1\|present_state.set_d3 " "Info: Encoded state bit \"clock_sm:inst1\|present_state.set_d3\"" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "clock_sm:inst1\|present_state.set_d2 " "Info: Encoded state bit \"clock_sm:inst1\|present_state.set_d2\"" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "clock_sm:inst1\|present_state.set_d1 " "Info: Encoded state bit \"clock_sm:inst1\|present_state.set_d1\"" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "clock_sm:inst1\|present_state.start " "Info: Encoded state bit \"clock_sm:inst1\|present_state.start\"" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "clock_sm:inst1\|present_state.pause " "Info: Encoded state bit \"clock_sm:inst1\|present_state.pause\"" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "clock_sm:inst1\|present_state.reset " "Info: Encoded state bit \"clock_sm:inst1\|present_state.reset\"" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0}  } {  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|clock\|clock_sm:inst1\|present_state.reset 0000000 " "Info: State \"\|clock\|clock_sm:inst1\|present_state.reset\" uses code string \"0000000\"" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|clock\|clock_sm:inst1\|present_state.pause 0000011 " "Info: State \"\|clock\|clock_sm:inst1\|present_state.pause\" uses code string \"0000011\"" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|clock\|clock_sm:inst1\|present_state.start 0000101 " "Info: State \"\|clock\|clock_sm:inst1\|present_state.start\" uses code string \"0000101\"" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|clock\|clock_sm:inst1\|present_state.set_d1 0001001 " "Info: State \"\|clock\|clock_sm:inst1\|present_state.set_d1\" uses code string \"0001001\"" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|clock\|clock_sm:inst1\|present_state.set_d2 0010001 " "Info: State \"\|clock\|clock_sm:inst1\|present_state.set_d2\" uses code string \"0010001\"" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|clock\|clock_sm:inst1\|present_state.set_d3 0100001 " "Info: State \"\|clock\|clock_sm:inst1\|present_state.set_d3\" uses code string \"0100001\"" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|clock\|clock_sm:inst1\|present_state.set_d4 1000001 " "Info: State \"\|clock\|clock_sm:inst1\|present_state.set_d4\" uses code string \"1000001\"" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "clk_gen:inst\|cnt\[0\]~24 24 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=24) from the following logic: \"clk_gen:inst\|cnt\[0\]~24\"" {  } { { "clk_gen.vhd" "cnt\[0\]~24" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clk_gen.vhd" 19 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "clock_sm:inst1\|cnt_sec_one\[0\]~20 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"clock_sm:inst1\|cnt_sec_one\[0\]~20\"" {  } { { "clock_sm.vhd" "cnt_sec_one\[0\]~20" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 87 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "clock_sm:inst1\|cnt_min_one\[0\]~29 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"clock_sm:inst1\|cnt_min_one\[0\]~29\"" {  } { { "clock_sm.vhd" "cnt_min_one\[0\]~29" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 87 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "clock_sm:inst1\|cnt_sec_ten\[0\]~24 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"clock_sm:inst1\|cnt_sec_ten\[0\]~24\"" {  } { { "clock_sm.vhd" "cnt_sec_ten\[0\]~24" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 87 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "clock_sm:inst1\|cnt_min_ten\[0\]~34 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"clock_sm:inst1\|cnt_min_ten\[0\]~34\"" {  } { { "clock_sm.vhd" "cnt_min_ten\[0\]~34" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 87 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf" 227 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b67.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_b67.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b67 " "Info: Found entity 1: cntr_b67" {  } { { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/cntr_b67.tdf" 31 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_np7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_np7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_np7 " "Info: Found entity 1: cntr_np7" {  } { { "db/cntr_np7.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/cntr_np7.tdf" 31 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "149 " "Info: Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "132 " "Info: Implemented 132 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 11:57:14 2005 " "Info: Processing ended: Mon May 02 11:57:14 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0}  } {  } 0}
