<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › include › asm › kgdb.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>kgdb.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Blackfin KGDB header</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2005-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_BLACKFIN_KGDB_H__</span>
<span class="cp">#define __ASM_BLACKFIN_KGDB_H__</span>

<span class="cp">#include &lt;linux/ptrace.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * BUFMAX defines the maximum number of characters in inbound/outbound buffers.</span>
<span class="cm"> * At least NUMREGBYTES*2 are needed for register packets.</span>
<span class="cm"> * Longer buffer is needed to list all threads.</span>
<span class="cm"> */</span>
<span class="cp">#define BUFMAX 2048</span>

<span class="cm">/*</span>
<span class="cm"> * Note that this register image is different from</span>
<span class="cm"> * the register image that Linux produces at interrupt time.</span>
<span class="cm"> *</span>
<span class="cm"> * Linux&#39;s register image is defined by struct pt_regs in ptrace.h.</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">regnames</span> <span class="p">{</span>
  <span class="cm">/* Core Registers */</span>
  <span class="n">BFIN_R0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
  <span class="n">BFIN_R1</span><span class="p">,</span>
  <span class="n">BFIN_R2</span><span class="p">,</span>
  <span class="n">BFIN_R3</span><span class="p">,</span>
  <span class="n">BFIN_R4</span><span class="p">,</span>
  <span class="n">BFIN_R5</span><span class="p">,</span>
  <span class="n">BFIN_R6</span><span class="p">,</span>
  <span class="n">BFIN_R7</span><span class="p">,</span>
  <span class="n">BFIN_P0</span><span class="p">,</span>
  <span class="n">BFIN_P1</span><span class="p">,</span>
  <span class="n">BFIN_P2</span><span class="p">,</span>
  <span class="n">BFIN_P3</span><span class="p">,</span>
  <span class="n">BFIN_P4</span><span class="p">,</span>
  <span class="n">BFIN_P5</span><span class="p">,</span>
  <span class="n">BFIN_SP</span><span class="p">,</span>
  <span class="n">BFIN_FP</span><span class="p">,</span>
  <span class="n">BFIN_I0</span><span class="p">,</span>
  <span class="n">BFIN_I1</span><span class="p">,</span>
  <span class="n">BFIN_I2</span><span class="p">,</span>
  <span class="n">BFIN_I3</span><span class="p">,</span>
  <span class="n">BFIN_M0</span><span class="p">,</span>
  <span class="n">BFIN_M1</span><span class="p">,</span>
  <span class="n">BFIN_M2</span><span class="p">,</span>
  <span class="n">BFIN_M3</span><span class="p">,</span>
  <span class="n">BFIN_B0</span><span class="p">,</span>
  <span class="n">BFIN_B1</span><span class="p">,</span>
  <span class="n">BFIN_B2</span><span class="p">,</span>
  <span class="n">BFIN_B3</span><span class="p">,</span>
  <span class="n">BFIN_L0</span><span class="p">,</span>
  <span class="n">BFIN_L1</span><span class="p">,</span>
  <span class="n">BFIN_L2</span><span class="p">,</span>
  <span class="n">BFIN_L3</span><span class="p">,</span>
  <span class="n">BFIN_A0_DOT_X</span><span class="p">,</span>
  <span class="n">BFIN_A0_DOT_W</span><span class="p">,</span>
  <span class="n">BFIN_A1_DOT_X</span><span class="p">,</span>
  <span class="n">BFIN_A1_DOT_W</span><span class="p">,</span>
  <span class="n">BFIN_ASTAT</span><span class="p">,</span>
  <span class="n">BFIN_RETS</span><span class="p">,</span>
  <span class="n">BFIN_LC0</span><span class="p">,</span>
  <span class="n">BFIN_LT0</span><span class="p">,</span>
  <span class="n">BFIN_LB0</span><span class="p">,</span>
  <span class="n">BFIN_LC1</span><span class="p">,</span>
  <span class="n">BFIN_LT1</span><span class="p">,</span>
  <span class="n">BFIN_LB1</span><span class="p">,</span>
  <span class="n">BFIN_CYCLES</span><span class="p">,</span>
  <span class="n">BFIN_CYCLES2</span><span class="p">,</span>
  <span class="n">BFIN_USP</span><span class="p">,</span>
  <span class="n">BFIN_SEQSTAT</span><span class="p">,</span>
  <span class="n">BFIN_SYSCFG</span><span class="p">,</span>
  <span class="n">BFIN_RETI</span><span class="p">,</span>
  <span class="n">BFIN_RETX</span><span class="p">,</span>
  <span class="n">BFIN_RETN</span><span class="p">,</span>
  <span class="n">BFIN_RETE</span><span class="p">,</span>

  <span class="cm">/* Pseudo Registers */</span>
  <span class="n">BFIN_PC</span><span class="p">,</span>
  <span class="n">BFIN_CC</span><span class="p">,</span>
  <span class="n">BFIN_EXTRA1</span><span class="p">,</span>		<span class="cm">/* Address of .text section.  */</span>
  <span class="n">BFIN_EXTRA2</span><span class="p">,</span>		<span class="cm">/* Address of .data section.  */</span>
  <span class="n">BFIN_EXTRA3</span><span class="p">,</span>		<span class="cm">/* Address of .bss section.  */</span>
  <span class="n">BFIN_FDPIC_EXEC</span><span class="p">,</span>
  <span class="n">BFIN_FDPIC_INTERP</span><span class="p">,</span>

  <span class="cm">/* MMRs */</span>
  <span class="n">BFIN_IPEND</span><span class="p">,</span>

  <span class="cm">/* LAST ENTRY SHOULD NOT BE CHANGED.  */</span>
  <span class="n">BFIN_NUM_REGS</span>		<span class="cm">/* The number of all registers.  */</span>
<span class="p">};</span>

<span class="cm">/* Number of bytes of registers.  */</span>
<span class="cp">#define NUMREGBYTES BFIN_NUM_REGS*4</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">arch_kgdb_breakpoint</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span><span class="p">(</span><span class="s">&quot;EXCPT 2;&quot;</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#define BREAK_INSTR_SIZE	2</span>
<span class="cp">#ifdef CONFIG_SMP</span>
<span class="cp"># define CACHE_FLUSH_IS_SAFE	0</span>
<span class="cp">#else</span>
<span class="cp"># define CACHE_FLUSH_IS_SAFE	1</span>
<span class="cp">#endif</span>
<span class="cp">#define GDB_ADJUSTS_BREAK_OFFSET</span>
<span class="cp">#define GDB_SKIP_HW_WATCH_TEST</span>
<span class="cp">#define HW_INST_WATCHPOINT_NUM	6</span>
<span class="cp">#define HW_WATCHPOINT_NUM	8</span>
<span class="cp">#define TYPE_INST_WATCHPOINT	0</span>
<span class="cp">#define TYPE_DATA_WATCHPOINT	1</span>

<span class="cm">/* Instruction watchpoint address control register bits mask */</span>
<span class="cp">#define WPPWR		0x1</span>
<span class="cp">#define WPIREN01	0x2</span>
<span class="cp">#define WPIRINV01	0x4</span>
<span class="cp">#define WPIAEN0		0x8</span>
<span class="cp">#define WPIAEN1		0x10</span>
<span class="cp">#define WPICNTEN0	0x20</span>
<span class="cp">#define WPICNTEN1	0x40</span>
<span class="cp">#define EMUSW0		0x80</span>
<span class="cp">#define EMUSW1		0x100</span>
<span class="cp">#define WPIREN23	0x200</span>
<span class="cp">#define WPIRINV23	0x400</span>
<span class="cp">#define WPIAEN2		0x800</span>
<span class="cp">#define WPIAEN3		0x1000</span>
<span class="cp">#define WPICNTEN2	0x2000</span>
<span class="cp">#define WPICNTEN3	0x4000</span>
<span class="cp">#define EMUSW2		0x8000</span>
<span class="cp">#define EMUSW3		0x10000</span>
<span class="cp">#define WPIREN45	0x20000</span>
<span class="cp">#define WPIRINV45	0x40000</span>
<span class="cp">#define WPIAEN4		0x80000</span>
<span class="cp">#define WPIAEN5		0x100000</span>
<span class="cp">#define WPICNTEN4	0x200000</span>
<span class="cp">#define WPICNTEN5	0x400000</span>
<span class="cp">#define EMUSW4		0x800000</span>
<span class="cp">#define EMUSW5		0x1000000</span>
<span class="cp">#define WPAND		0x2000000</span>

<span class="cm">/* Data watchpoint address control register bits mask */</span>
<span class="cp">#define WPDREN01	0x1</span>
<span class="cp">#define WPDRINV01	0x2</span>
<span class="cp">#define WPDAEN0		0x4</span>
<span class="cp">#define WPDAEN1		0x8</span>
<span class="cp">#define WPDCNTEN0	0x10</span>
<span class="cp">#define WPDCNTEN1	0x20</span>

<span class="cp">#define WPDSRC0		0xc0</span>
<span class="cp">#define WPDACC0_OFFSET	8</span>
<span class="cp">#define WPDSRC1		0xc00</span>
<span class="cp">#define WPDACC1_OFFSET	12</span>

<span class="cm">/* Watchpoint status register bits mask */</span>
<span class="cp">#define STATIA0		0x1</span>
<span class="cp">#define STATIA1		0x2</span>
<span class="cp">#define STATIA2		0x4</span>
<span class="cp">#define STATIA3		0x8</span>
<span class="cp">#define STATIA4		0x10</span>
<span class="cp">#define STATIA5		0x20</span>
<span class="cp">#define STATDA0		0x40</span>
<span class="cp">#define STATDA1		0x80</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
