INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:39:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 buffer26/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 1.351ns (21.868%)  route 4.827ns (78.132%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3012, unset)         0.508     0.508    buffer26/clk
                         FDRE                                         r  buffer26/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer26/outs_reg[4]/Q
                         net (fo=3, unplaced)         0.434     1.168    buffer26/Q[4]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.287 f  buffer26/fullReg_i_3__23/O
                         net (fo=18, unplaced)        0.762     2.049    buffer26/outs_reg[4]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.092 f  buffer26/dataReg[0]_i_2__9/O
                         net (fo=5, unplaced)         0.405     2.497    control_merge5/tehb/control/dataReg_reg[0]_1
                         LUT6 (Prop_lut6_I1_O)        0.043     2.540 f  control_merge5/tehb/control/transmitValue_i_2__59/O
                         net (fo=6, unplaced)         0.276     2.816    fork25/control/generateBlocks[0].regblock/fullReg_i_3__26
                         LUT2 (Prop_lut2_I1_O)        0.043     2.859 r  fork25/control/generateBlocks[0].regblock/transmitValue_i_4__18/O
                         net (fo=8, unplaced)         0.282     3.141    fork47/control/generateBlocks[1].regblock/dataReg_reg[4]
                         LUT3 (Prop_lut3_I2_O)        0.043     3.184 f  fork47/control/generateBlocks[1].regblock/dataReg[4]_i_4__4/O
                         net (fo=14, unplaced)        0.295     3.479    buffer26/control/fullReg_reg_3
                         LUT5 (Prop_lut5_I4_O)        0.043     3.522 f  buffer26/control/fullReg_i_3__26/O
                         net (fo=4, unplaced)         0.246     3.768    control_merge6/tehb/control/fullReg_reg_17
                         LUT6 (Prop_lut6_I2_O)        0.043     3.811 f  control_merge6/tehb/control/fullReg_i_3__13/O
                         net (fo=21, unplaced)        0.305     4.116    fork30/control/generateBlocks[0].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I5_O)        0.043     4.159 f  fork30/control/generateBlocks[0].regblock/transmitValue_i_2__44/O
                         net (fo=5, unplaced)         0.272     4.431    fork27/control/generateBlocks[0].regblock/transmitValue_reg_3
                         LUT3 (Prop_lut3_I1_O)        0.043     4.474 f  fork27/control/generateBlocks[0].regblock/fullReg_i_2__19/O
                         net (fo=36, unplaced)        0.318     4.792    lsq2/handshake_lsq_lsq2_core/dataReg_reg[6]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.835 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_1_q[6]_i_4/O
                         net (fo=3, unplaced)         0.477     5.312    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/entry_port_options_1_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.557 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     5.564    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.614 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.614    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.664 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     5.664    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     5.818 f  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_8/O[3]
                         net (fo=2, unplaced)         0.467     6.285    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_11_double_out_01[15]
                         LUT6 (Prop_lut6_I5_O)        0.120     6.405 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_1/O
                         net (fo=7, unplaced)         0.281     6.686    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_7
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=3012, unset)         0.483    10.183    lsq2/handshake_lsq_lsq2_core/clk
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.955    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  3.269    




