{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418085483714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418085483714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 19:38:03 2014 " "Processing started: Mon Dec 08 19:38:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418085483714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418085483714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DP4_ECE2504 -c DP4_ECE2504 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DP4_ECE2504 -c DP4_ECE2504" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418085483714 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418085484127 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DP4_ECE2504.v(193) " "Verilog HDL warning at DP4_ECE2504.v(193): extended using \"x\" or \"z\"" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1418085484236 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DP4_ECE2504.v(453) " "Verilog HDL information at DP4_ECE2504.v(453): always construct contains both blocking and non-blocking assignments" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 453 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418085484237 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux DP4_ECE2504.v " "Entity \"mux\" obtained from \"DP4_ECE2504.v\" instead of from Quartus II megafunction library" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 296 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1418085484241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp4_ece2504.v 11 11 " "Found 11 design units, including 11 entities, in source file dp4_ece2504.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP4_ECE2504 " "Found entity 1: DP4_ECE2504" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418085484241 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_8bits " "Found entity 2: mux16_1_8bits" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418085484241 ""} { "Info" "ISGN_ENTITY_NAME" "3 single_port_ram " "Found entity 3: single_port_ram" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418085484241 ""} { "Info" "ISGN_ENTITY_NAME" "4 pc_controller " "Found entity 4: pc_controller" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418085484241 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux " "Found entity 5: mux" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418085484241 ""} { "Info" "ISGN_ENTITY_NAME" "6 instruction_rom " "Found entity 6: instruction_rom" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418085484241 ""} { "Info" "ISGN_ENTITY_NAME" "7 function_unit " "Found entity 7: function_unit" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418085484241 ""} { "Info" "ISGN_ENTITY_NAME" "8 double_port_ram " "Found entity 8: double_port_ram" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418085484241 ""} { "Info" "ISGN_ENTITY_NAME" "9 button_fsm " "Found entity 9: button_fsm" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418085484241 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu " "Found entity 10: cpu" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418085484241 ""} { "Info" "ISGN_ENTITY_NAME" "11 instr_decoder " "Found entity 11: instr_decoder" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418085484241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418085484241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DP4_ECE2504 " "Elaborating entity \"DP4_ECE2504\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418085484282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu0\"" {  } { { "DP4_ECE2504.v" "cpu0" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418085484296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_controller cpu:cpu0\|pc_controller:pc_ctrl " "Elaborating entity \"pc_controller\" for hierarchy \"cpu:cpu0\|pc_controller:pc_ctrl\"" {  } { { "DP4_ECE2504.v" "pc_ctrl" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418085484326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_rom cpu:cpu0\|instruction_rom:instr_mem " "Elaborating entity \"instruction_rom\" for hierarchy \"cpu:cpu0\|instruction_rom:instr_mem\"" {  } { { "DP4_ECE2504.v" "instr_mem" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418085484363 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "42 0 1023 DP4_ECE2504.v(331) " "Verilog HDL warning at DP4_ECE2504.v(331): number of words (42) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 331 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1418085484373 "|DP4_ECE2504|cpu:cpu0|instruction_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 DP4_ECE2504.v(327) " "Net \"rom.data_a\" at DP4_ECE2504.v(327) has no driver or initial value, using a default initial value '0'" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 327 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418085484411 "|DP4_ECE2504|cpu:cpu0|instruction_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 DP4_ECE2504.v(327) " "Net \"rom.waddr_a\" at DP4_ECE2504.v(327) has no driver or initial value, using a default initial value '0'" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 327 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418085484411 "|DP4_ECE2504|cpu:cpu0|instruction_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 DP4_ECE2504.v(327) " "Net \"rom.we_a\" at DP4_ECE2504.v(327) has no driver or initial value, using a default initial value '0'" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 327 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418085484412 "|DP4_ECE2504|cpu:cpu0|instruction_rom:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder cpu:cpu0\|instr_decoder:instruction_decoder " "Elaborating entity \"instr_decoder\" for hierarchy \"cpu:cpu0\|instr_decoder:instruction_decoder\"" {  } { { "DP4_ECE2504.v" "instruction_decoder" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418085484423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_port_ram cpu:cpu0\|double_port_ram:register_file " "Elaborating entity \"double_port_ram\" for hierarchy \"cpu:cpu0\|double_port_ram:register_file\"" {  } { { "DP4_ECE2504.v" "register_file" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418085484432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cpu:cpu0\|mux:mux_b " "Elaborating entity \"mux\" for hierarchy \"cpu:cpu0\|mux:mux_b\"" {  } { { "DP4_ECE2504.v" "mux_b" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418085484469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_unit cpu:cpu0\|function_unit:func_unit " "Elaborating entity \"function_unit\" for hierarchy \"cpu:cpu0\|function_unit:func_unit\"" {  } { { "DP4_ECE2504.v" "func_unit" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418085484479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram cpu:cpu0\|single_port_ram:data_mem " "Elaborating entity \"single_port_ram\" for hierarchy \"cpu:cpu0\|single_port_ram:data_mem\"" {  } { { "DP4_ECE2504.v" "data_mem" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418085484500 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg DP4_ECE2504.v(222) " "Verilog HDL or VHDL warning at DP4_ECE2504.v(222): object \"addr_reg\" assigned a value but never read" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418085484501 "|DP4_ECE2504|cpu:cpu0|single_port_ram:data_mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 255 DP4_ECE2504.v(227) " "Verilog HDL warning at DP4_ECE2504.v(227): number of words (13) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "DP4_ECE2504.v" "" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 227 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1418085484502 "|DP4_ECE2504|cpu:cpu0|single_port_ram:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_fsm button_fsm:button_fsm0 " "Elaborating entity \"button_fsm\" for hierarchy \"button_fsm:button_fsm0\"" {  } { { "DP4_ECE2504.v" "button_fsm0" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418085484523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1_8bits mux16_1_8bits:LED_mux " "Elaborating entity \"mux16_1_8bits\" for hierarchy \"mux16_1_8bits:LED_mux\"" {  } { { "DP4_ECE2504.v" "LED_mux" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418085484532 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu0\|instruction_rom:instr_mem\|rom " "RAM logic \"cpu:cpu0\|instruction_rom:instr_mem\|rom\" is uninferred due to asynchronous read logic" {  } { { "DP4_ECE2504.v" "rom" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 327 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1418085485400 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu0\|single_port_ram:data_mem\|ram " "RAM logic \"cpu:cpu0\|single_port_ram:data_mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "DP4_ECE2504.v" "ram" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 219 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1418085485400 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1418085485400 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/db/DP4_ECE2504.ram0_instruction_rom_7c6b77ea.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/db/DP4_ECE2504.ram0_instruction_rom_7c6b77ea.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1418085485423 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/db/DP4_ECE2504.ram0_single_port_ram_642a84aa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/db/DP4_ECE2504.ram0_single_port_ram_642a84aa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1418085485782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1418085489346 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[0\] " "Logic cell \"cpu:cpu0\|r5\[0\]\"" {  } { { "DP4_ECE2504.v" "r5\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[8\] " "Logic cell \"cpu:cpu0\|r4\[8\]\"" {  } { { "DP4_ECE2504.v" "r4\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[0\] " "Logic cell \"cpu:cpu0\|r4\[0\]\"" {  } { { "DP4_ECE2504.v" "r4\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[8\] " "Logic cell \"cpu:cpu0\|r5\[8\]\"" {  } { { "DP4_ECE2504.v" "r5\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[8\] " "Logic cell \"cpu:cpu0\|r6\[8\]\"" {  } { { "DP4_ECE2504.v" "r6\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[0\] " "Logic cell \"cpu:cpu0\|PC\[0\]\"" {  } { { "DP4_ECE2504.v" "PC\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[0\] " "Logic cell \"cpu:cpu0\|r6\[0\]\"" {  } { { "DP4_ECE2504.v" "r6\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[8\] " "Logic cell \"cpu:cpu0\|PC\[8\]\"" {  } { { "DP4_ECE2504.v" "PC\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[0\] " "Logic cell \"cpu:cpu0\|r1\[0\]\"" {  } { { "DP4_ECE2504.v" "r1\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[8\] " "Logic cell \"cpu:cpu0\|r0\[8\]\"" {  } { { "DP4_ECE2504.v" "r0\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[0\] " "Logic cell \"cpu:cpu0\|r0\[0\]\"" {  } { { "DP4_ECE2504.v" "r0\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[8\] " "Logic cell \"cpu:cpu0\|r1\[8\]\"" {  } { { "DP4_ECE2504.v" "r1\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[8\] " "Logic cell \"cpu:cpu0\|r7\[8\]\"" {  } { { "DP4_ECE2504.v" "r7\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[0\] " "Logic cell \"cpu:cpu0\|IR\[0\]\"" {  } { { "DP4_ECE2504.v" "IR\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[0\] " "Logic cell \"cpu:cpu0\|r7\[0\]\"" {  } { { "DP4_ECE2504.v" "r7\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[8\] " "Logic cell \"cpu:cpu0\|IR\[8\]\"" {  } { { "DP4_ECE2504.v" "IR\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[0\] " "Logic cell \"cpu:cpu0\|r3\[0\]\"" {  } { { "DP4_ECE2504.v" "r3\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[8\] " "Logic cell \"cpu:cpu0\|r2\[8\]\"" {  } { { "DP4_ECE2504.v" "r2\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[0\] " "Logic cell \"cpu:cpu0\|r2\[0\]\"" {  } { { "DP4_ECE2504.v" "r2\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[8\] " "Logic cell \"cpu:cpu0\|r3\[8\]\"" {  } { { "DP4_ECE2504.v" "r3\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[9\] " "Logic cell \"cpu:cpu0\|r6\[9\]\"" {  } { { "DP4_ECE2504.v" "r6\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[1\] " "Logic cell \"cpu:cpu0\|PC\[1\]\"" {  } { { "DP4_ECE2504.v" "PC\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[1\] " "Logic cell \"cpu:cpu0\|r6\[1\]\"" {  } { { "DP4_ECE2504.v" "r6\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[9\] " "Logic cell \"cpu:cpu0\|PC\[9\]\"" {  } { { "DP4_ECE2504.v" "PC\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[1\] " "Logic cell \"cpu:cpu0\|r5\[1\]\"" {  } { { "DP4_ECE2504.v" "r5\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[9\] " "Logic cell \"cpu:cpu0\|r4\[9\]\"" {  } { { "DP4_ECE2504.v" "r4\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[1\] " "Logic cell \"cpu:cpu0\|r4\[1\]\"" {  } { { "DP4_ECE2504.v" "r4\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[9\] " "Logic cell \"cpu:cpu0\|r5\[9\]\"" {  } { { "DP4_ECE2504.v" "r5\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[1\] " "Logic cell \"cpu:cpu0\|r1\[1\]\"" {  } { { "DP4_ECE2504.v" "r1\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[9\] " "Logic cell \"cpu:cpu0\|r0\[9\]\"" {  } { { "DP4_ECE2504.v" "r0\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[1\] " "Logic cell \"cpu:cpu0\|r0\[1\]\"" {  } { { "DP4_ECE2504.v" "r0\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[9\] " "Logic cell \"cpu:cpu0\|r1\[9\]\"" {  } { { "DP4_ECE2504.v" "r1\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[9\] " "Logic cell \"cpu:cpu0\|r7\[9\]\"" {  } { { "DP4_ECE2504.v" "r7\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[1\] " "Logic cell \"cpu:cpu0\|IR\[1\]\"" {  } { { "DP4_ECE2504.v" "IR\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[1\] " "Logic cell \"cpu:cpu0\|r7\[1\]\"" {  } { { "DP4_ECE2504.v" "r7\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[9\] " "Logic cell \"cpu:cpu0\|IR\[9\]\"" {  } { { "DP4_ECE2504.v" "IR\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[1\] " "Logic cell \"cpu:cpu0\|r3\[1\]\"" {  } { { "DP4_ECE2504.v" "r3\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[9\] " "Logic cell \"cpu:cpu0\|r2\[9\]\"" {  } { { "DP4_ECE2504.v" "r2\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[1\] " "Logic cell \"cpu:cpu0\|r2\[1\]\"" {  } { { "DP4_ECE2504.v" "r2\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[9\] " "Logic cell \"cpu:cpu0\|r3\[9\]\"" {  } { { "DP4_ECE2504.v" "r3\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[2\] " "Logic cell \"cpu:cpu0\|r5\[2\]\"" {  } { { "DP4_ECE2504.v" "r5\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[10\] " "Logic cell \"cpu:cpu0\|r4\[10\]\"" {  } { { "DP4_ECE2504.v" "r4\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[2\] " "Logic cell \"cpu:cpu0\|r4\[2\]\"" {  } { { "DP4_ECE2504.v" "r4\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[10\] " "Logic cell \"cpu:cpu0\|r5\[10\]\"" {  } { { "DP4_ECE2504.v" "r5\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[10\] " "Logic cell \"cpu:cpu0\|r6\[10\]\"" {  } { { "DP4_ECE2504.v" "r6\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[2\] " "Logic cell \"cpu:cpu0\|PC\[2\]\"" {  } { { "DP4_ECE2504.v" "PC\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[2\] " "Logic cell \"cpu:cpu0\|r6\[2\]\"" {  } { { "DP4_ECE2504.v" "r6\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[10\] " "Logic cell \"cpu:cpu0\|PC\[10\]\"" {  } { { "DP4_ECE2504.v" "PC\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[2\] " "Logic cell \"cpu:cpu0\|r1\[2\]\"" {  } { { "DP4_ECE2504.v" "r1\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[10\] " "Logic cell \"cpu:cpu0\|r0\[10\]\"" {  } { { "DP4_ECE2504.v" "r0\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[2\] " "Logic cell \"cpu:cpu0\|r0\[2\]\"" {  } { { "DP4_ECE2504.v" "r0\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[10\] " "Logic cell \"cpu:cpu0\|r1\[10\]\"" {  } { { "DP4_ECE2504.v" "r1\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[10\] " "Logic cell \"cpu:cpu0\|r7\[10\]\"" {  } { { "DP4_ECE2504.v" "r7\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[2\] " "Logic cell \"cpu:cpu0\|IR\[2\]\"" {  } { { "DP4_ECE2504.v" "IR\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[2\] " "Logic cell \"cpu:cpu0\|r7\[2\]\"" {  } { { "DP4_ECE2504.v" "r7\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[10\] " "Logic cell \"cpu:cpu0\|IR\[10\]\"" {  } { { "DP4_ECE2504.v" "IR\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[2\] " "Logic cell \"cpu:cpu0\|r3\[2\]\"" {  } { { "DP4_ECE2504.v" "r3\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[10\] " "Logic cell \"cpu:cpu0\|r2\[10\]\"" {  } { { "DP4_ECE2504.v" "r2\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[2\] " "Logic cell \"cpu:cpu0\|r2\[2\]\"" {  } { { "DP4_ECE2504.v" "r2\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[10\] " "Logic cell \"cpu:cpu0\|r3\[10\]\"" {  } { { "DP4_ECE2504.v" "r3\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[11\] " "Logic cell \"cpu:cpu0\|r6\[11\]\"" {  } { { "DP4_ECE2504.v" "r6\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[3\] " "Logic cell \"cpu:cpu0\|PC\[3\]\"" {  } { { "DP4_ECE2504.v" "PC\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[3\] " "Logic cell \"cpu:cpu0\|r6\[3\]\"" {  } { { "DP4_ECE2504.v" "r6\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[11\] " "Logic cell \"cpu:cpu0\|PC\[11\]\"" {  } { { "DP4_ECE2504.v" "PC\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[3\] " "Logic cell \"cpu:cpu0\|r5\[3\]\"" {  } { { "DP4_ECE2504.v" "r5\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[11\] " "Logic cell \"cpu:cpu0\|r4\[11\]\"" {  } { { "DP4_ECE2504.v" "r4\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[3\] " "Logic cell \"cpu:cpu0\|r4\[3\]\"" {  } { { "DP4_ECE2504.v" "r4\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[11\] " "Logic cell \"cpu:cpu0\|r5\[11\]\"" {  } { { "DP4_ECE2504.v" "r5\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[3\] " "Logic cell \"cpu:cpu0\|r1\[3\]\"" {  } { { "DP4_ECE2504.v" "r1\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[11\] " "Logic cell \"cpu:cpu0\|r0\[11\]\"" {  } { { "DP4_ECE2504.v" "r0\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[3\] " "Logic cell \"cpu:cpu0\|r0\[3\]\"" {  } { { "DP4_ECE2504.v" "r0\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[11\] " "Logic cell \"cpu:cpu0\|r1\[11\]\"" {  } { { "DP4_ECE2504.v" "r1\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[11\] " "Logic cell \"cpu:cpu0\|r7\[11\]\"" {  } { { "DP4_ECE2504.v" "r7\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[3\] " "Logic cell \"cpu:cpu0\|IR\[3\]\"" {  } { { "DP4_ECE2504.v" "IR\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[3\] " "Logic cell \"cpu:cpu0\|r7\[3\]\"" {  } { { "DP4_ECE2504.v" "r7\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[11\] " "Logic cell \"cpu:cpu0\|IR\[11\]\"" {  } { { "DP4_ECE2504.v" "IR\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[3\] " "Logic cell \"cpu:cpu0\|r3\[3\]\"" {  } { { "DP4_ECE2504.v" "r3\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[11\] " "Logic cell \"cpu:cpu0\|r2\[11\]\"" {  } { { "DP4_ECE2504.v" "r2\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[3\] " "Logic cell \"cpu:cpu0\|r2\[3\]\"" {  } { { "DP4_ECE2504.v" "r2\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[11\] " "Logic cell \"cpu:cpu0\|r3\[11\]\"" {  } { { "DP4_ECE2504.v" "r3\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[4\] " "Logic cell \"cpu:cpu0\|r5\[4\]\"" {  } { { "DP4_ECE2504.v" "r5\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[12\] " "Logic cell \"cpu:cpu0\|r4\[12\]\"" {  } { { "DP4_ECE2504.v" "r4\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[4\] " "Logic cell \"cpu:cpu0\|r4\[4\]\"" {  } { { "DP4_ECE2504.v" "r4\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[12\] " "Logic cell \"cpu:cpu0\|r5\[12\]\"" {  } { { "DP4_ECE2504.v" "r5\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[12\] " "Logic cell \"cpu:cpu0\|r6\[12\]\"" {  } { { "DP4_ECE2504.v" "r6\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[4\] " "Logic cell \"cpu:cpu0\|PC\[4\]\"" {  } { { "DP4_ECE2504.v" "PC\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[4\] " "Logic cell \"cpu:cpu0\|r6\[4\]\"" {  } { { "DP4_ECE2504.v" "r6\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[12\] " "Logic cell \"cpu:cpu0\|PC\[12\]\"" {  } { { "DP4_ECE2504.v" "PC\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[4\] " "Logic cell \"cpu:cpu0\|r1\[4\]\"" {  } { { "DP4_ECE2504.v" "r1\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[12\] " "Logic cell \"cpu:cpu0\|r0\[12\]\"" {  } { { "DP4_ECE2504.v" "r0\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[4\] " "Logic cell \"cpu:cpu0\|r0\[4\]\"" {  } { { "DP4_ECE2504.v" "r0\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[12\] " "Logic cell \"cpu:cpu0\|r1\[12\]\"" {  } { { "DP4_ECE2504.v" "r1\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[12\] " "Logic cell \"cpu:cpu0\|r7\[12\]\"" {  } { { "DP4_ECE2504.v" "r7\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[4\] " "Logic cell \"cpu:cpu0\|IR\[4\]\"" {  } { { "DP4_ECE2504.v" "IR\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[4\] " "Logic cell \"cpu:cpu0\|r7\[4\]\"" {  } { { "DP4_ECE2504.v" "r7\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[12\] " "Logic cell \"cpu:cpu0\|IR\[12\]\"" {  } { { "DP4_ECE2504.v" "IR\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[4\] " "Logic cell \"cpu:cpu0\|r3\[4\]\"" {  } { { "DP4_ECE2504.v" "r3\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[12\] " "Logic cell \"cpu:cpu0\|r2\[12\]\"" {  } { { "DP4_ECE2504.v" "r2\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[4\] " "Logic cell \"cpu:cpu0\|r2\[4\]\"" {  } { { "DP4_ECE2504.v" "r2\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[12\] " "Logic cell \"cpu:cpu0\|r3\[12\]\"" {  } { { "DP4_ECE2504.v" "r3\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[13\] " "Logic cell \"cpu:cpu0\|r6\[13\]\"" {  } { { "DP4_ECE2504.v" "r6\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[5\] " "Logic cell \"cpu:cpu0\|PC\[5\]\"" {  } { { "DP4_ECE2504.v" "PC\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[5\] " "Logic cell \"cpu:cpu0\|r6\[5\]\"" {  } { { "DP4_ECE2504.v" "r6\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[13\] " "Logic cell \"cpu:cpu0\|PC\[13\]\"" {  } { { "DP4_ECE2504.v" "PC\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[5\] " "Logic cell \"cpu:cpu0\|r5\[5\]\"" {  } { { "DP4_ECE2504.v" "r5\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[13\] " "Logic cell \"cpu:cpu0\|r4\[13\]\"" {  } { { "DP4_ECE2504.v" "r4\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[5\] " "Logic cell \"cpu:cpu0\|r4\[5\]\"" {  } { { "DP4_ECE2504.v" "r4\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[13\] " "Logic cell \"cpu:cpu0\|r5\[13\]\"" {  } { { "DP4_ECE2504.v" "r5\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[5\] " "Logic cell \"cpu:cpu0\|r1\[5\]\"" {  } { { "DP4_ECE2504.v" "r1\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[13\] " "Logic cell \"cpu:cpu0\|r0\[13\]\"" {  } { { "DP4_ECE2504.v" "r0\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[5\] " "Logic cell \"cpu:cpu0\|r0\[5\]\"" {  } { { "DP4_ECE2504.v" "r0\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[13\] " "Logic cell \"cpu:cpu0\|r1\[13\]\"" {  } { { "DP4_ECE2504.v" "r1\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[13\] " "Logic cell \"cpu:cpu0\|r7\[13\]\"" {  } { { "DP4_ECE2504.v" "r7\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[5\] " "Logic cell \"cpu:cpu0\|IR\[5\]\"" {  } { { "DP4_ECE2504.v" "IR\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[5\] " "Logic cell \"cpu:cpu0\|r7\[5\]\"" {  } { { "DP4_ECE2504.v" "r7\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[13\] " "Logic cell \"cpu:cpu0\|IR\[13\]\"" {  } { { "DP4_ECE2504.v" "IR\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[5\] " "Logic cell \"cpu:cpu0\|r3\[5\]\"" {  } { { "DP4_ECE2504.v" "r3\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[13\] " "Logic cell \"cpu:cpu0\|r2\[13\]\"" {  } { { "DP4_ECE2504.v" "r2\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[5\] " "Logic cell \"cpu:cpu0\|r2\[5\]\"" {  } { { "DP4_ECE2504.v" "r2\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[13\] " "Logic cell \"cpu:cpu0\|r3\[13\]\"" {  } { { "DP4_ECE2504.v" "r3\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[6\] " "Logic cell \"cpu:cpu0\|r5\[6\]\"" {  } { { "DP4_ECE2504.v" "r5\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[14\] " "Logic cell \"cpu:cpu0\|r4\[14\]\"" {  } { { "DP4_ECE2504.v" "r4\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[6\] " "Logic cell \"cpu:cpu0\|r4\[6\]\"" {  } { { "DP4_ECE2504.v" "r4\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[14\] " "Logic cell \"cpu:cpu0\|r5\[14\]\"" {  } { { "DP4_ECE2504.v" "r5\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[14\] " "Logic cell \"cpu:cpu0\|r6\[14\]\"" {  } { { "DP4_ECE2504.v" "r6\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[6\] " "Logic cell \"cpu:cpu0\|PC\[6\]\"" {  } { { "DP4_ECE2504.v" "PC\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[6\] " "Logic cell \"cpu:cpu0\|r6\[6\]\"" {  } { { "DP4_ECE2504.v" "r6\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[14\] " "Logic cell \"cpu:cpu0\|PC\[14\]\"" {  } { { "DP4_ECE2504.v" "PC\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[6\] " "Logic cell \"cpu:cpu0\|r1\[6\]\"" {  } { { "DP4_ECE2504.v" "r1\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[14\] " "Logic cell \"cpu:cpu0\|r0\[14\]\"" {  } { { "DP4_ECE2504.v" "r0\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[6\] " "Logic cell \"cpu:cpu0\|r0\[6\]\"" {  } { { "DP4_ECE2504.v" "r0\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[14\] " "Logic cell \"cpu:cpu0\|r1\[14\]\"" {  } { { "DP4_ECE2504.v" "r1\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[6\] " "Logic cell \"cpu:cpu0\|IR\[6\]\"" {  } { { "DP4_ECE2504.v" "IR\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[14\] " "Logic cell \"cpu:cpu0\|r7\[14\]\"" {  } { { "DP4_ECE2504.v" "r7\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[6\] " "Logic cell \"cpu:cpu0\|r7\[6\]\"" {  } { { "DP4_ECE2504.v" "r7\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[14\] " "Logic cell \"cpu:cpu0\|IR\[14\]\"" {  } { { "DP4_ECE2504.v" "IR\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[6\] " "Logic cell \"cpu:cpu0\|r3\[6\]\"" {  } { { "DP4_ECE2504.v" "r3\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[14\] " "Logic cell \"cpu:cpu0\|r2\[14\]\"" {  } { { "DP4_ECE2504.v" "r2\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[6\] " "Logic cell \"cpu:cpu0\|r2\[6\]\"" {  } { { "DP4_ECE2504.v" "r2\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[14\] " "Logic cell \"cpu:cpu0\|r3\[14\]\"" {  } { { "DP4_ECE2504.v" "r3\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[7\] " "Logic cell \"cpu:cpu0\|PC\[7\]\"" {  } { { "DP4_ECE2504.v" "PC\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[15\] " "Logic cell \"cpu:cpu0\|r6\[15\]\"" {  } { { "DP4_ECE2504.v" "r6\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[7\] " "Logic cell \"cpu:cpu0\|r6\[7\]\"" {  } { { "DP4_ECE2504.v" "r6\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[15\] " "Logic cell \"cpu:cpu0\|PC\[15\]\"" {  } { { "DP4_ECE2504.v" "PC\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 555 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[7\] " "Logic cell \"cpu:cpu0\|r5\[7\]\"" {  } { { "DP4_ECE2504.v" "r5\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[15\] " "Logic cell \"cpu:cpu0\|r4\[15\]\"" {  } { { "DP4_ECE2504.v" "r4\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[7\] " "Logic cell \"cpu:cpu0\|r4\[7\]\"" {  } { { "DP4_ECE2504.v" "r4\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[15\] " "Logic cell \"cpu:cpu0\|r5\[15\]\"" {  } { { "DP4_ECE2504.v" "r5\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[7\] " "Logic cell \"cpu:cpu0\|r1\[7\]\"" {  } { { "DP4_ECE2504.v" "r1\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[15\] " "Logic cell \"cpu:cpu0\|r0\[15\]\"" {  } { { "DP4_ECE2504.v" "r0\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[7\] " "Logic cell \"cpu:cpu0\|r0\[7\]\"" {  } { { "DP4_ECE2504.v" "r0\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[15\] " "Logic cell \"cpu:cpu0\|r1\[15\]\"" {  } { { "DP4_ECE2504.v" "r1\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[7\] " "Logic cell \"cpu:cpu0\|IR\[7\]\"" {  } { { "DP4_ECE2504.v" "IR\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[15\] " "Logic cell \"cpu:cpu0\|r7\[15\]\"" {  } { { "DP4_ECE2504.v" "r7\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[7\] " "Logic cell \"cpu:cpu0\|r7\[7\]\"" {  } { { "DP4_ECE2504.v" "r7\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[15\] " "Logic cell \"cpu:cpu0\|IR\[15\]\"" {  } { { "DP4_ECE2504.v" "IR\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 695 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[7\] " "Logic cell \"cpu:cpu0\|r3\[7\]\"" {  } { { "DP4_ECE2504.v" "r3\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[15\] " "Logic cell \"cpu:cpu0\|r2\[15\]\"" {  } { { "DP4_ECE2504.v" "r2\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[7\] " "Logic cell \"cpu:cpu0\|r2\[7\]\"" {  } { { "DP4_ECE2504.v" "r2\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[15\] " "Logic cell \"cpu:cpu0\|r3\[15\]\"" {  } { { "DP4_ECE2504.v" "r3\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 554 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[1\] " "Logic cell \"cpu:cpu0\|DA\[1\]\"" {  } { { "DP4_ECE2504.v" "DA\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[0\] " "Logic cell \"cpu:cpu0\|DA\[0\]\"" {  } { { "DP4_ECE2504.v" "DA\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[2\] " "Logic cell \"cpu:cpu0\|DA\[2\]\"" {  } { { "DP4_ECE2504.v" "DA\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|RW " "Logic cell \"cpu:cpu0\|RW\"" {  } { { "DP4_ECE2504.v" "RW" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 564 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BC " "Logic cell \"cpu:cpu0\|BC\"" {  } { { "DP4_ECE2504.v" "BC" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 564 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|JB " "Logic cell \"cpu:cpu0\|JB\"" {  } { { "DP4_ECE2504.v" "JB" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 564 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[0\] " "Logic cell \"cpu:cpu0\|data_in_bus\[0\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|MD " "Logic cell \"cpu:cpu0\|MD\"" {  } { { "DP4_ECE2504.v" "MD" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 564 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[8\] " "Logic cell \"cpu:cpu0\|data_in_bus\[8\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[8\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[3\] " "Logic cell \"cpu:cpu0\|FS\[3\]\"" {  } { { "DP4_ECE2504.v" "FS\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 563 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[2\] " "Logic cell \"cpu:cpu0\|FS\[2\]\"" {  } { { "DP4_ECE2504.v" "FS\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 563 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[1\] " "Logic cell \"cpu:cpu0\|FS\[1\]\"" {  } { { "DP4_ECE2504.v" "FS\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 563 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[1\] " "Logic cell \"cpu:cpu0\|AA\[1\]\"" {  } { { "DP4_ECE2504.v" "AA\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[0\] " "Logic cell \"cpu:cpu0\|AA\[0\]\"" {  } { { "DP4_ECE2504.v" "AA\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[2\] " "Logic cell \"cpu:cpu0\|AA\[2\]\"" {  } { { "DP4_ECE2504.v" "AA\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[9\] " "Logic cell \"cpu:cpu0\|data_in_bus\[9\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[9\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[1\] " "Logic cell \"cpu:cpu0\|data_in_bus\[1\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[2\] " "Logic cell \"cpu:cpu0\|data_in_bus\[2\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[10\] " "Logic cell \"cpu:cpu0\|data_in_bus\[10\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[10\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[11\] " "Logic cell \"cpu:cpu0\|data_in_bus\[11\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[11\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[3\] " "Logic cell \"cpu:cpu0\|data_in_bus\[3\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[3\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[4\] " "Logic cell \"cpu:cpu0\|data_in_bus\[4\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[4\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[12\] " "Logic cell \"cpu:cpu0\|data_in_bus\[12\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[12\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[13\] " "Logic cell \"cpu:cpu0\|data_in_bus\[13\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[13\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[5\] " "Logic cell \"cpu:cpu0\|data_in_bus\[5\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[5\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[6\] " "Logic cell \"cpu:cpu0\|data_in_bus\[6\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[6\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[14\] " "Logic cell \"cpu:cpu0\|data_in_bus\[14\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[14\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[15\] " "Logic cell \"cpu:cpu0\|data_in_bus\[15\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[15\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[7\] " "Logic cell \"cpu:cpu0\|data_in_bus\[7\]\"" {  } { { "DP4_ECE2504.v" "data_in_bus\[7\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 574 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|MB " "Logic cell \"cpu:cpu0\|MB\"" {  } { { "DP4_ECE2504.v" "MB" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 562 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[1\] " "Logic cell \"cpu:cpu0\|BA\[1\]\"" {  } { { "DP4_ECE2504.v" "BA\[1\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[0\] " "Logic cell \"cpu:cpu0\|BA\[0\]\"" {  } { { "DP4_ECE2504.v" "BA\[0\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[2\] " "Logic cell \"cpu:cpu0\|BA\[2\]\"" {  } { { "DP4_ECE2504.v" "BA\[2\]" { Text "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.v" 561 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085493991 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1418085493991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.map.smsg " "Generated suppressed messages file C:/altera/13.1/Projects/DP4/DP4_ECE2504_restored/DP4_ECE2504.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418085494291 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418085494761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418085494761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8106 " "Implemented 8106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418085495522 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418085495522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8091 " "Implemented 8091 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418085495522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418085495522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418085495559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 08 19:38:15 2014 " "Processing ended: Mon Dec 08 19:38:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418085495559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418085495559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418085495559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418085495559 ""}
