{"sha": "7a2f78706181882e730b94a2c3708eaa5fd24ddf", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6N2EyZjc4NzA2MTgxODgyZTczMGI5NGEyYzM3MDhlYWE1ZmQyNGRkZg==", "commit": {"author": {"name": "Aldy Hernandez", "email": "aldyh@redhat.com", "date": "2004-10-22T19:41:58Z"}, "committer": {"name": "Aldy Hernandez", "email": "aldyh@gcc.gnu.org", "date": "2004-10-22T19:41:58Z"}, "message": "spe.md (spe_extendsfdf2): New.\n\n\t* config/rs6000/spe.md (spe_extendsfdf2): New.\n\t(movdf_e500_double): New.\n\t(spe_truncdfsf2): New.\n\t(spe_absdf2): New.\n\t(spe_nabsdf2): New.\n\t(spe_negdf2): New.\n\t(sub_adddf3): New.\n\t(spe_subdf3): New.\n\t(spe_muldf3): New.\n\t(spe_floatsidf2): New.\n\t(spe_floatunssidf2): New.\n\t(fix_truncdfsi2): New.\n\t(spe_fixuns_truncdfsi2): New.\n\n\t* config/rs6000/rs6000.md (truncdfsf2): Change to expander.\n\t(fpr_truncdfsf2): New.\n\t(negdf2): Change to expander.\n\t(fpr_negdf2): New.\n\t(fpr_nabsdf2): Name pattern.\n\t(adddf3): Change to expander.\n\t(fpr_adddf3): Nem.\n\t(subdf3): Change to expander.\n\t(fpr_subdf3): New.\n\t(muldf3): Change to expander.\n\t(fpr_muldf3): New.\n\t(divdf3): Change to expander.\n\t(fpr_divdf3): New.\n\t(movdf_softfloat32): Change !TARGET_FPRS to TARGET_E500_SINGLE.\n\t(cmpdf): Allow for TARGET_E500_DOUBLE.\n\nFrom-SVN: r89472", "tree": {"sha": "aee316dfe0e76c71b0c77ef0da2f4d8142749ecf", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/aee316dfe0e76c71b0c77ef0da2f4d8142749ecf"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7a2f78706181882e730b94a2c3708eaa5fd24ddf", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7a2f78706181882e730b94a2c3708eaa5fd24ddf", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7a2f78706181882e730b94a2c3708eaa5fd24ddf", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7a2f78706181882e730b94a2c3708eaa5fd24ddf/comments", "author": {"login": "aldyh", "id": 12937877, "node_id": "MDQ6VXNlcjEyOTM3ODc3", "avatar_url": "https://avatars.githubusercontent.com/u/12937877?v=4", "gravatar_id": "", "url": "https://api.github.com/users/aldyh", "html_url": "https://github.com/aldyh", "followers_url": "https://api.github.com/users/aldyh/followers", "following_url": "https://api.github.com/users/aldyh/following{/other_user}", "gists_url": "https://api.github.com/users/aldyh/gists{/gist_id}", "starred_url": "https://api.github.com/users/aldyh/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/aldyh/subscriptions", "organizations_url": "https://api.github.com/users/aldyh/orgs", "repos_url": "https://api.github.com/users/aldyh/repos", "events_url": "https://api.github.com/users/aldyh/events{/privacy}", "received_events_url": "https://api.github.com/users/aldyh/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "3a6210c52f7720340a39a2f227b0941bf9d9b9ba", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3a6210c52f7720340a39a2f227b0941bf9d9b9ba", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3a6210c52f7720340a39a2f227b0941bf9d9b9ba"}], "stats": {"total": 214, "additions": 204, "deletions": 10}, "files": [{"sha": "9bb28160516104109fa3c6f81555a98f666aca5c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 32, "deletions": 0, "changes": 32, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7a2f78706181882e730b94a2c3708eaa5fd24ddf/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7a2f78706181882e730b94a2c3708eaa5fd24ddf/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=7a2f78706181882e730b94a2c3708eaa5fd24ddf", "patch": "@@ -1,3 +1,35 @@\n+2004-10-22  Aldy Hernandez  <aldyh@redhat.com>\n+\n+\t* config/rs6000/spe.md (spe_extendsfdf2): New.\n+\t(movdf_e500_double): New.\n+\t(spe_truncdfsf2): New.\n+\t(spe_absdf2): New.\n+\t(spe_nabsdf2): New.\n+\t(spe_negdf2): New.\n+\t(sub_adddf3): New.\n+\t(spe_subdf3): New.\n+\t(spe_muldf3): New.\n+\t(spe_floatsidf2): New.\n+\t(spe_floatunssidf2): New.\n+\t(fix_truncdfsi2): New.\n+\t(spe_fixuns_truncdfsi2): New.\n+\n+\t* config/rs6000/rs6000.md (truncdfsf2): Change to expander.\n+\t(fpr_truncdfsf2): New.\n+\t(negdf2): Change to expander.\n+\t(fpr_negdf2): New.\n+\t(fpr_nabsdf2): Name pattern.\n+\t(adddf3): Change to expander.\n+\t(fpr_adddf3): Nem.\n+\t(subdf3): Change to expander.\n+\t(fpr_subdf3): New.\n+\t(muldf3): Change to expander.\n+\t(fpr_muldf3): New.\n+\t(divdf3): Change to expander.\n+\t(fpr_divdf3): New.\n+\t(movdf_softfloat32): Change !TARGET_FPRS to TARGET_E500_SINGLE.\n+\t(cmpdf): Allow for TARGET_E500_DOUBLE.\n+\n 2004-10-22  Kazu Hirata  <kazu@cs.umass.edu>\n \n \t* c-semantics.c (re_push_stmt_list): Remove."}, {"sha": "cd65f74da7ef04eb8eaf0a1f770da58775d78ab4", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 56, "deletions": 10, "changes": 66, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7a2f78706181882e730b94a2c3708eaa5fd24ddf/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7a2f78706181882e730b94a2c3708eaa5fd24ddf/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=7a2f78706181882e730b94a2c3708eaa5fd24ddf", "patch": "@@ -4474,7 +4474,13 @@\n }\n   [(set_attr \"type\" \"fp\")])\n \n-(define_insn \"truncdfsf2\"\n+(define_expand \"truncdfsf2\"\n+  [(set (match_operand:SF 0 \"gpc_reg_operand\" \"\")\n+\t(float_truncate:SF (match_operand:DF 1 \"gpc_reg_operand\" \"\")))]\n+  \"TARGET_HARD_FLOAT && (TARGET_FPRS || TARGET_E500_DOUBLE)\"\n+  \"\")\n+\n+(define_insn \"fpr_truncdfsf2\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=f\")\n \t(float_truncate:SF (match_operand:DF 1 \"gpc_reg_operand\" \"f\")))]\n   \"TARGET_HARD_FLOAT && TARGET_FPRS\"\n@@ -4864,52 +4870,92 @@\n   \"fsel %0,%1,%2,%3\"\n   [(set_attr \"type\" \"fp\")])\n \n-(define_insn \"negdf2\"\n+(define_expand \"negdf2\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"\")\n+\t(neg:DF (match_operand:DF 1 \"gpc_reg_operand\" \"\")))]\n+  \"TARGET_HARD_FLOAT && (TARGET_FPRS || TARGET_E500_DOUBLE)\"\n+  \"\")\n+\n+(define_insn \"fpr_negdf2\"\n   [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=f\")\n \t(neg:DF (match_operand:DF 1 \"gpc_reg_operand\" \"f\")))]\n   \"TARGET_HARD_FLOAT && TARGET_FPRS\"\n   \"fneg %0,%1\"\n   [(set_attr \"type\" \"fp\")])\n \n-(define_insn \"absdf2\"\n+(define_expand \"absdf2\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"\")\n+\t(abs:DF (match_operand:DF 1 \"gpc_reg_operand\" \"\")))]\n+  \"TARGET_HARD_FLOAT && (TARGET_FPRS || TARGET_E500_DOUBLE)\"\n+  \"\")\n+\n+(define_insn \"fpr_absdf2\"\n   [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=f\")\n \t(abs:DF (match_operand:DF 1 \"gpc_reg_operand\" \"f\")))]\n   \"TARGET_HARD_FLOAT && TARGET_FPRS\"\n   \"fabs %0,%1\"\n   [(set_attr \"type\" \"fp\")])\n \n-(define_insn \"\"\n+(define_insn \"fpr_nabsdf2\"\n   [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=f\")\n \t(neg:DF (abs:DF (match_operand:DF 1 \"gpc_reg_operand\" \"f\"))))]\n   \"TARGET_HARD_FLOAT && TARGET_FPRS\"\n   \"fnabs %0,%1\"\n   [(set_attr \"type\" \"fp\")])\n \n-(define_insn \"adddf3\"\n+(define_expand \"adddf3\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"\")\n+\t(plus:DF (match_operand:DF 1 \"gpc_reg_operand\" \"\")\n+\t\t (match_operand:DF 2 \"gpc_reg_operand\" \"\")))]\n+  \"TARGET_HARD_FLOAT && (TARGET_FPRS || TARGET_E500_DOUBLE)\"\n+  \"\")\n+\n+(define_insn \"fpr_adddf3\"\n   [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=f\")\n \t(plus:DF (match_operand:DF 1 \"gpc_reg_operand\" \"%f\")\n \t\t (match_operand:DF 2 \"gpc_reg_operand\" \"f\")))]\n   \"TARGET_HARD_FLOAT && TARGET_FPRS\"\n   \"{fa|fadd} %0,%1,%2\"\n   [(set_attr \"type\" \"fp\")])\n \n-(define_insn \"subdf3\"\n+(define_expand \"subdf3\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"\")\n+\t(minus:DF (match_operand:DF 1 \"gpc_reg_operand\" \"\")\n+\t\t  (match_operand:DF 2 \"gpc_reg_operand\" \"\")))]\n+  \"TARGET_HARD_FLOAT && (TARGET_FPRS || TARGET_E500_DOUBLE)\"\n+  \"\")\n+\n+(define_insn \"fpr_subdf3\"\n   [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=f\")\n \t(minus:DF (match_operand:DF 1 \"gpc_reg_operand\" \"f\")\n \t\t  (match_operand:DF 2 \"gpc_reg_operand\" \"f\")))]\n   \"TARGET_HARD_FLOAT && TARGET_FPRS\"\n   \"{fs|fsub} %0,%1,%2\"\n   [(set_attr \"type\" \"fp\")])\n \n-(define_insn \"muldf3\"\n+(define_expand \"muldf3\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"\")\n+\t(mult:DF (match_operand:DF 1 \"gpc_reg_operand\" \"\")\n+\t\t (match_operand:DF 2 \"gpc_reg_operand\" \"\")))]\n+  \"TARGET_HARD_FLOAT && (TARGET_FPRS || TARGET_E500_DOUBLE)\"\n+  \"\")\n+\n+(define_insn \"fpr_muldf3\"\n   [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=f\")\n \t(mult:DF (match_operand:DF 1 \"gpc_reg_operand\" \"%f\")\n \t\t (match_operand:DF 2 \"gpc_reg_operand\" \"f\")))]\n   \"TARGET_HARD_FLOAT && TARGET_FPRS\"\n   \"{fm|fmul} %0,%1,%2\"\n   [(set_attr \"type\" \"dmul\")])\n \n-(define_insn \"divdf3\"\n+(define_expand \"divdf3\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"\")\n+\t(div:DF (match_operand:DF 1 \"gpc_reg_operand\" \"\")\n+\t\t(match_operand:DF 2 \"gpc_reg_operand\" \"\")))]\n+  \"TARGET_HARD_FLOAT && (TARGET_FPRS || TARGET_E500_DOUBLE)\"\n+  \"\")\n+\n+(define_insn \"fpr_divdf3\"\n   [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=f\")\n \t(div:DF (match_operand:DF 1 \"gpc_reg_operand\" \"f\")\n \t\t(match_operand:DF 2 \"gpc_reg_operand\" \"f\")))]\n@@ -8220,7 +8266,7 @@\n (define_insn \"*movdf_softfloat32\"\n   [(set (match_operand:DF 0 \"nonimmediate_operand\" \"=r,r,m,r,r,r\")\n \t(match_operand:DF 1 \"input_operand\" \"r,m,r,G,H,F\"))]\n-  \"! TARGET_POWERPC64 && (TARGET_SOFT_FLOAT || !TARGET_FPRS)\n+  \"! TARGET_POWERPC64 && (TARGET_SOFT_FLOAT || TARGET_E500_SINGLE)\n    && (gpc_reg_operand (operands[0], DFmode)\n        || gpc_reg_operand (operands[1], DFmode))\"\n   \"*\n@@ -11000,7 +11046,7 @@\n (define_expand \"cmpdf\"\n   [(set (cc0) (compare (match_operand:DF 0 \"gpc_reg_operand\" \"\")\n \t\t       (match_operand:DF 1 \"gpc_reg_operand\" \"\")))]\n-  \"TARGET_HARD_FLOAT && TARGET_FPRS\"\n+  \"TARGET_HARD_FLOAT && (TARGET_FPRS || TARGET_E500_DOUBLE)\"\n   \"\n {\n   rs6000_compare_op0 = operands[0];"}, {"sha": "b5aa47a7d9e8e7468a0b17301276f88d50f404b8", "filename": "gcc/config/rs6000/spe.md", "status": "modified", "additions": 116, "deletions": 0, "changes": 116, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7a2f78706181882e730b94a2c3708eaa5fd24ddf/gcc%2Fconfig%2Frs6000%2Fspe.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7a2f78706181882e730b94a2c3708eaa5fd24ddf/gcc%2Fconfig%2Frs6000%2Fspe.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Fspe.md?ref=7a2f78706181882e730b94a2c3708eaa5fd24ddf", "patch": "@@ -84,6 +84,23 @@\n   \"efsdiv %0,%1,%2\"\n   [(set_attr \"type\" \"vecfdiv\")])\n \n+;; Floating point conversion instructions.\n+\n+(define_insn \"fixuns_truncdfsi2\"\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(unsigned_fix:SI (match_operand:DF 1 \"gpc_reg_operand\" \"r\")))]\n+  \"TARGET_HARD_FLOAT && TARGET_E500_DOUBLE\"\n+  \"efdctuiz %0,%1\"\n+  [(set_attr \"type\" \"fp\")])\n+\n+;; FIXME: fix expander.\n+(define_insn \"spe_extendsfdf2\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=r\")\n+\t(float_extend:DF (match_operand:SF 1 \"gpc_reg_operand\" \"r\")))]\n+  \"TARGET_HARD_FLOAT && TARGET_E500_DOUBLE\"\n+  \"efdcfs %0,%1\"\n+  [(set_attr \"type\" \"fp\")])\n+\n (define_insn \"spe_fixuns_truncsfsi2\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n \t(unsigned_fix:SI (match_operand:SF 1 \"gpc_reg_operand\" \"r\")))]\n@@ -98,20 +115,43 @@\n   \"efsctsiz %0,%1\"\n   [(set_attr \"type\" \"fp\")])\n \n+;; FIXME: fix expander.\n+(define_insn \"spe_fix_truncdfsi2\"\n+  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n+\t(fix:SI (match_operand:DF 1 \"gpc_reg_operand\" \"r\")))]\n+  \"TARGET_HARD_FLOAT && TARGET_E500_DOUBLE\"\n+  \"efdctsiz %0,%1\"\n+  [(set_attr \"type\" \"fp\")])\n+\n (define_insn \"spe_floatunssisf2\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=r\")\n         (unsigned_float:SF (match_operand:SI 1 \"gpc_reg_operand\" \"r\")))]\n   \"TARGET_HARD_FLOAT && !TARGET_FPRS\"\n   \"efscfui %0,%1\"\n   [(set_attr \"type\" \"fp\")])\n \n+;; FIXME: fix expander.\n+(define_insn \"spe_floatunssidf2\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=r\")\n+        (unsigned_float:DF (match_operand:SI 1 \"gpc_reg_operand\" \"r\")))]\n+  \"TARGET_HARD_FLOAT && TARGET_E500_DOUBLE\"\n+  \"efdcfui %0,%1\"\n+  [(set_attr \"type\" \"fp\")])\n+\n (define_insn \"spe_floatsisf2\"\n   [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=r\")\n         (float:SF (match_operand:SI 1 \"gpc_reg_operand\" \"r\")))]\n   \"TARGET_HARD_FLOAT && !TARGET_FPRS\"\n   \"efscfsi %0,%1\"\n   [(set_attr \"type\" \"fp\")])\n \n+;; FIXME: fix expander.\n+(define_insn \"spe_floatsidf2\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=r\")\n+\t(float:DF (match_operand:SI 1 \"gpc_reg_operand\" \"r\")))]\n+  \"TARGET_HARD_FLOAT && TARGET_E500_DOUBLE\"\n+  \"efdcfsi %0,%1\"\n+  [(set_attr \"type\" \"fp\")])\n \n ;; SPE SIMD instructions\n \n@@ -2155,6 +2195,82 @@\n   [(set_attr \"type\" \"vecstore\")\n    (set_attr  \"length\" \"4\")])\n \n+;; Double-precision floating point instructions.\n+(define_insn \"*movdf_e500_double\"\n+  [(set (match_operand:DF 0 \"nonimmediate_operand\" \"=r,r,m\")\n+\t(match_operand:DF 1 \"input_operand\" \"r,m,r\"))]\n+  \"TARGET_HARD_FLOAT && TARGET_E500_DOUBLE\n+    && (gpc_reg_operand (operands[0], DFmode)\n+        || gpc_reg_operand (operands[1], DFmode))\"\n+  \"*\n+ {\n+   switch (which_alternative)\n+     {\n+     case 0:\n+       return \\\"evor %0,%1,%1\\\";\n+     case 1:\n+       return \\\"evldd%X1 %0,%y1\\\";\n+     case 2:\n+       return \\\"evstdd%X0 %1,%y0\\\";\n+     default:\n+       abort ();\n+     }\n+ }\"\n+  [(set_attr \"type\" \"*,vecload,vecstore\")\n+   (set_attr \"length\" \"*,*,*\")])\n+\n+(define_insn \"spe_truncdfsf2\"\n+  [(set (match_operand:SF 0 \"gpc_reg_operand\" \"=r\")\n+\t(float_truncate:SF (match_operand:DF 1 \"gpc_reg_operand\" \"r\")))]\n+  \"TARGET_HARD_FLOAT && TARGET_E500_DOUBLE\"\n+  \"efscfd %0,%1\")\n+\n+(define_insn \"spe_absdf2\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=r\")\n+\t(abs:DF (match_operand:DF 1 \"gpc_reg_operand\" \"r\")))]\n+  \"TARGET_HARD_FLOAT && TARGET_E500_DOUBLE\"\n+  \"efdabs %0,%1\")\n+\n+(define_insn \"spe_nabsdf2\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=r\")\n+\t(neg:DF (abs:DF (match_operand:DF 1 \"gpc_reg_operand\" \"r\"))))]\n+  \"TARGET_HARD_FLOAT && TARGET_E500_DOUBLE\"\n+  \"efdnabs %0,%1\")\n+\n+(define_insn \"spe_negdf2\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=r\")\n+\t(neg:DF (match_operand:DF 1 \"gpc_reg_operand\" \"r\")))]\n+  \"TARGET_HARD_FLOAT && TARGET_E500_DOUBLE\"\n+  \"efdneg %0,%1\")\n+\n+(define_insn \"spe_adddf3\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=r\")\n+\t(plus:DF (match_operand:DF 1 \"gpc_reg_operand\" \"r\")\n+\t\t (match_operand:DF 2 \"gpc_reg_operand\" \"r\")))]\n+  \"TARGET_HARD_FLOAT && TARGET_E500_DOUBLE\"\n+  \"efdadd %0,%1,%2\")\n+\n+(define_insn \"spe_subdf3\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=r\")\n+\t(minus:DF (match_operand:DF 1 \"gpc_reg_operand\" \"r\")\n+\t\t  (match_operand:DF 2 \"gpc_reg_operand\" \"r\")))]\n+  \"TARGET_HARD_FLOAT && TARGET_E500_DOUBLE\"\n+  \"efdsub %0,%1,%2\")\n+\n+(define_insn \"spe_muldf3\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=r\")\n+\t(mult:DF (match_operand:DF 1 \"gpc_reg_operand\" \"r\")\n+\t\t (match_operand:DF 2 \"gpc_reg_operand\" \"r\")))]\n+  \"TARGET_HARD_FLOAT && TARGET_E500_DOUBLE\"\n+  \"efdmul %0,%1,%2\")\n+\n+(define_insn \"spe_divdf3\"\n+  [(set (match_operand:DF 0 \"gpc_reg_operand\" \"=r\")\n+\t(div:DF (match_operand:DF 1 \"gpc_reg_operand\" \"r\")\n+\t\t(match_operand:DF 2 \"gpc_reg_operand\" \"r\")))]\n+  \"TARGET_HARD_FLOAT && TARGET_E500_DOUBLE\"\n+  \"efddiv %0,%1,%2\")\n+\n ;; Vector move instructions.\n \n (define_expand \"movv2si\""}]}