<HdlWorker Language='vhdl' Spec='fir_complex_sse-spec.xml' FirstRawProperty='taps' DataWidth='32'>

  <Property Name='DATA_WIDTH_p'                Parameter='true' Default='16' 
	    Description='Number of bits of input data which are processed by FIR primitive'/>
  <Property Name='COEFF_WIDTH_p'               Parameter='true' Default='16' 
	    Description='Number of bits of taps property values which are processed by FIR primitive'/>
  <Property Name='LATENCY_p'     Type='ushort' Parameter='true' Default='1' 
	    Description='Number of clock cycles between a valid input and a valid output'/>
  <Property Name='GROUP_DELAY_p'               Parameter='true' Default='NUM_TAPS_p/2+4' 
	    Description='Number of valid inputs before a valid output is given'/>

  <StreamInterface Name='in'/>
  <StreamInterface Name='out'/>

</HdlWorker>
