
DHT22_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007784  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b0  08007898  08007898  00008898  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d48  08007d48  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007d48  08007d48  00008d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d50  08007d50  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d50  08007d50  00008d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d54  08007d54  00008d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007d58  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  200001d4  08007f2c  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000424  08007f2c  00009424  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ba98  00000000  00000000  000091fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c66  00000000  00000000  00014c95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c58  00000000  00000000  00016900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009a0  00000000  00000000  00017558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003018  00000000  00000000  00017ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000de6c  00000000  00000000  0001af10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008befd  00000000  00000000  00028d7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b4c79  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048d8  00000000  00000000  000b4cbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000b9594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800787c 	.word	0x0800787c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800787c 	.word	0x0800787c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <uartx_write>:
#include "stdio.h"
#include "string.h"


void uartx_write(UART_HandleTypeDef *huart,uint8_t ch)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	460b      	mov	r3, r1
 800109a:	70fb      	strb	r3, [r7, #3]
HAL_UART_Transmit(huart, &ch, 1, 0xffff);
 800109c:	1cf9      	adds	r1, r7, #3
 800109e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010a2:	2201      	movs	r2, #1
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f001 ff0d 	bl	8002ec4 <HAL_UART_Transmit>

}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <uartx_write_text>:

void uartx_write_text(UART_HandleTypeDef *huart, char *info)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
 80010ba:	6039      	str	r1, [r7, #0]

while(*info)  uartx_write(huart,*info++);
 80010bc:	e007      	b.n	80010ce <uartx_write_text+0x1c>
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	1c5a      	adds	r2, r3, #1
 80010c2:	603a      	str	r2, [r7, #0]
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	4619      	mov	r1, r3
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f7ff ffe1 	bl	8001090 <uartx_write>
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1f3      	bne.n	80010be <uartx_write_text+0xc>

}
 80010d6:	bf00      	nop
 80010d8:	bf00      	nop
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <microDelay>:
		float tCelsius = 0;
		float tFahrenheit = 0;
		float RH = 0;

		void microDelay (uint16_t delay)
		{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	80fb      	strh	r3, [r7, #6]
		  __HAL_TIM_SET_COUNTER(&htim1, 0);
 80010ea:	4b08      	ldr	r3, [pc, #32]	@ (800110c <microDelay+0x2c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2200      	movs	r2, #0
 80010f0:	625a      	str	r2, [r3, #36]	@ 0x24
		  while (__HAL_TIM_GET_COUNTER(&htim1) < delay);
 80010f2:	bf00      	nop
 80010f4:	4b05      	ldr	r3, [pc, #20]	@ (800110c <microDelay+0x2c>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80010fa:	88fb      	ldrh	r3, [r7, #6]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	d3f9      	bcc.n	80010f4 <microDelay+0x14>
		}
 8001100:	bf00      	nop
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr
 800110c:	200001f8 	.word	0x200001f8

08001110 <DHT22_Start>:

		uint8_t DHT22_Start (void)
		{
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af00      	add	r7, sp, #0
		  uint8_t Response = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	75fb      	strb	r3, [r7, #23]
		  GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
		  GPIO_InitStructPrivate.Pin = DHT22_PIN;
 8001126:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800112a:	607b      	str	r3, [r7, #4]
		  GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 800112c:	2301      	movs	r3, #1
 800112e:	60bb      	str	r3, [r7, #8]
		  GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8001130:	2302      	movs	r3, #2
 8001132:	613b      	str	r3, [r7, #16]
		  GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001134:	2300      	movs	r3, #0
 8001136:	60fb      	str	r3, [r7, #12]
		  HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStructPrivate); // set the pin as output
 8001138:	1d3b      	adds	r3, r7, #4
 800113a:	4619      	mov	r1, r3
 800113c:	482d      	ldr	r0, [pc, #180]	@ (80011f4 <DHT22_Start+0xe4>)
 800113e:	f000 fdf5 	bl	8001d2c <HAL_GPIO_Init>
		  HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 0);   // pull the pin low
 8001142:	2200      	movs	r2, #0
 8001144:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001148:	482a      	ldr	r0, [pc, #168]	@ (80011f4 <DHT22_Start+0xe4>)
 800114a:	f000 ff8a 	bl	8002062 <HAL_GPIO_WritePin>
		  microDelay (1300);   // wait for 1300us
 800114e:	f240 5014 	movw	r0, #1300	@ 0x514
 8001152:	f7ff ffc5 	bl	80010e0 <microDelay>
		  HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 1);   // pull the pin high
 8001156:	2201      	movs	r2, #1
 8001158:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800115c:	4825      	ldr	r0, [pc, #148]	@ (80011f4 <DHT22_Start+0xe4>)
 800115e:	f000 ff80 	bl	8002062 <HAL_GPIO_WritePin>
		  microDelay (30);   // wait for 30us
 8001162:	201e      	movs	r0, #30
 8001164:	f7ff ffbc 	bl	80010e0 <microDelay>
		  GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8001168:	2300      	movs	r3, #0
 800116a:	60bb      	str	r3, [r7, #8]
		  GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 800116c:	2301      	movs	r3, #1
 800116e:	60fb      	str	r3, [r7, #12]
		  HAL_GPIO_Init(DHT22_PORT, &GPIO_InitStructPrivate); // set the pin as input
 8001170:	1d3b      	adds	r3, r7, #4
 8001172:	4619      	mov	r1, r3
 8001174:	481f      	ldr	r0, [pc, #124]	@ (80011f4 <DHT22_Start+0xe4>)
 8001176:	f000 fdd9 	bl	8001d2c <HAL_GPIO_Init>
		  microDelay (40);
 800117a:	2028      	movs	r0, #40	@ 0x28
 800117c:	f7ff ffb0 	bl	80010e0 <microDelay>
		  if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))
 8001180:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001184:	481b      	ldr	r0, [pc, #108]	@ (80011f4 <DHT22_Start+0xe4>)
 8001186:	f000 ff55 	bl	8002034 <HAL_GPIO_ReadPin>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d10c      	bne.n	80011aa <DHT22_Start+0x9a>
		  {
			microDelay (80);
 8001190:	2050      	movs	r0, #80	@ 0x50
 8001192:	f7ff ffa5 	bl	80010e0 <microDelay>
			if ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))) Response = 1;
 8001196:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800119a:	4816      	ldr	r0, [pc, #88]	@ (80011f4 <DHT22_Start+0xe4>)
 800119c:	f000 ff4a 	bl	8002034 <HAL_GPIO_ReadPin>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <DHT22_Start+0x9a>
 80011a6:	2301      	movs	r3, #1
 80011a8:	75fb      	strb	r3, [r7, #23]
		  }
		  pMillis = HAL_GetTick();
 80011aa:	f000 fcad 	bl	8001b08 <HAL_GetTick>
 80011ae:	4603      	mov	r3, r0
 80011b0:	4a11      	ldr	r2, [pc, #68]	@ (80011f8 <DHT22_Start+0xe8>)
 80011b2:	6013      	str	r3, [r2, #0]
		  cMillis = HAL_GetTick();
 80011b4:	f000 fca8 	bl	8001b08 <HAL_GetTick>
 80011b8:	4603      	mov	r3, r0
 80011ba:	4a10      	ldr	r2, [pc, #64]	@ (80011fc <DHT22_Start+0xec>)
 80011bc:	6013      	str	r3, [r2, #0]
		  while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis)
 80011be:	e004      	b.n	80011ca <DHT22_Start+0xba>
		  {
			cMillis = HAL_GetTick();
 80011c0:	f000 fca2 	bl	8001b08 <HAL_GetTick>
 80011c4:	4603      	mov	r3, r0
 80011c6:	4a0d      	ldr	r2, [pc, #52]	@ (80011fc <DHT22_Start+0xec>)
 80011c8:	6013      	str	r3, [r2, #0]
		  while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis)
 80011ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011ce:	4809      	ldr	r0, [pc, #36]	@ (80011f4 <DHT22_Start+0xe4>)
 80011d0:	f000 ff30 	bl	8002034 <HAL_GPIO_ReadPin>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d006      	beq.n	80011e8 <DHT22_Start+0xd8>
 80011da:	4b07      	ldr	r3, [pc, #28]	@ (80011f8 <DHT22_Start+0xe8>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	1c9a      	adds	r2, r3, #2
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <DHT22_Start+0xec>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d8eb      	bhi.n	80011c0 <DHT22_Start+0xb0>
		  }
		  return Response;
 80011e8:	7dfb      	ldrb	r3, [r7, #23]
		}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3718      	adds	r7, #24
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40010c00 	.word	0x40010c00
 80011f8:	200002c0 	.word	0x200002c0
 80011fc:	200002c4 	.word	0x200002c4

08001200 <DHT22_Read>:

		uint8_t DHT22_Read (void)
		{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
		  uint8_t a,b;
		  for (a=0;a<8;a++)
 8001206:	2300      	movs	r3, #0
 8001208:	71fb      	strb	r3, [r7, #7]
 800120a:	e066      	b.n	80012da <DHT22_Read+0xda>
		  {
			pMillis = HAL_GetTick();
 800120c:	f000 fc7c 	bl	8001b08 <HAL_GetTick>
 8001210:	4603      	mov	r3, r0
 8001212:	4a36      	ldr	r2, [pc, #216]	@ (80012ec <DHT22_Read+0xec>)
 8001214:	6013      	str	r3, [r2, #0]
			cMillis = HAL_GetTick();
 8001216:	f000 fc77 	bl	8001b08 <HAL_GetTick>
 800121a:	4603      	mov	r3, r0
 800121c:	4a34      	ldr	r2, [pc, #208]	@ (80012f0 <DHT22_Read+0xf0>)
 800121e:	6013      	str	r3, [r2, #0]
			while (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis)
 8001220:	e004      	b.n	800122c <DHT22_Read+0x2c>
			{  // wait for the pin to go high
			  cMillis = HAL_GetTick();
 8001222:	f000 fc71 	bl	8001b08 <HAL_GetTick>
 8001226:	4603      	mov	r3, r0
 8001228:	4a31      	ldr	r2, [pc, #196]	@ (80012f0 <DHT22_Read+0xf0>)
 800122a:	6013      	str	r3, [r2, #0]
			while (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis)
 800122c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001230:	4830      	ldr	r0, [pc, #192]	@ (80012f4 <DHT22_Read+0xf4>)
 8001232:	f000 feff 	bl	8002034 <HAL_GPIO_ReadPin>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d106      	bne.n	800124a <DHT22_Read+0x4a>
 800123c:	4b2b      	ldr	r3, [pc, #172]	@ (80012ec <DHT22_Read+0xec>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	1c9a      	adds	r2, r3, #2
 8001242:	4b2b      	ldr	r3, [pc, #172]	@ (80012f0 <DHT22_Read+0xf0>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	429a      	cmp	r2, r3
 8001248:	d8eb      	bhi.n	8001222 <DHT22_Read+0x22>
			}
			microDelay (40);   // wait for 40 us
 800124a:	2028      	movs	r0, #40	@ 0x28
 800124c:	f7ff ff48 	bl	80010e0 <microDelay>
			if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))   // if the pin is low
 8001250:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001254:	4827      	ldr	r0, [pc, #156]	@ (80012f4 <DHT22_Read+0xf4>)
 8001256:	f000 feed 	bl	8002034 <HAL_GPIO_ReadPin>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d10e      	bne.n	800127e <DHT22_Read+0x7e>
			  b&= ~(1<<(7-a));
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f1c3 0307 	rsb	r3, r3, #7
 8001266:	2201      	movs	r2, #1
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	b25b      	sxtb	r3, r3
 800126e:	43db      	mvns	r3, r3
 8001270:	b25a      	sxtb	r2, r3
 8001272:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001276:	4013      	ands	r3, r2
 8001278:	b25b      	sxtb	r3, r3
 800127a:	71bb      	strb	r3, [r7, #6]
 800127c:	e00b      	b.n	8001296 <DHT22_Read+0x96>
			else
			  b|= (1<<(7-a));
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	f1c3 0307 	rsb	r3, r3, #7
 8001284:	2201      	movs	r2, #1
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	b25a      	sxtb	r2, r3
 800128c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001290:	4313      	orrs	r3, r2
 8001292:	b25b      	sxtb	r3, r3
 8001294:	71bb      	strb	r3, [r7, #6]
			pMillis = HAL_GetTick();
 8001296:	f000 fc37 	bl	8001b08 <HAL_GetTick>
 800129a:	4603      	mov	r3, r0
 800129c:	4a13      	ldr	r2, [pc, #76]	@ (80012ec <DHT22_Read+0xec>)
 800129e:	6013      	str	r3, [r2, #0]
			cMillis = HAL_GetTick();
 80012a0:	f000 fc32 	bl	8001b08 <HAL_GetTick>
 80012a4:	4603      	mov	r3, r0
 80012a6:	4a12      	ldr	r2, [pc, #72]	@ (80012f0 <DHT22_Read+0xf0>)
 80012a8:	6013      	str	r3, [r2, #0]
			while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis)
 80012aa:	e004      	b.n	80012b6 <DHT22_Read+0xb6>
			{  // wait for the pin to go low
			  cMillis = HAL_GetTick();
 80012ac:	f000 fc2c 	bl	8001b08 <HAL_GetTick>
 80012b0:	4603      	mov	r3, r0
 80012b2:	4a0f      	ldr	r2, [pc, #60]	@ (80012f0 <DHT22_Read+0xf0>)
 80012b4:	6013      	str	r3, [r2, #0]
			while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)) && pMillis + 2 > cMillis)
 80012b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012ba:	480e      	ldr	r0, [pc, #56]	@ (80012f4 <DHT22_Read+0xf4>)
 80012bc:	f000 feba 	bl	8002034 <HAL_GPIO_ReadPin>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d006      	beq.n	80012d4 <DHT22_Read+0xd4>
 80012c6:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <DHT22_Read+0xec>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	1c9a      	adds	r2, r3, #2
 80012cc:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <DHT22_Read+0xf0>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d8eb      	bhi.n	80012ac <DHT22_Read+0xac>
		  for (a=0;a<8;a++)
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	3301      	adds	r3, #1
 80012d8:	71fb      	strb	r3, [r7, #7]
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	2b07      	cmp	r3, #7
 80012de:	d995      	bls.n	800120c <DHT22_Read+0xc>
			}
		  }
		  return b;
 80012e0:	79bb      	ldrb	r3, [r7, #6]
		}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200002c0 	.word	0x200002c0
 80012f0:	200002c4 	.word	0x200002c4
 80012f4:	40010c00 	.word	0x40010c00

080012f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f8:	b5b0      	push	{r4, r5, r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012fe:	f000 fbab 	bl	8001a58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001302:	f000 f8e1 	bl	80014c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001306:	f000 f99f 	bl	8001648 <MX_GPIO_Init>
  MX_TIM1_Init();
 800130a:	f000 f923 	bl	8001554 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800130e:	f000 f971 	bl	80015f4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim1);
 8001312:	485a      	ldr	r0, [pc, #360]	@ (800147c <main+0x184>)
 8001314:	f001 fb1e 	bl	8002954 <HAL_TIM_Base_Start>
  uartx_write_text(&huart1, "Start...\r\n");
 8001318:	4959      	ldr	r1, [pc, #356]	@ (8001480 <main+0x188>)
 800131a:	485a      	ldr	r0, [pc, #360]	@ (8001484 <main+0x18c>)
 800131c:	f7ff fec9 	bl	80010b2 <uartx_write_text>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	 // HAL_Delay(10);
	  uartx_write_text(&huart1, "1...\r\n");
 8001320:	4959      	ldr	r1, [pc, #356]	@ (8001488 <main+0x190>)
 8001322:	4858      	ldr	r0, [pc, #352]	@ (8001484 <main+0x18c>)
 8001324:	f7ff fec5 	bl	80010b2 <uartx_write_text>
	    if (DHT22_Start())
 8001328:	f7ff fef2 	bl	8001110 <DHT22_Start>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	f000 809e 	beq.w	8001470 <main+0x178>
	    {
	        RH1 = DHT22_Read(); // Read the first 8 bits of humidity
 8001334:	f7ff ff64 	bl	8001200 <DHT22_Read>
 8001338:	4603      	mov	r3, r0
 800133a:	461a      	mov	r2, r3
 800133c:	4b53      	ldr	r3, [pc, #332]	@ (800148c <main+0x194>)
 800133e:	701a      	strb	r2, [r3, #0]
	        RH2 = DHT22_Read(); // Read the second 8 bits of humidity
 8001340:	f7ff ff5e 	bl	8001200 <DHT22_Read>
 8001344:	4603      	mov	r3, r0
 8001346:	461a      	mov	r2, r3
 8001348:	4b51      	ldr	r3, [pc, #324]	@ (8001490 <main+0x198>)
 800134a:	701a      	strb	r2, [r3, #0]
	        TC1 = DHT22_Read(); // Read the first 8 bits of temperature
 800134c:	f7ff ff58 	bl	8001200 <DHT22_Read>
 8001350:	4603      	mov	r3, r0
 8001352:	461a      	mov	r2, r3
 8001354:	4b4f      	ldr	r3, [pc, #316]	@ (8001494 <main+0x19c>)
 8001356:	701a      	strb	r2, [r3, #0]
	        TC2 = DHT22_Read(); // Read the second 8 bits of temperature
 8001358:	f7ff ff52 	bl	8001200 <DHT22_Read>
 800135c:	4603      	mov	r3, r0
 800135e:	461a      	mov	r2, r3
 8001360:	4b4d      	ldr	r3, [pc, #308]	@ (8001498 <main+0x1a0>)
 8001362:	701a      	strb	r2, [r3, #0]
	        SUM = DHT22_Read(); // Read checksum
 8001364:	f7ff ff4c 	bl	8001200 <DHT22_Read>
 8001368:	4603      	mov	r3, r0
 800136a:	461a      	mov	r2, r3
 800136c:	4b4b      	ldr	r3, [pc, #300]	@ (800149c <main+0x1a4>)
 800136e:	701a      	strb	r2, [r3, #0]
	        CHECK = RH1 + RH2 + TC1 + TC2;
 8001370:	4b46      	ldr	r3, [pc, #280]	@ (800148c <main+0x194>)
 8001372:	781a      	ldrb	r2, [r3, #0]
 8001374:	4b46      	ldr	r3, [pc, #280]	@ (8001490 <main+0x198>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	4413      	add	r3, r2
 800137a:	b2da      	uxtb	r2, r3
 800137c:	4b45      	ldr	r3, [pc, #276]	@ (8001494 <main+0x19c>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	4413      	add	r3, r2
 8001382:	b2da      	uxtb	r2, r3
 8001384:	4b44      	ldr	r3, [pc, #272]	@ (8001498 <main+0x1a0>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	4413      	add	r3, r2
 800138a:	b2da      	uxtb	r2, r3
 800138c:	4b44      	ldr	r3, [pc, #272]	@ (80014a0 <main+0x1a8>)
 800138e:	701a      	strb	r2, [r3, #0]
	  	  uartx_write_text(&huart1, "2...\r\n");
 8001390:	4944      	ldr	r1, [pc, #272]	@ (80014a4 <main+0x1ac>)
 8001392:	483c      	ldr	r0, [pc, #240]	@ (8001484 <main+0x18c>)
 8001394:	f7ff fe8d 	bl	80010b2 <uartx_write_text>

	        if (CHECK == SUM) // Validate checksum
 8001398:	4b41      	ldr	r3, [pc, #260]	@ (80014a0 <main+0x1a8>)
 800139a:	781a      	ldrb	r2, [r3, #0]
 800139c:	4b3f      	ldr	r3, [pc, #252]	@ (800149c <main+0x1a4>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d165      	bne.n	8001470 <main+0x178>
	        {
	            if (TC1 > 127) // If TC1=10000000, temperature is negative
 80013a4:	4b3b      	ldr	r3, [pc, #236]	@ (8001494 <main+0x19c>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	b25b      	sxtb	r3, r3
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	da0f      	bge.n	80013ce <main+0xd6>
	            {
	                tCelsius = (float)TC2 / 10 * (-1);
 80013ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001498 <main+0x1a0>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff fc8e 	bl	8000cd4 <__aeabi_ui2f>
 80013b8:	4603      	mov	r3, r0
 80013ba:	493b      	ldr	r1, [pc, #236]	@ (80014a8 <main+0x1b0>)
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff fd95 	bl	8000eec <__aeabi_fdiv>
 80013c2:	4603      	mov	r3, r0
 80013c4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80013c8:	4a38      	ldr	r2, [pc, #224]	@ (80014ac <main+0x1b4>)
 80013ca:	6013      	str	r3, [r2, #0]
 80013cc:	e011      	b.n	80013f2 <main+0xfa>
	            }
	            else
	            {
	                tCelsius = (float)((TC1 << 8) | TC2) / 10;
 80013ce:	4b31      	ldr	r3, [pc, #196]	@ (8001494 <main+0x19c>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	021b      	lsls	r3, r3, #8
 80013d4:	4a30      	ldr	r2, [pc, #192]	@ (8001498 <main+0x1a0>)
 80013d6:	7812      	ldrb	r2, [r2, #0]
 80013d8:	4313      	orrs	r3, r2
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff fc7e 	bl	8000cdc <__aeabi_i2f>
 80013e0:	4603      	mov	r3, r0
 80013e2:	4931      	ldr	r1, [pc, #196]	@ (80014a8 <main+0x1b0>)
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff fd81 	bl	8000eec <__aeabi_fdiv>
 80013ea:	4603      	mov	r3, r0
 80013ec:	461a      	mov	r2, r3
 80013ee:	4b2f      	ldr	r3, [pc, #188]	@ (80014ac <main+0x1b4>)
 80013f0:	601a      	str	r2, [r3, #0]
	            }

	            RH = (float)((RH1 << 8) | RH2) / 10;
 80013f2:	4b26      	ldr	r3, [pc, #152]	@ (800148c <main+0x194>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	021b      	lsls	r3, r3, #8
 80013f8:	4a25      	ldr	r2, [pc, #148]	@ (8001490 <main+0x198>)
 80013fa:	7812      	ldrb	r2, [r2, #0]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff fc6c 	bl	8000cdc <__aeabi_i2f>
 8001404:	4603      	mov	r3, r0
 8001406:	4928      	ldr	r1, [pc, #160]	@ (80014a8 <main+0x1b0>)
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff fd6f 	bl	8000eec <__aeabi_fdiv>
 800140e:	4603      	mov	r3, r0
 8001410:	461a      	mov	r2, r3
 8001412:	4b27      	ldr	r3, [pc, #156]	@ (80014b0 <main+0x1b8>)
 8001414:	601a      	str	r2, [r3, #0]

	            // Store temperature and humidity in DHT22 structure
	            DHT22.temperature = tCelsius; // Temperature in Celsius
 8001416:	4b25      	ldr	r3, [pc, #148]	@ (80014ac <main+0x1b4>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a26      	ldr	r2, [pc, #152]	@ (80014b4 <main+0x1bc>)
 800141c:	6013      	str	r3, [r2, #0]
	            DHT22.humidity = RH;          // Relative humidity
 800141e:	4b24      	ldr	r3, [pc, #144]	@ (80014b0 <main+0x1b8>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a24      	ldr	r2, [pc, #144]	@ (80014b4 <main+0x1bc>)
 8001424:	6053      	str	r3, [r2, #4]

	            // Format the output into a string
	            uartx_write_text(&huart1, "3...\r\n");
 8001426:	4924      	ldr	r1, [pc, #144]	@ (80014b8 <main+0x1c0>)
 8001428:	4816      	ldr	r0, [pc, #88]	@ (8001484 <main+0x18c>)
 800142a:	f7ff fe42 	bl	80010b2 <uartx_write_text>
	            sprintf(outputBuffer, "Temperature: %2.1f C, Humidity: %2.1f \r\n", DHT22.temperature, DHT22.humidity);
 800142e:	4b21      	ldr	r3, [pc, #132]	@ (80014b4 <main+0x1bc>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4618      	mov	r0, r3
 8001434:	f7fe fff8 	bl	8000428 <__aeabi_f2d>
 8001438:	4604      	mov	r4, r0
 800143a:	460d      	mov	r5, r1
 800143c:	4b1d      	ldr	r3, [pc, #116]	@ (80014b4 <main+0x1bc>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	4618      	mov	r0, r3
 8001442:	f7fe fff1 	bl	8000428 <__aeabi_f2d>
 8001446:	4602      	mov	r2, r0
 8001448:	460b      	mov	r3, r1
 800144a:	e9cd 2300 	strd	r2, r3, [sp]
 800144e:	4622      	mov	r2, r4
 8001450:	462b      	mov	r3, r5
 8001452:	491a      	ldr	r1, [pc, #104]	@ (80014bc <main+0x1c4>)
 8001454:	481a      	ldr	r0, [pc, #104]	@ (80014c0 <main+0x1c8>)
 8001456:	f002 fde3 	bl	8004020 <siprintf>

	            // Display the formatted string if needed
	          uartx_write_text(&huart1, outputBuffer);
 800145a:	4919      	ldr	r1, [pc, #100]	@ (80014c0 <main+0x1c8>)
 800145c:	4809      	ldr	r0, [pc, #36]	@ (8001484 <main+0x18c>)
 800145e:	f7ff fe28 	bl	80010b2 <uartx_write_text>
	          HAL_Delay(10);
 8001462:	200a      	movs	r0, #10
 8001464:	f000 fb5a 	bl	8001b1c <HAL_Delay>
	 	  	  uartx_write_text(&huart1, "4...\r\n");
 8001468:	4916      	ldr	r1, [pc, #88]	@ (80014c4 <main+0x1cc>)
 800146a:	4806      	ldr	r0, [pc, #24]	@ (8001484 <main+0x18c>)
 800146c:	f7ff fe21 	bl	80010b2 <uartx_write_text>

	        }
	    }

	    HAL_Delay(1000); // 1-second delay
 8001470:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001474:	f000 fb52 	bl	8001b1c <HAL_Delay>
	  uartx_write_text(&huart1, "1...\r\n");
 8001478:	e752      	b.n	8001320 <main+0x28>
 800147a:	bf00      	nop
 800147c:	200001f8 	.word	0x200001f8
 8001480:	08007898 	.word	0x08007898
 8001484:	20000240 	.word	0x20000240
 8001488:	080078a4 	.word	0x080078a4
 800148c:	200002ba 	.word	0x200002ba
 8001490:	200002bb 	.word	0x200002bb
 8001494:	200002bc 	.word	0x200002bc
 8001498:	200002bd 	.word	0x200002bd
 800149c:	200002be 	.word	0x200002be
 80014a0:	200002bf 	.word	0x200002bf
 80014a4:	080078ac 	.word	0x080078ac
 80014a8:	41200000 	.word	0x41200000
 80014ac:	200002c8 	.word	0x200002c8
 80014b0:	200002cc 	.word	0x200002cc
 80014b4:	200001f0 	.word	0x200001f0
 80014b8:	080078b4 	.word	0x080078b4
 80014bc:	080078bc 	.word	0x080078bc
 80014c0:	20000288 	.word	0x20000288
 80014c4:	080078e8 	.word	0x080078e8

080014c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b090      	sub	sp, #64	@ 0x40
 80014cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ce:	f107 0318 	add.w	r3, r7, #24
 80014d2:	2228      	movs	r2, #40	@ 0x28
 80014d4:	2100      	movs	r1, #0
 80014d6:	4618      	mov	r0, r3
 80014d8:	f002 fe05 	bl	80040e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014dc:	1d3b      	adds	r3, r7, #4
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014ea:	2301      	movs	r3, #1
 80014ec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014ee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014f4:	2300      	movs	r3, #0
 80014f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014f8:	2301      	movs	r3, #1
 80014fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014fc:	2302      	movs	r3, #2
 80014fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001500:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001504:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001506:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800150a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800150c:	f107 0318 	add.w	r3, r7, #24
 8001510:	4618      	mov	r0, r3
 8001512:	f000 fdbf 	bl	8002094 <HAL_RCC_OscConfig>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800151c:	f000 f8e0 	bl	80016e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001520:	230f      	movs	r3, #15
 8001522:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001524:	2302      	movs	r3, #2
 8001526:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001528:	2300      	movs	r3, #0
 800152a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800152c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001530:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001532:	2300      	movs	r3, #0
 8001534:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001536:	1d3b      	adds	r3, r7, #4
 8001538:	2102      	movs	r1, #2
 800153a:	4618      	mov	r0, r3
 800153c:	f001 f82c 	bl	8002598 <HAL_RCC_ClockConfig>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001546:	f000 f8cb 	bl	80016e0 <Error_Handler>
  }
}
 800154a:	bf00      	nop
 800154c:	3740      	adds	r7, #64	@ 0x40
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
	...

08001554 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155a:	f107 0308 	add.w	r3, r7, #8
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001568:	463b      	mov	r3, r7
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001570:	4b1e      	ldr	r3, [pc, #120]	@ (80015ec <MX_TIM1_Init+0x98>)
 8001572:	4a1f      	ldr	r2, [pc, #124]	@ (80015f0 <MX_TIM1_Init+0x9c>)
 8001574:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001576:	4b1d      	ldr	r3, [pc, #116]	@ (80015ec <MX_TIM1_Init+0x98>)
 8001578:	2247      	movs	r2, #71	@ 0x47
 800157a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157c:	4b1b      	ldr	r3, [pc, #108]	@ (80015ec <MX_TIM1_Init+0x98>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001582:	4b1a      	ldr	r3, [pc, #104]	@ (80015ec <MX_TIM1_Init+0x98>)
 8001584:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001588:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158a:	4b18      	ldr	r3, [pc, #96]	@ (80015ec <MX_TIM1_Init+0x98>)
 800158c:	2200      	movs	r2, #0
 800158e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001590:	4b16      	ldr	r3, [pc, #88]	@ (80015ec <MX_TIM1_Init+0x98>)
 8001592:	2200      	movs	r2, #0
 8001594:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001596:	4b15      	ldr	r3, [pc, #84]	@ (80015ec <MX_TIM1_Init+0x98>)
 8001598:	2200      	movs	r2, #0
 800159a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800159c:	4813      	ldr	r0, [pc, #76]	@ (80015ec <MX_TIM1_Init+0x98>)
 800159e:	f001 f989 	bl	80028b4 <HAL_TIM_Base_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80015a8:	f000 f89a 	bl	80016e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015b2:	f107 0308 	add.w	r3, r7, #8
 80015b6:	4619      	mov	r1, r3
 80015b8:	480c      	ldr	r0, [pc, #48]	@ (80015ec <MX_TIM1_Init+0x98>)
 80015ba:	f001 fa15 	bl	80029e8 <HAL_TIM_ConfigClockSource>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80015c4:	f000 f88c 	bl	80016e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c8:	2300      	movs	r3, #0
 80015ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015cc:	2300      	movs	r3, #0
 80015ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015d0:	463b      	mov	r3, r7
 80015d2:	4619      	mov	r1, r3
 80015d4:	4805      	ldr	r0, [pc, #20]	@ (80015ec <MX_TIM1_Init+0x98>)
 80015d6:	f001 fbc7 	bl	8002d68 <HAL_TIMEx_MasterConfigSynchronization>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80015e0:	f000 f87e 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80015e4:	bf00      	nop
 80015e6:	3718      	adds	r7, #24
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	200001f8 	.word	0x200001f8
 80015f0:	40012c00 	.word	0x40012c00

080015f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015f8:	4b11      	ldr	r3, [pc, #68]	@ (8001640 <MX_USART1_UART_Init+0x4c>)
 80015fa:	4a12      	ldr	r2, [pc, #72]	@ (8001644 <MX_USART1_UART_Init+0x50>)
 80015fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80015fe:	4b10      	ldr	r3, [pc, #64]	@ (8001640 <MX_USART1_UART_Init+0x4c>)
 8001600:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001604:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001606:	4b0e      	ldr	r3, [pc, #56]	@ (8001640 <MX_USART1_UART_Init+0x4c>)
 8001608:	2200      	movs	r2, #0
 800160a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800160c:	4b0c      	ldr	r3, [pc, #48]	@ (8001640 <MX_USART1_UART_Init+0x4c>)
 800160e:	2200      	movs	r2, #0
 8001610:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001612:	4b0b      	ldr	r3, [pc, #44]	@ (8001640 <MX_USART1_UART_Init+0x4c>)
 8001614:	2200      	movs	r2, #0
 8001616:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001618:	4b09      	ldr	r3, [pc, #36]	@ (8001640 <MX_USART1_UART_Init+0x4c>)
 800161a:	220c      	movs	r2, #12
 800161c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800161e:	4b08      	ldr	r3, [pc, #32]	@ (8001640 <MX_USART1_UART_Init+0x4c>)
 8001620:	2200      	movs	r2, #0
 8001622:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001624:	4b06      	ldr	r3, [pc, #24]	@ (8001640 <MX_USART1_UART_Init+0x4c>)
 8001626:	2200      	movs	r2, #0
 8001628:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800162a:	4805      	ldr	r0, [pc, #20]	@ (8001640 <MX_USART1_UART_Init+0x4c>)
 800162c:	f001 fbfa 	bl	8002e24 <HAL_UART_Init>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001636:	f000 f853 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000240 	.word	0x20000240
 8001644:	40013800 	.word	0x40013800

08001648 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b088      	sub	sp, #32
 800164c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800164e:	f107 0310 	add.w	r3, r7, #16
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]
 800165a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800165c:	4b1e      	ldr	r3, [pc, #120]	@ (80016d8 <MX_GPIO_Init+0x90>)
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	4a1d      	ldr	r2, [pc, #116]	@ (80016d8 <MX_GPIO_Init+0x90>)
 8001662:	f043 0320 	orr.w	r3, r3, #32
 8001666:	6193      	str	r3, [r2, #24]
 8001668:	4b1b      	ldr	r3, [pc, #108]	@ (80016d8 <MX_GPIO_Init+0x90>)
 800166a:	699b      	ldr	r3, [r3, #24]
 800166c:	f003 0320 	and.w	r3, r3, #32
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001674:	4b18      	ldr	r3, [pc, #96]	@ (80016d8 <MX_GPIO_Init+0x90>)
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	4a17      	ldr	r2, [pc, #92]	@ (80016d8 <MX_GPIO_Init+0x90>)
 800167a:	f043 0304 	orr.w	r3, r3, #4
 800167e:	6193      	str	r3, [r2, #24]
 8001680:	4b15      	ldr	r3, [pc, #84]	@ (80016d8 <MX_GPIO_Init+0x90>)
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	f003 0304 	and.w	r3, r3, #4
 8001688:	60bb      	str	r3, [r7, #8]
 800168a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800168c:	4b12      	ldr	r3, [pc, #72]	@ (80016d8 <MX_GPIO_Init+0x90>)
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	4a11      	ldr	r2, [pc, #68]	@ (80016d8 <MX_GPIO_Init+0x90>)
 8001692:	f043 0308 	orr.w	r3, r3, #8
 8001696:	6193      	str	r3, [r2, #24]
 8001698:	4b0f      	ldr	r3, [pc, #60]	@ (80016d8 <MX_GPIO_Init+0x90>)
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	f003 0308 	and.w	r3, r3, #8
 80016a0:	607b      	str	r3, [r7, #4]
 80016a2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80016a4:	2200      	movs	r2, #0
 80016a6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016aa:	480c      	ldr	r0, [pc, #48]	@ (80016dc <MX_GPIO_Init+0x94>)
 80016ac:	f000 fcd9 	bl	8002062 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b6:	2301      	movs	r3, #1
 80016b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016be:	2302      	movs	r3, #2
 80016c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c2:	f107 0310 	add.w	r3, r7, #16
 80016c6:	4619      	mov	r1, r3
 80016c8:	4804      	ldr	r0, [pc, #16]	@ (80016dc <MX_GPIO_Init+0x94>)
 80016ca:	f000 fb2f 	bl	8001d2c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80016ce:	bf00      	nop
 80016d0:	3720      	adds	r7, #32
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40021000 	.word	0x40021000
 80016dc:	40010c00 	.word	0x40010c00

080016e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016e4:	b672      	cpsid	i
}
 80016e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <Error_Handler+0x8>

080016ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b085      	sub	sp, #20
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016f2:	4b15      	ldr	r3, [pc, #84]	@ (8001748 <HAL_MspInit+0x5c>)
 80016f4:	699b      	ldr	r3, [r3, #24]
 80016f6:	4a14      	ldr	r2, [pc, #80]	@ (8001748 <HAL_MspInit+0x5c>)
 80016f8:	f043 0301 	orr.w	r3, r3, #1
 80016fc:	6193      	str	r3, [r2, #24]
 80016fe:	4b12      	ldr	r3, [pc, #72]	@ (8001748 <HAL_MspInit+0x5c>)
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	60bb      	str	r3, [r7, #8]
 8001708:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800170a:	4b0f      	ldr	r3, [pc, #60]	@ (8001748 <HAL_MspInit+0x5c>)
 800170c:	69db      	ldr	r3, [r3, #28]
 800170e:	4a0e      	ldr	r2, [pc, #56]	@ (8001748 <HAL_MspInit+0x5c>)
 8001710:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001714:	61d3      	str	r3, [r2, #28]
 8001716:	4b0c      	ldr	r3, [pc, #48]	@ (8001748 <HAL_MspInit+0x5c>)
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800171e:	607b      	str	r3, [r7, #4]
 8001720:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001722:	4b0a      	ldr	r3, [pc, #40]	@ (800174c <HAL_MspInit+0x60>)
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800172e:	60fb      	str	r3, [r7, #12]
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	4a04      	ldr	r2, [pc, #16]	@ (800174c <HAL_MspInit+0x60>)
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800173e:	bf00      	nop
 8001740:	3714      	adds	r7, #20
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr
 8001748:	40021000 	.word	0x40021000
 800174c:	40010000 	.word	0x40010000

08001750 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a09      	ldr	r2, [pc, #36]	@ (8001784 <HAL_TIM_Base_MspInit+0x34>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d10b      	bne.n	800177a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001762:	4b09      	ldr	r3, [pc, #36]	@ (8001788 <HAL_TIM_Base_MspInit+0x38>)
 8001764:	699b      	ldr	r3, [r3, #24]
 8001766:	4a08      	ldr	r2, [pc, #32]	@ (8001788 <HAL_TIM_Base_MspInit+0x38>)
 8001768:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800176c:	6193      	str	r3, [r2, #24]
 800176e:	4b06      	ldr	r3, [pc, #24]	@ (8001788 <HAL_TIM_Base_MspInit+0x38>)
 8001770:	699b      	ldr	r3, [r3, #24]
 8001772:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800177a:	bf00      	nop
 800177c:	3714      	adds	r7, #20
 800177e:	46bd      	mov	sp, r7
 8001780:	bc80      	pop	{r7}
 8001782:	4770      	bx	lr
 8001784:	40012c00 	.word	0x40012c00
 8001788:	40021000 	.word	0x40021000

0800178c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b088      	sub	sp, #32
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001818 <HAL_UART_MspInit+0x8c>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d131      	bne.n	8001810 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017ac:	4b1b      	ldr	r3, [pc, #108]	@ (800181c <HAL_UART_MspInit+0x90>)
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	4a1a      	ldr	r2, [pc, #104]	@ (800181c <HAL_UART_MspInit+0x90>)
 80017b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017b6:	6193      	str	r3, [r2, #24]
 80017b8:	4b18      	ldr	r3, [pc, #96]	@ (800181c <HAL_UART_MspInit+0x90>)
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c4:	4b15      	ldr	r3, [pc, #84]	@ (800181c <HAL_UART_MspInit+0x90>)
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	4a14      	ldr	r2, [pc, #80]	@ (800181c <HAL_UART_MspInit+0x90>)
 80017ca:	f043 0304 	orr.w	r3, r3, #4
 80017ce:	6193      	str	r3, [r2, #24]
 80017d0:	4b12      	ldr	r3, [pc, #72]	@ (800181c <HAL_UART_MspInit+0x90>)
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	f003 0304 	and.w	r3, r3, #4
 80017d8:	60bb      	str	r3, [r7, #8]
 80017da:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e2:	2302      	movs	r3, #2
 80017e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017e6:	2303      	movs	r3, #3
 80017e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ea:	f107 0310 	add.w	r3, r7, #16
 80017ee:	4619      	mov	r1, r3
 80017f0:	480b      	ldr	r0, [pc, #44]	@ (8001820 <HAL_UART_MspInit+0x94>)
 80017f2:	f000 fa9b 	bl	8001d2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001800:	2300      	movs	r3, #0
 8001802:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001804:	f107 0310 	add.w	r3, r7, #16
 8001808:	4619      	mov	r1, r3
 800180a:	4805      	ldr	r0, [pc, #20]	@ (8001820 <HAL_UART_MspInit+0x94>)
 800180c:	f000 fa8e 	bl	8001d2c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001810:	bf00      	nop
 8001812:	3720      	adds	r7, #32
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40013800 	.word	0x40013800
 800181c:	40021000 	.word	0x40021000
 8001820:	40010800 	.word	0x40010800

08001824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <NMI_Handler+0x4>

0800182c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <HardFault_Handler+0x4>

08001834 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <MemManage_Handler+0x4>

0800183c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <BusFault_Handler+0x4>

08001844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001848:	bf00      	nop
 800184a:	e7fd      	b.n	8001848 <UsageFault_Handler+0x4>

0800184c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr

08001858 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr

08001864 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001868:	bf00      	nop
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr

08001870 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001874:	f000 f936 	bl	8001ae4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001878:	bf00      	nop
 800187a:	bd80      	pop	{r7, pc}

0800187c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  return 1;
 8001880:	2301      	movs	r3, #1
}
 8001882:	4618      	mov	r0, r3
 8001884:	46bd      	mov	sp, r7
 8001886:	bc80      	pop	{r7}
 8001888:	4770      	bx	lr

0800188a <_kill>:

int _kill(int pid, int sig)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b082      	sub	sp, #8
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
 8001892:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001894:	f002 fc7a 	bl	800418c <__errno>
 8001898:	4603      	mov	r3, r0
 800189a:	2216      	movs	r2, #22
 800189c:	601a      	str	r2, [r3, #0]
  return -1;
 800189e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <_exit>:

void _exit (int status)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b082      	sub	sp, #8
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018b2:	f04f 31ff 	mov.w	r1, #4294967295
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f7ff ffe7 	bl	800188a <_kill>
  while (1) {}    /* Make sure we hang here */
 80018bc:	bf00      	nop
 80018be:	e7fd      	b.n	80018bc <_exit+0x12>

080018c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	60b9      	str	r1, [r7, #8]
 80018ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]
 80018d0:	e00a      	b.n	80018e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018d2:	f3af 8000 	nop.w
 80018d6:	4601      	mov	r1, r0
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	1c5a      	adds	r2, r3, #1
 80018dc:	60ba      	str	r2, [r7, #8]
 80018de:	b2ca      	uxtb	r2, r1
 80018e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	3301      	adds	r3, #1
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	697a      	ldr	r2, [r7, #20]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	dbf0      	blt.n	80018d2 <_read+0x12>
  }

  return len;
 80018f0:	687b      	ldr	r3, [r7, #4]
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3718      	adds	r7, #24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b086      	sub	sp, #24
 80018fe:	af00      	add	r7, sp, #0
 8001900:	60f8      	str	r0, [r7, #12]
 8001902:	60b9      	str	r1, [r7, #8]
 8001904:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	e009      	b.n	8001920 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	1c5a      	adds	r2, r3, #1
 8001910:	60ba      	str	r2, [r7, #8]
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	4618      	mov	r0, r3
 8001916:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	3301      	adds	r3, #1
 800191e:	617b      	str	r3, [r7, #20]
 8001920:	697a      	ldr	r2, [r7, #20]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	429a      	cmp	r2, r3
 8001926:	dbf1      	blt.n	800190c <_write+0x12>
  }
  return len;
 8001928:	687b      	ldr	r3, [r7, #4]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <_close>:

int _close(int file)
{
 8001932:	b480      	push	{r7}
 8001934:	b083      	sub	sp, #12
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800193a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800193e:	4618      	mov	r0, r3
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	bc80      	pop	{r7}
 8001946:	4770      	bx	lr

08001948 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001958:	605a      	str	r2, [r3, #4]
  return 0;
 800195a:	2300      	movs	r3, #0
}
 800195c:	4618      	mov	r0, r3
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr

08001966 <_isatty>:

int _isatty(int file)
{
 8001966:	b480      	push	{r7}
 8001968:	b083      	sub	sp, #12
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800196e:	2301      	movs	r3, #1
}
 8001970:	4618      	mov	r0, r3
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	bc80      	pop	{r7}
 8001978:	4770      	bx	lr

0800197a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800197a:	b480      	push	{r7}
 800197c:	b085      	sub	sp, #20
 800197e:	af00      	add	r7, sp, #0
 8001980:	60f8      	str	r0, [r7, #12]
 8001982:	60b9      	str	r1, [r7, #8]
 8001984:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001986:	2300      	movs	r3, #0
}
 8001988:	4618      	mov	r0, r3
 800198a:	3714      	adds	r7, #20
 800198c:	46bd      	mov	sp, r7
 800198e:	bc80      	pop	{r7}
 8001990:	4770      	bx	lr
	...

08001994 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800199c:	4a14      	ldr	r2, [pc, #80]	@ (80019f0 <_sbrk+0x5c>)
 800199e:	4b15      	ldr	r3, [pc, #84]	@ (80019f4 <_sbrk+0x60>)
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019a8:	4b13      	ldr	r3, [pc, #76]	@ (80019f8 <_sbrk+0x64>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d102      	bne.n	80019b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019b0:	4b11      	ldr	r3, [pc, #68]	@ (80019f8 <_sbrk+0x64>)
 80019b2:	4a12      	ldr	r2, [pc, #72]	@ (80019fc <_sbrk+0x68>)
 80019b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019b6:	4b10      	ldr	r3, [pc, #64]	@ (80019f8 <_sbrk+0x64>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4413      	add	r3, r2
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d207      	bcs.n	80019d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019c4:	f002 fbe2 	bl	800418c <__errno>
 80019c8:	4603      	mov	r3, r0
 80019ca:	220c      	movs	r2, #12
 80019cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ce:	f04f 33ff 	mov.w	r3, #4294967295
 80019d2:	e009      	b.n	80019e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019d4:	4b08      	ldr	r3, [pc, #32]	@ (80019f8 <_sbrk+0x64>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019da:	4b07      	ldr	r3, [pc, #28]	@ (80019f8 <_sbrk+0x64>)
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4413      	add	r3, r2
 80019e2:	4a05      	ldr	r2, [pc, #20]	@ (80019f8 <_sbrk+0x64>)
 80019e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019e6:	68fb      	ldr	r3, [r7, #12]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3718      	adds	r7, #24
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	20005000 	.word	0x20005000
 80019f4:	00000400 	.word	0x00000400
 80019f8:	200002d0 	.word	0x200002d0
 80019fc:	20000428 	.word	0x20000428

08001a00 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bc80      	pop	{r7}
 8001a0a:	4770      	bx	lr

08001a0c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a0c:	f7ff fff8 	bl	8001a00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a10:	480b      	ldr	r0, [pc, #44]	@ (8001a40 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a12:	490c      	ldr	r1, [pc, #48]	@ (8001a44 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a14:	4a0c      	ldr	r2, [pc, #48]	@ (8001a48 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a18:	e002      	b.n	8001a20 <LoopCopyDataInit>

08001a1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a1e:	3304      	adds	r3, #4

08001a20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a24:	d3f9      	bcc.n	8001a1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a26:	4a09      	ldr	r2, [pc, #36]	@ (8001a4c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a28:	4c09      	ldr	r4, [pc, #36]	@ (8001a50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a2c:	e001      	b.n	8001a32 <LoopFillZerobss>

08001a2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a30:	3204      	adds	r2, #4

08001a32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a34:	d3fb      	bcc.n	8001a2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a36:	f002 fbaf 	bl	8004198 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a3a:	f7ff fc5d 	bl	80012f8 <main>
  bx lr
 8001a3e:	4770      	bx	lr
  ldr r0, =_sdata
 8001a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a44:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001a48:	08007d58 	.word	0x08007d58
  ldr r2, =_sbss
 8001a4c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001a50:	20000424 	.word	0x20000424

08001a54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a54:	e7fe      	b.n	8001a54 <ADC1_2_IRQHandler>
	...

08001a58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a5c:	4b08      	ldr	r3, [pc, #32]	@ (8001a80 <HAL_Init+0x28>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a07      	ldr	r2, [pc, #28]	@ (8001a80 <HAL_Init+0x28>)
 8001a62:	f043 0310 	orr.w	r3, r3, #16
 8001a66:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a68:	2003      	movs	r0, #3
 8001a6a:	f000 f92b 	bl	8001cc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a6e:	200f      	movs	r0, #15
 8001a70:	f000 f808 	bl	8001a84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a74:	f7ff fe3a 	bl	80016ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	40022000 	.word	0x40022000

08001a84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a8c:	4b12      	ldr	r3, [pc, #72]	@ (8001ad8 <HAL_InitTick+0x54>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b12      	ldr	r3, [pc, #72]	@ (8001adc <HAL_InitTick+0x58>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	4619      	mov	r1, r3
 8001a96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f000 f935 	bl	8001d12 <HAL_SYSTICK_Config>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e00e      	b.n	8001ad0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2b0f      	cmp	r3, #15
 8001ab6:	d80a      	bhi.n	8001ace <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	6879      	ldr	r1, [r7, #4]
 8001abc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ac0:	f000 f90b 	bl	8001cda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ac4:	4a06      	ldr	r2, [pc, #24]	@ (8001ae0 <HAL_InitTick+0x5c>)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001aca:	2300      	movs	r3, #0
 8001acc:	e000      	b.n	8001ad0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3708      	adds	r7, #8
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	20000000 	.word	0x20000000
 8001adc:	20000008 	.word	0x20000008
 8001ae0:	20000004 	.word	0x20000004

08001ae4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ae8:	4b05      	ldr	r3, [pc, #20]	@ (8001b00 <HAL_IncTick+0x1c>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	461a      	mov	r2, r3
 8001aee:	4b05      	ldr	r3, [pc, #20]	@ (8001b04 <HAL_IncTick+0x20>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4413      	add	r3, r2
 8001af4:	4a03      	ldr	r2, [pc, #12]	@ (8001b04 <HAL_IncTick+0x20>)
 8001af6:	6013      	str	r3, [r2, #0]
}
 8001af8:	bf00      	nop
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr
 8001b00:	20000008 	.word	0x20000008
 8001b04:	200002d4 	.word	0x200002d4

08001b08 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b0c:	4b02      	ldr	r3, [pc, #8]	@ (8001b18 <HAL_GetTick+0x10>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bc80      	pop	{r7}
 8001b16:	4770      	bx	lr
 8001b18:	200002d4 	.word	0x200002d4

08001b1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b24:	f7ff fff0 	bl	8001b08 <HAL_GetTick>
 8001b28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b34:	d005      	beq.n	8001b42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b36:	4b0a      	ldr	r3, [pc, #40]	@ (8001b60 <HAL_Delay+0x44>)
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	4413      	add	r3, r2
 8001b40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b42:	bf00      	nop
 8001b44:	f7ff ffe0 	bl	8001b08 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	68fa      	ldr	r2, [r7, #12]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d8f7      	bhi.n	8001b44 <HAL_Delay+0x28>
  {
  }
}
 8001b54:	bf00      	nop
 8001b56:	bf00      	nop
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000008 	.word	0x20000008

08001b64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b085      	sub	sp, #20
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b74:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b7a:	68ba      	ldr	r2, [r7, #8]
 8001b7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b80:	4013      	ands	r3, r2
 8001b82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b96:	4a04      	ldr	r2, [pc, #16]	@ (8001ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	60d3      	str	r3, [r2, #12]
}
 8001b9c:	bf00      	nop
 8001b9e:	3714      	adds	r7, #20
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bc80      	pop	{r7}
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	e000ed00 	.word	0xe000ed00

08001bac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bb0:	4b04      	ldr	r3, [pc, #16]	@ (8001bc4 <__NVIC_GetPriorityGrouping+0x18>)
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	0a1b      	lsrs	r3, r3, #8
 8001bb6:	f003 0307 	and.w	r3, r3, #7
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bc80      	pop	{r7}
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	6039      	str	r1, [r7, #0]
 8001bd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	db0a      	blt.n	8001bf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	b2da      	uxtb	r2, r3
 8001be0:	490c      	ldr	r1, [pc, #48]	@ (8001c14 <__NVIC_SetPriority+0x4c>)
 8001be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be6:	0112      	lsls	r2, r2, #4
 8001be8:	b2d2      	uxtb	r2, r2
 8001bea:	440b      	add	r3, r1
 8001bec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bf0:	e00a      	b.n	8001c08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	b2da      	uxtb	r2, r3
 8001bf6:	4908      	ldr	r1, [pc, #32]	@ (8001c18 <__NVIC_SetPriority+0x50>)
 8001bf8:	79fb      	ldrb	r3, [r7, #7]
 8001bfa:	f003 030f 	and.w	r3, r3, #15
 8001bfe:	3b04      	subs	r3, #4
 8001c00:	0112      	lsls	r2, r2, #4
 8001c02:	b2d2      	uxtb	r2, r2
 8001c04:	440b      	add	r3, r1
 8001c06:	761a      	strb	r2, [r3, #24]
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bc80      	pop	{r7}
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	e000e100 	.word	0xe000e100
 8001c18:	e000ed00 	.word	0xe000ed00

08001c1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b089      	sub	sp, #36	@ 0x24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f003 0307 	and.w	r3, r3, #7
 8001c2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	f1c3 0307 	rsb	r3, r3, #7
 8001c36:	2b04      	cmp	r3, #4
 8001c38:	bf28      	it	cs
 8001c3a:	2304      	movcs	r3, #4
 8001c3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	3304      	adds	r3, #4
 8001c42:	2b06      	cmp	r3, #6
 8001c44:	d902      	bls.n	8001c4c <NVIC_EncodePriority+0x30>
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	3b03      	subs	r3, #3
 8001c4a:	e000      	b.n	8001c4e <NVIC_EncodePriority+0x32>
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c50:	f04f 32ff 	mov.w	r2, #4294967295
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	43da      	mvns	r2, r3
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	401a      	ands	r2, r3
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c64:	f04f 31ff 	mov.w	r1, #4294967295
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6e:	43d9      	mvns	r1, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c74:	4313      	orrs	r3, r2
         );
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3724      	adds	r7, #36	@ 0x24
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr

08001c80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	3b01      	subs	r3, #1
 8001c8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c90:	d301      	bcc.n	8001c96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c92:	2301      	movs	r3, #1
 8001c94:	e00f      	b.n	8001cb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c96:	4a0a      	ldr	r2, [pc, #40]	@ (8001cc0 <SysTick_Config+0x40>)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	3b01      	subs	r3, #1
 8001c9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c9e:	210f      	movs	r1, #15
 8001ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ca4:	f7ff ff90 	bl	8001bc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ca8:	4b05      	ldr	r3, [pc, #20]	@ (8001cc0 <SysTick_Config+0x40>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cae:	4b04      	ldr	r3, [pc, #16]	@ (8001cc0 <SysTick_Config+0x40>)
 8001cb0:	2207      	movs	r2, #7
 8001cb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	e000e010 	.word	0xe000e010

08001cc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f7ff ff49 	bl	8001b64 <__NVIC_SetPriorityGrouping>
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b086      	sub	sp, #24
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	60b9      	str	r1, [r7, #8]
 8001ce4:	607a      	str	r2, [r7, #4]
 8001ce6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cec:	f7ff ff5e 	bl	8001bac <__NVIC_GetPriorityGrouping>
 8001cf0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	68b9      	ldr	r1, [r7, #8]
 8001cf6:	6978      	ldr	r0, [r7, #20]
 8001cf8:	f7ff ff90 	bl	8001c1c <NVIC_EncodePriority>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d02:	4611      	mov	r1, r2
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7ff ff5f 	bl	8001bc8 <__NVIC_SetPriority>
}
 8001d0a:	bf00      	nop
 8001d0c:	3718      	adds	r7, #24
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b082      	sub	sp, #8
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f7ff ffb0 	bl	8001c80 <SysTick_Config>
 8001d20:	4603      	mov	r3, r0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
	...

08001d2c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b08b      	sub	sp, #44	@ 0x2c
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d36:	2300      	movs	r3, #0
 8001d38:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d3e:	e169      	b.n	8002014 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d40:	2201      	movs	r2, #1
 8001d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	69fa      	ldr	r2, [r7, #28]
 8001d50:	4013      	ands	r3, r2
 8001d52:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d54:	69ba      	ldr	r2, [r7, #24]
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	f040 8158 	bne.w	800200e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	4a9a      	ldr	r2, [pc, #616]	@ (8001fcc <HAL_GPIO_Init+0x2a0>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d05e      	beq.n	8001e26 <HAL_GPIO_Init+0xfa>
 8001d68:	4a98      	ldr	r2, [pc, #608]	@ (8001fcc <HAL_GPIO_Init+0x2a0>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d875      	bhi.n	8001e5a <HAL_GPIO_Init+0x12e>
 8001d6e:	4a98      	ldr	r2, [pc, #608]	@ (8001fd0 <HAL_GPIO_Init+0x2a4>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d058      	beq.n	8001e26 <HAL_GPIO_Init+0xfa>
 8001d74:	4a96      	ldr	r2, [pc, #600]	@ (8001fd0 <HAL_GPIO_Init+0x2a4>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d86f      	bhi.n	8001e5a <HAL_GPIO_Init+0x12e>
 8001d7a:	4a96      	ldr	r2, [pc, #600]	@ (8001fd4 <HAL_GPIO_Init+0x2a8>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d052      	beq.n	8001e26 <HAL_GPIO_Init+0xfa>
 8001d80:	4a94      	ldr	r2, [pc, #592]	@ (8001fd4 <HAL_GPIO_Init+0x2a8>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d869      	bhi.n	8001e5a <HAL_GPIO_Init+0x12e>
 8001d86:	4a94      	ldr	r2, [pc, #592]	@ (8001fd8 <HAL_GPIO_Init+0x2ac>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d04c      	beq.n	8001e26 <HAL_GPIO_Init+0xfa>
 8001d8c:	4a92      	ldr	r2, [pc, #584]	@ (8001fd8 <HAL_GPIO_Init+0x2ac>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d863      	bhi.n	8001e5a <HAL_GPIO_Init+0x12e>
 8001d92:	4a92      	ldr	r2, [pc, #584]	@ (8001fdc <HAL_GPIO_Init+0x2b0>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d046      	beq.n	8001e26 <HAL_GPIO_Init+0xfa>
 8001d98:	4a90      	ldr	r2, [pc, #576]	@ (8001fdc <HAL_GPIO_Init+0x2b0>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d85d      	bhi.n	8001e5a <HAL_GPIO_Init+0x12e>
 8001d9e:	2b12      	cmp	r3, #18
 8001da0:	d82a      	bhi.n	8001df8 <HAL_GPIO_Init+0xcc>
 8001da2:	2b12      	cmp	r3, #18
 8001da4:	d859      	bhi.n	8001e5a <HAL_GPIO_Init+0x12e>
 8001da6:	a201      	add	r2, pc, #4	@ (adr r2, 8001dac <HAL_GPIO_Init+0x80>)
 8001da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dac:	08001e27 	.word	0x08001e27
 8001db0:	08001e01 	.word	0x08001e01
 8001db4:	08001e13 	.word	0x08001e13
 8001db8:	08001e55 	.word	0x08001e55
 8001dbc:	08001e5b 	.word	0x08001e5b
 8001dc0:	08001e5b 	.word	0x08001e5b
 8001dc4:	08001e5b 	.word	0x08001e5b
 8001dc8:	08001e5b 	.word	0x08001e5b
 8001dcc:	08001e5b 	.word	0x08001e5b
 8001dd0:	08001e5b 	.word	0x08001e5b
 8001dd4:	08001e5b 	.word	0x08001e5b
 8001dd8:	08001e5b 	.word	0x08001e5b
 8001ddc:	08001e5b 	.word	0x08001e5b
 8001de0:	08001e5b 	.word	0x08001e5b
 8001de4:	08001e5b 	.word	0x08001e5b
 8001de8:	08001e5b 	.word	0x08001e5b
 8001dec:	08001e5b 	.word	0x08001e5b
 8001df0:	08001e09 	.word	0x08001e09
 8001df4:	08001e1d 	.word	0x08001e1d
 8001df8:	4a79      	ldr	r2, [pc, #484]	@ (8001fe0 <HAL_GPIO_Init+0x2b4>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d013      	beq.n	8001e26 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001dfe:	e02c      	b.n	8001e5a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	68db      	ldr	r3, [r3, #12]
 8001e04:	623b      	str	r3, [r7, #32]
          break;
 8001e06:	e029      	b.n	8001e5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	3304      	adds	r3, #4
 8001e0e:	623b      	str	r3, [r7, #32]
          break;
 8001e10:	e024      	b.n	8001e5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	3308      	adds	r3, #8
 8001e18:	623b      	str	r3, [r7, #32]
          break;
 8001e1a:	e01f      	b.n	8001e5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	330c      	adds	r3, #12
 8001e22:	623b      	str	r3, [r7, #32]
          break;
 8001e24:	e01a      	b.n	8001e5c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d102      	bne.n	8001e34 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e2e:	2304      	movs	r3, #4
 8001e30:	623b      	str	r3, [r7, #32]
          break;
 8001e32:	e013      	b.n	8001e5c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d105      	bne.n	8001e48 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e3c:	2308      	movs	r3, #8
 8001e3e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	69fa      	ldr	r2, [r7, #28]
 8001e44:	611a      	str	r2, [r3, #16]
          break;
 8001e46:	e009      	b.n	8001e5c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e48:	2308      	movs	r3, #8
 8001e4a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	69fa      	ldr	r2, [r7, #28]
 8001e50:	615a      	str	r2, [r3, #20]
          break;
 8001e52:	e003      	b.n	8001e5c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e54:	2300      	movs	r3, #0
 8001e56:	623b      	str	r3, [r7, #32]
          break;
 8001e58:	e000      	b.n	8001e5c <HAL_GPIO_Init+0x130>
          break;
 8001e5a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	2bff      	cmp	r3, #255	@ 0xff
 8001e60:	d801      	bhi.n	8001e66 <HAL_GPIO_Init+0x13a>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	e001      	b.n	8001e6a <HAL_GPIO_Init+0x13e>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	3304      	adds	r3, #4
 8001e6a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	2bff      	cmp	r3, #255	@ 0xff
 8001e70:	d802      	bhi.n	8001e78 <HAL_GPIO_Init+0x14c>
 8001e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	e002      	b.n	8001e7e <HAL_GPIO_Init+0x152>
 8001e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7a:	3b08      	subs	r3, #8
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	210f      	movs	r1, #15
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	fa01 f303 	lsl.w	r3, r1, r3
 8001e8c:	43db      	mvns	r3, r3
 8001e8e:	401a      	ands	r2, r3
 8001e90:	6a39      	ldr	r1, [r7, #32]
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	fa01 f303 	lsl.w	r3, r1, r3
 8001e98:	431a      	orrs	r2, r3
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	f000 80b1 	beq.w	800200e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001eac:	4b4d      	ldr	r3, [pc, #308]	@ (8001fe4 <HAL_GPIO_Init+0x2b8>)
 8001eae:	699b      	ldr	r3, [r3, #24]
 8001eb0:	4a4c      	ldr	r2, [pc, #304]	@ (8001fe4 <HAL_GPIO_Init+0x2b8>)
 8001eb2:	f043 0301 	orr.w	r3, r3, #1
 8001eb6:	6193      	str	r3, [r2, #24]
 8001eb8:	4b4a      	ldr	r3, [pc, #296]	@ (8001fe4 <HAL_GPIO_Init+0x2b8>)
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	f003 0301 	and.w	r3, r3, #1
 8001ec0:	60bb      	str	r3, [r7, #8]
 8001ec2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ec4:	4a48      	ldr	r2, [pc, #288]	@ (8001fe8 <HAL_GPIO_Init+0x2bc>)
 8001ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec8:	089b      	lsrs	r3, r3, #2
 8001eca:	3302      	adds	r3, #2
 8001ecc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ed0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed4:	f003 0303 	and.w	r3, r3, #3
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	220f      	movs	r2, #15
 8001edc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee0:	43db      	mvns	r3, r3
 8001ee2:	68fa      	ldr	r2, [r7, #12]
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	4a40      	ldr	r2, [pc, #256]	@ (8001fec <HAL_GPIO_Init+0x2c0>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d013      	beq.n	8001f18 <HAL_GPIO_Init+0x1ec>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4a3f      	ldr	r2, [pc, #252]	@ (8001ff0 <HAL_GPIO_Init+0x2c4>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d00d      	beq.n	8001f14 <HAL_GPIO_Init+0x1e8>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	4a3e      	ldr	r2, [pc, #248]	@ (8001ff4 <HAL_GPIO_Init+0x2c8>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d007      	beq.n	8001f10 <HAL_GPIO_Init+0x1e4>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4a3d      	ldr	r2, [pc, #244]	@ (8001ff8 <HAL_GPIO_Init+0x2cc>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d101      	bne.n	8001f0c <HAL_GPIO_Init+0x1e0>
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e006      	b.n	8001f1a <HAL_GPIO_Init+0x1ee>
 8001f0c:	2304      	movs	r3, #4
 8001f0e:	e004      	b.n	8001f1a <HAL_GPIO_Init+0x1ee>
 8001f10:	2302      	movs	r3, #2
 8001f12:	e002      	b.n	8001f1a <HAL_GPIO_Init+0x1ee>
 8001f14:	2301      	movs	r3, #1
 8001f16:	e000      	b.n	8001f1a <HAL_GPIO_Init+0x1ee>
 8001f18:	2300      	movs	r3, #0
 8001f1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f1c:	f002 0203 	and.w	r2, r2, #3
 8001f20:	0092      	lsls	r2, r2, #2
 8001f22:	4093      	lsls	r3, r2
 8001f24:	68fa      	ldr	r2, [r7, #12]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f2a:	492f      	ldr	r1, [pc, #188]	@ (8001fe8 <HAL_GPIO_Init+0x2bc>)
 8001f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2e:	089b      	lsrs	r3, r3, #2
 8001f30:	3302      	adds	r3, #2
 8001f32:	68fa      	ldr	r2, [r7, #12]
 8001f34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d006      	beq.n	8001f52 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f44:	4b2d      	ldr	r3, [pc, #180]	@ (8001ffc <HAL_GPIO_Init+0x2d0>)
 8001f46:	689a      	ldr	r2, [r3, #8]
 8001f48:	492c      	ldr	r1, [pc, #176]	@ (8001ffc <HAL_GPIO_Init+0x2d0>)
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	608b      	str	r3, [r1, #8]
 8001f50:	e006      	b.n	8001f60 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f52:	4b2a      	ldr	r3, [pc, #168]	@ (8001ffc <HAL_GPIO_Init+0x2d0>)
 8001f54:	689a      	ldr	r2, [r3, #8]
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	4928      	ldr	r1, [pc, #160]	@ (8001ffc <HAL_GPIO_Init+0x2d0>)
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d006      	beq.n	8001f7a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f6c:	4b23      	ldr	r3, [pc, #140]	@ (8001ffc <HAL_GPIO_Init+0x2d0>)
 8001f6e:	68da      	ldr	r2, [r3, #12]
 8001f70:	4922      	ldr	r1, [pc, #136]	@ (8001ffc <HAL_GPIO_Init+0x2d0>)
 8001f72:	69bb      	ldr	r3, [r7, #24]
 8001f74:	4313      	orrs	r3, r2
 8001f76:	60cb      	str	r3, [r1, #12]
 8001f78:	e006      	b.n	8001f88 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f7a:	4b20      	ldr	r3, [pc, #128]	@ (8001ffc <HAL_GPIO_Init+0x2d0>)
 8001f7c:	68da      	ldr	r2, [r3, #12]
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	43db      	mvns	r3, r3
 8001f82:	491e      	ldr	r1, [pc, #120]	@ (8001ffc <HAL_GPIO_Init+0x2d0>)
 8001f84:	4013      	ands	r3, r2
 8001f86:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d006      	beq.n	8001fa2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f94:	4b19      	ldr	r3, [pc, #100]	@ (8001ffc <HAL_GPIO_Init+0x2d0>)
 8001f96:	685a      	ldr	r2, [r3, #4]
 8001f98:	4918      	ldr	r1, [pc, #96]	@ (8001ffc <HAL_GPIO_Init+0x2d0>)
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	604b      	str	r3, [r1, #4]
 8001fa0:	e006      	b.n	8001fb0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fa2:	4b16      	ldr	r3, [pc, #88]	@ (8001ffc <HAL_GPIO_Init+0x2d0>)
 8001fa4:	685a      	ldr	r2, [r3, #4]
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	43db      	mvns	r3, r3
 8001faa:	4914      	ldr	r1, [pc, #80]	@ (8001ffc <HAL_GPIO_Init+0x2d0>)
 8001fac:	4013      	ands	r3, r2
 8001fae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d021      	beq.n	8002000 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fbc:	4b0f      	ldr	r3, [pc, #60]	@ (8001ffc <HAL_GPIO_Init+0x2d0>)
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	490e      	ldr	r1, [pc, #56]	@ (8001ffc <HAL_GPIO_Init+0x2d0>)
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	600b      	str	r3, [r1, #0]
 8001fc8:	e021      	b.n	800200e <HAL_GPIO_Init+0x2e2>
 8001fca:	bf00      	nop
 8001fcc:	10320000 	.word	0x10320000
 8001fd0:	10310000 	.word	0x10310000
 8001fd4:	10220000 	.word	0x10220000
 8001fd8:	10210000 	.word	0x10210000
 8001fdc:	10120000 	.word	0x10120000
 8001fe0:	10110000 	.word	0x10110000
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	40010000 	.word	0x40010000
 8001fec:	40010800 	.word	0x40010800
 8001ff0:	40010c00 	.word	0x40010c00
 8001ff4:	40011000 	.word	0x40011000
 8001ff8:	40011400 	.word	0x40011400
 8001ffc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002000:	4b0b      	ldr	r3, [pc, #44]	@ (8002030 <HAL_GPIO_Init+0x304>)
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	43db      	mvns	r3, r3
 8002008:	4909      	ldr	r1, [pc, #36]	@ (8002030 <HAL_GPIO_Init+0x304>)
 800200a:	4013      	ands	r3, r2
 800200c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800200e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002010:	3301      	adds	r3, #1
 8002012:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201a:	fa22 f303 	lsr.w	r3, r2, r3
 800201e:	2b00      	cmp	r3, #0
 8002020:	f47f ae8e 	bne.w	8001d40 <HAL_GPIO_Init+0x14>
  }
}
 8002024:	bf00      	nop
 8002026:	bf00      	nop
 8002028:	372c      	adds	r7, #44	@ 0x2c
 800202a:	46bd      	mov	sp, r7
 800202c:	bc80      	pop	{r7}
 800202e:	4770      	bx	lr
 8002030:	40010400 	.word	0x40010400

08002034 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	460b      	mov	r3, r1
 800203e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	887b      	ldrh	r3, [r7, #2]
 8002046:	4013      	ands	r3, r2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d002      	beq.n	8002052 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800204c:	2301      	movs	r3, #1
 800204e:	73fb      	strb	r3, [r7, #15]
 8002050:	e001      	b.n	8002056 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002052:	2300      	movs	r3, #0
 8002054:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002056:	7bfb      	ldrb	r3, [r7, #15]
}
 8002058:	4618      	mov	r0, r3
 800205a:	3714      	adds	r7, #20
 800205c:	46bd      	mov	sp, r7
 800205e:	bc80      	pop	{r7}
 8002060:	4770      	bx	lr

08002062 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002062:	b480      	push	{r7}
 8002064:	b083      	sub	sp, #12
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
 800206a:	460b      	mov	r3, r1
 800206c:	807b      	strh	r3, [r7, #2]
 800206e:	4613      	mov	r3, r2
 8002070:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002072:	787b      	ldrb	r3, [r7, #1]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d003      	beq.n	8002080 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002078:	887a      	ldrh	r2, [r7, #2]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800207e:	e003      	b.n	8002088 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002080:	887b      	ldrh	r3, [r7, #2]
 8002082:	041a      	lsls	r2, r3, #16
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	611a      	str	r2, [r3, #16]
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	bc80      	pop	{r7}
 8002090:	4770      	bx	lr
	...

08002094 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e272      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	f000 8087 	beq.w	80021c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020b4:	4b92      	ldr	r3, [pc, #584]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f003 030c 	and.w	r3, r3, #12
 80020bc:	2b04      	cmp	r3, #4
 80020be:	d00c      	beq.n	80020da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80020c0:	4b8f      	ldr	r3, [pc, #572]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f003 030c 	and.w	r3, r3, #12
 80020c8:	2b08      	cmp	r3, #8
 80020ca:	d112      	bne.n	80020f2 <HAL_RCC_OscConfig+0x5e>
 80020cc:	4b8c      	ldr	r3, [pc, #560]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020d8:	d10b      	bne.n	80020f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020da:	4b89      	ldr	r3, [pc, #548]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d06c      	beq.n	80021c0 <HAL_RCC_OscConfig+0x12c>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d168      	bne.n	80021c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e24c      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020fa:	d106      	bne.n	800210a <HAL_RCC_OscConfig+0x76>
 80020fc:	4b80      	ldr	r3, [pc, #512]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a7f      	ldr	r2, [pc, #508]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 8002102:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002106:	6013      	str	r3, [r2, #0]
 8002108:	e02e      	b.n	8002168 <HAL_RCC_OscConfig+0xd4>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d10c      	bne.n	800212c <HAL_RCC_OscConfig+0x98>
 8002112:	4b7b      	ldr	r3, [pc, #492]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a7a      	ldr	r2, [pc, #488]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 8002118:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800211c:	6013      	str	r3, [r2, #0]
 800211e:	4b78      	ldr	r3, [pc, #480]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a77      	ldr	r2, [pc, #476]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 8002124:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002128:	6013      	str	r3, [r2, #0]
 800212a:	e01d      	b.n	8002168 <HAL_RCC_OscConfig+0xd4>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002134:	d10c      	bne.n	8002150 <HAL_RCC_OscConfig+0xbc>
 8002136:	4b72      	ldr	r3, [pc, #456]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a71      	ldr	r2, [pc, #452]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 800213c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002140:	6013      	str	r3, [r2, #0]
 8002142:	4b6f      	ldr	r3, [pc, #444]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a6e      	ldr	r2, [pc, #440]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 8002148:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800214c:	6013      	str	r3, [r2, #0]
 800214e:	e00b      	b.n	8002168 <HAL_RCC_OscConfig+0xd4>
 8002150:	4b6b      	ldr	r3, [pc, #428]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a6a      	ldr	r2, [pc, #424]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 8002156:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800215a:	6013      	str	r3, [r2, #0]
 800215c:	4b68      	ldr	r3, [pc, #416]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a67      	ldr	r2, [pc, #412]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 8002162:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002166:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d013      	beq.n	8002198 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002170:	f7ff fcca 	bl	8001b08 <HAL_GetTick>
 8002174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002176:	e008      	b.n	800218a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002178:	f7ff fcc6 	bl	8001b08 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b64      	cmp	r3, #100	@ 0x64
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e200      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800218a:	4b5d      	ldr	r3, [pc, #372]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d0f0      	beq.n	8002178 <HAL_RCC_OscConfig+0xe4>
 8002196:	e014      	b.n	80021c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002198:	f7ff fcb6 	bl	8001b08 <HAL_GetTick>
 800219c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800219e:	e008      	b.n	80021b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021a0:	f7ff fcb2 	bl	8001b08 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	2b64      	cmp	r3, #100	@ 0x64
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e1ec      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021b2:	4b53      	ldr	r3, [pc, #332]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1f0      	bne.n	80021a0 <HAL_RCC_OscConfig+0x10c>
 80021be:	e000      	b.n	80021c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0302 	and.w	r3, r3, #2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d063      	beq.n	8002296 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021ce:	4b4c      	ldr	r3, [pc, #304]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f003 030c 	and.w	r3, r3, #12
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00b      	beq.n	80021f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80021da:	4b49      	ldr	r3, [pc, #292]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f003 030c 	and.w	r3, r3, #12
 80021e2:	2b08      	cmp	r3, #8
 80021e4:	d11c      	bne.n	8002220 <HAL_RCC_OscConfig+0x18c>
 80021e6:	4b46      	ldr	r3, [pc, #280]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d116      	bne.n	8002220 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021f2:	4b43      	ldr	r3, [pc, #268]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d005      	beq.n	800220a <HAL_RCC_OscConfig+0x176>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	2b01      	cmp	r3, #1
 8002204:	d001      	beq.n	800220a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e1c0      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800220a:	4b3d      	ldr	r3, [pc, #244]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	00db      	lsls	r3, r3, #3
 8002218:	4939      	ldr	r1, [pc, #228]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 800221a:	4313      	orrs	r3, r2
 800221c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800221e:	e03a      	b.n	8002296 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	691b      	ldr	r3, [r3, #16]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d020      	beq.n	800226a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002228:	4b36      	ldr	r3, [pc, #216]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 800222a:	2201      	movs	r2, #1
 800222c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222e:	f7ff fc6b 	bl	8001b08 <HAL_GetTick>
 8002232:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002234:	e008      	b.n	8002248 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002236:	f7ff fc67 	bl	8001b08 <HAL_GetTick>
 800223a:	4602      	mov	r2, r0
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	2b02      	cmp	r3, #2
 8002242:	d901      	bls.n	8002248 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002244:	2303      	movs	r3, #3
 8002246:	e1a1      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002248:	4b2d      	ldr	r3, [pc, #180]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0f0      	beq.n	8002236 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002254:	4b2a      	ldr	r3, [pc, #168]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	695b      	ldr	r3, [r3, #20]
 8002260:	00db      	lsls	r3, r3, #3
 8002262:	4927      	ldr	r1, [pc, #156]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 8002264:	4313      	orrs	r3, r2
 8002266:	600b      	str	r3, [r1, #0]
 8002268:	e015      	b.n	8002296 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800226a:	4b26      	ldr	r3, [pc, #152]	@ (8002304 <HAL_RCC_OscConfig+0x270>)
 800226c:	2200      	movs	r2, #0
 800226e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002270:	f7ff fc4a 	bl	8001b08 <HAL_GetTick>
 8002274:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002276:	e008      	b.n	800228a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002278:	f7ff fc46 	bl	8001b08 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b02      	cmp	r3, #2
 8002284:	d901      	bls.n	800228a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e180      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800228a:	4b1d      	ldr	r3, [pc, #116]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1f0      	bne.n	8002278 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0308 	and.w	r3, r3, #8
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d03a      	beq.n	8002318 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	699b      	ldr	r3, [r3, #24]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d019      	beq.n	80022de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022aa:	4b17      	ldr	r3, [pc, #92]	@ (8002308 <HAL_RCC_OscConfig+0x274>)
 80022ac:	2201      	movs	r2, #1
 80022ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022b0:	f7ff fc2a 	bl	8001b08 <HAL_GetTick>
 80022b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022b8:	f7ff fc26 	bl	8001b08 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e160      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002300 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d0f0      	beq.n	80022b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80022d6:	2001      	movs	r0, #1
 80022d8:	f000 face 	bl	8002878 <RCC_Delay>
 80022dc:	e01c      	b.n	8002318 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022de:	4b0a      	ldr	r3, [pc, #40]	@ (8002308 <HAL_RCC_OscConfig+0x274>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022e4:	f7ff fc10 	bl	8001b08 <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022ea:	e00f      	b.n	800230c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022ec:	f7ff fc0c 	bl	8001b08 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b02      	cmp	r3, #2
 80022f8:	d908      	bls.n	800230c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e146      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
 80022fe:	bf00      	nop
 8002300:	40021000 	.word	0x40021000
 8002304:	42420000 	.word	0x42420000
 8002308:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800230c:	4b92      	ldr	r3, [pc, #584]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 800230e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002310:	f003 0302 	and.w	r3, r3, #2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d1e9      	bne.n	80022ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0304 	and.w	r3, r3, #4
 8002320:	2b00      	cmp	r3, #0
 8002322:	f000 80a6 	beq.w	8002472 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002326:	2300      	movs	r3, #0
 8002328:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800232a:	4b8b      	ldr	r3, [pc, #556]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 800232c:	69db      	ldr	r3, [r3, #28]
 800232e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d10d      	bne.n	8002352 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002336:	4b88      	ldr	r3, [pc, #544]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	4a87      	ldr	r2, [pc, #540]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 800233c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002340:	61d3      	str	r3, [r2, #28]
 8002342:	4b85      	ldr	r3, [pc, #532]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800234a:	60bb      	str	r3, [r7, #8]
 800234c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800234e:	2301      	movs	r3, #1
 8002350:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002352:	4b82      	ldr	r3, [pc, #520]	@ (800255c <HAL_RCC_OscConfig+0x4c8>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800235a:	2b00      	cmp	r3, #0
 800235c:	d118      	bne.n	8002390 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800235e:	4b7f      	ldr	r3, [pc, #508]	@ (800255c <HAL_RCC_OscConfig+0x4c8>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a7e      	ldr	r2, [pc, #504]	@ (800255c <HAL_RCC_OscConfig+0x4c8>)
 8002364:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002368:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800236a:	f7ff fbcd 	bl	8001b08 <HAL_GetTick>
 800236e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002370:	e008      	b.n	8002384 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002372:	f7ff fbc9 	bl	8001b08 <HAL_GetTick>
 8002376:	4602      	mov	r2, r0
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	2b64      	cmp	r3, #100	@ 0x64
 800237e:	d901      	bls.n	8002384 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e103      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002384:	4b75      	ldr	r3, [pc, #468]	@ (800255c <HAL_RCC_OscConfig+0x4c8>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800238c:	2b00      	cmp	r3, #0
 800238e:	d0f0      	beq.n	8002372 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	2b01      	cmp	r3, #1
 8002396:	d106      	bne.n	80023a6 <HAL_RCC_OscConfig+0x312>
 8002398:	4b6f      	ldr	r3, [pc, #444]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 800239a:	6a1b      	ldr	r3, [r3, #32]
 800239c:	4a6e      	ldr	r2, [pc, #440]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 800239e:	f043 0301 	orr.w	r3, r3, #1
 80023a2:	6213      	str	r3, [r2, #32]
 80023a4:	e02d      	b.n	8002402 <HAL_RCC_OscConfig+0x36e>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	68db      	ldr	r3, [r3, #12]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d10c      	bne.n	80023c8 <HAL_RCC_OscConfig+0x334>
 80023ae:	4b6a      	ldr	r3, [pc, #424]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80023b0:	6a1b      	ldr	r3, [r3, #32]
 80023b2:	4a69      	ldr	r2, [pc, #420]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80023b4:	f023 0301 	bic.w	r3, r3, #1
 80023b8:	6213      	str	r3, [r2, #32]
 80023ba:	4b67      	ldr	r3, [pc, #412]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80023bc:	6a1b      	ldr	r3, [r3, #32]
 80023be:	4a66      	ldr	r2, [pc, #408]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80023c0:	f023 0304 	bic.w	r3, r3, #4
 80023c4:	6213      	str	r3, [r2, #32]
 80023c6:	e01c      	b.n	8002402 <HAL_RCC_OscConfig+0x36e>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	2b05      	cmp	r3, #5
 80023ce:	d10c      	bne.n	80023ea <HAL_RCC_OscConfig+0x356>
 80023d0:	4b61      	ldr	r3, [pc, #388]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	4a60      	ldr	r2, [pc, #384]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80023d6:	f043 0304 	orr.w	r3, r3, #4
 80023da:	6213      	str	r3, [r2, #32]
 80023dc:	4b5e      	ldr	r3, [pc, #376]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80023de:	6a1b      	ldr	r3, [r3, #32]
 80023e0:	4a5d      	ldr	r2, [pc, #372]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80023e2:	f043 0301 	orr.w	r3, r3, #1
 80023e6:	6213      	str	r3, [r2, #32]
 80023e8:	e00b      	b.n	8002402 <HAL_RCC_OscConfig+0x36e>
 80023ea:	4b5b      	ldr	r3, [pc, #364]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80023ec:	6a1b      	ldr	r3, [r3, #32]
 80023ee:	4a5a      	ldr	r2, [pc, #360]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80023f0:	f023 0301 	bic.w	r3, r3, #1
 80023f4:	6213      	str	r3, [r2, #32]
 80023f6:	4b58      	ldr	r3, [pc, #352]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80023f8:	6a1b      	ldr	r3, [r3, #32]
 80023fa:	4a57      	ldr	r2, [pc, #348]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80023fc:	f023 0304 	bic.w	r3, r3, #4
 8002400:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d015      	beq.n	8002436 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800240a:	f7ff fb7d 	bl	8001b08 <HAL_GetTick>
 800240e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002410:	e00a      	b.n	8002428 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002412:	f7ff fb79 	bl	8001b08 <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002420:	4293      	cmp	r3, r2
 8002422:	d901      	bls.n	8002428 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002424:	2303      	movs	r3, #3
 8002426:	e0b1      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002428:	4b4b      	ldr	r3, [pc, #300]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 800242a:	6a1b      	ldr	r3, [r3, #32]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d0ee      	beq.n	8002412 <HAL_RCC_OscConfig+0x37e>
 8002434:	e014      	b.n	8002460 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002436:	f7ff fb67 	bl	8001b08 <HAL_GetTick>
 800243a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800243c:	e00a      	b.n	8002454 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800243e:	f7ff fb63 	bl	8001b08 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	f241 3288 	movw	r2, #5000	@ 0x1388
 800244c:	4293      	cmp	r3, r2
 800244e:	d901      	bls.n	8002454 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e09b      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002454:	4b40      	ldr	r3, [pc, #256]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	f003 0302 	and.w	r3, r3, #2
 800245c:	2b00      	cmp	r3, #0
 800245e:	d1ee      	bne.n	800243e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002460:	7dfb      	ldrb	r3, [r7, #23]
 8002462:	2b01      	cmp	r3, #1
 8002464:	d105      	bne.n	8002472 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002466:	4b3c      	ldr	r3, [pc, #240]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	4a3b      	ldr	r2, [pc, #236]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 800246c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002470:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	69db      	ldr	r3, [r3, #28]
 8002476:	2b00      	cmp	r3, #0
 8002478:	f000 8087 	beq.w	800258a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800247c:	4b36      	ldr	r3, [pc, #216]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f003 030c 	and.w	r3, r3, #12
 8002484:	2b08      	cmp	r3, #8
 8002486:	d061      	beq.n	800254c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	69db      	ldr	r3, [r3, #28]
 800248c:	2b02      	cmp	r3, #2
 800248e:	d146      	bne.n	800251e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002490:	4b33      	ldr	r3, [pc, #204]	@ (8002560 <HAL_RCC_OscConfig+0x4cc>)
 8002492:	2200      	movs	r2, #0
 8002494:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002496:	f7ff fb37 	bl	8001b08 <HAL_GetTick>
 800249a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800249c:	e008      	b.n	80024b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800249e:	f7ff fb33 	bl	8001b08 <HAL_GetTick>
 80024a2:	4602      	mov	r2, r0
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d901      	bls.n	80024b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80024ac:	2303      	movs	r3, #3
 80024ae:	e06d      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024b0:	4b29      	ldr	r3, [pc, #164]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d1f0      	bne.n	800249e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a1b      	ldr	r3, [r3, #32]
 80024c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024c4:	d108      	bne.n	80024d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80024c6:	4b24      	ldr	r3, [pc, #144]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	4921      	ldr	r1, [pc, #132]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024d8:	4b1f      	ldr	r3, [pc, #124]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a19      	ldr	r1, [r3, #32]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e8:	430b      	orrs	r3, r1
 80024ea:	491b      	ldr	r1, [pc, #108]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 80024ec:	4313      	orrs	r3, r2
 80024ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002560 <HAL_RCC_OscConfig+0x4cc>)
 80024f2:	2201      	movs	r2, #1
 80024f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f6:	f7ff fb07 	bl	8001b08 <HAL_GetTick>
 80024fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024fc:	e008      	b.n	8002510 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024fe:	f7ff fb03 	bl	8001b08 <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d901      	bls.n	8002510 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e03d      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002510:	4b11      	ldr	r3, [pc, #68]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d0f0      	beq.n	80024fe <HAL_RCC_OscConfig+0x46a>
 800251c:	e035      	b.n	800258a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800251e:	4b10      	ldr	r3, [pc, #64]	@ (8002560 <HAL_RCC_OscConfig+0x4cc>)
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002524:	f7ff faf0 	bl	8001b08 <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800252a:	e008      	b.n	800253e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800252c:	f7ff faec 	bl	8001b08 <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	2b02      	cmp	r3, #2
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e026      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800253e:	4b06      	ldr	r3, [pc, #24]	@ (8002558 <HAL_RCC_OscConfig+0x4c4>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d1f0      	bne.n	800252c <HAL_RCC_OscConfig+0x498>
 800254a:	e01e      	b.n	800258a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	69db      	ldr	r3, [r3, #28]
 8002550:	2b01      	cmp	r3, #1
 8002552:	d107      	bne.n	8002564 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e019      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
 8002558:	40021000 	.word	0x40021000
 800255c:	40007000 	.word	0x40007000
 8002560:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002564:	4b0b      	ldr	r3, [pc, #44]	@ (8002594 <HAL_RCC_OscConfig+0x500>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a1b      	ldr	r3, [r3, #32]
 8002574:	429a      	cmp	r2, r3
 8002576:	d106      	bne.n	8002586 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002582:	429a      	cmp	r2, r3
 8002584:	d001      	beq.n	800258a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e000      	b.n	800258c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800258a:	2300      	movs	r3, #0
}
 800258c:	4618      	mov	r0, r3
 800258e:	3718      	adds	r7, #24
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	40021000 	.word	0x40021000

08002598 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e0d0      	b.n	800274e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025ac:	4b6a      	ldr	r3, [pc, #424]	@ (8002758 <HAL_RCC_ClockConfig+0x1c0>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0307 	and.w	r3, r3, #7
 80025b4:	683a      	ldr	r2, [r7, #0]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d910      	bls.n	80025dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025ba:	4b67      	ldr	r3, [pc, #412]	@ (8002758 <HAL_RCC_ClockConfig+0x1c0>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f023 0207 	bic.w	r2, r3, #7
 80025c2:	4965      	ldr	r1, [pc, #404]	@ (8002758 <HAL_RCC_ClockConfig+0x1c0>)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ca:	4b63      	ldr	r3, [pc, #396]	@ (8002758 <HAL_RCC_ClockConfig+0x1c0>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0307 	and.w	r3, r3, #7
 80025d2:	683a      	ldr	r2, [r7, #0]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d001      	beq.n	80025dc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e0b8      	b.n	800274e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d020      	beq.n	800262a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0304 	and.w	r3, r3, #4
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d005      	beq.n	8002600 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025f4:	4b59      	ldr	r3, [pc, #356]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	4a58      	ldr	r2, [pc, #352]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 80025fa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80025fe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0308 	and.w	r3, r3, #8
 8002608:	2b00      	cmp	r3, #0
 800260a:	d005      	beq.n	8002618 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800260c:	4b53      	ldr	r3, [pc, #332]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	4a52      	ldr	r2, [pc, #328]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 8002612:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002616:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002618:	4b50      	ldr	r3, [pc, #320]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	494d      	ldr	r1, [pc, #308]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 8002626:	4313      	orrs	r3, r2
 8002628:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	2b00      	cmp	r3, #0
 8002634:	d040      	beq.n	80026b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	2b01      	cmp	r3, #1
 800263c:	d107      	bne.n	800264e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800263e:	4b47      	ldr	r3, [pc, #284]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d115      	bne.n	8002676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e07f      	b.n	800274e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	2b02      	cmp	r3, #2
 8002654:	d107      	bne.n	8002666 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002656:	4b41      	ldr	r3, [pc, #260]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d109      	bne.n	8002676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e073      	b.n	800274e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002666:	4b3d      	ldr	r3, [pc, #244]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e06b      	b.n	800274e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002676:	4b39      	ldr	r3, [pc, #228]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f023 0203 	bic.w	r2, r3, #3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	4936      	ldr	r1, [pc, #216]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 8002684:	4313      	orrs	r3, r2
 8002686:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002688:	f7ff fa3e 	bl	8001b08 <HAL_GetTick>
 800268c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800268e:	e00a      	b.n	80026a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002690:	f7ff fa3a 	bl	8001b08 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800269e:	4293      	cmp	r3, r2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e053      	b.n	800274e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026a6:	4b2d      	ldr	r3, [pc, #180]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f003 020c 	and.w	r2, r3, #12
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d1eb      	bne.n	8002690 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026b8:	4b27      	ldr	r3, [pc, #156]	@ (8002758 <HAL_RCC_ClockConfig+0x1c0>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0307 	and.w	r3, r3, #7
 80026c0:	683a      	ldr	r2, [r7, #0]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d210      	bcs.n	80026e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026c6:	4b24      	ldr	r3, [pc, #144]	@ (8002758 <HAL_RCC_ClockConfig+0x1c0>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f023 0207 	bic.w	r2, r3, #7
 80026ce:	4922      	ldr	r1, [pc, #136]	@ (8002758 <HAL_RCC_ClockConfig+0x1c0>)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026d6:	4b20      	ldr	r3, [pc, #128]	@ (8002758 <HAL_RCC_ClockConfig+0x1c0>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	683a      	ldr	r2, [r7, #0]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d001      	beq.n	80026e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e032      	b.n	800274e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0304 	and.w	r3, r3, #4
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d008      	beq.n	8002706 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026f4:	4b19      	ldr	r3, [pc, #100]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	4916      	ldr	r1, [pc, #88]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 8002702:	4313      	orrs	r3, r2
 8002704:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0308 	and.w	r3, r3, #8
 800270e:	2b00      	cmp	r3, #0
 8002710:	d009      	beq.n	8002726 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002712:	4b12      	ldr	r3, [pc, #72]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	490e      	ldr	r1, [pc, #56]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 8002722:	4313      	orrs	r3, r2
 8002724:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002726:	f000 f821 	bl	800276c <HAL_RCC_GetSysClockFreq>
 800272a:	4602      	mov	r2, r0
 800272c:	4b0b      	ldr	r3, [pc, #44]	@ (800275c <HAL_RCC_ClockConfig+0x1c4>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	091b      	lsrs	r3, r3, #4
 8002732:	f003 030f 	and.w	r3, r3, #15
 8002736:	490a      	ldr	r1, [pc, #40]	@ (8002760 <HAL_RCC_ClockConfig+0x1c8>)
 8002738:	5ccb      	ldrb	r3, [r1, r3]
 800273a:	fa22 f303 	lsr.w	r3, r2, r3
 800273e:	4a09      	ldr	r2, [pc, #36]	@ (8002764 <HAL_RCC_ClockConfig+0x1cc>)
 8002740:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002742:	4b09      	ldr	r3, [pc, #36]	@ (8002768 <HAL_RCC_ClockConfig+0x1d0>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4618      	mov	r0, r3
 8002748:	f7ff f99c 	bl	8001a84 <HAL_InitTick>

  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40022000 	.word	0x40022000
 800275c:	40021000 	.word	0x40021000
 8002760:	080078f0 	.word	0x080078f0
 8002764:	20000000 	.word	0x20000000
 8002768:	20000004 	.word	0x20000004

0800276c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800276c:	b480      	push	{r7}
 800276e:	b087      	sub	sp, #28
 8002770:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002772:	2300      	movs	r3, #0
 8002774:	60fb      	str	r3, [r7, #12]
 8002776:	2300      	movs	r3, #0
 8002778:	60bb      	str	r3, [r7, #8]
 800277a:	2300      	movs	r3, #0
 800277c:	617b      	str	r3, [r7, #20]
 800277e:	2300      	movs	r3, #0
 8002780:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002782:	2300      	movs	r3, #0
 8002784:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002786:	4b1e      	ldr	r3, [pc, #120]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x94>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f003 030c 	and.w	r3, r3, #12
 8002792:	2b04      	cmp	r3, #4
 8002794:	d002      	beq.n	800279c <HAL_RCC_GetSysClockFreq+0x30>
 8002796:	2b08      	cmp	r3, #8
 8002798:	d003      	beq.n	80027a2 <HAL_RCC_GetSysClockFreq+0x36>
 800279a:	e027      	b.n	80027ec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800279c:	4b19      	ldr	r3, [pc, #100]	@ (8002804 <HAL_RCC_GetSysClockFreq+0x98>)
 800279e:	613b      	str	r3, [r7, #16]
      break;
 80027a0:	e027      	b.n	80027f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	0c9b      	lsrs	r3, r3, #18
 80027a6:	f003 030f 	and.w	r3, r3, #15
 80027aa:	4a17      	ldr	r2, [pc, #92]	@ (8002808 <HAL_RCC_GetSysClockFreq+0x9c>)
 80027ac:	5cd3      	ldrb	r3, [r2, r3]
 80027ae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d010      	beq.n	80027dc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80027ba:	4b11      	ldr	r3, [pc, #68]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x94>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	0c5b      	lsrs	r3, r3, #17
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	4a11      	ldr	r2, [pc, #68]	@ (800280c <HAL_RCC_GetSysClockFreq+0xa0>)
 80027c6:	5cd3      	ldrb	r3, [r2, r3]
 80027c8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002804 <HAL_RCC_GetSysClockFreq+0x98>)
 80027ce:	fb03 f202 	mul.w	r2, r3, r2
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027d8:	617b      	str	r3, [r7, #20]
 80027da:	e004      	b.n	80027e6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	4a0c      	ldr	r2, [pc, #48]	@ (8002810 <HAL_RCC_GetSysClockFreq+0xa4>)
 80027e0:	fb02 f303 	mul.w	r3, r2, r3
 80027e4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	613b      	str	r3, [r7, #16]
      break;
 80027ea:	e002      	b.n	80027f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80027ec:	4b05      	ldr	r3, [pc, #20]	@ (8002804 <HAL_RCC_GetSysClockFreq+0x98>)
 80027ee:	613b      	str	r3, [r7, #16]
      break;
 80027f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027f2:	693b      	ldr	r3, [r7, #16]
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	371c      	adds	r7, #28
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bc80      	pop	{r7}
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	40021000 	.word	0x40021000
 8002804:	007a1200 	.word	0x007a1200
 8002808:	08007908 	.word	0x08007908
 800280c:	08007918 	.word	0x08007918
 8002810:	003d0900 	.word	0x003d0900

08002814 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002818:	4b02      	ldr	r3, [pc, #8]	@ (8002824 <HAL_RCC_GetHCLKFreq+0x10>)
 800281a:	681b      	ldr	r3, [r3, #0]
}
 800281c:	4618      	mov	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr
 8002824:	20000000 	.word	0x20000000

08002828 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800282c:	f7ff fff2 	bl	8002814 <HAL_RCC_GetHCLKFreq>
 8002830:	4602      	mov	r2, r0
 8002832:	4b05      	ldr	r3, [pc, #20]	@ (8002848 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	0a1b      	lsrs	r3, r3, #8
 8002838:	f003 0307 	and.w	r3, r3, #7
 800283c:	4903      	ldr	r1, [pc, #12]	@ (800284c <HAL_RCC_GetPCLK1Freq+0x24>)
 800283e:	5ccb      	ldrb	r3, [r1, r3]
 8002840:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002844:	4618      	mov	r0, r3
 8002846:	bd80      	pop	{r7, pc}
 8002848:	40021000 	.word	0x40021000
 800284c:	08007900 	.word	0x08007900

08002850 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002854:	f7ff ffde 	bl	8002814 <HAL_RCC_GetHCLKFreq>
 8002858:	4602      	mov	r2, r0
 800285a:	4b05      	ldr	r3, [pc, #20]	@ (8002870 <HAL_RCC_GetPCLK2Freq+0x20>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	0adb      	lsrs	r3, r3, #11
 8002860:	f003 0307 	and.w	r3, r3, #7
 8002864:	4903      	ldr	r1, [pc, #12]	@ (8002874 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002866:	5ccb      	ldrb	r3, [r1, r3]
 8002868:	fa22 f303 	lsr.w	r3, r2, r3
}
 800286c:	4618      	mov	r0, r3
 800286e:	bd80      	pop	{r7, pc}
 8002870:	40021000 	.word	0x40021000
 8002874:	08007900 	.word	0x08007900

08002878 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002880:	4b0a      	ldr	r3, [pc, #40]	@ (80028ac <RCC_Delay+0x34>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a0a      	ldr	r2, [pc, #40]	@ (80028b0 <RCC_Delay+0x38>)
 8002886:	fba2 2303 	umull	r2, r3, r2, r3
 800288a:	0a5b      	lsrs	r3, r3, #9
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	fb02 f303 	mul.w	r3, r2, r3
 8002892:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002894:	bf00      	nop
  }
  while (Delay --);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	1e5a      	subs	r2, r3, #1
 800289a:	60fa      	str	r2, [r7, #12]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d1f9      	bne.n	8002894 <RCC_Delay+0x1c>
}
 80028a0:	bf00      	nop
 80028a2:	bf00      	nop
 80028a4:	3714      	adds	r7, #20
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr
 80028ac:	20000000 	.word	0x20000000
 80028b0:	10624dd3 	.word	0x10624dd3

080028b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e041      	b.n	800294a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d106      	bne.n	80028e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f7fe ff38 	bl	8001750 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2202      	movs	r2, #2
 80028e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	3304      	adds	r3, #4
 80028f0:	4619      	mov	r1, r3
 80028f2:	4610      	mov	r0, r2
 80028f4:	f000 f940 	bl	8002b78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2201      	movs	r2, #1
 800292c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2201      	movs	r2, #1
 800293c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
	...

08002954 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002954:	b480      	push	{r7}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002962:	b2db      	uxtb	r3, r3
 8002964:	2b01      	cmp	r3, #1
 8002966:	d001      	beq.n	800296c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e032      	b.n	80029d2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2202      	movs	r2, #2
 8002970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a18      	ldr	r2, [pc, #96]	@ (80029dc <HAL_TIM_Base_Start+0x88>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d00e      	beq.n	800299c <HAL_TIM_Base_Start+0x48>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002986:	d009      	beq.n	800299c <HAL_TIM_Base_Start+0x48>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a14      	ldr	r2, [pc, #80]	@ (80029e0 <HAL_TIM_Base_Start+0x8c>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d004      	beq.n	800299c <HAL_TIM_Base_Start+0x48>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a13      	ldr	r2, [pc, #76]	@ (80029e4 <HAL_TIM_Base_Start+0x90>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d111      	bne.n	80029c0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f003 0307 	and.w	r3, r3, #7
 80029a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2b06      	cmp	r3, #6
 80029ac:	d010      	beq.n	80029d0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f042 0201 	orr.w	r2, r2, #1
 80029bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029be:	e007      	b.n	80029d0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f042 0201 	orr.w	r2, r2, #1
 80029ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029d0:	2300      	movs	r3, #0
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3714      	adds	r7, #20
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr
 80029dc:	40012c00 	.word	0x40012c00
 80029e0:	40000400 	.word	0x40000400
 80029e4:	40000800 	.word	0x40000800

080029e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d101      	bne.n	8002a04 <HAL_TIM_ConfigClockSource+0x1c>
 8002a00:	2302      	movs	r3, #2
 8002a02:	e0b4      	b.n	8002b6e <HAL_TIM_ConfigClockSource+0x186>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2202      	movs	r2, #2
 8002a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002a22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002a2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	68ba      	ldr	r2, [r7, #8]
 8002a32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a3c:	d03e      	beq.n	8002abc <HAL_TIM_ConfigClockSource+0xd4>
 8002a3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a42:	f200 8087 	bhi.w	8002b54 <HAL_TIM_ConfigClockSource+0x16c>
 8002a46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a4a:	f000 8086 	beq.w	8002b5a <HAL_TIM_ConfigClockSource+0x172>
 8002a4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a52:	d87f      	bhi.n	8002b54 <HAL_TIM_ConfigClockSource+0x16c>
 8002a54:	2b70      	cmp	r3, #112	@ 0x70
 8002a56:	d01a      	beq.n	8002a8e <HAL_TIM_ConfigClockSource+0xa6>
 8002a58:	2b70      	cmp	r3, #112	@ 0x70
 8002a5a:	d87b      	bhi.n	8002b54 <HAL_TIM_ConfigClockSource+0x16c>
 8002a5c:	2b60      	cmp	r3, #96	@ 0x60
 8002a5e:	d050      	beq.n	8002b02 <HAL_TIM_ConfigClockSource+0x11a>
 8002a60:	2b60      	cmp	r3, #96	@ 0x60
 8002a62:	d877      	bhi.n	8002b54 <HAL_TIM_ConfigClockSource+0x16c>
 8002a64:	2b50      	cmp	r3, #80	@ 0x50
 8002a66:	d03c      	beq.n	8002ae2 <HAL_TIM_ConfigClockSource+0xfa>
 8002a68:	2b50      	cmp	r3, #80	@ 0x50
 8002a6a:	d873      	bhi.n	8002b54 <HAL_TIM_ConfigClockSource+0x16c>
 8002a6c:	2b40      	cmp	r3, #64	@ 0x40
 8002a6e:	d058      	beq.n	8002b22 <HAL_TIM_ConfigClockSource+0x13a>
 8002a70:	2b40      	cmp	r3, #64	@ 0x40
 8002a72:	d86f      	bhi.n	8002b54 <HAL_TIM_ConfigClockSource+0x16c>
 8002a74:	2b30      	cmp	r3, #48	@ 0x30
 8002a76:	d064      	beq.n	8002b42 <HAL_TIM_ConfigClockSource+0x15a>
 8002a78:	2b30      	cmp	r3, #48	@ 0x30
 8002a7a:	d86b      	bhi.n	8002b54 <HAL_TIM_ConfigClockSource+0x16c>
 8002a7c:	2b20      	cmp	r3, #32
 8002a7e:	d060      	beq.n	8002b42 <HAL_TIM_ConfigClockSource+0x15a>
 8002a80:	2b20      	cmp	r3, #32
 8002a82:	d867      	bhi.n	8002b54 <HAL_TIM_ConfigClockSource+0x16c>
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d05c      	beq.n	8002b42 <HAL_TIM_ConfigClockSource+0x15a>
 8002a88:	2b10      	cmp	r3, #16
 8002a8a:	d05a      	beq.n	8002b42 <HAL_TIM_ConfigClockSource+0x15a>
 8002a8c:	e062      	b.n	8002b54 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a9e:	f000 f944 	bl	8002d2a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002ab0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	609a      	str	r2, [r3, #8]
      break;
 8002aba:	e04f      	b.n	8002b5c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002acc:	f000 f92d 	bl	8002d2a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689a      	ldr	r2, [r3, #8]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002ade:	609a      	str	r2, [r3, #8]
      break;
 8002ae0:	e03c      	b.n	8002b5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aee:	461a      	mov	r2, r3
 8002af0:	f000 f8a4 	bl	8002c3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2150      	movs	r1, #80	@ 0x50
 8002afa:	4618      	mov	r0, r3
 8002afc:	f000 f8fb 	bl	8002cf6 <TIM_ITRx_SetConfig>
      break;
 8002b00:	e02c      	b.n	8002b5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b0e:	461a      	mov	r2, r3
 8002b10:	f000 f8c2 	bl	8002c98 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2160      	movs	r1, #96	@ 0x60
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f000 f8eb 	bl	8002cf6 <TIM_ITRx_SetConfig>
      break;
 8002b20:	e01c      	b.n	8002b5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b2e:	461a      	mov	r2, r3
 8002b30:	f000 f884 	bl	8002c3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2140      	movs	r1, #64	@ 0x40
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f000 f8db 	bl	8002cf6 <TIM_ITRx_SetConfig>
      break;
 8002b40:	e00c      	b.n	8002b5c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	4610      	mov	r0, r2
 8002b4e:	f000 f8d2 	bl	8002cf6 <TIM_ITRx_SetConfig>
      break;
 8002b52:	e003      	b.n	8002b5c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	73fb      	strb	r3, [r7, #15]
      break;
 8002b58:	e000      	b.n	8002b5c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002b5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
	...

08002b78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	4a29      	ldr	r2, [pc, #164]	@ (8002c30 <TIM_Base_SetConfig+0xb8>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d00b      	beq.n	8002ba8 <TIM_Base_SetConfig+0x30>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b96:	d007      	beq.n	8002ba8 <TIM_Base_SetConfig+0x30>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4a26      	ldr	r2, [pc, #152]	@ (8002c34 <TIM_Base_SetConfig+0xbc>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d003      	beq.n	8002ba8 <TIM_Base_SetConfig+0x30>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a25      	ldr	r2, [pc, #148]	@ (8002c38 <TIM_Base_SetConfig+0xc0>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d108      	bne.n	8002bba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a1c      	ldr	r2, [pc, #112]	@ (8002c30 <TIM_Base_SetConfig+0xb8>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d00b      	beq.n	8002bda <TIM_Base_SetConfig+0x62>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bc8:	d007      	beq.n	8002bda <TIM_Base_SetConfig+0x62>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a19      	ldr	r2, [pc, #100]	@ (8002c34 <TIM_Base_SetConfig+0xbc>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d003      	beq.n	8002bda <TIM_Base_SetConfig+0x62>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a18      	ldr	r2, [pc, #96]	@ (8002c38 <TIM_Base_SetConfig+0xc0>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d108      	bne.n	8002bec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002be0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	68fa      	ldr	r2, [r7, #12]
 8002bfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	689a      	ldr	r2, [r3, #8]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	4a07      	ldr	r2, [pc, #28]	@ (8002c30 <TIM_Base_SetConfig+0xb8>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d103      	bne.n	8002c20 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	691a      	ldr	r2, [r3, #16]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	615a      	str	r2, [r3, #20]
}
 8002c26:	bf00      	nop
 8002c28:	3714      	adds	r7, #20
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bc80      	pop	{r7}
 8002c2e:	4770      	bx	lr
 8002c30:	40012c00 	.word	0x40012c00
 8002c34:	40000400 	.word	0x40000400
 8002c38:	40000800 	.word	0x40000800

08002c3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b087      	sub	sp, #28
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6a1b      	ldr	r3, [r3, #32]
 8002c4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6a1b      	ldr	r3, [r3, #32]
 8002c52:	f023 0201 	bic.w	r2, r3, #1
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	699b      	ldr	r3, [r3, #24]
 8002c5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	011b      	lsls	r3, r3, #4
 8002c6c:	693a      	ldr	r2, [r7, #16]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	f023 030a 	bic.w	r3, r3, #10
 8002c78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	621a      	str	r2, [r3, #32]
}
 8002c8e:	bf00      	nop
 8002c90:	371c      	adds	r7, #28
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bc80      	pop	{r7}
 8002c96:	4770      	bx	lr

08002c98 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b087      	sub	sp, #28
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6a1b      	ldr	r3, [r3, #32]
 8002ca8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6a1b      	ldr	r3, [r3, #32]
 8002cae:	f023 0210 	bic.w	r2, r3, #16
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	699b      	ldr	r3, [r3, #24]
 8002cba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002cc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	031b      	lsls	r3, r3, #12
 8002cc8:	693a      	ldr	r2, [r7, #16]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002cd4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	011b      	lsls	r3, r3, #4
 8002cda:	697a      	ldr	r2, [r7, #20]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	693a      	ldr	r2, [r7, #16]
 8002ce4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	697a      	ldr	r2, [r7, #20]
 8002cea:	621a      	str	r2, [r3, #32]
}
 8002cec:	bf00      	nop
 8002cee:	371c      	adds	r7, #28
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bc80      	pop	{r7}
 8002cf4:	4770      	bx	lr

08002cf6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b085      	sub	sp, #20
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
 8002cfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d0e:	683a      	ldr	r2, [r7, #0]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	f043 0307 	orr.w	r3, r3, #7
 8002d18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	68fa      	ldr	r2, [r7, #12]
 8002d1e:	609a      	str	r2, [r3, #8]
}
 8002d20:	bf00      	nop
 8002d22:	3714      	adds	r7, #20
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bc80      	pop	{r7}
 8002d28:	4770      	bx	lr

08002d2a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	b087      	sub	sp, #28
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	60f8      	str	r0, [r7, #12]
 8002d32:	60b9      	str	r1, [r7, #8]
 8002d34:	607a      	str	r2, [r7, #4]
 8002d36:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d44:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	021a      	lsls	r2, r3, #8
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	431a      	orrs	r2, r3
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	697a      	ldr	r2, [r7, #20]
 8002d5c:	609a      	str	r2, [r3, #8]
}
 8002d5e:	bf00      	nop
 8002d60:	371c      	adds	r7, #28
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bc80      	pop	{r7}
 8002d66:	4770      	bx	lr

08002d68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b085      	sub	sp, #20
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d101      	bne.n	8002d80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	e046      	b.n	8002e0e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2202      	movs	r2, #2
 8002d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002da6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68fa      	ldr	r2, [r7, #12]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a16      	ldr	r2, [pc, #88]	@ (8002e18 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d00e      	beq.n	8002de2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dcc:	d009      	beq.n	8002de2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a12      	ldr	r2, [pc, #72]	@ (8002e1c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d004      	beq.n	8002de2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a10      	ldr	r2, [pc, #64]	@ (8002e20 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d10c      	bne.n	8002dfc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002de8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	68ba      	ldr	r2, [r7, #8]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68ba      	ldr	r2, [r7, #8]
 8002dfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3714      	adds	r7, #20
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bc80      	pop	{r7}
 8002e16:	4770      	bx	lr
 8002e18:	40012c00 	.word	0x40012c00
 8002e1c:	40000400 	.word	0x40000400
 8002e20:	40000800 	.word	0x40000800

08002e24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d101      	bne.n	8002e36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e042      	b.n	8002ebc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d106      	bne.n	8002e50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f7fe fc9e 	bl	800178c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2224      	movs	r2, #36	@ 0x24
 8002e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68da      	ldr	r2, [r3, #12]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f000 f91d 	bl	80030a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	691a      	ldr	r2, [r3, #16]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	695a      	ldr	r2, [r3, #20]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	68da      	ldr	r2, [r3, #12]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2220      	movs	r2, #32
 8002eb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b08a      	sub	sp, #40	@ 0x28
 8002ec8:	af02      	add	r7, sp, #8
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	603b      	str	r3, [r7, #0]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	2b20      	cmp	r3, #32
 8002ee2:	d16d      	bne.n	8002fc0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d002      	beq.n	8002ef0 <HAL_UART_Transmit+0x2c>
 8002eea:	88fb      	ldrh	r3, [r7, #6]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d101      	bne.n	8002ef4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e066      	b.n	8002fc2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2221      	movs	r2, #33	@ 0x21
 8002efe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f02:	f7fe fe01 	bl	8001b08 <HAL_GetTick>
 8002f06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	88fa      	ldrh	r2, [r7, #6]
 8002f0c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	88fa      	ldrh	r2, [r7, #6]
 8002f12:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f1c:	d108      	bne.n	8002f30 <HAL_UART_Transmit+0x6c>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	691b      	ldr	r3, [r3, #16]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d104      	bne.n	8002f30 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002f26:	2300      	movs	r3, #0
 8002f28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	61bb      	str	r3, [r7, #24]
 8002f2e:	e003      	b.n	8002f38 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f34:	2300      	movs	r3, #0
 8002f36:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f38:	e02a      	b.n	8002f90 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	9300      	str	r3, [sp, #0]
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	2200      	movs	r2, #0
 8002f42:	2180      	movs	r1, #128	@ 0x80
 8002f44:	68f8      	ldr	r0, [r7, #12]
 8002f46:	f000 f840 	bl	8002fca <UART_WaitOnFlagUntilTimeout>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d001      	beq.n	8002f54 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e036      	b.n	8002fc2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d10b      	bne.n	8002f72 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	881b      	ldrh	r3, [r3, #0]
 8002f5e:	461a      	mov	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	3302      	adds	r3, #2
 8002f6e:	61bb      	str	r3, [r7, #24]
 8002f70:	e007      	b.n	8002f82 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	781a      	ldrb	r2, [r3, #0]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	3b01      	subs	r3, #1
 8002f8a:	b29a      	uxth	r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d1cf      	bne.n	8002f3a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	2140      	movs	r1, #64	@ 0x40
 8002fa4:	68f8      	ldr	r0, [r7, #12]
 8002fa6:	f000 f810 	bl	8002fca <UART_WaitOnFlagUntilTimeout>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e006      	b.n	8002fc2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2220      	movs	r2, #32
 8002fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	e000      	b.n	8002fc2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002fc0:	2302      	movs	r3, #2
  }
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3720      	adds	r7, #32
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}

08002fca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b090      	sub	sp, #64	@ 0x40
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	60f8      	str	r0, [r7, #12]
 8002fd2:	60b9      	str	r1, [r7, #8]
 8002fd4:	603b      	str	r3, [r7, #0]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fda:	e050      	b.n	800307e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe2:	d04c      	beq.n	800307e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002fe4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d007      	beq.n	8002ffa <UART_WaitOnFlagUntilTimeout+0x30>
 8002fea:	f7fe fd8d 	bl	8001b08 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d241      	bcs.n	800307e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	330c      	adds	r3, #12
 8003000:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003004:	e853 3f00 	ldrex	r3, [r3]
 8003008:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800300a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003010:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	330c      	adds	r3, #12
 8003018:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800301a:	637a      	str	r2, [r7, #52]	@ 0x34
 800301c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800301e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003020:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003022:	e841 2300 	strex	r3, r2, [r1]
 8003026:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800302a:	2b00      	cmp	r3, #0
 800302c:	d1e5      	bne.n	8002ffa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	3314      	adds	r3, #20
 8003034:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	e853 3f00 	ldrex	r3, [r3]
 800303c:	613b      	str	r3, [r7, #16]
   return(result);
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	f023 0301 	bic.w	r3, r3, #1
 8003044:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	3314      	adds	r3, #20
 800304c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800304e:	623a      	str	r2, [r7, #32]
 8003050:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003052:	69f9      	ldr	r1, [r7, #28]
 8003054:	6a3a      	ldr	r2, [r7, #32]
 8003056:	e841 2300 	strex	r3, r2, [r1]
 800305a:	61bb      	str	r3, [r7, #24]
   return(result);
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1e5      	bne.n	800302e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2220      	movs	r2, #32
 8003066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2220      	movs	r2, #32
 800306e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	e00f      	b.n	800309e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	4013      	ands	r3, r2
 8003088:	68ba      	ldr	r2, [r7, #8]
 800308a:	429a      	cmp	r2, r3
 800308c:	bf0c      	ite	eq
 800308e:	2301      	moveq	r3, #1
 8003090:	2300      	movne	r3, #0
 8003092:	b2db      	uxtb	r3, r3
 8003094:	461a      	mov	r2, r3
 8003096:	79fb      	ldrb	r3, [r7, #7]
 8003098:	429a      	cmp	r2, r3
 800309a:	d09f      	beq.n	8002fdc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3740      	adds	r7, #64	@ 0x40
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
	...

080030a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	691b      	ldr	r3, [r3, #16]
 80030b6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	68da      	ldr	r2, [r3, #12]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	430a      	orrs	r2, r1
 80030c4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	689a      	ldr	r2, [r3, #8]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	431a      	orrs	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	695b      	ldr	r3, [r3, #20]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80030e2:	f023 030c 	bic.w	r3, r3, #12
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	6812      	ldr	r2, [r2, #0]
 80030ea:	68b9      	ldr	r1, [r7, #8]
 80030ec:	430b      	orrs	r3, r1
 80030ee:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	699a      	ldr	r2, [r3, #24]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	430a      	orrs	r2, r1
 8003104:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a2c      	ldr	r2, [pc, #176]	@ (80031bc <UART_SetConfig+0x114>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d103      	bne.n	8003118 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003110:	f7ff fb9e 	bl	8002850 <HAL_RCC_GetPCLK2Freq>
 8003114:	60f8      	str	r0, [r7, #12]
 8003116:	e002      	b.n	800311e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003118:	f7ff fb86 	bl	8002828 <HAL_RCC_GetPCLK1Freq>
 800311c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800311e:	68fa      	ldr	r2, [r7, #12]
 8003120:	4613      	mov	r3, r2
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	4413      	add	r3, r2
 8003126:	009a      	lsls	r2, r3, #2
 8003128:	441a      	add	r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	fbb2 f3f3 	udiv	r3, r2, r3
 8003134:	4a22      	ldr	r2, [pc, #136]	@ (80031c0 <UART_SetConfig+0x118>)
 8003136:	fba2 2303 	umull	r2, r3, r2, r3
 800313a:	095b      	lsrs	r3, r3, #5
 800313c:	0119      	lsls	r1, r3, #4
 800313e:	68fa      	ldr	r2, [r7, #12]
 8003140:	4613      	mov	r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	4413      	add	r3, r2
 8003146:	009a      	lsls	r2, r3, #2
 8003148:	441a      	add	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	fbb2 f2f3 	udiv	r2, r2, r3
 8003154:	4b1a      	ldr	r3, [pc, #104]	@ (80031c0 <UART_SetConfig+0x118>)
 8003156:	fba3 0302 	umull	r0, r3, r3, r2
 800315a:	095b      	lsrs	r3, r3, #5
 800315c:	2064      	movs	r0, #100	@ 0x64
 800315e:	fb00 f303 	mul.w	r3, r0, r3
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	011b      	lsls	r3, r3, #4
 8003166:	3332      	adds	r3, #50	@ 0x32
 8003168:	4a15      	ldr	r2, [pc, #84]	@ (80031c0 <UART_SetConfig+0x118>)
 800316a:	fba2 2303 	umull	r2, r3, r2, r3
 800316e:	095b      	lsrs	r3, r3, #5
 8003170:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003174:	4419      	add	r1, r3
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	4613      	mov	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4413      	add	r3, r2
 800317e:	009a      	lsls	r2, r3, #2
 8003180:	441a      	add	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	fbb2 f2f3 	udiv	r2, r2, r3
 800318c:	4b0c      	ldr	r3, [pc, #48]	@ (80031c0 <UART_SetConfig+0x118>)
 800318e:	fba3 0302 	umull	r0, r3, r3, r2
 8003192:	095b      	lsrs	r3, r3, #5
 8003194:	2064      	movs	r0, #100	@ 0x64
 8003196:	fb00 f303 	mul.w	r3, r0, r3
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	3332      	adds	r3, #50	@ 0x32
 80031a0:	4a07      	ldr	r2, [pc, #28]	@ (80031c0 <UART_SetConfig+0x118>)
 80031a2:	fba2 2303 	umull	r2, r3, r2, r3
 80031a6:	095b      	lsrs	r3, r3, #5
 80031a8:	f003 020f 	and.w	r2, r3, #15
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	440a      	add	r2, r1
 80031b2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80031b4:	bf00      	nop
 80031b6:	3710      	adds	r7, #16
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	40013800 	.word	0x40013800
 80031c0:	51eb851f 	.word	0x51eb851f

080031c4 <__cvt>:
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031ca:	461d      	mov	r5, r3
 80031cc:	bfbb      	ittet	lt
 80031ce:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80031d2:	461d      	movlt	r5, r3
 80031d4:	2300      	movge	r3, #0
 80031d6:	232d      	movlt	r3, #45	@ 0x2d
 80031d8:	b088      	sub	sp, #32
 80031da:	4614      	mov	r4, r2
 80031dc:	bfb8      	it	lt
 80031de:	4614      	movlt	r4, r2
 80031e0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80031e2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80031e4:	7013      	strb	r3, [r2, #0]
 80031e6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80031e8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80031ec:	f023 0820 	bic.w	r8, r3, #32
 80031f0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80031f4:	d005      	beq.n	8003202 <__cvt+0x3e>
 80031f6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80031fa:	d100      	bne.n	80031fe <__cvt+0x3a>
 80031fc:	3601      	adds	r6, #1
 80031fe:	2302      	movs	r3, #2
 8003200:	e000      	b.n	8003204 <__cvt+0x40>
 8003202:	2303      	movs	r3, #3
 8003204:	aa07      	add	r2, sp, #28
 8003206:	9204      	str	r2, [sp, #16]
 8003208:	aa06      	add	r2, sp, #24
 800320a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800320e:	e9cd 3600 	strd	r3, r6, [sp]
 8003212:	4622      	mov	r2, r4
 8003214:	462b      	mov	r3, r5
 8003216:	f001 f883 	bl	8004320 <_dtoa_r>
 800321a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800321e:	4607      	mov	r7, r0
 8003220:	d119      	bne.n	8003256 <__cvt+0x92>
 8003222:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003224:	07db      	lsls	r3, r3, #31
 8003226:	d50e      	bpl.n	8003246 <__cvt+0x82>
 8003228:	eb00 0906 	add.w	r9, r0, r6
 800322c:	2200      	movs	r2, #0
 800322e:	2300      	movs	r3, #0
 8003230:	4620      	mov	r0, r4
 8003232:	4629      	mov	r1, r5
 8003234:	f7fd fbb8 	bl	80009a8 <__aeabi_dcmpeq>
 8003238:	b108      	cbz	r0, 800323e <__cvt+0x7a>
 800323a:	f8cd 901c 	str.w	r9, [sp, #28]
 800323e:	2230      	movs	r2, #48	@ 0x30
 8003240:	9b07      	ldr	r3, [sp, #28]
 8003242:	454b      	cmp	r3, r9
 8003244:	d31e      	bcc.n	8003284 <__cvt+0xc0>
 8003246:	4638      	mov	r0, r7
 8003248:	9b07      	ldr	r3, [sp, #28]
 800324a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800324c:	1bdb      	subs	r3, r3, r7
 800324e:	6013      	str	r3, [r2, #0]
 8003250:	b008      	add	sp, #32
 8003252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003256:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800325a:	eb00 0906 	add.w	r9, r0, r6
 800325e:	d1e5      	bne.n	800322c <__cvt+0x68>
 8003260:	7803      	ldrb	r3, [r0, #0]
 8003262:	2b30      	cmp	r3, #48	@ 0x30
 8003264:	d10a      	bne.n	800327c <__cvt+0xb8>
 8003266:	2200      	movs	r2, #0
 8003268:	2300      	movs	r3, #0
 800326a:	4620      	mov	r0, r4
 800326c:	4629      	mov	r1, r5
 800326e:	f7fd fb9b 	bl	80009a8 <__aeabi_dcmpeq>
 8003272:	b918      	cbnz	r0, 800327c <__cvt+0xb8>
 8003274:	f1c6 0601 	rsb	r6, r6, #1
 8003278:	f8ca 6000 	str.w	r6, [sl]
 800327c:	f8da 3000 	ldr.w	r3, [sl]
 8003280:	4499      	add	r9, r3
 8003282:	e7d3      	b.n	800322c <__cvt+0x68>
 8003284:	1c59      	adds	r1, r3, #1
 8003286:	9107      	str	r1, [sp, #28]
 8003288:	701a      	strb	r2, [r3, #0]
 800328a:	e7d9      	b.n	8003240 <__cvt+0x7c>

0800328c <__exponent>:
 800328c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800328e:	2900      	cmp	r1, #0
 8003290:	bfb6      	itet	lt
 8003292:	232d      	movlt	r3, #45	@ 0x2d
 8003294:	232b      	movge	r3, #43	@ 0x2b
 8003296:	4249      	neglt	r1, r1
 8003298:	2909      	cmp	r1, #9
 800329a:	7002      	strb	r2, [r0, #0]
 800329c:	7043      	strb	r3, [r0, #1]
 800329e:	dd29      	ble.n	80032f4 <__exponent+0x68>
 80032a0:	f10d 0307 	add.w	r3, sp, #7
 80032a4:	461d      	mov	r5, r3
 80032a6:	270a      	movs	r7, #10
 80032a8:	fbb1 f6f7 	udiv	r6, r1, r7
 80032ac:	461a      	mov	r2, r3
 80032ae:	fb07 1416 	mls	r4, r7, r6, r1
 80032b2:	3430      	adds	r4, #48	@ 0x30
 80032b4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80032b8:	460c      	mov	r4, r1
 80032ba:	2c63      	cmp	r4, #99	@ 0x63
 80032bc:	4631      	mov	r1, r6
 80032be:	f103 33ff 	add.w	r3, r3, #4294967295
 80032c2:	dcf1      	bgt.n	80032a8 <__exponent+0x1c>
 80032c4:	3130      	adds	r1, #48	@ 0x30
 80032c6:	1e94      	subs	r4, r2, #2
 80032c8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80032cc:	4623      	mov	r3, r4
 80032ce:	1c41      	adds	r1, r0, #1
 80032d0:	42ab      	cmp	r3, r5
 80032d2:	d30a      	bcc.n	80032ea <__exponent+0x5e>
 80032d4:	f10d 0309 	add.w	r3, sp, #9
 80032d8:	1a9b      	subs	r3, r3, r2
 80032da:	42ac      	cmp	r4, r5
 80032dc:	bf88      	it	hi
 80032de:	2300      	movhi	r3, #0
 80032e0:	3302      	adds	r3, #2
 80032e2:	4403      	add	r3, r0
 80032e4:	1a18      	subs	r0, r3, r0
 80032e6:	b003      	add	sp, #12
 80032e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032ea:	f813 6b01 	ldrb.w	r6, [r3], #1
 80032ee:	f801 6f01 	strb.w	r6, [r1, #1]!
 80032f2:	e7ed      	b.n	80032d0 <__exponent+0x44>
 80032f4:	2330      	movs	r3, #48	@ 0x30
 80032f6:	3130      	adds	r1, #48	@ 0x30
 80032f8:	7083      	strb	r3, [r0, #2]
 80032fa:	70c1      	strb	r1, [r0, #3]
 80032fc:	1d03      	adds	r3, r0, #4
 80032fe:	e7f1      	b.n	80032e4 <__exponent+0x58>

08003300 <_printf_float>:
 8003300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003304:	b091      	sub	sp, #68	@ 0x44
 8003306:	460c      	mov	r4, r1
 8003308:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800330c:	4616      	mov	r6, r2
 800330e:	461f      	mov	r7, r3
 8003310:	4605      	mov	r5, r0
 8003312:	f000 fef1 	bl	80040f8 <_localeconv_r>
 8003316:	6803      	ldr	r3, [r0, #0]
 8003318:	4618      	mov	r0, r3
 800331a:	9308      	str	r3, [sp, #32]
 800331c:	f7fc ff18 	bl	8000150 <strlen>
 8003320:	2300      	movs	r3, #0
 8003322:	930e      	str	r3, [sp, #56]	@ 0x38
 8003324:	f8d8 3000 	ldr.w	r3, [r8]
 8003328:	9009      	str	r0, [sp, #36]	@ 0x24
 800332a:	3307      	adds	r3, #7
 800332c:	f023 0307 	bic.w	r3, r3, #7
 8003330:	f103 0208 	add.w	r2, r3, #8
 8003334:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003338:	f8d4 b000 	ldr.w	fp, [r4]
 800333c:	f8c8 2000 	str.w	r2, [r8]
 8003340:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003344:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003348:	930b      	str	r3, [sp, #44]	@ 0x2c
 800334a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800334e:	f04f 32ff 	mov.w	r2, #4294967295
 8003352:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003356:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800335a:	4b9c      	ldr	r3, [pc, #624]	@ (80035cc <_printf_float+0x2cc>)
 800335c:	f7fd fb56 	bl	8000a0c <__aeabi_dcmpun>
 8003360:	bb70      	cbnz	r0, 80033c0 <_printf_float+0xc0>
 8003362:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003366:	f04f 32ff 	mov.w	r2, #4294967295
 800336a:	4b98      	ldr	r3, [pc, #608]	@ (80035cc <_printf_float+0x2cc>)
 800336c:	f7fd fb30 	bl	80009d0 <__aeabi_dcmple>
 8003370:	bb30      	cbnz	r0, 80033c0 <_printf_float+0xc0>
 8003372:	2200      	movs	r2, #0
 8003374:	2300      	movs	r3, #0
 8003376:	4640      	mov	r0, r8
 8003378:	4649      	mov	r1, r9
 800337a:	f7fd fb1f 	bl	80009bc <__aeabi_dcmplt>
 800337e:	b110      	cbz	r0, 8003386 <_printf_float+0x86>
 8003380:	232d      	movs	r3, #45	@ 0x2d
 8003382:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003386:	4a92      	ldr	r2, [pc, #584]	@ (80035d0 <_printf_float+0x2d0>)
 8003388:	4b92      	ldr	r3, [pc, #584]	@ (80035d4 <_printf_float+0x2d4>)
 800338a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800338e:	bf94      	ite	ls
 8003390:	4690      	movls	r8, r2
 8003392:	4698      	movhi	r8, r3
 8003394:	2303      	movs	r3, #3
 8003396:	f04f 0900 	mov.w	r9, #0
 800339a:	6123      	str	r3, [r4, #16]
 800339c:	f02b 0304 	bic.w	r3, fp, #4
 80033a0:	6023      	str	r3, [r4, #0]
 80033a2:	4633      	mov	r3, r6
 80033a4:	4621      	mov	r1, r4
 80033a6:	4628      	mov	r0, r5
 80033a8:	9700      	str	r7, [sp, #0]
 80033aa:	aa0f      	add	r2, sp, #60	@ 0x3c
 80033ac:	f000 f9d4 	bl	8003758 <_printf_common>
 80033b0:	3001      	adds	r0, #1
 80033b2:	f040 8090 	bne.w	80034d6 <_printf_float+0x1d6>
 80033b6:	f04f 30ff 	mov.w	r0, #4294967295
 80033ba:	b011      	add	sp, #68	@ 0x44
 80033bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033c0:	4642      	mov	r2, r8
 80033c2:	464b      	mov	r3, r9
 80033c4:	4640      	mov	r0, r8
 80033c6:	4649      	mov	r1, r9
 80033c8:	f7fd fb20 	bl	8000a0c <__aeabi_dcmpun>
 80033cc:	b148      	cbz	r0, 80033e2 <_printf_float+0xe2>
 80033ce:	464b      	mov	r3, r9
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	bfb8      	it	lt
 80033d4:	232d      	movlt	r3, #45	@ 0x2d
 80033d6:	4a80      	ldr	r2, [pc, #512]	@ (80035d8 <_printf_float+0x2d8>)
 80033d8:	bfb8      	it	lt
 80033da:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80033de:	4b7f      	ldr	r3, [pc, #508]	@ (80035dc <_printf_float+0x2dc>)
 80033e0:	e7d3      	b.n	800338a <_printf_float+0x8a>
 80033e2:	6863      	ldr	r3, [r4, #4]
 80033e4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80033e8:	1c5a      	adds	r2, r3, #1
 80033ea:	d13f      	bne.n	800346c <_printf_float+0x16c>
 80033ec:	2306      	movs	r3, #6
 80033ee:	6063      	str	r3, [r4, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80033f6:	6023      	str	r3, [r4, #0]
 80033f8:	9206      	str	r2, [sp, #24]
 80033fa:	aa0e      	add	r2, sp, #56	@ 0x38
 80033fc:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003400:	aa0d      	add	r2, sp, #52	@ 0x34
 8003402:	9203      	str	r2, [sp, #12]
 8003404:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003408:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800340c:	6863      	ldr	r3, [r4, #4]
 800340e:	4642      	mov	r2, r8
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	4628      	mov	r0, r5
 8003414:	464b      	mov	r3, r9
 8003416:	910a      	str	r1, [sp, #40]	@ 0x28
 8003418:	f7ff fed4 	bl	80031c4 <__cvt>
 800341c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800341e:	4680      	mov	r8, r0
 8003420:	2947      	cmp	r1, #71	@ 0x47
 8003422:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003424:	d128      	bne.n	8003478 <_printf_float+0x178>
 8003426:	1cc8      	adds	r0, r1, #3
 8003428:	db02      	blt.n	8003430 <_printf_float+0x130>
 800342a:	6863      	ldr	r3, [r4, #4]
 800342c:	4299      	cmp	r1, r3
 800342e:	dd40      	ble.n	80034b2 <_printf_float+0x1b2>
 8003430:	f1aa 0a02 	sub.w	sl, sl, #2
 8003434:	fa5f fa8a 	uxtb.w	sl, sl
 8003438:	4652      	mov	r2, sl
 800343a:	3901      	subs	r1, #1
 800343c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003440:	910d      	str	r1, [sp, #52]	@ 0x34
 8003442:	f7ff ff23 	bl	800328c <__exponent>
 8003446:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003448:	4681      	mov	r9, r0
 800344a:	1813      	adds	r3, r2, r0
 800344c:	2a01      	cmp	r2, #1
 800344e:	6123      	str	r3, [r4, #16]
 8003450:	dc02      	bgt.n	8003458 <_printf_float+0x158>
 8003452:	6822      	ldr	r2, [r4, #0]
 8003454:	07d2      	lsls	r2, r2, #31
 8003456:	d501      	bpl.n	800345c <_printf_float+0x15c>
 8003458:	3301      	adds	r3, #1
 800345a:	6123      	str	r3, [r4, #16]
 800345c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003460:	2b00      	cmp	r3, #0
 8003462:	d09e      	beq.n	80033a2 <_printf_float+0xa2>
 8003464:	232d      	movs	r3, #45	@ 0x2d
 8003466:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800346a:	e79a      	b.n	80033a2 <_printf_float+0xa2>
 800346c:	2947      	cmp	r1, #71	@ 0x47
 800346e:	d1bf      	bne.n	80033f0 <_printf_float+0xf0>
 8003470:	2b00      	cmp	r3, #0
 8003472:	d1bd      	bne.n	80033f0 <_printf_float+0xf0>
 8003474:	2301      	movs	r3, #1
 8003476:	e7ba      	b.n	80033ee <_printf_float+0xee>
 8003478:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800347c:	d9dc      	bls.n	8003438 <_printf_float+0x138>
 800347e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003482:	d118      	bne.n	80034b6 <_printf_float+0x1b6>
 8003484:	2900      	cmp	r1, #0
 8003486:	6863      	ldr	r3, [r4, #4]
 8003488:	dd0b      	ble.n	80034a2 <_printf_float+0x1a2>
 800348a:	6121      	str	r1, [r4, #16]
 800348c:	b913      	cbnz	r3, 8003494 <_printf_float+0x194>
 800348e:	6822      	ldr	r2, [r4, #0]
 8003490:	07d0      	lsls	r0, r2, #31
 8003492:	d502      	bpl.n	800349a <_printf_float+0x19a>
 8003494:	3301      	adds	r3, #1
 8003496:	440b      	add	r3, r1
 8003498:	6123      	str	r3, [r4, #16]
 800349a:	f04f 0900 	mov.w	r9, #0
 800349e:	65a1      	str	r1, [r4, #88]	@ 0x58
 80034a0:	e7dc      	b.n	800345c <_printf_float+0x15c>
 80034a2:	b913      	cbnz	r3, 80034aa <_printf_float+0x1aa>
 80034a4:	6822      	ldr	r2, [r4, #0]
 80034a6:	07d2      	lsls	r2, r2, #31
 80034a8:	d501      	bpl.n	80034ae <_printf_float+0x1ae>
 80034aa:	3302      	adds	r3, #2
 80034ac:	e7f4      	b.n	8003498 <_printf_float+0x198>
 80034ae:	2301      	movs	r3, #1
 80034b0:	e7f2      	b.n	8003498 <_printf_float+0x198>
 80034b2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80034b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80034b8:	4299      	cmp	r1, r3
 80034ba:	db05      	blt.n	80034c8 <_printf_float+0x1c8>
 80034bc:	6823      	ldr	r3, [r4, #0]
 80034be:	6121      	str	r1, [r4, #16]
 80034c0:	07d8      	lsls	r0, r3, #31
 80034c2:	d5ea      	bpl.n	800349a <_printf_float+0x19a>
 80034c4:	1c4b      	adds	r3, r1, #1
 80034c6:	e7e7      	b.n	8003498 <_printf_float+0x198>
 80034c8:	2900      	cmp	r1, #0
 80034ca:	bfcc      	ite	gt
 80034cc:	2201      	movgt	r2, #1
 80034ce:	f1c1 0202 	rsble	r2, r1, #2
 80034d2:	4413      	add	r3, r2
 80034d4:	e7e0      	b.n	8003498 <_printf_float+0x198>
 80034d6:	6823      	ldr	r3, [r4, #0]
 80034d8:	055a      	lsls	r2, r3, #21
 80034da:	d407      	bmi.n	80034ec <_printf_float+0x1ec>
 80034dc:	6923      	ldr	r3, [r4, #16]
 80034de:	4642      	mov	r2, r8
 80034e0:	4631      	mov	r1, r6
 80034e2:	4628      	mov	r0, r5
 80034e4:	47b8      	blx	r7
 80034e6:	3001      	adds	r0, #1
 80034e8:	d12b      	bne.n	8003542 <_printf_float+0x242>
 80034ea:	e764      	b.n	80033b6 <_printf_float+0xb6>
 80034ec:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80034f0:	f240 80dc 	bls.w	80036ac <_printf_float+0x3ac>
 80034f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80034f8:	2200      	movs	r2, #0
 80034fa:	2300      	movs	r3, #0
 80034fc:	f7fd fa54 	bl	80009a8 <__aeabi_dcmpeq>
 8003500:	2800      	cmp	r0, #0
 8003502:	d033      	beq.n	800356c <_printf_float+0x26c>
 8003504:	2301      	movs	r3, #1
 8003506:	4631      	mov	r1, r6
 8003508:	4628      	mov	r0, r5
 800350a:	4a35      	ldr	r2, [pc, #212]	@ (80035e0 <_printf_float+0x2e0>)
 800350c:	47b8      	blx	r7
 800350e:	3001      	adds	r0, #1
 8003510:	f43f af51 	beq.w	80033b6 <_printf_float+0xb6>
 8003514:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003518:	4543      	cmp	r3, r8
 800351a:	db02      	blt.n	8003522 <_printf_float+0x222>
 800351c:	6823      	ldr	r3, [r4, #0]
 800351e:	07d8      	lsls	r0, r3, #31
 8003520:	d50f      	bpl.n	8003542 <_printf_float+0x242>
 8003522:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003526:	4631      	mov	r1, r6
 8003528:	4628      	mov	r0, r5
 800352a:	47b8      	blx	r7
 800352c:	3001      	adds	r0, #1
 800352e:	f43f af42 	beq.w	80033b6 <_printf_float+0xb6>
 8003532:	f04f 0900 	mov.w	r9, #0
 8003536:	f108 38ff 	add.w	r8, r8, #4294967295
 800353a:	f104 0a1a 	add.w	sl, r4, #26
 800353e:	45c8      	cmp	r8, r9
 8003540:	dc09      	bgt.n	8003556 <_printf_float+0x256>
 8003542:	6823      	ldr	r3, [r4, #0]
 8003544:	079b      	lsls	r3, r3, #30
 8003546:	f100 8102 	bmi.w	800374e <_printf_float+0x44e>
 800354a:	68e0      	ldr	r0, [r4, #12]
 800354c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800354e:	4298      	cmp	r0, r3
 8003550:	bfb8      	it	lt
 8003552:	4618      	movlt	r0, r3
 8003554:	e731      	b.n	80033ba <_printf_float+0xba>
 8003556:	2301      	movs	r3, #1
 8003558:	4652      	mov	r2, sl
 800355a:	4631      	mov	r1, r6
 800355c:	4628      	mov	r0, r5
 800355e:	47b8      	blx	r7
 8003560:	3001      	adds	r0, #1
 8003562:	f43f af28 	beq.w	80033b6 <_printf_float+0xb6>
 8003566:	f109 0901 	add.w	r9, r9, #1
 800356a:	e7e8      	b.n	800353e <_printf_float+0x23e>
 800356c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800356e:	2b00      	cmp	r3, #0
 8003570:	dc38      	bgt.n	80035e4 <_printf_float+0x2e4>
 8003572:	2301      	movs	r3, #1
 8003574:	4631      	mov	r1, r6
 8003576:	4628      	mov	r0, r5
 8003578:	4a19      	ldr	r2, [pc, #100]	@ (80035e0 <_printf_float+0x2e0>)
 800357a:	47b8      	blx	r7
 800357c:	3001      	adds	r0, #1
 800357e:	f43f af1a 	beq.w	80033b6 <_printf_float+0xb6>
 8003582:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003586:	ea59 0303 	orrs.w	r3, r9, r3
 800358a:	d102      	bne.n	8003592 <_printf_float+0x292>
 800358c:	6823      	ldr	r3, [r4, #0]
 800358e:	07d9      	lsls	r1, r3, #31
 8003590:	d5d7      	bpl.n	8003542 <_printf_float+0x242>
 8003592:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003596:	4631      	mov	r1, r6
 8003598:	4628      	mov	r0, r5
 800359a:	47b8      	blx	r7
 800359c:	3001      	adds	r0, #1
 800359e:	f43f af0a 	beq.w	80033b6 <_printf_float+0xb6>
 80035a2:	f04f 0a00 	mov.w	sl, #0
 80035a6:	f104 0b1a 	add.w	fp, r4, #26
 80035aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80035ac:	425b      	negs	r3, r3
 80035ae:	4553      	cmp	r3, sl
 80035b0:	dc01      	bgt.n	80035b6 <_printf_float+0x2b6>
 80035b2:	464b      	mov	r3, r9
 80035b4:	e793      	b.n	80034de <_printf_float+0x1de>
 80035b6:	2301      	movs	r3, #1
 80035b8:	465a      	mov	r2, fp
 80035ba:	4631      	mov	r1, r6
 80035bc:	4628      	mov	r0, r5
 80035be:	47b8      	blx	r7
 80035c0:	3001      	adds	r0, #1
 80035c2:	f43f aef8 	beq.w	80033b6 <_printf_float+0xb6>
 80035c6:	f10a 0a01 	add.w	sl, sl, #1
 80035ca:	e7ee      	b.n	80035aa <_printf_float+0x2aa>
 80035cc:	7fefffff 	.word	0x7fefffff
 80035d0:	0800791a 	.word	0x0800791a
 80035d4:	0800791e 	.word	0x0800791e
 80035d8:	08007922 	.word	0x08007922
 80035dc:	08007926 	.word	0x08007926
 80035e0:	0800792a 	.word	0x0800792a
 80035e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80035e6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80035ea:	4553      	cmp	r3, sl
 80035ec:	bfa8      	it	ge
 80035ee:	4653      	movge	r3, sl
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	4699      	mov	r9, r3
 80035f4:	dc36      	bgt.n	8003664 <_printf_float+0x364>
 80035f6:	f04f 0b00 	mov.w	fp, #0
 80035fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80035fe:	f104 021a 	add.w	r2, r4, #26
 8003602:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003604:	930a      	str	r3, [sp, #40]	@ 0x28
 8003606:	eba3 0309 	sub.w	r3, r3, r9
 800360a:	455b      	cmp	r3, fp
 800360c:	dc31      	bgt.n	8003672 <_printf_float+0x372>
 800360e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003610:	459a      	cmp	sl, r3
 8003612:	dc3a      	bgt.n	800368a <_printf_float+0x38a>
 8003614:	6823      	ldr	r3, [r4, #0]
 8003616:	07da      	lsls	r2, r3, #31
 8003618:	d437      	bmi.n	800368a <_printf_float+0x38a>
 800361a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800361c:	ebaa 0903 	sub.w	r9, sl, r3
 8003620:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003622:	ebaa 0303 	sub.w	r3, sl, r3
 8003626:	4599      	cmp	r9, r3
 8003628:	bfa8      	it	ge
 800362a:	4699      	movge	r9, r3
 800362c:	f1b9 0f00 	cmp.w	r9, #0
 8003630:	dc33      	bgt.n	800369a <_printf_float+0x39a>
 8003632:	f04f 0800 	mov.w	r8, #0
 8003636:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800363a:	f104 0b1a 	add.w	fp, r4, #26
 800363e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003640:	ebaa 0303 	sub.w	r3, sl, r3
 8003644:	eba3 0309 	sub.w	r3, r3, r9
 8003648:	4543      	cmp	r3, r8
 800364a:	f77f af7a 	ble.w	8003542 <_printf_float+0x242>
 800364e:	2301      	movs	r3, #1
 8003650:	465a      	mov	r2, fp
 8003652:	4631      	mov	r1, r6
 8003654:	4628      	mov	r0, r5
 8003656:	47b8      	blx	r7
 8003658:	3001      	adds	r0, #1
 800365a:	f43f aeac 	beq.w	80033b6 <_printf_float+0xb6>
 800365e:	f108 0801 	add.w	r8, r8, #1
 8003662:	e7ec      	b.n	800363e <_printf_float+0x33e>
 8003664:	4642      	mov	r2, r8
 8003666:	4631      	mov	r1, r6
 8003668:	4628      	mov	r0, r5
 800366a:	47b8      	blx	r7
 800366c:	3001      	adds	r0, #1
 800366e:	d1c2      	bne.n	80035f6 <_printf_float+0x2f6>
 8003670:	e6a1      	b.n	80033b6 <_printf_float+0xb6>
 8003672:	2301      	movs	r3, #1
 8003674:	4631      	mov	r1, r6
 8003676:	4628      	mov	r0, r5
 8003678:	920a      	str	r2, [sp, #40]	@ 0x28
 800367a:	47b8      	blx	r7
 800367c:	3001      	adds	r0, #1
 800367e:	f43f ae9a 	beq.w	80033b6 <_printf_float+0xb6>
 8003682:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003684:	f10b 0b01 	add.w	fp, fp, #1
 8003688:	e7bb      	b.n	8003602 <_printf_float+0x302>
 800368a:	4631      	mov	r1, r6
 800368c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003690:	4628      	mov	r0, r5
 8003692:	47b8      	blx	r7
 8003694:	3001      	adds	r0, #1
 8003696:	d1c0      	bne.n	800361a <_printf_float+0x31a>
 8003698:	e68d      	b.n	80033b6 <_printf_float+0xb6>
 800369a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800369c:	464b      	mov	r3, r9
 800369e:	4631      	mov	r1, r6
 80036a0:	4628      	mov	r0, r5
 80036a2:	4442      	add	r2, r8
 80036a4:	47b8      	blx	r7
 80036a6:	3001      	adds	r0, #1
 80036a8:	d1c3      	bne.n	8003632 <_printf_float+0x332>
 80036aa:	e684      	b.n	80033b6 <_printf_float+0xb6>
 80036ac:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80036b0:	f1ba 0f01 	cmp.w	sl, #1
 80036b4:	dc01      	bgt.n	80036ba <_printf_float+0x3ba>
 80036b6:	07db      	lsls	r3, r3, #31
 80036b8:	d536      	bpl.n	8003728 <_printf_float+0x428>
 80036ba:	2301      	movs	r3, #1
 80036bc:	4642      	mov	r2, r8
 80036be:	4631      	mov	r1, r6
 80036c0:	4628      	mov	r0, r5
 80036c2:	47b8      	blx	r7
 80036c4:	3001      	adds	r0, #1
 80036c6:	f43f ae76 	beq.w	80033b6 <_printf_float+0xb6>
 80036ca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80036ce:	4631      	mov	r1, r6
 80036d0:	4628      	mov	r0, r5
 80036d2:	47b8      	blx	r7
 80036d4:	3001      	adds	r0, #1
 80036d6:	f43f ae6e 	beq.w	80033b6 <_printf_float+0xb6>
 80036da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80036de:	2200      	movs	r2, #0
 80036e0:	2300      	movs	r3, #0
 80036e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80036e6:	f7fd f95f 	bl	80009a8 <__aeabi_dcmpeq>
 80036ea:	b9c0      	cbnz	r0, 800371e <_printf_float+0x41e>
 80036ec:	4653      	mov	r3, sl
 80036ee:	f108 0201 	add.w	r2, r8, #1
 80036f2:	4631      	mov	r1, r6
 80036f4:	4628      	mov	r0, r5
 80036f6:	47b8      	blx	r7
 80036f8:	3001      	adds	r0, #1
 80036fa:	d10c      	bne.n	8003716 <_printf_float+0x416>
 80036fc:	e65b      	b.n	80033b6 <_printf_float+0xb6>
 80036fe:	2301      	movs	r3, #1
 8003700:	465a      	mov	r2, fp
 8003702:	4631      	mov	r1, r6
 8003704:	4628      	mov	r0, r5
 8003706:	47b8      	blx	r7
 8003708:	3001      	adds	r0, #1
 800370a:	f43f ae54 	beq.w	80033b6 <_printf_float+0xb6>
 800370e:	f108 0801 	add.w	r8, r8, #1
 8003712:	45d0      	cmp	r8, sl
 8003714:	dbf3      	blt.n	80036fe <_printf_float+0x3fe>
 8003716:	464b      	mov	r3, r9
 8003718:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800371c:	e6e0      	b.n	80034e0 <_printf_float+0x1e0>
 800371e:	f04f 0800 	mov.w	r8, #0
 8003722:	f104 0b1a 	add.w	fp, r4, #26
 8003726:	e7f4      	b.n	8003712 <_printf_float+0x412>
 8003728:	2301      	movs	r3, #1
 800372a:	4642      	mov	r2, r8
 800372c:	e7e1      	b.n	80036f2 <_printf_float+0x3f2>
 800372e:	2301      	movs	r3, #1
 8003730:	464a      	mov	r2, r9
 8003732:	4631      	mov	r1, r6
 8003734:	4628      	mov	r0, r5
 8003736:	47b8      	blx	r7
 8003738:	3001      	adds	r0, #1
 800373a:	f43f ae3c 	beq.w	80033b6 <_printf_float+0xb6>
 800373e:	f108 0801 	add.w	r8, r8, #1
 8003742:	68e3      	ldr	r3, [r4, #12]
 8003744:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003746:	1a5b      	subs	r3, r3, r1
 8003748:	4543      	cmp	r3, r8
 800374a:	dcf0      	bgt.n	800372e <_printf_float+0x42e>
 800374c:	e6fd      	b.n	800354a <_printf_float+0x24a>
 800374e:	f04f 0800 	mov.w	r8, #0
 8003752:	f104 0919 	add.w	r9, r4, #25
 8003756:	e7f4      	b.n	8003742 <_printf_float+0x442>

08003758 <_printf_common>:
 8003758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800375c:	4616      	mov	r6, r2
 800375e:	4698      	mov	r8, r3
 8003760:	688a      	ldr	r2, [r1, #8]
 8003762:	690b      	ldr	r3, [r1, #16]
 8003764:	4607      	mov	r7, r0
 8003766:	4293      	cmp	r3, r2
 8003768:	bfb8      	it	lt
 800376a:	4613      	movlt	r3, r2
 800376c:	6033      	str	r3, [r6, #0]
 800376e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003772:	460c      	mov	r4, r1
 8003774:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003778:	b10a      	cbz	r2, 800377e <_printf_common+0x26>
 800377a:	3301      	adds	r3, #1
 800377c:	6033      	str	r3, [r6, #0]
 800377e:	6823      	ldr	r3, [r4, #0]
 8003780:	0699      	lsls	r1, r3, #26
 8003782:	bf42      	ittt	mi
 8003784:	6833      	ldrmi	r3, [r6, #0]
 8003786:	3302      	addmi	r3, #2
 8003788:	6033      	strmi	r3, [r6, #0]
 800378a:	6825      	ldr	r5, [r4, #0]
 800378c:	f015 0506 	ands.w	r5, r5, #6
 8003790:	d106      	bne.n	80037a0 <_printf_common+0x48>
 8003792:	f104 0a19 	add.w	sl, r4, #25
 8003796:	68e3      	ldr	r3, [r4, #12]
 8003798:	6832      	ldr	r2, [r6, #0]
 800379a:	1a9b      	subs	r3, r3, r2
 800379c:	42ab      	cmp	r3, r5
 800379e:	dc2b      	bgt.n	80037f8 <_printf_common+0xa0>
 80037a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80037a4:	6822      	ldr	r2, [r4, #0]
 80037a6:	3b00      	subs	r3, #0
 80037a8:	bf18      	it	ne
 80037aa:	2301      	movne	r3, #1
 80037ac:	0692      	lsls	r2, r2, #26
 80037ae:	d430      	bmi.n	8003812 <_printf_common+0xba>
 80037b0:	4641      	mov	r1, r8
 80037b2:	4638      	mov	r0, r7
 80037b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80037b8:	47c8      	blx	r9
 80037ba:	3001      	adds	r0, #1
 80037bc:	d023      	beq.n	8003806 <_printf_common+0xae>
 80037be:	6823      	ldr	r3, [r4, #0]
 80037c0:	6922      	ldr	r2, [r4, #16]
 80037c2:	f003 0306 	and.w	r3, r3, #6
 80037c6:	2b04      	cmp	r3, #4
 80037c8:	bf14      	ite	ne
 80037ca:	2500      	movne	r5, #0
 80037cc:	6833      	ldreq	r3, [r6, #0]
 80037ce:	f04f 0600 	mov.w	r6, #0
 80037d2:	bf08      	it	eq
 80037d4:	68e5      	ldreq	r5, [r4, #12]
 80037d6:	f104 041a 	add.w	r4, r4, #26
 80037da:	bf08      	it	eq
 80037dc:	1aed      	subeq	r5, r5, r3
 80037de:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80037e2:	bf08      	it	eq
 80037e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80037e8:	4293      	cmp	r3, r2
 80037ea:	bfc4      	itt	gt
 80037ec:	1a9b      	subgt	r3, r3, r2
 80037ee:	18ed      	addgt	r5, r5, r3
 80037f0:	42b5      	cmp	r5, r6
 80037f2:	d11a      	bne.n	800382a <_printf_common+0xd2>
 80037f4:	2000      	movs	r0, #0
 80037f6:	e008      	b.n	800380a <_printf_common+0xb2>
 80037f8:	2301      	movs	r3, #1
 80037fa:	4652      	mov	r2, sl
 80037fc:	4641      	mov	r1, r8
 80037fe:	4638      	mov	r0, r7
 8003800:	47c8      	blx	r9
 8003802:	3001      	adds	r0, #1
 8003804:	d103      	bne.n	800380e <_printf_common+0xb6>
 8003806:	f04f 30ff 	mov.w	r0, #4294967295
 800380a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800380e:	3501      	adds	r5, #1
 8003810:	e7c1      	b.n	8003796 <_printf_common+0x3e>
 8003812:	2030      	movs	r0, #48	@ 0x30
 8003814:	18e1      	adds	r1, r4, r3
 8003816:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800381a:	1c5a      	adds	r2, r3, #1
 800381c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003820:	4422      	add	r2, r4
 8003822:	3302      	adds	r3, #2
 8003824:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003828:	e7c2      	b.n	80037b0 <_printf_common+0x58>
 800382a:	2301      	movs	r3, #1
 800382c:	4622      	mov	r2, r4
 800382e:	4641      	mov	r1, r8
 8003830:	4638      	mov	r0, r7
 8003832:	47c8      	blx	r9
 8003834:	3001      	adds	r0, #1
 8003836:	d0e6      	beq.n	8003806 <_printf_common+0xae>
 8003838:	3601      	adds	r6, #1
 800383a:	e7d9      	b.n	80037f0 <_printf_common+0x98>

0800383c <_printf_i>:
 800383c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003840:	7e0f      	ldrb	r7, [r1, #24]
 8003842:	4691      	mov	r9, r2
 8003844:	2f78      	cmp	r7, #120	@ 0x78
 8003846:	4680      	mov	r8, r0
 8003848:	460c      	mov	r4, r1
 800384a:	469a      	mov	sl, r3
 800384c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800384e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003852:	d807      	bhi.n	8003864 <_printf_i+0x28>
 8003854:	2f62      	cmp	r7, #98	@ 0x62
 8003856:	d80a      	bhi.n	800386e <_printf_i+0x32>
 8003858:	2f00      	cmp	r7, #0
 800385a:	f000 80d3 	beq.w	8003a04 <_printf_i+0x1c8>
 800385e:	2f58      	cmp	r7, #88	@ 0x58
 8003860:	f000 80ba 	beq.w	80039d8 <_printf_i+0x19c>
 8003864:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003868:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800386c:	e03a      	b.n	80038e4 <_printf_i+0xa8>
 800386e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003872:	2b15      	cmp	r3, #21
 8003874:	d8f6      	bhi.n	8003864 <_printf_i+0x28>
 8003876:	a101      	add	r1, pc, #4	@ (adr r1, 800387c <_printf_i+0x40>)
 8003878:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800387c:	080038d5 	.word	0x080038d5
 8003880:	080038e9 	.word	0x080038e9
 8003884:	08003865 	.word	0x08003865
 8003888:	08003865 	.word	0x08003865
 800388c:	08003865 	.word	0x08003865
 8003890:	08003865 	.word	0x08003865
 8003894:	080038e9 	.word	0x080038e9
 8003898:	08003865 	.word	0x08003865
 800389c:	08003865 	.word	0x08003865
 80038a0:	08003865 	.word	0x08003865
 80038a4:	08003865 	.word	0x08003865
 80038a8:	080039eb 	.word	0x080039eb
 80038ac:	08003913 	.word	0x08003913
 80038b0:	080039a5 	.word	0x080039a5
 80038b4:	08003865 	.word	0x08003865
 80038b8:	08003865 	.word	0x08003865
 80038bc:	08003a0d 	.word	0x08003a0d
 80038c0:	08003865 	.word	0x08003865
 80038c4:	08003913 	.word	0x08003913
 80038c8:	08003865 	.word	0x08003865
 80038cc:	08003865 	.word	0x08003865
 80038d0:	080039ad 	.word	0x080039ad
 80038d4:	6833      	ldr	r3, [r6, #0]
 80038d6:	1d1a      	adds	r2, r3, #4
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6032      	str	r2, [r6, #0]
 80038dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80038e4:	2301      	movs	r3, #1
 80038e6:	e09e      	b.n	8003a26 <_printf_i+0x1ea>
 80038e8:	6833      	ldr	r3, [r6, #0]
 80038ea:	6820      	ldr	r0, [r4, #0]
 80038ec:	1d19      	adds	r1, r3, #4
 80038ee:	6031      	str	r1, [r6, #0]
 80038f0:	0606      	lsls	r6, r0, #24
 80038f2:	d501      	bpl.n	80038f8 <_printf_i+0xbc>
 80038f4:	681d      	ldr	r5, [r3, #0]
 80038f6:	e003      	b.n	8003900 <_printf_i+0xc4>
 80038f8:	0645      	lsls	r5, r0, #25
 80038fa:	d5fb      	bpl.n	80038f4 <_printf_i+0xb8>
 80038fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003900:	2d00      	cmp	r5, #0
 8003902:	da03      	bge.n	800390c <_printf_i+0xd0>
 8003904:	232d      	movs	r3, #45	@ 0x2d
 8003906:	426d      	negs	r5, r5
 8003908:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800390c:	230a      	movs	r3, #10
 800390e:	4859      	ldr	r0, [pc, #356]	@ (8003a74 <_printf_i+0x238>)
 8003910:	e011      	b.n	8003936 <_printf_i+0xfa>
 8003912:	6821      	ldr	r1, [r4, #0]
 8003914:	6833      	ldr	r3, [r6, #0]
 8003916:	0608      	lsls	r0, r1, #24
 8003918:	f853 5b04 	ldr.w	r5, [r3], #4
 800391c:	d402      	bmi.n	8003924 <_printf_i+0xe8>
 800391e:	0649      	lsls	r1, r1, #25
 8003920:	bf48      	it	mi
 8003922:	b2ad      	uxthmi	r5, r5
 8003924:	2f6f      	cmp	r7, #111	@ 0x6f
 8003926:	6033      	str	r3, [r6, #0]
 8003928:	bf14      	ite	ne
 800392a:	230a      	movne	r3, #10
 800392c:	2308      	moveq	r3, #8
 800392e:	4851      	ldr	r0, [pc, #324]	@ (8003a74 <_printf_i+0x238>)
 8003930:	2100      	movs	r1, #0
 8003932:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003936:	6866      	ldr	r6, [r4, #4]
 8003938:	2e00      	cmp	r6, #0
 800393a:	bfa8      	it	ge
 800393c:	6821      	ldrge	r1, [r4, #0]
 800393e:	60a6      	str	r6, [r4, #8]
 8003940:	bfa4      	itt	ge
 8003942:	f021 0104 	bicge.w	r1, r1, #4
 8003946:	6021      	strge	r1, [r4, #0]
 8003948:	b90d      	cbnz	r5, 800394e <_printf_i+0x112>
 800394a:	2e00      	cmp	r6, #0
 800394c:	d04b      	beq.n	80039e6 <_printf_i+0x1aa>
 800394e:	4616      	mov	r6, r2
 8003950:	fbb5 f1f3 	udiv	r1, r5, r3
 8003954:	fb03 5711 	mls	r7, r3, r1, r5
 8003958:	5dc7      	ldrb	r7, [r0, r7]
 800395a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800395e:	462f      	mov	r7, r5
 8003960:	42bb      	cmp	r3, r7
 8003962:	460d      	mov	r5, r1
 8003964:	d9f4      	bls.n	8003950 <_printf_i+0x114>
 8003966:	2b08      	cmp	r3, #8
 8003968:	d10b      	bne.n	8003982 <_printf_i+0x146>
 800396a:	6823      	ldr	r3, [r4, #0]
 800396c:	07df      	lsls	r7, r3, #31
 800396e:	d508      	bpl.n	8003982 <_printf_i+0x146>
 8003970:	6923      	ldr	r3, [r4, #16]
 8003972:	6861      	ldr	r1, [r4, #4]
 8003974:	4299      	cmp	r1, r3
 8003976:	bfde      	ittt	le
 8003978:	2330      	movle	r3, #48	@ 0x30
 800397a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800397e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003982:	1b92      	subs	r2, r2, r6
 8003984:	6122      	str	r2, [r4, #16]
 8003986:	464b      	mov	r3, r9
 8003988:	4621      	mov	r1, r4
 800398a:	4640      	mov	r0, r8
 800398c:	f8cd a000 	str.w	sl, [sp]
 8003990:	aa03      	add	r2, sp, #12
 8003992:	f7ff fee1 	bl	8003758 <_printf_common>
 8003996:	3001      	adds	r0, #1
 8003998:	d14a      	bne.n	8003a30 <_printf_i+0x1f4>
 800399a:	f04f 30ff 	mov.w	r0, #4294967295
 800399e:	b004      	add	sp, #16
 80039a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039a4:	6823      	ldr	r3, [r4, #0]
 80039a6:	f043 0320 	orr.w	r3, r3, #32
 80039aa:	6023      	str	r3, [r4, #0]
 80039ac:	2778      	movs	r7, #120	@ 0x78
 80039ae:	4832      	ldr	r0, [pc, #200]	@ (8003a78 <_printf_i+0x23c>)
 80039b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80039b4:	6823      	ldr	r3, [r4, #0]
 80039b6:	6831      	ldr	r1, [r6, #0]
 80039b8:	061f      	lsls	r7, r3, #24
 80039ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80039be:	d402      	bmi.n	80039c6 <_printf_i+0x18a>
 80039c0:	065f      	lsls	r7, r3, #25
 80039c2:	bf48      	it	mi
 80039c4:	b2ad      	uxthmi	r5, r5
 80039c6:	6031      	str	r1, [r6, #0]
 80039c8:	07d9      	lsls	r1, r3, #31
 80039ca:	bf44      	itt	mi
 80039cc:	f043 0320 	orrmi.w	r3, r3, #32
 80039d0:	6023      	strmi	r3, [r4, #0]
 80039d2:	b11d      	cbz	r5, 80039dc <_printf_i+0x1a0>
 80039d4:	2310      	movs	r3, #16
 80039d6:	e7ab      	b.n	8003930 <_printf_i+0xf4>
 80039d8:	4826      	ldr	r0, [pc, #152]	@ (8003a74 <_printf_i+0x238>)
 80039da:	e7e9      	b.n	80039b0 <_printf_i+0x174>
 80039dc:	6823      	ldr	r3, [r4, #0]
 80039de:	f023 0320 	bic.w	r3, r3, #32
 80039e2:	6023      	str	r3, [r4, #0]
 80039e4:	e7f6      	b.n	80039d4 <_printf_i+0x198>
 80039e6:	4616      	mov	r6, r2
 80039e8:	e7bd      	b.n	8003966 <_printf_i+0x12a>
 80039ea:	6833      	ldr	r3, [r6, #0]
 80039ec:	6825      	ldr	r5, [r4, #0]
 80039ee:	1d18      	adds	r0, r3, #4
 80039f0:	6961      	ldr	r1, [r4, #20]
 80039f2:	6030      	str	r0, [r6, #0]
 80039f4:	062e      	lsls	r6, r5, #24
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	d501      	bpl.n	80039fe <_printf_i+0x1c2>
 80039fa:	6019      	str	r1, [r3, #0]
 80039fc:	e002      	b.n	8003a04 <_printf_i+0x1c8>
 80039fe:	0668      	lsls	r0, r5, #25
 8003a00:	d5fb      	bpl.n	80039fa <_printf_i+0x1be>
 8003a02:	8019      	strh	r1, [r3, #0]
 8003a04:	2300      	movs	r3, #0
 8003a06:	4616      	mov	r6, r2
 8003a08:	6123      	str	r3, [r4, #16]
 8003a0a:	e7bc      	b.n	8003986 <_printf_i+0x14a>
 8003a0c:	6833      	ldr	r3, [r6, #0]
 8003a0e:	2100      	movs	r1, #0
 8003a10:	1d1a      	adds	r2, r3, #4
 8003a12:	6032      	str	r2, [r6, #0]
 8003a14:	681e      	ldr	r6, [r3, #0]
 8003a16:	6862      	ldr	r2, [r4, #4]
 8003a18:	4630      	mov	r0, r6
 8003a1a:	f000 fbe4 	bl	80041e6 <memchr>
 8003a1e:	b108      	cbz	r0, 8003a24 <_printf_i+0x1e8>
 8003a20:	1b80      	subs	r0, r0, r6
 8003a22:	6060      	str	r0, [r4, #4]
 8003a24:	6863      	ldr	r3, [r4, #4]
 8003a26:	6123      	str	r3, [r4, #16]
 8003a28:	2300      	movs	r3, #0
 8003a2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a2e:	e7aa      	b.n	8003986 <_printf_i+0x14a>
 8003a30:	4632      	mov	r2, r6
 8003a32:	4649      	mov	r1, r9
 8003a34:	4640      	mov	r0, r8
 8003a36:	6923      	ldr	r3, [r4, #16]
 8003a38:	47d0      	blx	sl
 8003a3a:	3001      	adds	r0, #1
 8003a3c:	d0ad      	beq.n	800399a <_printf_i+0x15e>
 8003a3e:	6823      	ldr	r3, [r4, #0]
 8003a40:	079b      	lsls	r3, r3, #30
 8003a42:	d413      	bmi.n	8003a6c <_printf_i+0x230>
 8003a44:	68e0      	ldr	r0, [r4, #12]
 8003a46:	9b03      	ldr	r3, [sp, #12]
 8003a48:	4298      	cmp	r0, r3
 8003a4a:	bfb8      	it	lt
 8003a4c:	4618      	movlt	r0, r3
 8003a4e:	e7a6      	b.n	800399e <_printf_i+0x162>
 8003a50:	2301      	movs	r3, #1
 8003a52:	4632      	mov	r2, r6
 8003a54:	4649      	mov	r1, r9
 8003a56:	4640      	mov	r0, r8
 8003a58:	47d0      	blx	sl
 8003a5a:	3001      	adds	r0, #1
 8003a5c:	d09d      	beq.n	800399a <_printf_i+0x15e>
 8003a5e:	3501      	adds	r5, #1
 8003a60:	68e3      	ldr	r3, [r4, #12]
 8003a62:	9903      	ldr	r1, [sp, #12]
 8003a64:	1a5b      	subs	r3, r3, r1
 8003a66:	42ab      	cmp	r3, r5
 8003a68:	dcf2      	bgt.n	8003a50 <_printf_i+0x214>
 8003a6a:	e7eb      	b.n	8003a44 <_printf_i+0x208>
 8003a6c:	2500      	movs	r5, #0
 8003a6e:	f104 0619 	add.w	r6, r4, #25
 8003a72:	e7f5      	b.n	8003a60 <_printf_i+0x224>
 8003a74:	0800792c 	.word	0x0800792c
 8003a78:	0800793d 	.word	0x0800793d

08003a7c <_scanf_float>:
 8003a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a80:	b087      	sub	sp, #28
 8003a82:	9303      	str	r3, [sp, #12]
 8003a84:	688b      	ldr	r3, [r1, #8]
 8003a86:	4617      	mov	r7, r2
 8003a88:	1e5a      	subs	r2, r3, #1
 8003a8a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8003a8e:	bf82      	ittt	hi
 8003a90:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8003a94:	eb03 0b05 	addhi.w	fp, r3, r5
 8003a98:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8003a9c:	460a      	mov	r2, r1
 8003a9e:	f04f 0500 	mov.w	r5, #0
 8003aa2:	bf88      	it	hi
 8003aa4:	608b      	strhi	r3, [r1, #8]
 8003aa6:	680b      	ldr	r3, [r1, #0]
 8003aa8:	4680      	mov	r8, r0
 8003aaa:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8003aae:	f842 3b1c 	str.w	r3, [r2], #28
 8003ab2:	460c      	mov	r4, r1
 8003ab4:	bf98      	it	ls
 8003ab6:	f04f 0b00 	movls.w	fp, #0
 8003aba:	4616      	mov	r6, r2
 8003abc:	46aa      	mov	sl, r5
 8003abe:	46a9      	mov	r9, r5
 8003ac0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003ac4:	9201      	str	r2, [sp, #4]
 8003ac6:	9502      	str	r5, [sp, #8]
 8003ac8:	68a2      	ldr	r2, [r4, #8]
 8003aca:	b152      	cbz	r2, 8003ae2 <_scanf_float+0x66>
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	2b4e      	cmp	r3, #78	@ 0x4e
 8003ad2:	d865      	bhi.n	8003ba0 <_scanf_float+0x124>
 8003ad4:	2b40      	cmp	r3, #64	@ 0x40
 8003ad6:	d83d      	bhi.n	8003b54 <_scanf_float+0xd8>
 8003ad8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8003adc:	b2c8      	uxtb	r0, r1
 8003ade:	280e      	cmp	r0, #14
 8003ae0:	d93b      	bls.n	8003b5a <_scanf_float+0xde>
 8003ae2:	f1b9 0f00 	cmp.w	r9, #0
 8003ae6:	d003      	beq.n	8003af0 <_scanf_float+0x74>
 8003ae8:	6823      	ldr	r3, [r4, #0]
 8003aea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003aee:	6023      	str	r3, [r4, #0]
 8003af0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003af4:	f1ba 0f01 	cmp.w	sl, #1
 8003af8:	f200 8118 	bhi.w	8003d2c <_scanf_float+0x2b0>
 8003afc:	9b01      	ldr	r3, [sp, #4]
 8003afe:	429e      	cmp	r6, r3
 8003b00:	f200 8109 	bhi.w	8003d16 <_scanf_float+0x29a>
 8003b04:	2001      	movs	r0, #1
 8003b06:	b007      	add	sp, #28
 8003b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b0c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8003b10:	2a0d      	cmp	r2, #13
 8003b12:	d8e6      	bhi.n	8003ae2 <_scanf_float+0x66>
 8003b14:	a101      	add	r1, pc, #4	@ (adr r1, 8003b1c <_scanf_float+0xa0>)
 8003b16:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003b1a:	bf00      	nop
 8003b1c:	08003c63 	.word	0x08003c63
 8003b20:	08003ae3 	.word	0x08003ae3
 8003b24:	08003ae3 	.word	0x08003ae3
 8003b28:	08003ae3 	.word	0x08003ae3
 8003b2c:	08003cc3 	.word	0x08003cc3
 8003b30:	08003c9b 	.word	0x08003c9b
 8003b34:	08003ae3 	.word	0x08003ae3
 8003b38:	08003ae3 	.word	0x08003ae3
 8003b3c:	08003c71 	.word	0x08003c71
 8003b40:	08003ae3 	.word	0x08003ae3
 8003b44:	08003ae3 	.word	0x08003ae3
 8003b48:	08003ae3 	.word	0x08003ae3
 8003b4c:	08003ae3 	.word	0x08003ae3
 8003b50:	08003c29 	.word	0x08003c29
 8003b54:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8003b58:	e7da      	b.n	8003b10 <_scanf_float+0x94>
 8003b5a:	290e      	cmp	r1, #14
 8003b5c:	d8c1      	bhi.n	8003ae2 <_scanf_float+0x66>
 8003b5e:	a001      	add	r0, pc, #4	@ (adr r0, 8003b64 <_scanf_float+0xe8>)
 8003b60:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003b64:	08003c19 	.word	0x08003c19
 8003b68:	08003ae3 	.word	0x08003ae3
 8003b6c:	08003c19 	.word	0x08003c19
 8003b70:	08003caf 	.word	0x08003caf
 8003b74:	08003ae3 	.word	0x08003ae3
 8003b78:	08003bc1 	.word	0x08003bc1
 8003b7c:	08003bff 	.word	0x08003bff
 8003b80:	08003bff 	.word	0x08003bff
 8003b84:	08003bff 	.word	0x08003bff
 8003b88:	08003bff 	.word	0x08003bff
 8003b8c:	08003bff 	.word	0x08003bff
 8003b90:	08003bff 	.word	0x08003bff
 8003b94:	08003bff 	.word	0x08003bff
 8003b98:	08003bff 	.word	0x08003bff
 8003b9c:	08003bff 	.word	0x08003bff
 8003ba0:	2b6e      	cmp	r3, #110	@ 0x6e
 8003ba2:	d809      	bhi.n	8003bb8 <_scanf_float+0x13c>
 8003ba4:	2b60      	cmp	r3, #96	@ 0x60
 8003ba6:	d8b1      	bhi.n	8003b0c <_scanf_float+0x90>
 8003ba8:	2b54      	cmp	r3, #84	@ 0x54
 8003baa:	d07b      	beq.n	8003ca4 <_scanf_float+0x228>
 8003bac:	2b59      	cmp	r3, #89	@ 0x59
 8003bae:	d198      	bne.n	8003ae2 <_scanf_float+0x66>
 8003bb0:	2d07      	cmp	r5, #7
 8003bb2:	d196      	bne.n	8003ae2 <_scanf_float+0x66>
 8003bb4:	2508      	movs	r5, #8
 8003bb6:	e02c      	b.n	8003c12 <_scanf_float+0x196>
 8003bb8:	2b74      	cmp	r3, #116	@ 0x74
 8003bba:	d073      	beq.n	8003ca4 <_scanf_float+0x228>
 8003bbc:	2b79      	cmp	r3, #121	@ 0x79
 8003bbe:	e7f6      	b.n	8003bae <_scanf_float+0x132>
 8003bc0:	6821      	ldr	r1, [r4, #0]
 8003bc2:	05c8      	lsls	r0, r1, #23
 8003bc4:	d51b      	bpl.n	8003bfe <_scanf_float+0x182>
 8003bc6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8003bca:	6021      	str	r1, [r4, #0]
 8003bcc:	f109 0901 	add.w	r9, r9, #1
 8003bd0:	f1bb 0f00 	cmp.w	fp, #0
 8003bd4:	d003      	beq.n	8003bde <_scanf_float+0x162>
 8003bd6:	3201      	adds	r2, #1
 8003bd8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003bdc:	60a2      	str	r2, [r4, #8]
 8003bde:	68a3      	ldr	r3, [r4, #8]
 8003be0:	3b01      	subs	r3, #1
 8003be2:	60a3      	str	r3, [r4, #8]
 8003be4:	6923      	ldr	r3, [r4, #16]
 8003be6:	3301      	adds	r3, #1
 8003be8:	6123      	str	r3, [r4, #16]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	3b01      	subs	r3, #1
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	607b      	str	r3, [r7, #4]
 8003bf2:	f340 8087 	ble.w	8003d04 <_scanf_float+0x288>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	603b      	str	r3, [r7, #0]
 8003bfc:	e764      	b.n	8003ac8 <_scanf_float+0x4c>
 8003bfe:	eb1a 0105 	adds.w	r1, sl, r5
 8003c02:	f47f af6e 	bne.w	8003ae2 <_scanf_float+0x66>
 8003c06:	460d      	mov	r5, r1
 8003c08:	468a      	mov	sl, r1
 8003c0a:	6822      	ldr	r2, [r4, #0]
 8003c0c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8003c10:	6022      	str	r2, [r4, #0]
 8003c12:	f806 3b01 	strb.w	r3, [r6], #1
 8003c16:	e7e2      	b.n	8003bde <_scanf_float+0x162>
 8003c18:	6822      	ldr	r2, [r4, #0]
 8003c1a:	0610      	lsls	r0, r2, #24
 8003c1c:	f57f af61 	bpl.w	8003ae2 <_scanf_float+0x66>
 8003c20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c24:	6022      	str	r2, [r4, #0]
 8003c26:	e7f4      	b.n	8003c12 <_scanf_float+0x196>
 8003c28:	f1ba 0f00 	cmp.w	sl, #0
 8003c2c:	d10e      	bne.n	8003c4c <_scanf_float+0x1d0>
 8003c2e:	f1b9 0f00 	cmp.w	r9, #0
 8003c32:	d10e      	bne.n	8003c52 <_scanf_float+0x1d6>
 8003c34:	6822      	ldr	r2, [r4, #0]
 8003c36:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8003c3a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8003c3e:	d108      	bne.n	8003c52 <_scanf_float+0x1d6>
 8003c40:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003c44:	f04f 0a01 	mov.w	sl, #1
 8003c48:	6022      	str	r2, [r4, #0]
 8003c4a:	e7e2      	b.n	8003c12 <_scanf_float+0x196>
 8003c4c:	f1ba 0f02 	cmp.w	sl, #2
 8003c50:	d055      	beq.n	8003cfe <_scanf_float+0x282>
 8003c52:	2d01      	cmp	r5, #1
 8003c54:	d002      	beq.n	8003c5c <_scanf_float+0x1e0>
 8003c56:	2d04      	cmp	r5, #4
 8003c58:	f47f af43 	bne.w	8003ae2 <_scanf_float+0x66>
 8003c5c:	3501      	adds	r5, #1
 8003c5e:	b2ed      	uxtb	r5, r5
 8003c60:	e7d7      	b.n	8003c12 <_scanf_float+0x196>
 8003c62:	f1ba 0f01 	cmp.w	sl, #1
 8003c66:	f47f af3c 	bne.w	8003ae2 <_scanf_float+0x66>
 8003c6a:	f04f 0a02 	mov.w	sl, #2
 8003c6e:	e7d0      	b.n	8003c12 <_scanf_float+0x196>
 8003c70:	b97d      	cbnz	r5, 8003c92 <_scanf_float+0x216>
 8003c72:	f1b9 0f00 	cmp.w	r9, #0
 8003c76:	f47f af37 	bne.w	8003ae8 <_scanf_float+0x6c>
 8003c7a:	6822      	ldr	r2, [r4, #0]
 8003c7c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8003c80:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8003c84:	f040 8103 	bne.w	8003e8e <_scanf_float+0x412>
 8003c88:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003c8c:	2501      	movs	r5, #1
 8003c8e:	6022      	str	r2, [r4, #0]
 8003c90:	e7bf      	b.n	8003c12 <_scanf_float+0x196>
 8003c92:	2d03      	cmp	r5, #3
 8003c94:	d0e2      	beq.n	8003c5c <_scanf_float+0x1e0>
 8003c96:	2d05      	cmp	r5, #5
 8003c98:	e7de      	b.n	8003c58 <_scanf_float+0x1dc>
 8003c9a:	2d02      	cmp	r5, #2
 8003c9c:	f47f af21 	bne.w	8003ae2 <_scanf_float+0x66>
 8003ca0:	2503      	movs	r5, #3
 8003ca2:	e7b6      	b.n	8003c12 <_scanf_float+0x196>
 8003ca4:	2d06      	cmp	r5, #6
 8003ca6:	f47f af1c 	bne.w	8003ae2 <_scanf_float+0x66>
 8003caa:	2507      	movs	r5, #7
 8003cac:	e7b1      	b.n	8003c12 <_scanf_float+0x196>
 8003cae:	6822      	ldr	r2, [r4, #0]
 8003cb0:	0591      	lsls	r1, r2, #22
 8003cb2:	f57f af16 	bpl.w	8003ae2 <_scanf_float+0x66>
 8003cb6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8003cba:	6022      	str	r2, [r4, #0]
 8003cbc:	f8cd 9008 	str.w	r9, [sp, #8]
 8003cc0:	e7a7      	b.n	8003c12 <_scanf_float+0x196>
 8003cc2:	6822      	ldr	r2, [r4, #0]
 8003cc4:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8003cc8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8003ccc:	d006      	beq.n	8003cdc <_scanf_float+0x260>
 8003cce:	0550      	lsls	r0, r2, #21
 8003cd0:	f57f af07 	bpl.w	8003ae2 <_scanf_float+0x66>
 8003cd4:	f1b9 0f00 	cmp.w	r9, #0
 8003cd8:	f000 80d9 	beq.w	8003e8e <_scanf_float+0x412>
 8003cdc:	0591      	lsls	r1, r2, #22
 8003cde:	bf58      	it	pl
 8003ce0:	9902      	ldrpl	r1, [sp, #8]
 8003ce2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003ce6:	bf58      	it	pl
 8003ce8:	eba9 0101 	subpl.w	r1, r9, r1
 8003cec:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8003cf0:	f04f 0900 	mov.w	r9, #0
 8003cf4:	bf58      	it	pl
 8003cf6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8003cfa:	6022      	str	r2, [r4, #0]
 8003cfc:	e789      	b.n	8003c12 <_scanf_float+0x196>
 8003cfe:	f04f 0a03 	mov.w	sl, #3
 8003d02:	e786      	b.n	8003c12 <_scanf_float+0x196>
 8003d04:	4639      	mov	r1, r7
 8003d06:	4640      	mov	r0, r8
 8003d08:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8003d0c:	4798      	blx	r3
 8003d0e:	2800      	cmp	r0, #0
 8003d10:	f43f aeda 	beq.w	8003ac8 <_scanf_float+0x4c>
 8003d14:	e6e5      	b.n	8003ae2 <_scanf_float+0x66>
 8003d16:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003d1a:	463a      	mov	r2, r7
 8003d1c:	4640      	mov	r0, r8
 8003d1e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003d22:	4798      	blx	r3
 8003d24:	6923      	ldr	r3, [r4, #16]
 8003d26:	3b01      	subs	r3, #1
 8003d28:	6123      	str	r3, [r4, #16]
 8003d2a:	e6e7      	b.n	8003afc <_scanf_float+0x80>
 8003d2c:	1e6b      	subs	r3, r5, #1
 8003d2e:	2b06      	cmp	r3, #6
 8003d30:	d824      	bhi.n	8003d7c <_scanf_float+0x300>
 8003d32:	2d02      	cmp	r5, #2
 8003d34:	d836      	bhi.n	8003da4 <_scanf_float+0x328>
 8003d36:	9b01      	ldr	r3, [sp, #4]
 8003d38:	429e      	cmp	r6, r3
 8003d3a:	f67f aee3 	bls.w	8003b04 <_scanf_float+0x88>
 8003d3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003d42:	463a      	mov	r2, r7
 8003d44:	4640      	mov	r0, r8
 8003d46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003d4a:	4798      	blx	r3
 8003d4c:	6923      	ldr	r3, [r4, #16]
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	6123      	str	r3, [r4, #16]
 8003d52:	e7f0      	b.n	8003d36 <_scanf_float+0x2ba>
 8003d54:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003d58:	463a      	mov	r2, r7
 8003d5a:	4640      	mov	r0, r8
 8003d5c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8003d60:	4798      	blx	r3
 8003d62:	6923      	ldr	r3, [r4, #16]
 8003d64:	3b01      	subs	r3, #1
 8003d66:	6123      	str	r3, [r4, #16]
 8003d68:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003d6c:	fa5f fa8a 	uxtb.w	sl, sl
 8003d70:	f1ba 0f02 	cmp.w	sl, #2
 8003d74:	d1ee      	bne.n	8003d54 <_scanf_float+0x2d8>
 8003d76:	3d03      	subs	r5, #3
 8003d78:	b2ed      	uxtb	r5, r5
 8003d7a:	1b76      	subs	r6, r6, r5
 8003d7c:	6823      	ldr	r3, [r4, #0]
 8003d7e:	05da      	lsls	r2, r3, #23
 8003d80:	d530      	bpl.n	8003de4 <_scanf_float+0x368>
 8003d82:	055b      	lsls	r3, r3, #21
 8003d84:	d511      	bpl.n	8003daa <_scanf_float+0x32e>
 8003d86:	9b01      	ldr	r3, [sp, #4]
 8003d88:	429e      	cmp	r6, r3
 8003d8a:	f67f aebb 	bls.w	8003b04 <_scanf_float+0x88>
 8003d8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003d92:	463a      	mov	r2, r7
 8003d94:	4640      	mov	r0, r8
 8003d96:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003d9a:	4798      	blx	r3
 8003d9c:	6923      	ldr	r3, [r4, #16]
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	6123      	str	r3, [r4, #16]
 8003da2:	e7f0      	b.n	8003d86 <_scanf_float+0x30a>
 8003da4:	46aa      	mov	sl, r5
 8003da6:	46b3      	mov	fp, r6
 8003da8:	e7de      	b.n	8003d68 <_scanf_float+0x2ec>
 8003daa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8003dae:	6923      	ldr	r3, [r4, #16]
 8003db0:	2965      	cmp	r1, #101	@ 0x65
 8003db2:	f103 33ff 	add.w	r3, r3, #4294967295
 8003db6:	f106 35ff 	add.w	r5, r6, #4294967295
 8003dba:	6123      	str	r3, [r4, #16]
 8003dbc:	d00c      	beq.n	8003dd8 <_scanf_float+0x35c>
 8003dbe:	2945      	cmp	r1, #69	@ 0x45
 8003dc0:	d00a      	beq.n	8003dd8 <_scanf_float+0x35c>
 8003dc2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003dc6:	463a      	mov	r2, r7
 8003dc8:	4640      	mov	r0, r8
 8003dca:	4798      	blx	r3
 8003dcc:	6923      	ldr	r3, [r4, #16]
 8003dce:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	1eb5      	subs	r5, r6, #2
 8003dd6:	6123      	str	r3, [r4, #16]
 8003dd8:	463a      	mov	r2, r7
 8003dda:	4640      	mov	r0, r8
 8003ddc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003de0:	4798      	blx	r3
 8003de2:	462e      	mov	r6, r5
 8003de4:	6822      	ldr	r2, [r4, #0]
 8003de6:	f012 0210 	ands.w	r2, r2, #16
 8003dea:	d001      	beq.n	8003df0 <_scanf_float+0x374>
 8003dec:	2000      	movs	r0, #0
 8003dee:	e68a      	b.n	8003b06 <_scanf_float+0x8a>
 8003df0:	7032      	strb	r2, [r6, #0]
 8003df2:	6823      	ldr	r3, [r4, #0]
 8003df4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003df8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dfc:	d11c      	bne.n	8003e38 <_scanf_float+0x3bc>
 8003dfe:	9b02      	ldr	r3, [sp, #8]
 8003e00:	454b      	cmp	r3, r9
 8003e02:	eba3 0209 	sub.w	r2, r3, r9
 8003e06:	d123      	bne.n	8003e50 <_scanf_float+0x3d4>
 8003e08:	2200      	movs	r2, #0
 8003e0a:	4640      	mov	r0, r8
 8003e0c:	9901      	ldr	r1, [sp, #4]
 8003e0e:	f002 fbef 	bl	80065f0 <_strtod_r>
 8003e12:	9b03      	ldr	r3, [sp, #12]
 8003e14:	6825      	ldr	r5, [r4, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f015 0f02 	tst.w	r5, #2
 8003e1c:	4606      	mov	r6, r0
 8003e1e:	460f      	mov	r7, r1
 8003e20:	f103 0204 	add.w	r2, r3, #4
 8003e24:	d01f      	beq.n	8003e66 <_scanf_float+0x3ea>
 8003e26:	9903      	ldr	r1, [sp, #12]
 8003e28:	600a      	str	r2, [r1, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	e9c3 6700 	strd	r6, r7, [r3]
 8003e30:	68e3      	ldr	r3, [r4, #12]
 8003e32:	3301      	adds	r3, #1
 8003e34:	60e3      	str	r3, [r4, #12]
 8003e36:	e7d9      	b.n	8003dec <_scanf_float+0x370>
 8003e38:	9b04      	ldr	r3, [sp, #16]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d0e4      	beq.n	8003e08 <_scanf_float+0x38c>
 8003e3e:	9905      	ldr	r1, [sp, #20]
 8003e40:	230a      	movs	r3, #10
 8003e42:	4640      	mov	r0, r8
 8003e44:	3101      	adds	r1, #1
 8003e46:	f002 fc53 	bl	80066f0 <_strtol_r>
 8003e4a:	9b04      	ldr	r3, [sp, #16]
 8003e4c:	9e05      	ldr	r6, [sp, #20]
 8003e4e:	1ac2      	subs	r2, r0, r3
 8003e50:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8003e54:	429e      	cmp	r6, r3
 8003e56:	bf28      	it	cs
 8003e58:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8003e5c:	4630      	mov	r0, r6
 8003e5e:	490d      	ldr	r1, [pc, #52]	@ (8003e94 <_scanf_float+0x418>)
 8003e60:	f000 f8de 	bl	8004020 <siprintf>
 8003e64:	e7d0      	b.n	8003e08 <_scanf_float+0x38c>
 8003e66:	076d      	lsls	r5, r5, #29
 8003e68:	d4dd      	bmi.n	8003e26 <_scanf_float+0x3aa>
 8003e6a:	9d03      	ldr	r5, [sp, #12]
 8003e6c:	602a      	str	r2, [r5, #0]
 8003e6e:	681d      	ldr	r5, [r3, #0]
 8003e70:	4602      	mov	r2, r0
 8003e72:	460b      	mov	r3, r1
 8003e74:	f7fc fdca 	bl	8000a0c <__aeabi_dcmpun>
 8003e78:	b120      	cbz	r0, 8003e84 <_scanf_float+0x408>
 8003e7a:	4807      	ldr	r0, [pc, #28]	@ (8003e98 <_scanf_float+0x41c>)
 8003e7c:	f000 f9c2 	bl	8004204 <nanf>
 8003e80:	6028      	str	r0, [r5, #0]
 8003e82:	e7d5      	b.n	8003e30 <_scanf_float+0x3b4>
 8003e84:	4630      	mov	r0, r6
 8003e86:	4639      	mov	r1, r7
 8003e88:	f7fc fe1e 	bl	8000ac8 <__aeabi_d2f>
 8003e8c:	e7f8      	b.n	8003e80 <_scanf_float+0x404>
 8003e8e:	f04f 0900 	mov.w	r9, #0
 8003e92:	e62d      	b.n	8003af0 <_scanf_float+0x74>
 8003e94:	0800794e 	.word	0x0800794e
 8003e98:	08007ce5 	.word	0x08007ce5

08003e9c <std>:
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	b510      	push	{r4, lr}
 8003ea0:	4604      	mov	r4, r0
 8003ea2:	e9c0 3300 	strd	r3, r3, [r0]
 8003ea6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003eaa:	6083      	str	r3, [r0, #8]
 8003eac:	8181      	strh	r1, [r0, #12]
 8003eae:	6643      	str	r3, [r0, #100]	@ 0x64
 8003eb0:	81c2      	strh	r2, [r0, #14]
 8003eb2:	6183      	str	r3, [r0, #24]
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	2208      	movs	r2, #8
 8003eb8:	305c      	adds	r0, #92	@ 0x5c
 8003eba:	f000 f914 	bl	80040e6 <memset>
 8003ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8003ef4 <std+0x58>)
 8003ec0:	6224      	str	r4, [r4, #32]
 8003ec2:	6263      	str	r3, [r4, #36]	@ 0x24
 8003ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ef8 <std+0x5c>)
 8003ec6:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8003efc <std+0x60>)
 8003eca:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8003f00 <std+0x64>)
 8003ece:	6323      	str	r3, [r4, #48]	@ 0x30
 8003ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8003f04 <std+0x68>)
 8003ed2:	429c      	cmp	r4, r3
 8003ed4:	d006      	beq.n	8003ee4 <std+0x48>
 8003ed6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003eda:	4294      	cmp	r4, r2
 8003edc:	d002      	beq.n	8003ee4 <std+0x48>
 8003ede:	33d0      	adds	r3, #208	@ 0xd0
 8003ee0:	429c      	cmp	r4, r3
 8003ee2:	d105      	bne.n	8003ef0 <std+0x54>
 8003ee4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003ee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003eec:	f000 b978 	b.w	80041e0 <__retarget_lock_init_recursive>
 8003ef0:	bd10      	pop	{r4, pc}
 8003ef2:	bf00      	nop
 8003ef4:	08004061 	.word	0x08004061
 8003ef8:	08004083 	.word	0x08004083
 8003efc:	080040bb 	.word	0x080040bb
 8003f00:	080040df 	.word	0x080040df
 8003f04:	200002d8 	.word	0x200002d8

08003f08 <stdio_exit_handler>:
 8003f08:	4a02      	ldr	r2, [pc, #8]	@ (8003f14 <stdio_exit_handler+0xc>)
 8003f0a:	4903      	ldr	r1, [pc, #12]	@ (8003f18 <stdio_exit_handler+0x10>)
 8003f0c:	4803      	ldr	r0, [pc, #12]	@ (8003f1c <stdio_exit_handler+0x14>)
 8003f0e:	f000 b869 	b.w	8003fe4 <_fwalk_sglue>
 8003f12:	bf00      	nop
 8003f14:	2000000c 	.word	0x2000000c
 8003f18:	08006aa5 	.word	0x08006aa5
 8003f1c:	2000001c 	.word	0x2000001c

08003f20 <cleanup_stdio>:
 8003f20:	6841      	ldr	r1, [r0, #4]
 8003f22:	4b0c      	ldr	r3, [pc, #48]	@ (8003f54 <cleanup_stdio+0x34>)
 8003f24:	b510      	push	{r4, lr}
 8003f26:	4299      	cmp	r1, r3
 8003f28:	4604      	mov	r4, r0
 8003f2a:	d001      	beq.n	8003f30 <cleanup_stdio+0x10>
 8003f2c:	f002 fdba 	bl	8006aa4 <_fflush_r>
 8003f30:	68a1      	ldr	r1, [r4, #8]
 8003f32:	4b09      	ldr	r3, [pc, #36]	@ (8003f58 <cleanup_stdio+0x38>)
 8003f34:	4299      	cmp	r1, r3
 8003f36:	d002      	beq.n	8003f3e <cleanup_stdio+0x1e>
 8003f38:	4620      	mov	r0, r4
 8003f3a:	f002 fdb3 	bl	8006aa4 <_fflush_r>
 8003f3e:	68e1      	ldr	r1, [r4, #12]
 8003f40:	4b06      	ldr	r3, [pc, #24]	@ (8003f5c <cleanup_stdio+0x3c>)
 8003f42:	4299      	cmp	r1, r3
 8003f44:	d004      	beq.n	8003f50 <cleanup_stdio+0x30>
 8003f46:	4620      	mov	r0, r4
 8003f48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f4c:	f002 bdaa 	b.w	8006aa4 <_fflush_r>
 8003f50:	bd10      	pop	{r4, pc}
 8003f52:	bf00      	nop
 8003f54:	200002d8 	.word	0x200002d8
 8003f58:	20000340 	.word	0x20000340
 8003f5c:	200003a8 	.word	0x200003a8

08003f60 <global_stdio_init.part.0>:
 8003f60:	b510      	push	{r4, lr}
 8003f62:	4b0b      	ldr	r3, [pc, #44]	@ (8003f90 <global_stdio_init.part.0+0x30>)
 8003f64:	4c0b      	ldr	r4, [pc, #44]	@ (8003f94 <global_stdio_init.part.0+0x34>)
 8003f66:	4a0c      	ldr	r2, [pc, #48]	@ (8003f98 <global_stdio_init.part.0+0x38>)
 8003f68:	4620      	mov	r0, r4
 8003f6a:	601a      	str	r2, [r3, #0]
 8003f6c:	2104      	movs	r1, #4
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f7ff ff94 	bl	8003e9c <std>
 8003f74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003f78:	2201      	movs	r2, #1
 8003f7a:	2109      	movs	r1, #9
 8003f7c:	f7ff ff8e 	bl	8003e9c <std>
 8003f80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003f84:	2202      	movs	r2, #2
 8003f86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f8a:	2112      	movs	r1, #18
 8003f8c:	f7ff bf86 	b.w	8003e9c <std>
 8003f90:	20000410 	.word	0x20000410
 8003f94:	200002d8 	.word	0x200002d8
 8003f98:	08003f09 	.word	0x08003f09

08003f9c <__sfp_lock_acquire>:
 8003f9c:	4801      	ldr	r0, [pc, #4]	@ (8003fa4 <__sfp_lock_acquire+0x8>)
 8003f9e:	f000 b920 	b.w	80041e2 <__retarget_lock_acquire_recursive>
 8003fa2:	bf00      	nop
 8003fa4:	20000419 	.word	0x20000419

08003fa8 <__sfp_lock_release>:
 8003fa8:	4801      	ldr	r0, [pc, #4]	@ (8003fb0 <__sfp_lock_release+0x8>)
 8003faa:	f000 b91b 	b.w	80041e4 <__retarget_lock_release_recursive>
 8003fae:	bf00      	nop
 8003fb0:	20000419 	.word	0x20000419

08003fb4 <__sinit>:
 8003fb4:	b510      	push	{r4, lr}
 8003fb6:	4604      	mov	r4, r0
 8003fb8:	f7ff fff0 	bl	8003f9c <__sfp_lock_acquire>
 8003fbc:	6a23      	ldr	r3, [r4, #32]
 8003fbe:	b11b      	cbz	r3, 8003fc8 <__sinit+0x14>
 8003fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fc4:	f7ff bff0 	b.w	8003fa8 <__sfp_lock_release>
 8003fc8:	4b04      	ldr	r3, [pc, #16]	@ (8003fdc <__sinit+0x28>)
 8003fca:	6223      	str	r3, [r4, #32]
 8003fcc:	4b04      	ldr	r3, [pc, #16]	@ (8003fe0 <__sinit+0x2c>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d1f5      	bne.n	8003fc0 <__sinit+0xc>
 8003fd4:	f7ff ffc4 	bl	8003f60 <global_stdio_init.part.0>
 8003fd8:	e7f2      	b.n	8003fc0 <__sinit+0xc>
 8003fda:	bf00      	nop
 8003fdc:	08003f21 	.word	0x08003f21
 8003fe0:	20000410 	.word	0x20000410

08003fe4 <_fwalk_sglue>:
 8003fe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fe8:	4607      	mov	r7, r0
 8003fea:	4688      	mov	r8, r1
 8003fec:	4614      	mov	r4, r2
 8003fee:	2600      	movs	r6, #0
 8003ff0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003ff4:	f1b9 0901 	subs.w	r9, r9, #1
 8003ff8:	d505      	bpl.n	8004006 <_fwalk_sglue+0x22>
 8003ffa:	6824      	ldr	r4, [r4, #0]
 8003ffc:	2c00      	cmp	r4, #0
 8003ffe:	d1f7      	bne.n	8003ff0 <_fwalk_sglue+0xc>
 8004000:	4630      	mov	r0, r6
 8004002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004006:	89ab      	ldrh	r3, [r5, #12]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d907      	bls.n	800401c <_fwalk_sglue+0x38>
 800400c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004010:	3301      	adds	r3, #1
 8004012:	d003      	beq.n	800401c <_fwalk_sglue+0x38>
 8004014:	4629      	mov	r1, r5
 8004016:	4638      	mov	r0, r7
 8004018:	47c0      	blx	r8
 800401a:	4306      	orrs	r6, r0
 800401c:	3568      	adds	r5, #104	@ 0x68
 800401e:	e7e9      	b.n	8003ff4 <_fwalk_sglue+0x10>

08004020 <siprintf>:
 8004020:	b40e      	push	{r1, r2, r3}
 8004022:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004026:	b500      	push	{lr}
 8004028:	b09c      	sub	sp, #112	@ 0x70
 800402a:	ab1d      	add	r3, sp, #116	@ 0x74
 800402c:	9002      	str	r0, [sp, #8]
 800402e:	9006      	str	r0, [sp, #24]
 8004030:	9107      	str	r1, [sp, #28]
 8004032:	9104      	str	r1, [sp, #16]
 8004034:	4808      	ldr	r0, [pc, #32]	@ (8004058 <siprintf+0x38>)
 8004036:	4909      	ldr	r1, [pc, #36]	@ (800405c <siprintf+0x3c>)
 8004038:	f853 2b04 	ldr.w	r2, [r3], #4
 800403c:	9105      	str	r1, [sp, #20]
 800403e:	6800      	ldr	r0, [r0, #0]
 8004040:	a902      	add	r1, sp, #8
 8004042:	9301      	str	r3, [sp, #4]
 8004044:	f002 fbb2 	bl	80067ac <_svfiprintf_r>
 8004048:	2200      	movs	r2, #0
 800404a:	9b02      	ldr	r3, [sp, #8]
 800404c:	701a      	strb	r2, [r3, #0]
 800404e:	b01c      	add	sp, #112	@ 0x70
 8004050:	f85d eb04 	ldr.w	lr, [sp], #4
 8004054:	b003      	add	sp, #12
 8004056:	4770      	bx	lr
 8004058:	20000018 	.word	0x20000018
 800405c:	ffff0208 	.word	0xffff0208

08004060 <__sread>:
 8004060:	b510      	push	{r4, lr}
 8004062:	460c      	mov	r4, r1
 8004064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004068:	f000 f86c 	bl	8004144 <_read_r>
 800406c:	2800      	cmp	r0, #0
 800406e:	bfab      	itete	ge
 8004070:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004072:	89a3      	ldrhlt	r3, [r4, #12]
 8004074:	181b      	addge	r3, r3, r0
 8004076:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800407a:	bfac      	ite	ge
 800407c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800407e:	81a3      	strhlt	r3, [r4, #12]
 8004080:	bd10      	pop	{r4, pc}

08004082 <__swrite>:
 8004082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004086:	461f      	mov	r7, r3
 8004088:	898b      	ldrh	r3, [r1, #12]
 800408a:	4605      	mov	r5, r0
 800408c:	05db      	lsls	r3, r3, #23
 800408e:	460c      	mov	r4, r1
 8004090:	4616      	mov	r6, r2
 8004092:	d505      	bpl.n	80040a0 <__swrite+0x1e>
 8004094:	2302      	movs	r3, #2
 8004096:	2200      	movs	r2, #0
 8004098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800409c:	f000 f840 	bl	8004120 <_lseek_r>
 80040a0:	89a3      	ldrh	r3, [r4, #12]
 80040a2:	4632      	mov	r2, r6
 80040a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040a8:	81a3      	strh	r3, [r4, #12]
 80040aa:	4628      	mov	r0, r5
 80040ac:	463b      	mov	r3, r7
 80040ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040b6:	f000 b857 	b.w	8004168 <_write_r>

080040ba <__sseek>:
 80040ba:	b510      	push	{r4, lr}
 80040bc:	460c      	mov	r4, r1
 80040be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040c2:	f000 f82d 	bl	8004120 <_lseek_r>
 80040c6:	1c43      	adds	r3, r0, #1
 80040c8:	89a3      	ldrh	r3, [r4, #12]
 80040ca:	bf15      	itete	ne
 80040cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80040ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80040d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80040d6:	81a3      	strheq	r3, [r4, #12]
 80040d8:	bf18      	it	ne
 80040da:	81a3      	strhne	r3, [r4, #12]
 80040dc:	bd10      	pop	{r4, pc}

080040de <__sclose>:
 80040de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040e2:	f000 b80d 	b.w	8004100 <_close_r>

080040e6 <memset>:
 80040e6:	4603      	mov	r3, r0
 80040e8:	4402      	add	r2, r0
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d100      	bne.n	80040f0 <memset+0xa>
 80040ee:	4770      	bx	lr
 80040f0:	f803 1b01 	strb.w	r1, [r3], #1
 80040f4:	e7f9      	b.n	80040ea <memset+0x4>
	...

080040f8 <_localeconv_r>:
 80040f8:	4800      	ldr	r0, [pc, #0]	@ (80040fc <_localeconv_r+0x4>)
 80040fa:	4770      	bx	lr
 80040fc:	20000158 	.word	0x20000158

08004100 <_close_r>:
 8004100:	b538      	push	{r3, r4, r5, lr}
 8004102:	2300      	movs	r3, #0
 8004104:	4d05      	ldr	r5, [pc, #20]	@ (800411c <_close_r+0x1c>)
 8004106:	4604      	mov	r4, r0
 8004108:	4608      	mov	r0, r1
 800410a:	602b      	str	r3, [r5, #0]
 800410c:	f7fd fc11 	bl	8001932 <_close>
 8004110:	1c43      	adds	r3, r0, #1
 8004112:	d102      	bne.n	800411a <_close_r+0x1a>
 8004114:	682b      	ldr	r3, [r5, #0]
 8004116:	b103      	cbz	r3, 800411a <_close_r+0x1a>
 8004118:	6023      	str	r3, [r4, #0]
 800411a:	bd38      	pop	{r3, r4, r5, pc}
 800411c:	20000414 	.word	0x20000414

08004120 <_lseek_r>:
 8004120:	b538      	push	{r3, r4, r5, lr}
 8004122:	4604      	mov	r4, r0
 8004124:	4608      	mov	r0, r1
 8004126:	4611      	mov	r1, r2
 8004128:	2200      	movs	r2, #0
 800412a:	4d05      	ldr	r5, [pc, #20]	@ (8004140 <_lseek_r+0x20>)
 800412c:	602a      	str	r2, [r5, #0]
 800412e:	461a      	mov	r2, r3
 8004130:	f7fd fc23 	bl	800197a <_lseek>
 8004134:	1c43      	adds	r3, r0, #1
 8004136:	d102      	bne.n	800413e <_lseek_r+0x1e>
 8004138:	682b      	ldr	r3, [r5, #0]
 800413a:	b103      	cbz	r3, 800413e <_lseek_r+0x1e>
 800413c:	6023      	str	r3, [r4, #0]
 800413e:	bd38      	pop	{r3, r4, r5, pc}
 8004140:	20000414 	.word	0x20000414

08004144 <_read_r>:
 8004144:	b538      	push	{r3, r4, r5, lr}
 8004146:	4604      	mov	r4, r0
 8004148:	4608      	mov	r0, r1
 800414a:	4611      	mov	r1, r2
 800414c:	2200      	movs	r2, #0
 800414e:	4d05      	ldr	r5, [pc, #20]	@ (8004164 <_read_r+0x20>)
 8004150:	602a      	str	r2, [r5, #0]
 8004152:	461a      	mov	r2, r3
 8004154:	f7fd fbb4 	bl	80018c0 <_read>
 8004158:	1c43      	adds	r3, r0, #1
 800415a:	d102      	bne.n	8004162 <_read_r+0x1e>
 800415c:	682b      	ldr	r3, [r5, #0]
 800415e:	b103      	cbz	r3, 8004162 <_read_r+0x1e>
 8004160:	6023      	str	r3, [r4, #0]
 8004162:	bd38      	pop	{r3, r4, r5, pc}
 8004164:	20000414 	.word	0x20000414

08004168 <_write_r>:
 8004168:	b538      	push	{r3, r4, r5, lr}
 800416a:	4604      	mov	r4, r0
 800416c:	4608      	mov	r0, r1
 800416e:	4611      	mov	r1, r2
 8004170:	2200      	movs	r2, #0
 8004172:	4d05      	ldr	r5, [pc, #20]	@ (8004188 <_write_r+0x20>)
 8004174:	602a      	str	r2, [r5, #0]
 8004176:	461a      	mov	r2, r3
 8004178:	f7fd fbbf 	bl	80018fa <_write>
 800417c:	1c43      	adds	r3, r0, #1
 800417e:	d102      	bne.n	8004186 <_write_r+0x1e>
 8004180:	682b      	ldr	r3, [r5, #0]
 8004182:	b103      	cbz	r3, 8004186 <_write_r+0x1e>
 8004184:	6023      	str	r3, [r4, #0]
 8004186:	bd38      	pop	{r3, r4, r5, pc}
 8004188:	20000414 	.word	0x20000414

0800418c <__errno>:
 800418c:	4b01      	ldr	r3, [pc, #4]	@ (8004194 <__errno+0x8>)
 800418e:	6818      	ldr	r0, [r3, #0]
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	20000018 	.word	0x20000018

08004198 <__libc_init_array>:
 8004198:	b570      	push	{r4, r5, r6, lr}
 800419a:	2600      	movs	r6, #0
 800419c:	4d0c      	ldr	r5, [pc, #48]	@ (80041d0 <__libc_init_array+0x38>)
 800419e:	4c0d      	ldr	r4, [pc, #52]	@ (80041d4 <__libc_init_array+0x3c>)
 80041a0:	1b64      	subs	r4, r4, r5
 80041a2:	10a4      	asrs	r4, r4, #2
 80041a4:	42a6      	cmp	r6, r4
 80041a6:	d109      	bne.n	80041bc <__libc_init_array+0x24>
 80041a8:	f003 fb68 	bl	800787c <_init>
 80041ac:	2600      	movs	r6, #0
 80041ae:	4d0a      	ldr	r5, [pc, #40]	@ (80041d8 <__libc_init_array+0x40>)
 80041b0:	4c0a      	ldr	r4, [pc, #40]	@ (80041dc <__libc_init_array+0x44>)
 80041b2:	1b64      	subs	r4, r4, r5
 80041b4:	10a4      	asrs	r4, r4, #2
 80041b6:	42a6      	cmp	r6, r4
 80041b8:	d105      	bne.n	80041c6 <__libc_init_array+0x2e>
 80041ba:	bd70      	pop	{r4, r5, r6, pc}
 80041bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80041c0:	4798      	blx	r3
 80041c2:	3601      	adds	r6, #1
 80041c4:	e7ee      	b.n	80041a4 <__libc_init_array+0xc>
 80041c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80041ca:	4798      	blx	r3
 80041cc:	3601      	adds	r6, #1
 80041ce:	e7f2      	b.n	80041b6 <__libc_init_array+0x1e>
 80041d0:	08007d50 	.word	0x08007d50
 80041d4:	08007d50 	.word	0x08007d50
 80041d8:	08007d50 	.word	0x08007d50
 80041dc:	08007d54 	.word	0x08007d54

080041e0 <__retarget_lock_init_recursive>:
 80041e0:	4770      	bx	lr

080041e2 <__retarget_lock_acquire_recursive>:
 80041e2:	4770      	bx	lr

080041e4 <__retarget_lock_release_recursive>:
 80041e4:	4770      	bx	lr

080041e6 <memchr>:
 80041e6:	4603      	mov	r3, r0
 80041e8:	b510      	push	{r4, lr}
 80041ea:	b2c9      	uxtb	r1, r1
 80041ec:	4402      	add	r2, r0
 80041ee:	4293      	cmp	r3, r2
 80041f0:	4618      	mov	r0, r3
 80041f2:	d101      	bne.n	80041f8 <memchr+0x12>
 80041f4:	2000      	movs	r0, #0
 80041f6:	e003      	b.n	8004200 <memchr+0x1a>
 80041f8:	7804      	ldrb	r4, [r0, #0]
 80041fa:	3301      	adds	r3, #1
 80041fc:	428c      	cmp	r4, r1
 80041fe:	d1f6      	bne.n	80041ee <memchr+0x8>
 8004200:	bd10      	pop	{r4, pc}
	...

08004204 <nanf>:
 8004204:	4800      	ldr	r0, [pc, #0]	@ (8004208 <nanf+0x4>)
 8004206:	4770      	bx	lr
 8004208:	7fc00000 	.word	0x7fc00000

0800420c <quorem>:
 800420c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004210:	6903      	ldr	r3, [r0, #16]
 8004212:	690c      	ldr	r4, [r1, #16]
 8004214:	4607      	mov	r7, r0
 8004216:	42a3      	cmp	r3, r4
 8004218:	db7e      	blt.n	8004318 <quorem+0x10c>
 800421a:	3c01      	subs	r4, #1
 800421c:	00a3      	lsls	r3, r4, #2
 800421e:	f100 0514 	add.w	r5, r0, #20
 8004222:	f101 0814 	add.w	r8, r1, #20
 8004226:	9300      	str	r3, [sp, #0]
 8004228:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800422c:	9301      	str	r3, [sp, #4]
 800422e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004232:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004236:	3301      	adds	r3, #1
 8004238:	429a      	cmp	r2, r3
 800423a:	fbb2 f6f3 	udiv	r6, r2, r3
 800423e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004242:	d32e      	bcc.n	80042a2 <quorem+0x96>
 8004244:	f04f 0a00 	mov.w	sl, #0
 8004248:	46c4      	mov	ip, r8
 800424a:	46ae      	mov	lr, r5
 800424c:	46d3      	mov	fp, sl
 800424e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004252:	b298      	uxth	r0, r3
 8004254:	fb06 a000 	mla	r0, r6, r0, sl
 8004258:	0c1b      	lsrs	r3, r3, #16
 800425a:	0c02      	lsrs	r2, r0, #16
 800425c:	fb06 2303 	mla	r3, r6, r3, r2
 8004260:	f8de 2000 	ldr.w	r2, [lr]
 8004264:	b280      	uxth	r0, r0
 8004266:	b292      	uxth	r2, r2
 8004268:	1a12      	subs	r2, r2, r0
 800426a:	445a      	add	r2, fp
 800426c:	f8de 0000 	ldr.w	r0, [lr]
 8004270:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004274:	b29b      	uxth	r3, r3
 8004276:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800427a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800427e:	b292      	uxth	r2, r2
 8004280:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004284:	45e1      	cmp	r9, ip
 8004286:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800428a:	f84e 2b04 	str.w	r2, [lr], #4
 800428e:	d2de      	bcs.n	800424e <quorem+0x42>
 8004290:	9b00      	ldr	r3, [sp, #0]
 8004292:	58eb      	ldr	r3, [r5, r3]
 8004294:	b92b      	cbnz	r3, 80042a2 <quorem+0x96>
 8004296:	9b01      	ldr	r3, [sp, #4]
 8004298:	3b04      	subs	r3, #4
 800429a:	429d      	cmp	r5, r3
 800429c:	461a      	mov	r2, r3
 800429e:	d32f      	bcc.n	8004300 <quorem+0xf4>
 80042a0:	613c      	str	r4, [r7, #16]
 80042a2:	4638      	mov	r0, r7
 80042a4:	f001 f9c4 	bl	8005630 <__mcmp>
 80042a8:	2800      	cmp	r0, #0
 80042aa:	db25      	blt.n	80042f8 <quorem+0xec>
 80042ac:	4629      	mov	r1, r5
 80042ae:	2000      	movs	r0, #0
 80042b0:	f858 2b04 	ldr.w	r2, [r8], #4
 80042b4:	f8d1 c000 	ldr.w	ip, [r1]
 80042b8:	fa1f fe82 	uxth.w	lr, r2
 80042bc:	fa1f f38c 	uxth.w	r3, ip
 80042c0:	eba3 030e 	sub.w	r3, r3, lr
 80042c4:	4403      	add	r3, r0
 80042c6:	0c12      	lsrs	r2, r2, #16
 80042c8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80042cc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80042d6:	45c1      	cmp	r9, r8
 80042d8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80042dc:	f841 3b04 	str.w	r3, [r1], #4
 80042e0:	d2e6      	bcs.n	80042b0 <quorem+0xa4>
 80042e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80042e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80042ea:	b922      	cbnz	r2, 80042f6 <quorem+0xea>
 80042ec:	3b04      	subs	r3, #4
 80042ee:	429d      	cmp	r5, r3
 80042f0:	461a      	mov	r2, r3
 80042f2:	d30b      	bcc.n	800430c <quorem+0x100>
 80042f4:	613c      	str	r4, [r7, #16]
 80042f6:	3601      	adds	r6, #1
 80042f8:	4630      	mov	r0, r6
 80042fa:	b003      	add	sp, #12
 80042fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004300:	6812      	ldr	r2, [r2, #0]
 8004302:	3b04      	subs	r3, #4
 8004304:	2a00      	cmp	r2, #0
 8004306:	d1cb      	bne.n	80042a0 <quorem+0x94>
 8004308:	3c01      	subs	r4, #1
 800430a:	e7c6      	b.n	800429a <quorem+0x8e>
 800430c:	6812      	ldr	r2, [r2, #0]
 800430e:	3b04      	subs	r3, #4
 8004310:	2a00      	cmp	r2, #0
 8004312:	d1ef      	bne.n	80042f4 <quorem+0xe8>
 8004314:	3c01      	subs	r4, #1
 8004316:	e7ea      	b.n	80042ee <quorem+0xe2>
 8004318:	2000      	movs	r0, #0
 800431a:	e7ee      	b.n	80042fa <quorem+0xee>
 800431c:	0000      	movs	r0, r0
	...

08004320 <_dtoa_r>:
 8004320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004324:	4614      	mov	r4, r2
 8004326:	461d      	mov	r5, r3
 8004328:	69c7      	ldr	r7, [r0, #28]
 800432a:	b097      	sub	sp, #92	@ 0x5c
 800432c:	4683      	mov	fp, r0
 800432e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004332:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004334:	b97f      	cbnz	r7, 8004356 <_dtoa_r+0x36>
 8004336:	2010      	movs	r0, #16
 8004338:	f000 fe02 	bl	8004f40 <malloc>
 800433c:	4602      	mov	r2, r0
 800433e:	f8cb 001c 	str.w	r0, [fp, #28]
 8004342:	b920      	cbnz	r0, 800434e <_dtoa_r+0x2e>
 8004344:	21ef      	movs	r1, #239	@ 0xef
 8004346:	4ba8      	ldr	r3, [pc, #672]	@ (80045e8 <_dtoa_r+0x2c8>)
 8004348:	48a8      	ldr	r0, [pc, #672]	@ (80045ec <_dtoa_r+0x2cc>)
 800434a:	f002 fc23 	bl	8006b94 <__assert_func>
 800434e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004352:	6007      	str	r7, [r0, #0]
 8004354:	60c7      	str	r7, [r0, #12]
 8004356:	f8db 301c 	ldr.w	r3, [fp, #28]
 800435a:	6819      	ldr	r1, [r3, #0]
 800435c:	b159      	cbz	r1, 8004376 <_dtoa_r+0x56>
 800435e:	685a      	ldr	r2, [r3, #4]
 8004360:	2301      	movs	r3, #1
 8004362:	4093      	lsls	r3, r2
 8004364:	604a      	str	r2, [r1, #4]
 8004366:	608b      	str	r3, [r1, #8]
 8004368:	4658      	mov	r0, fp
 800436a:	f000 fedf 	bl	800512c <_Bfree>
 800436e:	2200      	movs	r2, #0
 8004370:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004374:	601a      	str	r2, [r3, #0]
 8004376:	1e2b      	subs	r3, r5, #0
 8004378:	bfaf      	iteee	ge
 800437a:	2300      	movge	r3, #0
 800437c:	2201      	movlt	r2, #1
 800437e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004382:	9303      	strlt	r3, [sp, #12]
 8004384:	bfa8      	it	ge
 8004386:	6033      	strge	r3, [r6, #0]
 8004388:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800438c:	4b98      	ldr	r3, [pc, #608]	@ (80045f0 <_dtoa_r+0x2d0>)
 800438e:	bfb8      	it	lt
 8004390:	6032      	strlt	r2, [r6, #0]
 8004392:	ea33 0308 	bics.w	r3, r3, r8
 8004396:	d112      	bne.n	80043be <_dtoa_r+0x9e>
 8004398:	f242 730f 	movw	r3, #9999	@ 0x270f
 800439c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800439e:	6013      	str	r3, [r2, #0]
 80043a0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80043a4:	4323      	orrs	r3, r4
 80043a6:	f000 8550 	beq.w	8004e4a <_dtoa_r+0xb2a>
 80043aa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80043ac:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80045f4 <_dtoa_r+0x2d4>
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f000 8552 	beq.w	8004e5a <_dtoa_r+0xb3a>
 80043b6:	f10a 0303 	add.w	r3, sl, #3
 80043ba:	f000 bd4c 	b.w	8004e56 <_dtoa_r+0xb36>
 80043be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80043c2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80043c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80043ca:	2200      	movs	r2, #0
 80043cc:	2300      	movs	r3, #0
 80043ce:	f7fc faeb 	bl	80009a8 <__aeabi_dcmpeq>
 80043d2:	4607      	mov	r7, r0
 80043d4:	b158      	cbz	r0, 80043ee <_dtoa_r+0xce>
 80043d6:	2301      	movs	r3, #1
 80043d8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80043da:	6013      	str	r3, [r2, #0]
 80043dc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80043de:	b113      	cbz	r3, 80043e6 <_dtoa_r+0xc6>
 80043e0:	4b85      	ldr	r3, [pc, #532]	@ (80045f8 <_dtoa_r+0x2d8>)
 80043e2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80043e4:	6013      	str	r3, [r2, #0]
 80043e6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80045fc <_dtoa_r+0x2dc>
 80043ea:	f000 bd36 	b.w	8004e5a <_dtoa_r+0xb3a>
 80043ee:	ab14      	add	r3, sp, #80	@ 0x50
 80043f0:	9301      	str	r3, [sp, #4]
 80043f2:	ab15      	add	r3, sp, #84	@ 0x54
 80043f4:	9300      	str	r3, [sp, #0]
 80043f6:	4658      	mov	r0, fp
 80043f8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80043fc:	f001 fa30 	bl	8005860 <__d2b>
 8004400:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004404:	4681      	mov	r9, r0
 8004406:	2e00      	cmp	r6, #0
 8004408:	d077      	beq.n	80044fa <_dtoa_r+0x1da>
 800440a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800440e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004410:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004414:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004418:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800441c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004420:	9712      	str	r7, [sp, #72]	@ 0x48
 8004422:	4619      	mov	r1, r3
 8004424:	2200      	movs	r2, #0
 8004426:	4b76      	ldr	r3, [pc, #472]	@ (8004600 <_dtoa_r+0x2e0>)
 8004428:	f7fb fe9e 	bl	8000168 <__aeabi_dsub>
 800442c:	a368      	add	r3, pc, #416	@ (adr r3, 80045d0 <_dtoa_r+0x2b0>)
 800442e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004432:	f7fc f851 	bl	80004d8 <__aeabi_dmul>
 8004436:	a368      	add	r3, pc, #416	@ (adr r3, 80045d8 <_dtoa_r+0x2b8>)
 8004438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800443c:	f7fb fe96 	bl	800016c <__adddf3>
 8004440:	4604      	mov	r4, r0
 8004442:	4630      	mov	r0, r6
 8004444:	460d      	mov	r5, r1
 8004446:	f7fb ffdd 	bl	8000404 <__aeabi_i2d>
 800444a:	a365      	add	r3, pc, #404	@ (adr r3, 80045e0 <_dtoa_r+0x2c0>)
 800444c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004450:	f7fc f842 	bl	80004d8 <__aeabi_dmul>
 8004454:	4602      	mov	r2, r0
 8004456:	460b      	mov	r3, r1
 8004458:	4620      	mov	r0, r4
 800445a:	4629      	mov	r1, r5
 800445c:	f7fb fe86 	bl	800016c <__adddf3>
 8004460:	4604      	mov	r4, r0
 8004462:	460d      	mov	r5, r1
 8004464:	f7fc fae8 	bl	8000a38 <__aeabi_d2iz>
 8004468:	2200      	movs	r2, #0
 800446a:	4607      	mov	r7, r0
 800446c:	2300      	movs	r3, #0
 800446e:	4620      	mov	r0, r4
 8004470:	4629      	mov	r1, r5
 8004472:	f7fc faa3 	bl	80009bc <__aeabi_dcmplt>
 8004476:	b140      	cbz	r0, 800448a <_dtoa_r+0x16a>
 8004478:	4638      	mov	r0, r7
 800447a:	f7fb ffc3 	bl	8000404 <__aeabi_i2d>
 800447e:	4622      	mov	r2, r4
 8004480:	462b      	mov	r3, r5
 8004482:	f7fc fa91 	bl	80009a8 <__aeabi_dcmpeq>
 8004486:	b900      	cbnz	r0, 800448a <_dtoa_r+0x16a>
 8004488:	3f01      	subs	r7, #1
 800448a:	2f16      	cmp	r7, #22
 800448c:	d853      	bhi.n	8004536 <_dtoa_r+0x216>
 800448e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004492:	4b5c      	ldr	r3, [pc, #368]	@ (8004604 <_dtoa_r+0x2e4>)
 8004494:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800449c:	f7fc fa8e 	bl	80009bc <__aeabi_dcmplt>
 80044a0:	2800      	cmp	r0, #0
 80044a2:	d04a      	beq.n	800453a <_dtoa_r+0x21a>
 80044a4:	2300      	movs	r3, #0
 80044a6:	3f01      	subs	r7, #1
 80044a8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80044aa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80044ac:	1b9b      	subs	r3, r3, r6
 80044ae:	1e5a      	subs	r2, r3, #1
 80044b0:	bf46      	itte	mi
 80044b2:	f1c3 0801 	rsbmi	r8, r3, #1
 80044b6:	2300      	movmi	r3, #0
 80044b8:	f04f 0800 	movpl.w	r8, #0
 80044bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80044be:	bf48      	it	mi
 80044c0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80044c2:	2f00      	cmp	r7, #0
 80044c4:	db3b      	blt.n	800453e <_dtoa_r+0x21e>
 80044c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044c8:	970e      	str	r7, [sp, #56]	@ 0x38
 80044ca:	443b      	add	r3, r7
 80044cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80044ce:	2300      	movs	r3, #0
 80044d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80044d2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80044d4:	2b09      	cmp	r3, #9
 80044d6:	d866      	bhi.n	80045a6 <_dtoa_r+0x286>
 80044d8:	2b05      	cmp	r3, #5
 80044da:	bfc4      	itt	gt
 80044dc:	3b04      	subgt	r3, #4
 80044de:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80044e0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80044e2:	bfc8      	it	gt
 80044e4:	2400      	movgt	r4, #0
 80044e6:	f1a3 0302 	sub.w	r3, r3, #2
 80044ea:	bfd8      	it	le
 80044ec:	2401      	movle	r4, #1
 80044ee:	2b03      	cmp	r3, #3
 80044f0:	d864      	bhi.n	80045bc <_dtoa_r+0x29c>
 80044f2:	e8df f003 	tbb	[pc, r3]
 80044f6:	382b      	.short	0x382b
 80044f8:	5636      	.short	0x5636
 80044fa:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80044fe:	441e      	add	r6, r3
 8004500:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004504:	2b20      	cmp	r3, #32
 8004506:	bfc1      	itttt	gt
 8004508:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800450c:	fa08 f803 	lslgt.w	r8, r8, r3
 8004510:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004514:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004518:	bfd6      	itet	le
 800451a:	f1c3 0320 	rsble	r3, r3, #32
 800451e:	ea48 0003 	orrgt.w	r0, r8, r3
 8004522:	fa04 f003 	lslle.w	r0, r4, r3
 8004526:	f7fb ff5d 	bl	80003e4 <__aeabi_ui2d>
 800452a:	2201      	movs	r2, #1
 800452c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004530:	3e01      	subs	r6, #1
 8004532:	9212      	str	r2, [sp, #72]	@ 0x48
 8004534:	e775      	b.n	8004422 <_dtoa_r+0x102>
 8004536:	2301      	movs	r3, #1
 8004538:	e7b6      	b.n	80044a8 <_dtoa_r+0x188>
 800453a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800453c:	e7b5      	b.n	80044aa <_dtoa_r+0x18a>
 800453e:	427b      	negs	r3, r7
 8004540:	930a      	str	r3, [sp, #40]	@ 0x28
 8004542:	2300      	movs	r3, #0
 8004544:	eba8 0807 	sub.w	r8, r8, r7
 8004548:	930e      	str	r3, [sp, #56]	@ 0x38
 800454a:	e7c2      	b.n	80044d2 <_dtoa_r+0x1b2>
 800454c:	2300      	movs	r3, #0
 800454e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004550:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004552:	2b00      	cmp	r3, #0
 8004554:	dc35      	bgt.n	80045c2 <_dtoa_r+0x2a2>
 8004556:	2301      	movs	r3, #1
 8004558:	461a      	mov	r2, r3
 800455a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800455e:	9221      	str	r2, [sp, #132]	@ 0x84
 8004560:	e00b      	b.n	800457a <_dtoa_r+0x25a>
 8004562:	2301      	movs	r3, #1
 8004564:	e7f3      	b.n	800454e <_dtoa_r+0x22e>
 8004566:	2300      	movs	r3, #0
 8004568:	930b      	str	r3, [sp, #44]	@ 0x2c
 800456a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800456c:	18fb      	adds	r3, r7, r3
 800456e:	9308      	str	r3, [sp, #32]
 8004570:	3301      	adds	r3, #1
 8004572:	2b01      	cmp	r3, #1
 8004574:	9307      	str	r3, [sp, #28]
 8004576:	bfb8      	it	lt
 8004578:	2301      	movlt	r3, #1
 800457a:	2100      	movs	r1, #0
 800457c:	2204      	movs	r2, #4
 800457e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004582:	f102 0514 	add.w	r5, r2, #20
 8004586:	429d      	cmp	r5, r3
 8004588:	d91f      	bls.n	80045ca <_dtoa_r+0x2aa>
 800458a:	6041      	str	r1, [r0, #4]
 800458c:	4658      	mov	r0, fp
 800458e:	f000 fd8d 	bl	80050ac <_Balloc>
 8004592:	4682      	mov	sl, r0
 8004594:	2800      	cmp	r0, #0
 8004596:	d139      	bne.n	800460c <_dtoa_r+0x2ec>
 8004598:	4602      	mov	r2, r0
 800459a:	f240 11af 	movw	r1, #431	@ 0x1af
 800459e:	4b1a      	ldr	r3, [pc, #104]	@ (8004608 <_dtoa_r+0x2e8>)
 80045a0:	e6d2      	b.n	8004348 <_dtoa_r+0x28>
 80045a2:	2301      	movs	r3, #1
 80045a4:	e7e0      	b.n	8004568 <_dtoa_r+0x248>
 80045a6:	2401      	movs	r4, #1
 80045a8:	2300      	movs	r3, #0
 80045aa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80045ac:	9320      	str	r3, [sp, #128]	@ 0x80
 80045ae:	f04f 33ff 	mov.w	r3, #4294967295
 80045b2:	2200      	movs	r2, #0
 80045b4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80045b8:	2312      	movs	r3, #18
 80045ba:	e7d0      	b.n	800455e <_dtoa_r+0x23e>
 80045bc:	2301      	movs	r3, #1
 80045be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80045c0:	e7f5      	b.n	80045ae <_dtoa_r+0x28e>
 80045c2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80045c4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80045c8:	e7d7      	b.n	800457a <_dtoa_r+0x25a>
 80045ca:	3101      	adds	r1, #1
 80045cc:	0052      	lsls	r2, r2, #1
 80045ce:	e7d8      	b.n	8004582 <_dtoa_r+0x262>
 80045d0:	636f4361 	.word	0x636f4361
 80045d4:	3fd287a7 	.word	0x3fd287a7
 80045d8:	8b60c8b3 	.word	0x8b60c8b3
 80045dc:	3fc68a28 	.word	0x3fc68a28
 80045e0:	509f79fb 	.word	0x509f79fb
 80045e4:	3fd34413 	.word	0x3fd34413
 80045e8:	08007960 	.word	0x08007960
 80045ec:	08007977 	.word	0x08007977
 80045f0:	7ff00000 	.word	0x7ff00000
 80045f4:	0800795c 	.word	0x0800795c
 80045f8:	0800792b 	.word	0x0800792b
 80045fc:	0800792a 	.word	0x0800792a
 8004600:	3ff80000 	.word	0x3ff80000
 8004604:	08007a70 	.word	0x08007a70
 8004608:	080079cf 	.word	0x080079cf
 800460c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004610:	6018      	str	r0, [r3, #0]
 8004612:	9b07      	ldr	r3, [sp, #28]
 8004614:	2b0e      	cmp	r3, #14
 8004616:	f200 80a4 	bhi.w	8004762 <_dtoa_r+0x442>
 800461a:	2c00      	cmp	r4, #0
 800461c:	f000 80a1 	beq.w	8004762 <_dtoa_r+0x442>
 8004620:	2f00      	cmp	r7, #0
 8004622:	dd33      	ble.n	800468c <_dtoa_r+0x36c>
 8004624:	4b86      	ldr	r3, [pc, #536]	@ (8004840 <_dtoa_r+0x520>)
 8004626:	f007 020f 	and.w	r2, r7, #15
 800462a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800462e:	05f8      	lsls	r0, r7, #23
 8004630:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004634:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004638:	ea4f 1427 	mov.w	r4, r7, asr #4
 800463c:	d516      	bpl.n	800466c <_dtoa_r+0x34c>
 800463e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004642:	4b80      	ldr	r3, [pc, #512]	@ (8004844 <_dtoa_r+0x524>)
 8004644:	2603      	movs	r6, #3
 8004646:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800464a:	f7fc f86f 	bl	800072c <__aeabi_ddiv>
 800464e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004652:	f004 040f 	and.w	r4, r4, #15
 8004656:	4d7b      	ldr	r5, [pc, #492]	@ (8004844 <_dtoa_r+0x524>)
 8004658:	b954      	cbnz	r4, 8004670 <_dtoa_r+0x350>
 800465a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800465e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004662:	f7fc f863 	bl	800072c <__aeabi_ddiv>
 8004666:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800466a:	e028      	b.n	80046be <_dtoa_r+0x39e>
 800466c:	2602      	movs	r6, #2
 800466e:	e7f2      	b.n	8004656 <_dtoa_r+0x336>
 8004670:	07e1      	lsls	r1, r4, #31
 8004672:	d508      	bpl.n	8004686 <_dtoa_r+0x366>
 8004674:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004678:	e9d5 2300 	ldrd	r2, r3, [r5]
 800467c:	f7fb ff2c 	bl	80004d8 <__aeabi_dmul>
 8004680:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004684:	3601      	adds	r6, #1
 8004686:	1064      	asrs	r4, r4, #1
 8004688:	3508      	adds	r5, #8
 800468a:	e7e5      	b.n	8004658 <_dtoa_r+0x338>
 800468c:	f000 80d2 	beq.w	8004834 <_dtoa_r+0x514>
 8004690:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004694:	427c      	negs	r4, r7
 8004696:	4b6a      	ldr	r3, [pc, #424]	@ (8004840 <_dtoa_r+0x520>)
 8004698:	f004 020f 	and.w	r2, r4, #15
 800469c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80046a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a4:	f7fb ff18 	bl	80004d8 <__aeabi_dmul>
 80046a8:	2602      	movs	r6, #2
 80046aa:	2300      	movs	r3, #0
 80046ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046b0:	4d64      	ldr	r5, [pc, #400]	@ (8004844 <_dtoa_r+0x524>)
 80046b2:	1124      	asrs	r4, r4, #4
 80046b4:	2c00      	cmp	r4, #0
 80046b6:	f040 80b2 	bne.w	800481e <_dtoa_r+0x4fe>
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d1d3      	bne.n	8004666 <_dtoa_r+0x346>
 80046be:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80046c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f000 80b7 	beq.w	8004838 <_dtoa_r+0x518>
 80046ca:	2200      	movs	r2, #0
 80046cc:	4620      	mov	r0, r4
 80046ce:	4629      	mov	r1, r5
 80046d0:	4b5d      	ldr	r3, [pc, #372]	@ (8004848 <_dtoa_r+0x528>)
 80046d2:	f7fc f973 	bl	80009bc <__aeabi_dcmplt>
 80046d6:	2800      	cmp	r0, #0
 80046d8:	f000 80ae 	beq.w	8004838 <_dtoa_r+0x518>
 80046dc:	9b07      	ldr	r3, [sp, #28]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	f000 80aa 	beq.w	8004838 <_dtoa_r+0x518>
 80046e4:	9b08      	ldr	r3, [sp, #32]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	dd37      	ble.n	800475a <_dtoa_r+0x43a>
 80046ea:	1e7b      	subs	r3, r7, #1
 80046ec:	4620      	mov	r0, r4
 80046ee:	9304      	str	r3, [sp, #16]
 80046f0:	2200      	movs	r2, #0
 80046f2:	4629      	mov	r1, r5
 80046f4:	4b55      	ldr	r3, [pc, #340]	@ (800484c <_dtoa_r+0x52c>)
 80046f6:	f7fb feef 	bl	80004d8 <__aeabi_dmul>
 80046fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046fe:	9c08      	ldr	r4, [sp, #32]
 8004700:	3601      	adds	r6, #1
 8004702:	4630      	mov	r0, r6
 8004704:	f7fb fe7e 	bl	8000404 <__aeabi_i2d>
 8004708:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800470c:	f7fb fee4 	bl	80004d8 <__aeabi_dmul>
 8004710:	2200      	movs	r2, #0
 8004712:	4b4f      	ldr	r3, [pc, #316]	@ (8004850 <_dtoa_r+0x530>)
 8004714:	f7fb fd2a 	bl	800016c <__adddf3>
 8004718:	4605      	mov	r5, r0
 800471a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800471e:	2c00      	cmp	r4, #0
 8004720:	f040 809a 	bne.w	8004858 <_dtoa_r+0x538>
 8004724:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004728:	2200      	movs	r2, #0
 800472a:	4b4a      	ldr	r3, [pc, #296]	@ (8004854 <_dtoa_r+0x534>)
 800472c:	f7fb fd1c 	bl	8000168 <__aeabi_dsub>
 8004730:	4602      	mov	r2, r0
 8004732:	460b      	mov	r3, r1
 8004734:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004738:	462a      	mov	r2, r5
 800473a:	4633      	mov	r3, r6
 800473c:	f7fc f95c 	bl	80009f8 <__aeabi_dcmpgt>
 8004740:	2800      	cmp	r0, #0
 8004742:	f040 828e 	bne.w	8004c62 <_dtoa_r+0x942>
 8004746:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800474a:	462a      	mov	r2, r5
 800474c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004750:	f7fc f934 	bl	80009bc <__aeabi_dcmplt>
 8004754:	2800      	cmp	r0, #0
 8004756:	f040 8127 	bne.w	80049a8 <_dtoa_r+0x688>
 800475a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800475e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004762:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004764:	2b00      	cmp	r3, #0
 8004766:	f2c0 8163 	blt.w	8004a30 <_dtoa_r+0x710>
 800476a:	2f0e      	cmp	r7, #14
 800476c:	f300 8160 	bgt.w	8004a30 <_dtoa_r+0x710>
 8004770:	4b33      	ldr	r3, [pc, #204]	@ (8004840 <_dtoa_r+0x520>)
 8004772:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004776:	e9d3 3400 	ldrd	r3, r4, [r3]
 800477a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800477e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004780:	2b00      	cmp	r3, #0
 8004782:	da03      	bge.n	800478c <_dtoa_r+0x46c>
 8004784:	9b07      	ldr	r3, [sp, #28]
 8004786:	2b00      	cmp	r3, #0
 8004788:	f340 8100 	ble.w	800498c <_dtoa_r+0x66c>
 800478c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004790:	4656      	mov	r6, sl
 8004792:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004796:	4620      	mov	r0, r4
 8004798:	4629      	mov	r1, r5
 800479a:	f7fb ffc7 	bl	800072c <__aeabi_ddiv>
 800479e:	f7fc f94b 	bl	8000a38 <__aeabi_d2iz>
 80047a2:	4680      	mov	r8, r0
 80047a4:	f7fb fe2e 	bl	8000404 <__aeabi_i2d>
 80047a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047ac:	f7fb fe94 	bl	80004d8 <__aeabi_dmul>
 80047b0:	4602      	mov	r2, r0
 80047b2:	460b      	mov	r3, r1
 80047b4:	4620      	mov	r0, r4
 80047b6:	4629      	mov	r1, r5
 80047b8:	f7fb fcd6 	bl	8000168 <__aeabi_dsub>
 80047bc:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80047c0:	9d07      	ldr	r5, [sp, #28]
 80047c2:	f806 4b01 	strb.w	r4, [r6], #1
 80047c6:	eba6 040a 	sub.w	r4, r6, sl
 80047ca:	42a5      	cmp	r5, r4
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	f040 8116 	bne.w	8004a00 <_dtoa_r+0x6e0>
 80047d4:	f7fb fcca 	bl	800016c <__adddf3>
 80047d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047dc:	4604      	mov	r4, r0
 80047de:	460d      	mov	r5, r1
 80047e0:	f7fc f90a 	bl	80009f8 <__aeabi_dcmpgt>
 80047e4:	2800      	cmp	r0, #0
 80047e6:	f040 80f8 	bne.w	80049da <_dtoa_r+0x6ba>
 80047ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047ee:	4620      	mov	r0, r4
 80047f0:	4629      	mov	r1, r5
 80047f2:	f7fc f8d9 	bl	80009a8 <__aeabi_dcmpeq>
 80047f6:	b118      	cbz	r0, 8004800 <_dtoa_r+0x4e0>
 80047f8:	f018 0f01 	tst.w	r8, #1
 80047fc:	f040 80ed 	bne.w	80049da <_dtoa_r+0x6ba>
 8004800:	4649      	mov	r1, r9
 8004802:	4658      	mov	r0, fp
 8004804:	f000 fc92 	bl	800512c <_Bfree>
 8004808:	2300      	movs	r3, #0
 800480a:	7033      	strb	r3, [r6, #0]
 800480c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800480e:	3701      	adds	r7, #1
 8004810:	601f      	str	r7, [r3, #0]
 8004812:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004814:	2b00      	cmp	r3, #0
 8004816:	f000 8320 	beq.w	8004e5a <_dtoa_r+0xb3a>
 800481a:	601e      	str	r6, [r3, #0]
 800481c:	e31d      	b.n	8004e5a <_dtoa_r+0xb3a>
 800481e:	07e2      	lsls	r2, r4, #31
 8004820:	d505      	bpl.n	800482e <_dtoa_r+0x50e>
 8004822:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004826:	f7fb fe57 	bl	80004d8 <__aeabi_dmul>
 800482a:	2301      	movs	r3, #1
 800482c:	3601      	adds	r6, #1
 800482e:	1064      	asrs	r4, r4, #1
 8004830:	3508      	adds	r5, #8
 8004832:	e73f      	b.n	80046b4 <_dtoa_r+0x394>
 8004834:	2602      	movs	r6, #2
 8004836:	e742      	b.n	80046be <_dtoa_r+0x39e>
 8004838:	9c07      	ldr	r4, [sp, #28]
 800483a:	9704      	str	r7, [sp, #16]
 800483c:	e761      	b.n	8004702 <_dtoa_r+0x3e2>
 800483e:	bf00      	nop
 8004840:	08007a70 	.word	0x08007a70
 8004844:	08007a48 	.word	0x08007a48
 8004848:	3ff00000 	.word	0x3ff00000
 800484c:	40240000 	.word	0x40240000
 8004850:	401c0000 	.word	0x401c0000
 8004854:	40140000 	.word	0x40140000
 8004858:	4b70      	ldr	r3, [pc, #448]	@ (8004a1c <_dtoa_r+0x6fc>)
 800485a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800485c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004860:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004864:	4454      	add	r4, sl
 8004866:	2900      	cmp	r1, #0
 8004868:	d045      	beq.n	80048f6 <_dtoa_r+0x5d6>
 800486a:	2000      	movs	r0, #0
 800486c:	496c      	ldr	r1, [pc, #432]	@ (8004a20 <_dtoa_r+0x700>)
 800486e:	f7fb ff5d 	bl	800072c <__aeabi_ddiv>
 8004872:	4633      	mov	r3, r6
 8004874:	462a      	mov	r2, r5
 8004876:	f7fb fc77 	bl	8000168 <__aeabi_dsub>
 800487a:	4656      	mov	r6, sl
 800487c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004880:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004884:	f7fc f8d8 	bl	8000a38 <__aeabi_d2iz>
 8004888:	4605      	mov	r5, r0
 800488a:	f7fb fdbb 	bl	8000404 <__aeabi_i2d>
 800488e:	4602      	mov	r2, r0
 8004890:	460b      	mov	r3, r1
 8004892:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004896:	f7fb fc67 	bl	8000168 <__aeabi_dsub>
 800489a:	4602      	mov	r2, r0
 800489c:	460b      	mov	r3, r1
 800489e:	3530      	adds	r5, #48	@ 0x30
 80048a0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80048a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80048a8:	f806 5b01 	strb.w	r5, [r6], #1
 80048ac:	f7fc f886 	bl	80009bc <__aeabi_dcmplt>
 80048b0:	2800      	cmp	r0, #0
 80048b2:	d163      	bne.n	800497c <_dtoa_r+0x65c>
 80048b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80048b8:	2000      	movs	r0, #0
 80048ba:	495a      	ldr	r1, [pc, #360]	@ (8004a24 <_dtoa_r+0x704>)
 80048bc:	f7fb fc54 	bl	8000168 <__aeabi_dsub>
 80048c0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80048c4:	f7fc f87a 	bl	80009bc <__aeabi_dcmplt>
 80048c8:	2800      	cmp	r0, #0
 80048ca:	f040 8087 	bne.w	80049dc <_dtoa_r+0x6bc>
 80048ce:	42a6      	cmp	r6, r4
 80048d0:	f43f af43 	beq.w	800475a <_dtoa_r+0x43a>
 80048d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80048d8:	2200      	movs	r2, #0
 80048da:	4b53      	ldr	r3, [pc, #332]	@ (8004a28 <_dtoa_r+0x708>)
 80048dc:	f7fb fdfc 	bl	80004d8 <__aeabi_dmul>
 80048e0:	2200      	movs	r2, #0
 80048e2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80048e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048ea:	4b4f      	ldr	r3, [pc, #316]	@ (8004a28 <_dtoa_r+0x708>)
 80048ec:	f7fb fdf4 	bl	80004d8 <__aeabi_dmul>
 80048f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048f4:	e7c4      	b.n	8004880 <_dtoa_r+0x560>
 80048f6:	4631      	mov	r1, r6
 80048f8:	4628      	mov	r0, r5
 80048fa:	f7fb fded 	bl	80004d8 <__aeabi_dmul>
 80048fe:	4656      	mov	r6, sl
 8004900:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004904:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004906:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800490a:	f7fc f895 	bl	8000a38 <__aeabi_d2iz>
 800490e:	4605      	mov	r5, r0
 8004910:	f7fb fd78 	bl	8000404 <__aeabi_i2d>
 8004914:	4602      	mov	r2, r0
 8004916:	460b      	mov	r3, r1
 8004918:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800491c:	f7fb fc24 	bl	8000168 <__aeabi_dsub>
 8004920:	4602      	mov	r2, r0
 8004922:	460b      	mov	r3, r1
 8004924:	3530      	adds	r5, #48	@ 0x30
 8004926:	f806 5b01 	strb.w	r5, [r6], #1
 800492a:	42a6      	cmp	r6, r4
 800492c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004930:	f04f 0200 	mov.w	r2, #0
 8004934:	d124      	bne.n	8004980 <_dtoa_r+0x660>
 8004936:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800493a:	4b39      	ldr	r3, [pc, #228]	@ (8004a20 <_dtoa_r+0x700>)
 800493c:	f7fb fc16 	bl	800016c <__adddf3>
 8004940:	4602      	mov	r2, r0
 8004942:	460b      	mov	r3, r1
 8004944:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004948:	f7fc f856 	bl	80009f8 <__aeabi_dcmpgt>
 800494c:	2800      	cmp	r0, #0
 800494e:	d145      	bne.n	80049dc <_dtoa_r+0x6bc>
 8004950:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004954:	2000      	movs	r0, #0
 8004956:	4932      	ldr	r1, [pc, #200]	@ (8004a20 <_dtoa_r+0x700>)
 8004958:	f7fb fc06 	bl	8000168 <__aeabi_dsub>
 800495c:	4602      	mov	r2, r0
 800495e:	460b      	mov	r3, r1
 8004960:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004964:	f7fc f82a 	bl	80009bc <__aeabi_dcmplt>
 8004968:	2800      	cmp	r0, #0
 800496a:	f43f aef6 	beq.w	800475a <_dtoa_r+0x43a>
 800496e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004970:	1e73      	subs	r3, r6, #1
 8004972:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004974:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004978:	2b30      	cmp	r3, #48	@ 0x30
 800497a:	d0f8      	beq.n	800496e <_dtoa_r+0x64e>
 800497c:	9f04      	ldr	r7, [sp, #16]
 800497e:	e73f      	b.n	8004800 <_dtoa_r+0x4e0>
 8004980:	4b29      	ldr	r3, [pc, #164]	@ (8004a28 <_dtoa_r+0x708>)
 8004982:	f7fb fda9 	bl	80004d8 <__aeabi_dmul>
 8004986:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800498a:	e7bc      	b.n	8004906 <_dtoa_r+0x5e6>
 800498c:	d10c      	bne.n	80049a8 <_dtoa_r+0x688>
 800498e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004992:	2200      	movs	r2, #0
 8004994:	4b25      	ldr	r3, [pc, #148]	@ (8004a2c <_dtoa_r+0x70c>)
 8004996:	f7fb fd9f 	bl	80004d8 <__aeabi_dmul>
 800499a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800499e:	f7fc f821 	bl	80009e4 <__aeabi_dcmpge>
 80049a2:	2800      	cmp	r0, #0
 80049a4:	f000 815b 	beq.w	8004c5e <_dtoa_r+0x93e>
 80049a8:	2400      	movs	r4, #0
 80049aa:	4625      	mov	r5, r4
 80049ac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80049ae:	4656      	mov	r6, sl
 80049b0:	43db      	mvns	r3, r3
 80049b2:	9304      	str	r3, [sp, #16]
 80049b4:	2700      	movs	r7, #0
 80049b6:	4621      	mov	r1, r4
 80049b8:	4658      	mov	r0, fp
 80049ba:	f000 fbb7 	bl	800512c <_Bfree>
 80049be:	2d00      	cmp	r5, #0
 80049c0:	d0dc      	beq.n	800497c <_dtoa_r+0x65c>
 80049c2:	b12f      	cbz	r7, 80049d0 <_dtoa_r+0x6b0>
 80049c4:	42af      	cmp	r7, r5
 80049c6:	d003      	beq.n	80049d0 <_dtoa_r+0x6b0>
 80049c8:	4639      	mov	r1, r7
 80049ca:	4658      	mov	r0, fp
 80049cc:	f000 fbae 	bl	800512c <_Bfree>
 80049d0:	4629      	mov	r1, r5
 80049d2:	4658      	mov	r0, fp
 80049d4:	f000 fbaa 	bl	800512c <_Bfree>
 80049d8:	e7d0      	b.n	800497c <_dtoa_r+0x65c>
 80049da:	9704      	str	r7, [sp, #16]
 80049dc:	4633      	mov	r3, r6
 80049de:	461e      	mov	r6, r3
 80049e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80049e4:	2a39      	cmp	r2, #57	@ 0x39
 80049e6:	d107      	bne.n	80049f8 <_dtoa_r+0x6d8>
 80049e8:	459a      	cmp	sl, r3
 80049ea:	d1f8      	bne.n	80049de <_dtoa_r+0x6be>
 80049ec:	9a04      	ldr	r2, [sp, #16]
 80049ee:	3201      	adds	r2, #1
 80049f0:	9204      	str	r2, [sp, #16]
 80049f2:	2230      	movs	r2, #48	@ 0x30
 80049f4:	f88a 2000 	strb.w	r2, [sl]
 80049f8:	781a      	ldrb	r2, [r3, #0]
 80049fa:	3201      	adds	r2, #1
 80049fc:	701a      	strb	r2, [r3, #0]
 80049fe:	e7bd      	b.n	800497c <_dtoa_r+0x65c>
 8004a00:	2200      	movs	r2, #0
 8004a02:	4b09      	ldr	r3, [pc, #36]	@ (8004a28 <_dtoa_r+0x708>)
 8004a04:	f7fb fd68 	bl	80004d8 <__aeabi_dmul>
 8004a08:	2200      	movs	r2, #0
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	4604      	mov	r4, r0
 8004a0e:	460d      	mov	r5, r1
 8004a10:	f7fb ffca 	bl	80009a8 <__aeabi_dcmpeq>
 8004a14:	2800      	cmp	r0, #0
 8004a16:	f43f aebc 	beq.w	8004792 <_dtoa_r+0x472>
 8004a1a:	e6f1      	b.n	8004800 <_dtoa_r+0x4e0>
 8004a1c:	08007a70 	.word	0x08007a70
 8004a20:	3fe00000 	.word	0x3fe00000
 8004a24:	3ff00000 	.word	0x3ff00000
 8004a28:	40240000 	.word	0x40240000
 8004a2c:	40140000 	.word	0x40140000
 8004a30:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004a32:	2a00      	cmp	r2, #0
 8004a34:	f000 80db 	beq.w	8004bee <_dtoa_r+0x8ce>
 8004a38:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004a3a:	2a01      	cmp	r2, #1
 8004a3c:	f300 80bf 	bgt.w	8004bbe <_dtoa_r+0x89e>
 8004a40:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004a42:	2a00      	cmp	r2, #0
 8004a44:	f000 80b7 	beq.w	8004bb6 <_dtoa_r+0x896>
 8004a48:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004a4c:	4646      	mov	r6, r8
 8004a4e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004a50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a52:	2101      	movs	r1, #1
 8004a54:	441a      	add	r2, r3
 8004a56:	4658      	mov	r0, fp
 8004a58:	4498      	add	r8, r3
 8004a5a:	9209      	str	r2, [sp, #36]	@ 0x24
 8004a5c:	f000 fc64 	bl	8005328 <__i2b>
 8004a60:	4605      	mov	r5, r0
 8004a62:	b15e      	cbz	r6, 8004a7c <_dtoa_r+0x75c>
 8004a64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	dd08      	ble.n	8004a7c <_dtoa_r+0x75c>
 8004a6a:	42b3      	cmp	r3, r6
 8004a6c:	bfa8      	it	ge
 8004a6e:	4633      	movge	r3, r6
 8004a70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a72:	eba8 0803 	sub.w	r8, r8, r3
 8004a76:	1af6      	subs	r6, r6, r3
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a7e:	b1f3      	cbz	r3, 8004abe <_dtoa_r+0x79e>
 8004a80:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	f000 80b7 	beq.w	8004bf6 <_dtoa_r+0x8d6>
 8004a88:	b18c      	cbz	r4, 8004aae <_dtoa_r+0x78e>
 8004a8a:	4629      	mov	r1, r5
 8004a8c:	4622      	mov	r2, r4
 8004a8e:	4658      	mov	r0, fp
 8004a90:	f000 fd08 	bl	80054a4 <__pow5mult>
 8004a94:	464a      	mov	r2, r9
 8004a96:	4601      	mov	r1, r0
 8004a98:	4605      	mov	r5, r0
 8004a9a:	4658      	mov	r0, fp
 8004a9c:	f000 fc5a 	bl	8005354 <__multiply>
 8004aa0:	4649      	mov	r1, r9
 8004aa2:	9004      	str	r0, [sp, #16]
 8004aa4:	4658      	mov	r0, fp
 8004aa6:	f000 fb41 	bl	800512c <_Bfree>
 8004aaa:	9b04      	ldr	r3, [sp, #16]
 8004aac:	4699      	mov	r9, r3
 8004aae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ab0:	1b1a      	subs	r2, r3, r4
 8004ab2:	d004      	beq.n	8004abe <_dtoa_r+0x79e>
 8004ab4:	4649      	mov	r1, r9
 8004ab6:	4658      	mov	r0, fp
 8004ab8:	f000 fcf4 	bl	80054a4 <__pow5mult>
 8004abc:	4681      	mov	r9, r0
 8004abe:	2101      	movs	r1, #1
 8004ac0:	4658      	mov	r0, fp
 8004ac2:	f000 fc31 	bl	8005328 <__i2b>
 8004ac6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ac8:	4604      	mov	r4, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	f000 81c9 	beq.w	8004e62 <_dtoa_r+0xb42>
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	4601      	mov	r1, r0
 8004ad4:	4658      	mov	r0, fp
 8004ad6:	f000 fce5 	bl	80054a4 <__pow5mult>
 8004ada:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004adc:	4604      	mov	r4, r0
 8004ade:	2b01      	cmp	r3, #1
 8004ae0:	f300 808f 	bgt.w	8004c02 <_dtoa_r+0x8e2>
 8004ae4:	9b02      	ldr	r3, [sp, #8]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	f040 8087 	bne.w	8004bfa <_dtoa_r+0x8da>
 8004aec:	9b03      	ldr	r3, [sp, #12]
 8004aee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	f040 8083 	bne.w	8004bfe <_dtoa_r+0x8de>
 8004af8:	9b03      	ldr	r3, [sp, #12]
 8004afa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004afe:	0d1b      	lsrs	r3, r3, #20
 8004b00:	051b      	lsls	r3, r3, #20
 8004b02:	b12b      	cbz	r3, 8004b10 <_dtoa_r+0x7f0>
 8004b04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b06:	f108 0801 	add.w	r8, r8, #1
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b0e:	2301      	movs	r3, #1
 8004b10:	930a      	str	r3, [sp, #40]	@ 0x28
 8004b12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f000 81aa 	beq.w	8004e6e <_dtoa_r+0xb4e>
 8004b1a:	6923      	ldr	r3, [r4, #16]
 8004b1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004b20:	6918      	ldr	r0, [r3, #16]
 8004b22:	f000 fbb5 	bl	8005290 <__hi0bits>
 8004b26:	f1c0 0020 	rsb	r0, r0, #32
 8004b2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b2c:	4418      	add	r0, r3
 8004b2e:	f010 001f 	ands.w	r0, r0, #31
 8004b32:	d071      	beq.n	8004c18 <_dtoa_r+0x8f8>
 8004b34:	f1c0 0320 	rsb	r3, r0, #32
 8004b38:	2b04      	cmp	r3, #4
 8004b3a:	dd65      	ble.n	8004c08 <_dtoa_r+0x8e8>
 8004b3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b3e:	f1c0 001c 	rsb	r0, r0, #28
 8004b42:	4403      	add	r3, r0
 8004b44:	4480      	add	r8, r0
 8004b46:	4406      	add	r6, r0
 8004b48:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b4a:	f1b8 0f00 	cmp.w	r8, #0
 8004b4e:	dd05      	ble.n	8004b5c <_dtoa_r+0x83c>
 8004b50:	4649      	mov	r1, r9
 8004b52:	4642      	mov	r2, r8
 8004b54:	4658      	mov	r0, fp
 8004b56:	f000 fcff 	bl	8005558 <__lshift>
 8004b5a:	4681      	mov	r9, r0
 8004b5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	dd05      	ble.n	8004b6e <_dtoa_r+0x84e>
 8004b62:	4621      	mov	r1, r4
 8004b64:	461a      	mov	r2, r3
 8004b66:	4658      	mov	r0, fp
 8004b68:	f000 fcf6 	bl	8005558 <__lshift>
 8004b6c:	4604      	mov	r4, r0
 8004b6e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d053      	beq.n	8004c1c <_dtoa_r+0x8fc>
 8004b74:	4621      	mov	r1, r4
 8004b76:	4648      	mov	r0, r9
 8004b78:	f000 fd5a 	bl	8005630 <__mcmp>
 8004b7c:	2800      	cmp	r0, #0
 8004b7e:	da4d      	bge.n	8004c1c <_dtoa_r+0x8fc>
 8004b80:	1e7b      	subs	r3, r7, #1
 8004b82:	4649      	mov	r1, r9
 8004b84:	9304      	str	r3, [sp, #16]
 8004b86:	220a      	movs	r2, #10
 8004b88:	2300      	movs	r3, #0
 8004b8a:	4658      	mov	r0, fp
 8004b8c:	f000 faf0 	bl	8005170 <__multadd>
 8004b90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004b92:	4681      	mov	r9, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f000 816c 	beq.w	8004e72 <_dtoa_r+0xb52>
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	4629      	mov	r1, r5
 8004b9e:	220a      	movs	r2, #10
 8004ba0:	4658      	mov	r0, fp
 8004ba2:	f000 fae5 	bl	8005170 <__multadd>
 8004ba6:	9b08      	ldr	r3, [sp, #32]
 8004ba8:	4605      	mov	r5, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	dc61      	bgt.n	8004c72 <_dtoa_r+0x952>
 8004bae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	dc3b      	bgt.n	8004c2c <_dtoa_r+0x90c>
 8004bb4:	e05d      	b.n	8004c72 <_dtoa_r+0x952>
 8004bb6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004bb8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004bbc:	e746      	b.n	8004a4c <_dtoa_r+0x72c>
 8004bbe:	9b07      	ldr	r3, [sp, #28]
 8004bc0:	1e5c      	subs	r4, r3, #1
 8004bc2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004bc4:	42a3      	cmp	r3, r4
 8004bc6:	bfbf      	itttt	lt
 8004bc8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004bca:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8004bcc:	1ae3      	sublt	r3, r4, r3
 8004bce:	18d2      	addlt	r2, r2, r3
 8004bd0:	bfa8      	it	ge
 8004bd2:	1b1c      	subge	r4, r3, r4
 8004bd4:	9b07      	ldr	r3, [sp, #28]
 8004bd6:	bfbe      	ittt	lt
 8004bd8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004bda:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8004bdc:	2400      	movlt	r4, #0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	bfb5      	itete	lt
 8004be2:	eba8 0603 	sublt.w	r6, r8, r3
 8004be6:	4646      	movge	r6, r8
 8004be8:	2300      	movlt	r3, #0
 8004bea:	9b07      	ldrge	r3, [sp, #28]
 8004bec:	e730      	b.n	8004a50 <_dtoa_r+0x730>
 8004bee:	4646      	mov	r6, r8
 8004bf0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004bf2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004bf4:	e735      	b.n	8004a62 <_dtoa_r+0x742>
 8004bf6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004bf8:	e75c      	b.n	8004ab4 <_dtoa_r+0x794>
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	e788      	b.n	8004b10 <_dtoa_r+0x7f0>
 8004bfe:	9b02      	ldr	r3, [sp, #8]
 8004c00:	e786      	b.n	8004b10 <_dtoa_r+0x7f0>
 8004c02:	2300      	movs	r3, #0
 8004c04:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c06:	e788      	b.n	8004b1a <_dtoa_r+0x7fa>
 8004c08:	d09f      	beq.n	8004b4a <_dtoa_r+0x82a>
 8004c0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c0c:	331c      	adds	r3, #28
 8004c0e:	441a      	add	r2, r3
 8004c10:	4498      	add	r8, r3
 8004c12:	441e      	add	r6, r3
 8004c14:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c16:	e798      	b.n	8004b4a <_dtoa_r+0x82a>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	e7f6      	b.n	8004c0a <_dtoa_r+0x8ea>
 8004c1c:	9b07      	ldr	r3, [sp, #28]
 8004c1e:	9704      	str	r7, [sp, #16]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	dc20      	bgt.n	8004c66 <_dtoa_r+0x946>
 8004c24:	9308      	str	r3, [sp, #32]
 8004c26:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	dd1e      	ble.n	8004c6a <_dtoa_r+0x94a>
 8004c2c:	9b08      	ldr	r3, [sp, #32]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	f47f aebc 	bne.w	80049ac <_dtoa_r+0x68c>
 8004c34:	4621      	mov	r1, r4
 8004c36:	2205      	movs	r2, #5
 8004c38:	4658      	mov	r0, fp
 8004c3a:	f000 fa99 	bl	8005170 <__multadd>
 8004c3e:	4601      	mov	r1, r0
 8004c40:	4604      	mov	r4, r0
 8004c42:	4648      	mov	r0, r9
 8004c44:	f000 fcf4 	bl	8005630 <__mcmp>
 8004c48:	2800      	cmp	r0, #0
 8004c4a:	f77f aeaf 	ble.w	80049ac <_dtoa_r+0x68c>
 8004c4e:	2331      	movs	r3, #49	@ 0x31
 8004c50:	4656      	mov	r6, sl
 8004c52:	f806 3b01 	strb.w	r3, [r6], #1
 8004c56:	9b04      	ldr	r3, [sp, #16]
 8004c58:	3301      	adds	r3, #1
 8004c5a:	9304      	str	r3, [sp, #16]
 8004c5c:	e6aa      	b.n	80049b4 <_dtoa_r+0x694>
 8004c5e:	9c07      	ldr	r4, [sp, #28]
 8004c60:	9704      	str	r7, [sp, #16]
 8004c62:	4625      	mov	r5, r4
 8004c64:	e7f3      	b.n	8004c4e <_dtoa_r+0x92e>
 8004c66:	9b07      	ldr	r3, [sp, #28]
 8004c68:	9308      	str	r3, [sp, #32]
 8004c6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	f000 8104 	beq.w	8004e7a <_dtoa_r+0xb5a>
 8004c72:	2e00      	cmp	r6, #0
 8004c74:	dd05      	ble.n	8004c82 <_dtoa_r+0x962>
 8004c76:	4629      	mov	r1, r5
 8004c78:	4632      	mov	r2, r6
 8004c7a:	4658      	mov	r0, fp
 8004c7c:	f000 fc6c 	bl	8005558 <__lshift>
 8004c80:	4605      	mov	r5, r0
 8004c82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d05a      	beq.n	8004d3e <_dtoa_r+0xa1e>
 8004c88:	4658      	mov	r0, fp
 8004c8a:	6869      	ldr	r1, [r5, #4]
 8004c8c:	f000 fa0e 	bl	80050ac <_Balloc>
 8004c90:	4606      	mov	r6, r0
 8004c92:	b928      	cbnz	r0, 8004ca0 <_dtoa_r+0x980>
 8004c94:	4602      	mov	r2, r0
 8004c96:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004c9a:	4b83      	ldr	r3, [pc, #524]	@ (8004ea8 <_dtoa_r+0xb88>)
 8004c9c:	f7ff bb54 	b.w	8004348 <_dtoa_r+0x28>
 8004ca0:	692a      	ldr	r2, [r5, #16]
 8004ca2:	f105 010c 	add.w	r1, r5, #12
 8004ca6:	3202      	adds	r2, #2
 8004ca8:	0092      	lsls	r2, r2, #2
 8004caa:	300c      	adds	r0, #12
 8004cac:	f001 ff5e 	bl	8006b6c <memcpy>
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	4631      	mov	r1, r6
 8004cb4:	4658      	mov	r0, fp
 8004cb6:	f000 fc4f 	bl	8005558 <__lshift>
 8004cba:	462f      	mov	r7, r5
 8004cbc:	4605      	mov	r5, r0
 8004cbe:	f10a 0301 	add.w	r3, sl, #1
 8004cc2:	9307      	str	r3, [sp, #28]
 8004cc4:	9b08      	ldr	r3, [sp, #32]
 8004cc6:	4453      	add	r3, sl
 8004cc8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004cca:	9b02      	ldr	r3, [sp, #8]
 8004ccc:	f003 0301 	and.w	r3, r3, #1
 8004cd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8004cd2:	9b07      	ldr	r3, [sp, #28]
 8004cd4:	4621      	mov	r1, r4
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	4648      	mov	r0, r9
 8004cda:	9302      	str	r3, [sp, #8]
 8004cdc:	f7ff fa96 	bl	800420c <quorem>
 8004ce0:	4639      	mov	r1, r7
 8004ce2:	9008      	str	r0, [sp, #32]
 8004ce4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004ce8:	4648      	mov	r0, r9
 8004cea:	f000 fca1 	bl	8005630 <__mcmp>
 8004cee:	462a      	mov	r2, r5
 8004cf0:	9009      	str	r0, [sp, #36]	@ 0x24
 8004cf2:	4621      	mov	r1, r4
 8004cf4:	4658      	mov	r0, fp
 8004cf6:	f000 fcb7 	bl	8005668 <__mdiff>
 8004cfa:	68c2      	ldr	r2, [r0, #12]
 8004cfc:	4606      	mov	r6, r0
 8004cfe:	bb02      	cbnz	r2, 8004d42 <_dtoa_r+0xa22>
 8004d00:	4601      	mov	r1, r0
 8004d02:	4648      	mov	r0, r9
 8004d04:	f000 fc94 	bl	8005630 <__mcmp>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	4631      	mov	r1, r6
 8004d0c:	4658      	mov	r0, fp
 8004d0e:	920c      	str	r2, [sp, #48]	@ 0x30
 8004d10:	f000 fa0c 	bl	800512c <_Bfree>
 8004d14:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004d16:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004d18:	9e07      	ldr	r6, [sp, #28]
 8004d1a:	ea43 0102 	orr.w	r1, r3, r2
 8004d1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d20:	4319      	orrs	r1, r3
 8004d22:	d110      	bne.n	8004d46 <_dtoa_r+0xa26>
 8004d24:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004d28:	d029      	beq.n	8004d7e <_dtoa_r+0xa5e>
 8004d2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	dd02      	ble.n	8004d36 <_dtoa_r+0xa16>
 8004d30:	9b08      	ldr	r3, [sp, #32]
 8004d32:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8004d36:	9b02      	ldr	r3, [sp, #8]
 8004d38:	f883 8000 	strb.w	r8, [r3]
 8004d3c:	e63b      	b.n	80049b6 <_dtoa_r+0x696>
 8004d3e:	4628      	mov	r0, r5
 8004d40:	e7bb      	b.n	8004cba <_dtoa_r+0x99a>
 8004d42:	2201      	movs	r2, #1
 8004d44:	e7e1      	b.n	8004d0a <_dtoa_r+0x9ea>
 8004d46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	db04      	blt.n	8004d56 <_dtoa_r+0xa36>
 8004d4c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8004d4e:	430b      	orrs	r3, r1
 8004d50:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004d52:	430b      	orrs	r3, r1
 8004d54:	d120      	bne.n	8004d98 <_dtoa_r+0xa78>
 8004d56:	2a00      	cmp	r2, #0
 8004d58:	dded      	ble.n	8004d36 <_dtoa_r+0xa16>
 8004d5a:	4649      	mov	r1, r9
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	4658      	mov	r0, fp
 8004d60:	f000 fbfa 	bl	8005558 <__lshift>
 8004d64:	4621      	mov	r1, r4
 8004d66:	4681      	mov	r9, r0
 8004d68:	f000 fc62 	bl	8005630 <__mcmp>
 8004d6c:	2800      	cmp	r0, #0
 8004d6e:	dc03      	bgt.n	8004d78 <_dtoa_r+0xa58>
 8004d70:	d1e1      	bne.n	8004d36 <_dtoa_r+0xa16>
 8004d72:	f018 0f01 	tst.w	r8, #1
 8004d76:	d0de      	beq.n	8004d36 <_dtoa_r+0xa16>
 8004d78:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004d7c:	d1d8      	bne.n	8004d30 <_dtoa_r+0xa10>
 8004d7e:	2339      	movs	r3, #57	@ 0x39
 8004d80:	9a02      	ldr	r2, [sp, #8]
 8004d82:	7013      	strb	r3, [r2, #0]
 8004d84:	4633      	mov	r3, r6
 8004d86:	461e      	mov	r6, r3
 8004d88:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	2a39      	cmp	r2, #57	@ 0x39
 8004d90:	d052      	beq.n	8004e38 <_dtoa_r+0xb18>
 8004d92:	3201      	adds	r2, #1
 8004d94:	701a      	strb	r2, [r3, #0]
 8004d96:	e60e      	b.n	80049b6 <_dtoa_r+0x696>
 8004d98:	2a00      	cmp	r2, #0
 8004d9a:	dd07      	ble.n	8004dac <_dtoa_r+0xa8c>
 8004d9c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004da0:	d0ed      	beq.n	8004d7e <_dtoa_r+0xa5e>
 8004da2:	9a02      	ldr	r2, [sp, #8]
 8004da4:	f108 0301 	add.w	r3, r8, #1
 8004da8:	7013      	strb	r3, [r2, #0]
 8004daa:	e604      	b.n	80049b6 <_dtoa_r+0x696>
 8004dac:	9b07      	ldr	r3, [sp, #28]
 8004dae:	9a07      	ldr	r2, [sp, #28]
 8004db0:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004db4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d028      	beq.n	8004e0c <_dtoa_r+0xaec>
 8004dba:	4649      	mov	r1, r9
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	220a      	movs	r2, #10
 8004dc0:	4658      	mov	r0, fp
 8004dc2:	f000 f9d5 	bl	8005170 <__multadd>
 8004dc6:	42af      	cmp	r7, r5
 8004dc8:	4681      	mov	r9, r0
 8004dca:	f04f 0300 	mov.w	r3, #0
 8004dce:	f04f 020a 	mov.w	r2, #10
 8004dd2:	4639      	mov	r1, r7
 8004dd4:	4658      	mov	r0, fp
 8004dd6:	d107      	bne.n	8004de8 <_dtoa_r+0xac8>
 8004dd8:	f000 f9ca 	bl	8005170 <__multadd>
 8004ddc:	4607      	mov	r7, r0
 8004dde:	4605      	mov	r5, r0
 8004de0:	9b07      	ldr	r3, [sp, #28]
 8004de2:	3301      	adds	r3, #1
 8004de4:	9307      	str	r3, [sp, #28]
 8004de6:	e774      	b.n	8004cd2 <_dtoa_r+0x9b2>
 8004de8:	f000 f9c2 	bl	8005170 <__multadd>
 8004dec:	4629      	mov	r1, r5
 8004dee:	4607      	mov	r7, r0
 8004df0:	2300      	movs	r3, #0
 8004df2:	220a      	movs	r2, #10
 8004df4:	4658      	mov	r0, fp
 8004df6:	f000 f9bb 	bl	8005170 <__multadd>
 8004dfa:	4605      	mov	r5, r0
 8004dfc:	e7f0      	b.n	8004de0 <_dtoa_r+0xac0>
 8004dfe:	9b08      	ldr	r3, [sp, #32]
 8004e00:	2700      	movs	r7, #0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	bfcc      	ite	gt
 8004e06:	461e      	movgt	r6, r3
 8004e08:	2601      	movle	r6, #1
 8004e0a:	4456      	add	r6, sl
 8004e0c:	4649      	mov	r1, r9
 8004e0e:	2201      	movs	r2, #1
 8004e10:	4658      	mov	r0, fp
 8004e12:	f000 fba1 	bl	8005558 <__lshift>
 8004e16:	4621      	mov	r1, r4
 8004e18:	4681      	mov	r9, r0
 8004e1a:	f000 fc09 	bl	8005630 <__mcmp>
 8004e1e:	2800      	cmp	r0, #0
 8004e20:	dcb0      	bgt.n	8004d84 <_dtoa_r+0xa64>
 8004e22:	d102      	bne.n	8004e2a <_dtoa_r+0xb0a>
 8004e24:	f018 0f01 	tst.w	r8, #1
 8004e28:	d1ac      	bne.n	8004d84 <_dtoa_r+0xa64>
 8004e2a:	4633      	mov	r3, r6
 8004e2c:	461e      	mov	r6, r3
 8004e2e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004e32:	2a30      	cmp	r2, #48	@ 0x30
 8004e34:	d0fa      	beq.n	8004e2c <_dtoa_r+0xb0c>
 8004e36:	e5be      	b.n	80049b6 <_dtoa_r+0x696>
 8004e38:	459a      	cmp	sl, r3
 8004e3a:	d1a4      	bne.n	8004d86 <_dtoa_r+0xa66>
 8004e3c:	9b04      	ldr	r3, [sp, #16]
 8004e3e:	3301      	adds	r3, #1
 8004e40:	9304      	str	r3, [sp, #16]
 8004e42:	2331      	movs	r3, #49	@ 0x31
 8004e44:	f88a 3000 	strb.w	r3, [sl]
 8004e48:	e5b5      	b.n	80049b6 <_dtoa_r+0x696>
 8004e4a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004e4c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8004eac <_dtoa_r+0xb8c>
 8004e50:	b11b      	cbz	r3, 8004e5a <_dtoa_r+0xb3a>
 8004e52:	f10a 0308 	add.w	r3, sl, #8
 8004e56:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004e58:	6013      	str	r3, [r2, #0]
 8004e5a:	4650      	mov	r0, sl
 8004e5c:	b017      	add	sp, #92	@ 0x5c
 8004e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e62:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	f77f ae3d 	ble.w	8004ae4 <_dtoa_r+0x7c4>
 8004e6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004e6c:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e6e:	2001      	movs	r0, #1
 8004e70:	e65b      	b.n	8004b2a <_dtoa_r+0x80a>
 8004e72:	9b08      	ldr	r3, [sp, #32]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	f77f aed6 	ble.w	8004c26 <_dtoa_r+0x906>
 8004e7a:	4656      	mov	r6, sl
 8004e7c:	4621      	mov	r1, r4
 8004e7e:	4648      	mov	r0, r9
 8004e80:	f7ff f9c4 	bl	800420c <quorem>
 8004e84:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004e88:	9b08      	ldr	r3, [sp, #32]
 8004e8a:	f806 8b01 	strb.w	r8, [r6], #1
 8004e8e:	eba6 020a 	sub.w	r2, r6, sl
 8004e92:	4293      	cmp	r3, r2
 8004e94:	ddb3      	ble.n	8004dfe <_dtoa_r+0xade>
 8004e96:	4649      	mov	r1, r9
 8004e98:	2300      	movs	r3, #0
 8004e9a:	220a      	movs	r2, #10
 8004e9c:	4658      	mov	r0, fp
 8004e9e:	f000 f967 	bl	8005170 <__multadd>
 8004ea2:	4681      	mov	r9, r0
 8004ea4:	e7ea      	b.n	8004e7c <_dtoa_r+0xb5c>
 8004ea6:	bf00      	nop
 8004ea8:	080079cf 	.word	0x080079cf
 8004eac:	08007953 	.word	0x08007953

08004eb0 <_free_r>:
 8004eb0:	b538      	push	{r3, r4, r5, lr}
 8004eb2:	4605      	mov	r5, r0
 8004eb4:	2900      	cmp	r1, #0
 8004eb6:	d040      	beq.n	8004f3a <_free_r+0x8a>
 8004eb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ebc:	1f0c      	subs	r4, r1, #4
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	bfb8      	it	lt
 8004ec2:	18e4      	addlt	r4, r4, r3
 8004ec4:	f000 f8e6 	bl	8005094 <__malloc_lock>
 8004ec8:	4a1c      	ldr	r2, [pc, #112]	@ (8004f3c <_free_r+0x8c>)
 8004eca:	6813      	ldr	r3, [r2, #0]
 8004ecc:	b933      	cbnz	r3, 8004edc <_free_r+0x2c>
 8004ece:	6063      	str	r3, [r4, #4]
 8004ed0:	6014      	str	r4, [r2, #0]
 8004ed2:	4628      	mov	r0, r5
 8004ed4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ed8:	f000 b8e2 	b.w	80050a0 <__malloc_unlock>
 8004edc:	42a3      	cmp	r3, r4
 8004ede:	d908      	bls.n	8004ef2 <_free_r+0x42>
 8004ee0:	6820      	ldr	r0, [r4, #0]
 8004ee2:	1821      	adds	r1, r4, r0
 8004ee4:	428b      	cmp	r3, r1
 8004ee6:	bf01      	itttt	eq
 8004ee8:	6819      	ldreq	r1, [r3, #0]
 8004eea:	685b      	ldreq	r3, [r3, #4]
 8004eec:	1809      	addeq	r1, r1, r0
 8004eee:	6021      	streq	r1, [r4, #0]
 8004ef0:	e7ed      	b.n	8004ece <_free_r+0x1e>
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	b10b      	cbz	r3, 8004efc <_free_r+0x4c>
 8004ef8:	42a3      	cmp	r3, r4
 8004efa:	d9fa      	bls.n	8004ef2 <_free_r+0x42>
 8004efc:	6811      	ldr	r1, [r2, #0]
 8004efe:	1850      	adds	r0, r2, r1
 8004f00:	42a0      	cmp	r0, r4
 8004f02:	d10b      	bne.n	8004f1c <_free_r+0x6c>
 8004f04:	6820      	ldr	r0, [r4, #0]
 8004f06:	4401      	add	r1, r0
 8004f08:	1850      	adds	r0, r2, r1
 8004f0a:	4283      	cmp	r3, r0
 8004f0c:	6011      	str	r1, [r2, #0]
 8004f0e:	d1e0      	bne.n	8004ed2 <_free_r+0x22>
 8004f10:	6818      	ldr	r0, [r3, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	4408      	add	r0, r1
 8004f16:	6010      	str	r0, [r2, #0]
 8004f18:	6053      	str	r3, [r2, #4]
 8004f1a:	e7da      	b.n	8004ed2 <_free_r+0x22>
 8004f1c:	d902      	bls.n	8004f24 <_free_r+0x74>
 8004f1e:	230c      	movs	r3, #12
 8004f20:	602b      	str	r3, [r5, #0]
 8004f22:	e7d6      	b.n	8004ed2 <_free_r+0x22>
 8004f24:	6820      	ldr	r0, [r4, #0]
 8004f26:	1821      	adds	r1, r4, r0
 8004f28:	428b      	cmp	r3, r1
 8004f2a:	bf01      	itttt	eq
 8004f2c:	6819      	ldreq	r1, [r3, #0]
 8004f2e:	685b      	ldreq	r3, [r3, #4]
 8004f30:	1809      	addeq	r1, r1, r0
 8004f32:	6021      	streq	r1, [r4, #0]
 8004f34:	6063      	str	r3, [r4, #4]
 8004f36:	6054      	str	r4, [r2, #4]
 8004f38:	e7cb      	b.n	8004ed2 <_free_r+0x22>
 8004f3a:	bd38      	pop	{r3, r4, r5, pc}
 8004f3c:	20000420 	.word	0x20000420

08004f40 <malloc>:
 8004f40:	4b02      	ldr	r3, [pc, #8]	@ (8004f4c <malloc+0xc>)
 8004f42:	4601      	mov	r1, r0
 8004f44:	6818      	ldr	r0, [r3, #0]
 8004f46:	f000 b825 	b.w	8004f94 <_malloc_r>
 8004f4a:	bf00      	nop
 8004f4c:	20000018 	.word	0x20000018

08004f50 <sbrk_aligned>:
 8004f50:	b570      	push	{r4, r5, r6, lr}
 8004f52:	4e0f      	ldr	r6, [pc, #60]	@ (8004f90 <sbrk_aligned+0x40>)
 8004f54:	460c      	mov	r4, r1
 8004f56:	6831      	ldr	r1, [r6, #0]
 8004f58:	4605      	mov	r5, r0
 8004f5a:	b911      	cbnz	r1, 8004f62 <sbrk_aligned+0x12>
 8004f5c:	f001 fdf6 	bl	8006b4c <_sbrk_r>
 8004f60:	6030      	str	r0, [r6, #0]
 8004f62:	4621      	mov	r1, r4
 8004f64:	4628      	mov	r0, r5
 8004f66:	f001 fdf1 	bl	8006b4c <_sbrk_r>
 8004f6a:	1c43      	adds	r3, r0, #1
 8004f6c:	d103      	bne.n	8004f76 <sbrk_aligned+0x26>
 8004f6e:	f04f 34ff 	mov.w	r4, #4294967295
 8004f72:	4620      	mov	r0, r4
 8004f74:	bd70      	pop	{r4, r5, r6, pc}
 8004f76:	1cc4      	adds	r4, r0, #3
 8004f78:	f024 0403 	bic.w	r4, r4, #3
 8004f7c:	42a0      	cmp	r0, r4
 8004f7e:	d0f8      	beq.n	8004f72 <sbrk_aligned+0x22>
 8004f80:	1a21      	subs	r1, r4, r0
 8004f82:	4628      	mov	r0, r5
 8004f84:	f001 fde2 	bl	8006b4c <_sbrk_r>
 8004f88:	3001      	adds	r0, #1
 8004f8a:	d1f2      	bne.n	8004f72 <sbrk_aligned+0x22>
 8004f8c:	e7ef      	b.n	8004f6e <sbrk_aligned+0x1e>
 8004f8e:	bf00      	nop
 8004f90:	2000041c 	.word	0x2000041c

08004f94 <_malloc_r>:
 8004f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f98:	1ccd      	adds	r5, r1, #3
 8004f9a:	f025 0503 	bic.w	r5, r5, #3
 8004f9e:	3508      	adds	r5, #8
 8004fa0:	2d0c      	cmp	r5, #12
 8004fa2:	bf38      	it	cc
 8004fa4:	250c      	movcc	r5, #12
 8004fa6:	2d00      	cmp	r5, #0
 8004fa8:	4606      	mov	r6, r0
 8004faa:	db01      	blt.n	8004fb0 <_malloc_r+0x1c>
 8004fac:	42a9      	cmp	r1, r5
 8004fae:	d904      	bls.n	8004fba <_malloc_r+0x26>
 8004fb0:	230c      	movs	r3, #12
 8004fb2:	6033      	str	r3, [r6, #0]
 8004fb4:	2000      	movs	r0, #0
 8004fb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005090 <_malloc_r+0xfc>
 8004fbe:	f000 f869 	bl	8005094 <__malloc_lock>
 8004fc2:	f8d8 3000 	ldr.w	r3, [r8]
 8004fc6:	461c      	mov	r4, r3
 8004fc8:	bb44      	cbnz	r4, 800501c <_malloc_r+0x88>
 8004fca:	4629      	mov	r1, r5
 8004fcc:	4630      	mov	r0, r6
 8004fce:	f7ff ffbf 	bl	8004f50 <sbrk_aligned>
 8004fd2:	1c43      	adds	r3, r0, #1
 8004fd4:	4604      	mov	r4, r0
 8004fd6:	d158      	bne.n	800508a <_malloc_r+0xf6>
 8004fd8:	f8d8 4000 	ldr.w	r4, [r8]
 8004fdc:	4627      	mov	r7, r4
 8004fde:	2f00      	cmp	r7, #0
 8004fe0:	d143      	bne.n	800506a <_malloc_r+0xd6>
 8004fe2:	2c00      	cmp	r4, #0
 8004fe4:	d04b      	beq.n	800507e <_malloc_r+0xea>
 8004fe6:	6823      	ldr	r3, [r4, #0]
 8004fe8:	4639      	mov	r1, r7
 8004fea:	4630      	mov	r0, r6
 8004fec:	eb04 0903 	add.w	r9, r4, r3
 8004ff0:	f001 fdac 	bl	8006b4c <_sbrk_r>
 8004ff4:	4581      	cmp	r9, r0
 8004ff6:	d142      	bne.n	800507e <_malloc_r+0xea>
 8004ff8:	6821      	ldr	r1, [r4, #0]
 8004ffa:	4630      	mov	r0, r6
 8004ffc:	1a6d      	subs	r5, r5, r1
 8004ffe:	4629      	mov	r1, r5
 8005000:	f7ff ffa6 	bl	8004f50 <sbrk_aligned>
 8005004:	3001      	adds	r0, #1
 8005006:	d03a      	beq.n	800507e <_malloc_r+0xea>
 8005008:	6823      	ldr	r3, [r4, #0]
 800500a:	442b      	add	r3, r5
 800500c:	6023      	str	r3, [r4, #0]
 800500e:	f8d8 3000 	ldr.w	r3, [r8]
 8005012:	685a      	ldr	r2, [r3, #4]
 8005014:	bb62      	cbnz	r2, 8005070 <_malloc_r+0xdc>
 8005016:	f8c8 7000 	str.w	r7, [r8]
 800501a:	e00f      	b.n	800503c <_malloc_r+0xa8>
 800501c:	6822      	ldr	r2, [r4, #0]
 800501e:	1b52      	subs	r2, r2, r5
 8005020:	d420      	bmi.n	8005064 <_malloc_r+0xd0>
 8005022:	2a0b      	cmp	r2, #11
 8005024:	d917      	bls.n	8005056 <_malloc_r+0xc2>
 8005026:	1961      	adds	r1, r4, r5
 8005028:	42a3      	cmp	r3, r4
 800502a:	6025      	str	r5, [r4, #0]
 800502c:	bf18      	it	ne
 800502e:	6059      	strne	r1, [r3, #4]
 8005030:	6863      	ldr	r3, [r4, #4]
 8005032:	bf08      	it	eq
 8005034:	f8c8 1000 	streq.w	r1, [r8]
 8005038:	5162      	str	r2, [r4, r5]
 800503a:	604b      	str	r3, [r1, #4]
 800503c:	4630      	mov	r0, r6
 800503e:	f000 f82f 	bl	80050a0 <__malloc_unlock>
 8005042:	f104 000b 	add.w	r0, r4, #11
 8005046:	1d23      	adds	r3, r4, #4
 8005048:	f020 0007 	bic.w	r0, r0, #7
 800504c:	1ac2      	subs	r2, r0, r3
 800504e:	bf1c      	itt	ne
 8005050:	1a1b      	subne	r3, r3, r0
 8005052:	50a3      	strne	r3, [r4, r2]
 8005054:	e7af      	b.n	8004fb6 <_malloc_r+0x22>
 8005056:	6862      	ldr	r2, [r4, #4]
 8005058:	42a3      	cmp	r3, r4
 800505a:	bf0c      	ite	eq
 800505c:	f8c8 2000 	streq.w	r2, [r8]
 8005060:	605a      	strne	r2, [r3, #4]
 8005062:	e7eb      	b.n	800503c <_malloc_r+0xa8>
 8005064:	4623      	mov	r3, r4
 8005066:	6864      	ldr	r4, [r4, #4]
 8005068:	e7ae      	b.n	8004fc8 <_malloc_r+0x34>
 800506a:	463c      	mov	r4, r7
 800506c:	687f      	ldr	r7, [r7, #4]
 800506e:	e7b6      	b.n	8004fde <_malloc_r+0x4a>
 8005070:	461a      	mov	r2, r3
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	42a3      	cmp	r3, r4
 8005076:	d1fb      	bne.n	8005070 <_malloc_r+0xdc>
 8005078:	2300      	movs	r3, #0
 800507a:	6053      	str	r3, [r2, #4]
 800507c:	e7de      	b.n	800503c <_malloc_r+0xa8>
 800507e:	230c      	movs	r3, #12
 8005080:	4630      	mov	r0, r6
 8005082:	6033      	str	r3, [r6, #0]
 8005084:	f000 f80c 	bl	80050a0 <__malloc_unlock>
 8005088:	e794      	b.n	8004fb4 <_malloc_r+0x20>
 800508a:	6005      	str	r5, [r0, #0]
 800508c:	e7d6      	b.n	800503c <_malloc_r+0xa8>
 800508e:	bf00      	nop
 8005090:	20000420 	.word	0x20000420

08005094 <__malloc_lock>:
 8005094:	4801      	ldr	r0, [pc, #4]	@ (800509c <__malloc_lock+0x8>)
 8005096:	f7ff b8a4 	b.w	80041e2 <__retarget_lock_acquire_recursive>
 800509a:	bf00      	nop
 800509c:	20000418 	.word	0x20000418

080050a0 <__malloc_unlock>:
 80050a0:	4801      	ldr	r0, [pc, #4]	@ (80050a8 <__malloc_unlock+0x8>)
 80050a2:	f7ff b89f 	b.w	80041e4 <__retarget_lock_release_recursive>
 80050a6:	bf00      	nop
 80050a8:	20000418 	.word	0x20000418

080050ac <_Balloc>:
 80050ac:	b570      	push	{r4, r5, r6, lr}
 80050ae:	69c6      	ldr	r6, [r0, #28]
 80050b0:	4604      	mov	r4, r0
 80050b2:	460d      	mov	r5, r1
 80050b4:	b976      	cbnz	r6, 80050d4 <_Balloc+0x28>
 80050b6:	2010      	movs	r0, #16
 80050b8:	f7ff ff42 	bl	8004f40 <malloc>
 80050bc:	4602      	mov	r2, r0
 80050be:	61e0      	str	r0, [r4, #28]
 80050c0:	b920      	cbnz	r0, 80050cc <_Balloc+0x20>
 80050c2:	216b      	movs	r1, #107	@ 0x6b
 80050c4:	4b17      	ldr	r3, [pc, #92]	@ (8005124 <_Balloc+0x78>)
 80050c6:	4818      	ldr	r0, [pc, #96]	@ (8005128 <_Balloc+0x7c>)
 80050c8:	f001 fd64 	bl	8006b94 <__assert_func>
 80050cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80050d0:	6006      	str	r6, [r0, #0]
 80050d2:	60c6      	str	r6, [r0, #12]
 80050d4:	69e6      	ldr	r6, [r4, #28]
 80050d6:	68f3      	ldr	r3, [r6, #12]
 80050d8:	b183      	cbz	r3, 80050fc <_Balloc+0x50>
 80050da:	69e3      	ldr	r3, [r4, #28]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80050e2:	b9b8      	cbnz	r0, 8005114 <_Balloc+0x68>
 80050e4:	2101      	movs	r1, #1
 80050e6:	fa01 f605 	lsl.w	r6, r1, r5
 80050ea:	1d72      	adds	r2, r6, #5
 80050ec:	4620      	mov	r0, r4
 80050ee:	0092      	lsls	r2, r2, #2
 80050f0:	f001 fd6e 	bl	8006bd0 <_calloc_r>
 80050f4:	b160      	cbz	r0, 8005110 <_Balloc+0x64>
 80050f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80050fa:	e00e      	b.n	800511a <_Balloc+0x6e>
 80050fc:	2221      	movs	r2, #33	@ 0x21
 80050fe:	2104      	movs	r1, #4
 8005100:	4620      	mov	r0, r4
 8005102:	f001 fd65 	bl	8006bd0 <_calloc_r>
 8005106:	69e3      	ldr	r3, [r4, #28]
 8005108:	60f0      	str	r0, [r6, #12]
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d1e4      	bne.n	80050da <_Balloc+0x2e>
 8005110:	2000      	movs	r0, #0
 8005112:	bd70      	pop	{r4, r5, r6, pc}
 8005114:	6802      	ldr	r2, [r0, #0]
 8005116:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800511a:	2300      	movs	r3, #0
 800511c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005120:	e7f7      	b.n	8005112 <_Balloc+0x66>
 8005122:	bf00      	nop
 8005124:	08007960 	.word	0x08007960
 8005128:	080079e0 	.word	0x080079e0

0800512c <_Bfree>:
 800512c:	b570      	push	{r4, r5, r6, lr}
 800512e:	69c6      	ldr	r6, [r0, #28]
 8005130:	4605      	mov	r5, r0
 8005132:	460c      	mov	r4, r1
 8005134:	b976      	cbnz	r6, 8005154 <_Bfree+0x28>
 8005136:	2010      	movs	r0, #16
 8005138:	f7ff ff02 	bl	8004f40 <malloc>
 800513c:	4602      	mov	r2, r0
 800513e:	61e8      	str	r0, [r5, #28]
 8005140:	b920      	cbnz	r0, 800514c <_Bfree+0x20>
 8005142:	218f      	movs	r1, #143	@ 0x8f
 8005144:	4b08      	ldr	r3, [pc, #32]	@ (8005168 <_Bfree+0x3c>)
 8005146:	4809      	ldr	r0, [pc, #36]	@ (800516c <_Bfree+0x40>)
 8005148:	f001 fd24 	bl	8006b94 <__assert_func>
 800514c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005150:	6006      	str	r6, [r0, #0]
 8005152:	60c6      	str	r6, [r0, #12]
 8005154:	b13c      	cbz	r4, 8005166 <_Bfree+0x3a>
 8005156:	69eb      	ldr	r3, [r5, #28]
 8005158:	6862      	ldr	r2, [r4, #4]
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005160:	6021      	str	r1, [r4, #0]
 8005162:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005166:	bd70      	pop	{r4, r5, r6, pc}
 8005168:	08007960 	.word	0x08007960
 800516c:	080079e0 	.word	0x080079e0

08005170 <__multadd>:
 8005170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005174:	4607      	mov	r7, r0
 8005176:	460c      	mov	r4, r1
 8005178:	461e      	mov	r6, r3
 800517a:	2000      	movs	r0, #0
 800517c:	690d      	ldr	r5, [r1, #16]
 800517e:	f101 0c14 	add.w	ip, r1, #20
 8005182:	f8dc 3000 	ldr.w	r3, [ip]
 8005186:	3001      	adds	r0, #1
 8005188:	b299      	uxth	r1, r3
 800518a:	fb02 6101 	mla	r1, r2, r1, r6
 800518e:	0c1e      	lsrs	r6, r3, #16
 8005190:	0c0b      	lsrs	r3, r1, #16
 8005192:	fb02 3306 	mla	r3, r2, r6, r3
 8005196:	b289      	uxth	r1, r1
 8005198:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800519c:	4285      	cmp	r5, r0
 800519e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80051a2:	f84c 1b04 	str.w	r1, [ip], #4
 80051a6:	dcec      	bgt.n	8005182 <__multadd+0x12>
 80051a8:	b30e      	cbz	r6, 80051ee <__multadd+0x7e>
 80051aa:	68a3      	ldr	r3, [r4, #8]
 80051ac:	42ab      	cmp	r3, r5
 80051ae:	dc19      	bgt.n	80051e4 <__multadd+0x74>
 80051b0:	6861      	ldr	r1, [r4, #4]
 80051b2:	4638      	mov	r0, r7
 80051b4:	3101      	adds	r1, #1
 80051b6:	f7ff ff79 	bl	80050ac <_Balloc>
 80051ba:	4680      	mov	r8, r0
 80051bc:	b928      	cbnz	r0, 80051ca <__multadd+0x5a>
 80051be:	4602      	mov	r2, r0
 80051c0:	21ba      	movs	r1, #186	@ 0xba
 80051c2:	4b0c      	ldr	r3, [pc, #48]	@ (80051f4 <__multadd+0x84>)
 80051c4:	480c      	ldr	r0, [pc, #48]	@ (80051f8 <__multadd+0x88>)
 80051c6:	f001 fce5 	bl	8006b94 <__assert_func>
 80051ca:	6922      	ldr	r2, [r4, #16]
 80051cc:	f104 010c 	add.w	r1, r4, #12
 80051d0:	3202      	adds	r2, #2
 80051d2:	0092      	lsls	r2, r2, #2
 80051d4:	300c      	adds	r0, #12
 80051d6:	f001 fcc9 	bl	8006b6c <memcpy>
 80051da:	4621      	mov	r1, r4
 80051dc:	4638      	mov	r0, r7
 80051de:	f7ff ffa5 	bl	800512c <_Bfree>
 80051e2:	4644      	mov	r4, r8
 80051e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80051e8:	3501      	adds	r5, #1
 80051ea:	615e      	str	r6, [r3, #20]
 80051ec:	6125      	str	r5, [r4, #16]
 80051ee:	4620      	mov	r0, r4
 80051f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051f4:	080079cf 	.word	0x080079cf
 80051f8:	080079e0 	.word	0x080079e0

080051fc <__s2b>:
 80051fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005200:	4615      	mov	r5, r2
 8005202:	2209      	movs	r2, #9
 8005204:	461f      	mov	r7, r3
 8005206:	3308      	adds	r3, #8
 8005208:	460c      	mov	r4, r1
 800520a:	fb93 f3f2 	sdiv	r3, r3, r2
 800520e:	4606      	mov	r6, r0
 8005210:	2201      	movs	r2, #1
 8005212:	2100      	movs	r1, #0
 8005214:	429a      	cmp	r2, r3
 8005216:	db09      	blt.n	800522c <__s2b+0x30>
 8005218:	4630      	mov	r0, r6
 800521a:	f7ff ff47 	bl	80050ac <_Balloc>
 800521e:	b940      	cbnz	r0, 8005232 <__s2b+0x36>
 8005220:	4602      	mov	r2, r0
 8005222:	21d3      	movs	r1, #211	@ 0xd3
 8005224:	4b18      	ldr	r3, [pc, #96]	@ (8005288 <__s2b+0x8c>)
 8005226:	4819      	ldr	r0, [pc, #100]	@ (800528c <__s2b+0x90>)
 8005228:	f001 fcb4 	bl	8006b94 <__assert_func>
 800522c:	0052      	lsls	r2, r2, #1
 800522e:	3101      	adds	r1, #1
 8005230:	e7f0      	b.n	8005214 <__s2b+0x18>
 8005232:	9b08      	ldr	r3, [sp, #32]
 8005234:	2d09      	cmp	r5, #9
 8005236:	6143      	str	r3, [r0, #20]
 8005238:	f04f 0301 	mov.w	r3, #1
 800523c:	6103      	str	r3, [r0, #16]
 800523e:	dd16      	ble.n	800526e <__s2b+0x72>
 8005240:	f104 0909 	add.w	r9, r4, #9
 8005244:	46c8      	mov	r8, r9
 8005246:	442c      	add	r4, r5
 8005248:	f818 3b01 	ldrb.w	r3, [r8], #1
 800524c:	4601      	mov	r1, r0
 800524e:	220a      	movs	r2, #10
 8005250:	4630      	mov	r0, r6
 8005252:	3b30      	subs	r3, #48	@ 0x30
 8005254:	f7ff ff8c 	bl	8005170 <__multadd>
 8005258:	45a0      	cmp	r8, r4
 800525a:	d1f5      	bne.n	8005248 <__s2b+0x4c>
 800525c:	f1a5 0408 	sub.w	r4, r5, #8
 8005260:	444c      	add	r4, r9
 8005262:	1b2d      	subs	r5, r5, r4
 8005264:	1963      	adds	r3, r4, r5
 8005266:	42bb      	cmp	r3, r7
 8005268:	db04      	blt.n	8005274 <__s2b+0x78>
 800526a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800526e:	2509      	movs	r5, #9
 8005270:	340a      	adds	r4, #10
 8005272:	e7f6      	b.n	8005262 <__s2b+0x66>
 8005274:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005278:	4601      	mov	r1, r0
 800527a:	220a      	movs	r2, #10
 800527c:	4630      	mov	r0, r6
 800527e:	3b30      	subs	r3, #48	@ 0x30
 8005280:	f7ff ff76 	bl	8005170 <__multadd>
 8005284:	e7ee      	b.n	8005264 <__s2b+0x68>
 8005286:	bf00      	nop
 8005288:	080079cf 	.word	0x080079cf
 800528c:	080079e0 	.word	0x080079e0

08005290 <__hi0bits>:
 8005290:	4603      	mov	r3, r0
 8005292:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005296:	bf3a      	itte	cc
 8005298:	0403      	lslcc	r3, r0, #16
 800529a:	2010      	movcc	r0, #16
 800529c:	2000      	movcs	r0, #0
 800529e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052a2:	bf3c      	itt	cc
 80052a4:	021b      	lslcc	r3, r3, #8
 80052a6:	3008      	addcc	r0, #8
 80052a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052ac:	bf3c      	itt	cc
 80052ae:	011b      	lslcc	r3, r3, #4
 80052b0:	3004      	addcc	r0, #4
 80052b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052b6:	bf3c      	itt	cc
 80052b8:	009b      	lslcc	r3, r3, #2
 80052ba:	3002      	addcc	r0, #2
 80052bc:	2b00      	cmp	r3, #0
 80052be:	db05      	blt.n	80052cc <__hi0bits+0x3c>
 80052c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80052c4:	f100 0001 	add.w	r0, r0, #1
 80052c8:	bf08      	it	eq
 80052ca:	2020      	moveq	r0, #32
 80052cc:	4770      	bx	lr

080052ce <__lo0bits>:
 80052ce:	6803      	ldr	r3, [r0, #0]
 80052d0:	4602      	mov	r2, r0
 80052d2:	f013 0007 	ands.w	r0, r3, #7
 80052d6:	d00b      	beq.n	80052f0 <__lo0bits+0x22>
 80052d8:	07d9      	lsls	r1, r3, #31
 80052da:	d421      	bmi.n	8005320 <__lo0bits+0x52>
 80052dc:	0798      	lsls	r0, r3, #30
 80052de:	bf49      	itett	mi
 80052e0:	085b      	lsrmi	r3, r3, #1
 80052e2:	089b      	lsrpl	r3, r3, #2
 80052e4:	2001      	movmi	r0, #1
 80052e6:	6013      	strmi	r3, [r2, #0]
 80052e8:	bf5c      	itt	pl
 80052ea:	2002      	movpl	r0, #2
 80052ec:	6013      	strpl	r3, [r2, #0]
 80052ee:	4770      	bx	lr
 80052f0:	b299      	uxth	r1, r3
 80052f2:	b909      	cbnz	r1, 80052f8 <__lo0bits+0x2a>
 80052f4:	2010      	movs	r0, #16
 80052f6:	0c1b      	lsrs	r3, r3, #16
 80052f8:	b2d9      	uxtb	r1, r3
 80052fa:	b909      	cbnz	r1, 8005300 <__lo0bits+0x32>
 80052fc:	3008      	adds	r0, #8
 80052fe:	0a1b      	lsrs	r3, r3, #8
 8005300:	0719      	lsls	r1, r3, #28
 8005302:	bf04      	itt	eq
 8005304:	091b      	lsreq	r3, r3, #4
 8005306:	3004      	addeq	r0, #4
 8005308:	0799      	lsls	r1, r3, #30
 800530a:	bf04      	itt	eq
 800530c:	089b      	lsreq	r3, r3, #2
 800530e:	3002      	addeq	r0, #2
 8005310:	07d9      	lsls	r1, r3, #31
 8005312:	d403      	bmi.n	800531c <__lo0bits+0x4e>
 8005314:	085b      	lsrs	r3, r3, #1
 8005316:	f100 0001 	add.w	r0, r0, #1
 800531a:	d003      	beq.n	8005324 <__lo0bits+0x56>
 800531c:	6013      	str	r3, [r2, #0]
 800531e:	4770      	bx	lr
 8005320:	2000      	movs	r0, #0
 8005322:	4770      	bx	lr
 8005324:	2020      	movs	r0, #32
 8005326:	4770      	bx	lr

08005328 <__i2b>:
 8005328:	b510      	push	{r4, lr}
 800532a:	460c      	mov	r4, r1
 800532c:	2101      	movs	r1, #1
 800532e:	f7ff febd 	bl	80050ac <_Balloc>
 8005332:	4602      	mov	r2, r0
 8005334:	b928      	cbnz	r0, 8005342 <__i2b+0x1a>
 8005336:	f240 1145 	movw	r1, #325	@ 0x145
 800533a:	4b04      	ldr	r3, [pc, #16]	@ (800534c <__i2b+0x24>)
 800533c:	4804      	ldr	r0, [pc, #16]	@ (8005350 <__i2b+0x28>)
 800533e:	f001 fc29 	bl	8006b94 <__assert_func>
 8005342:	2301      	movs	r3, #1
 8005344:	6144      	str	r4, [r0, #20]
 8005346:	6103      	str	r3, [r0, #16]
 8005348:	bd10      	pop	{r4, pc}
 800534a:	bf00      	nop
 800534c:	080079cf 	.word	0x080079cf
 8005350:	080079e0 	.word	0x080079e0

08005354 <__multiply>:
 8005354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005358:	4614      	mov	r4, r2
 800535a:	690a      	ldr	r2, [r1, #16]
 800535c:	6923      	ldr	r3, [r4, #16]
 800535e:	460f      	mov	r7, r1
 8005360:	429a      	cmp	r2, r3
 8005362:	bfa2      	ittt	ge
 8005364:	4623      	movge	r3, r4
 8005366:	460c      	movge	r4, r1
 8005368:	461f      	movge	r7, r3
 800536a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800536e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005372:	68a3      	ldr	r3, [r4, #8]
 8005374:	6861      	ldr	r1, [r4, #4]
 8005376:	eb0a 0609 	add.w	r6, sl, r9
 800537a:	42b3      	cmp	r3, r6
 800537c:	b085      	sub	sp, #20
 800537e:	bfb8      	it	lt
 8005380:	3101      	addlt	r1, #1
 8005382:	f7ff fe93 	bl	80050ac <_Balloc>
 8005386:	b930      	cbnz	r0, 8005396 <__multiply+0x42>
 8005388:	4602      	mov	r2, r0
 800538a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800538e:	4b43      	ldr	r3, [pc, #268]	@ (800549c <__multiply+0x148>)
 8005390:	4843      	ldr	r0, [pc, #268]	@ (80054a0 <__multiply+0x14c>)
 8005392:	f001 fbff 	bl	8006b94 <__assert_func>
 8005396:	f100 0514 	add.w	r5, r0, #20
 800539a:	462b      	mov	r3, r5
 800539c:	2200      	movs	r2, #0
 800539e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80053a2:	4543      	cmp	r3, r8
 80053a4:	d321      	bcc.n	80053ea <__multiply+0x96>
 80053a6:	f107 0114 	add.w	r1, r7, #20
 80053aa:	f104 0214 	add.w	r2, r4, #20
 80053ae:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80053b2:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80053b6:	9302      	str	r3, [sp, #8]
 80053b8:	1b13      	subs	r3, r2, r4
 80053ba:	3b15      	subs	r3, #21
 80053bc:	f023 0303 	bic.w	r3, r3, #3
 80053c0:	3304      	adds	r3, #4
 80053c2:	f104 0715 	add.w	r7, r4, #21
 80053c6:	42ba      	cmp	r2, r7
 80053c8:	bf38      	it	cc
 80053ca:	2304      	movcc	r3, #4
 80053cc:	9301      	str	r3, [sp, #4]
 80053ce:	9b02      	ldr	r3, [sp, #8]
 80053d0:	9103      	str	r1, [sp, #12]
 80053d2:	428b      	cmp	r3, r1
 80053d4:	d80c      	bhi.n	80053f0 <__multiply+0x9c>
 80053d6:	2e00      	cmp	r6, #0
 80053d8:	dd03      	ble.n	80053e2 <__multiply+0x8e>
 80053da:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d05a      	beq.n	8005498 <__multiply+0x144>
 80053e2:	6106      	str	r6, [r0, #16]
 80053e4:	b005      	add	sp, #20
 80053e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053ea:	f843 2b04 	str.w	r2, [r3], #4
 80053ee:	e7d8      	b.n	80053a2 <__multiply+0x4e>
 80053f0:	f8b1 a000 	ldrh.w	sl, [r1]
 80053f4:	f1ba 0f00 	cmp.w	sl, #0
 80053f8:	d023      	beq.n	8005442 <__multiply+0xee>
 80053fa:	46a9      	mov	r9, r5
 80053fc:	f04f 0c00 	mov.w	ip, #0
 8005400:	f104 0e14 	add.w	lr, r4, #20
 8005404:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005408:	f8d9 3000 	ldr.w	r3, [r9]
 800540c:	fa1f fb87 	uxth.w	fp, r7
 8005410:	b29b      	uxth	r3, r3
 8005412:	fb0a 330b 	mla	r3, sl, fp, r3
 8005416:	4463      	add	r3, ip
 8005418:	f8d9 c000 	ldr.w	ip, [r9]
 800541c:	0c3f      	lsrs	r7, r7, #16
 800541e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005422:	fb0a c707 	mla	r7, sl, r7, ip
 8005426:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800542a:	b29b      	uxth	r3, r3
 800542c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005430:	4572      	cmp	r2, lr
 8005432:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005436:	f849 3b04 	str.w	r3, [r9], #4
 800543a:	d8e3      	bhi.n	8005404 <__multiply+0xb0>
 800543c:	9b01      	ldr	r3, [sp, #4]
 800543e:	f845 c003 	str.w	ip, [r5, r3]
 8005442:	9b03      	ldr	r3, [sp, #12]
 8005444:	3104      	adds	r1, #4
 8005446:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800544a:	f1b9 0f00 	cmp.w	r9, #0
 800544e:	d021      	beq.n	8005494 <__multiply+0x140>
 8005450:	46ae      	mov	lr, r5
 8005452:	f04f 0a00 	mov.w	sl, #0
 8005456:	682b      	ldr	r3, [r5, #0]
 8005458:	f104 0c14 	add.w	ip, r4, #20
 800545c:	f8bc b000 	ldrh.w	fp, [ip]
 8005460:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005464:	b29b      	uxth	r3, r3
 8005466:	fb09 770b 	mla	r7, r9, fp, r7
 800546a:	4457      	add	r7, sl
 800546c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005470:	f84e 3b04 	str.w	r3, [lr], #4
 8005474:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005478:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800547c:	f8be 3000 	ldrh.w	r3, [lr]
 8005480:	4562      	cmp	r2, ip
 8005482:	fb09 330a 	mla	r3, r9, sl, r3
 8005486:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800548a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800548e:	d8e5      	bhi.n	800545c <__multiply+0x108>
 8005490:	9f01      	ldr	r7, [sp, #4]
 8005492:	51eb      	str	r3, [r5, r7]
 8005494:	3504      	adds	r5, #4
 8005496:	e79a      	b.n	80053ce <__multiply+0x7a>
 8005498:	3e01      	subs	r6, #1
 800549a:	e79c      	b.n	80053d6 <__multiply+0x82>
 800549c:	080079cf 	.word	0x080079cf
 80054a0:	080079e0 	.word	0x080079e0

080054a4 <__pow5mult>:
 80054a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054a8:	4615      	mov	r5, r2
 80054aa:	f012 0203 	ands.w	r2, r2, #3
 80054ae:	4607      	mov	r7, r0
 80054b0:	460e      	mov	r6, r1
 80054b2:	d007      	beq.n	80054c4 <__pow5mult+0x20>
 80054b4:	4c25      	ldr	r4, [pc, #148]	@ (800554c <__pow5mult+0xa8>)
 80054b6:	3a01      	subs	r2, #1
 80054b8:	2300      	movs	r3, #0
 80054ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80054be:	f7ff fe57 	bl	8005170 <__multadd>
 80054c2:	4606      	mov	r6, r0
 80054c4:	10ad      	asrs	r5, r5, #2
 80054c6:	d03d      	beq.n	8005544 <__pow5mult+0xa0>
 80054c8:	69fc      	ldr	r4, [r7, #28]
 80054ca:	b97c      	cbnz	r4, 80054ec <__pow5mult+0x48>
 80054cc:	2010      	movs	r0, #16
 80054ce:	f7ff fd37 	bl	8004f40 <malloc>
 80054d2:	4602      	mov	r2, r0
 80054d4:	61f8      	str	r0, [r7, #28]
 80054d6:	b928      	cbnz	r0, 80054e4 <__pow5mult+0x40>
 80054d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80054dc:	4b1c      	ldr	r3, [pc, #112]	@ (8005550 <__pow5mult+0xac>)
 80054de:	481d      	ldr	r0, [pc, #116]	@ (8005554 <__pow5mult+0xb0>)
 80054e0:	f001 fb58 	bl	8006b94 <__assert_func>
 80054e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80054e8:	6004      	str	r4, [r0, #0]
 80054ea:	60c4      	str	r4, [r0, #12]
 80054ec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80054f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80054f4:	b94c      	cbnz	r4, 800550a <__pow5mult+0x66>
 80054f6:	f240 2171 	movw	r1, #625	@ 0x271
 80054fa:	4638      	mov	r0, r7
 80054fc:	f7ff ff14 	bl	8005328 <__i2b>
 8005500:	2300      	movs	r3, #0
 8005502:	4604      	mov	r4, r0
 8005504:	f8c8 0008 	str.w	r0, [r8, #8]
 8005508:	6003      	str	r3, [r0, #0]
 800550a:	f04f 0900 	mov.w	r9, #0
 800550e:	07eb      	lsls	r3, r5, #31
 8005510:	d50a      	bpl.n	8005528 <__pow5mult+0x84>
 8005512:	4631      	mov	r1, r6
 8005514:	4622      	mov	r2, r4
 8005516:	4638      	mov	r0, r7
 8005518:	f7ff ff1c 	bl	8005354 <__multiply>
 800551c:	4680      	mov	r8, r0
 800551e:	4631      	mov	r1, r6
 8005520:	4638      	mov	r0, r7
 8005522:	f7ff fe03 	bl	800512c <_Bfree>
 8005526:	4646      	mov	r6, r8
 8005528:	106d      	asrs	r5, r5, #1
 800552a:	d00b      	beq.n	8005544 <__pow5mult+0xa0>
 800552c:	6820      	ldr	r0, [r4, #0]
 800552e:	b938      	cbnz	r0, 8005540 <__pow5mult+0x9c>
 8005530:	4622      	mov	r2, r4
 8005532:	4621      	mov	r1, r4
 8005534:	4638      	mov	r0, r7
 8005536:	f7ff ff0d 	bl	8005354 <__multiply>
 800553a:	6020      	str	r0, [r4, #0]
 800553c:	f8c0 9000 	str.w	r9, [r0]
 8005540:	4604      	mov	r4, r0
 8005542:	e7e4      	b.n	800550e <__pow5mult+0x6a>
 8005544:	4630      	mov	r0, r6
 8005546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800554a:	bf00      	nop
 800554c:	08007a3c 	.word	0x08007a3c
 8005550:	08007960 	.word	0x08007960
 8005554:	080079e0 	.word	0x080079e0

08005558 <__lshift>:
 8005558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800555c:	460c      	mov	r4, r1
 800555e:	4607      	mov	r7, r0
 8005560:	4691      	mov	r9, r2
 8005562:	6923      	ldr	r3, [r4, #16]
 8005564:	6849      	ldr	r1, [r1, #4]
 8005566:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800556a:	68a3      	ldr	r3, [r4, #8]
 800556c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005570:	f108 0601 	add.w	r6, r8, #1
 8005574:	42b3      	cmp	r3, r6
 8005576:	db0b      	blt.n	8005590 <__lshift+0x38>
 8005578:	4638      	mov	r0, r7
 800557a:	f7ff fd97 	bl	80050ac <_Balloc>
 800557e:	4605      	mov	r5, r0
 8005580:	b948      	cbnz	r0, 8005596 <__lshift+0x3e>
 8005582:	4602      	mov	r2, r0
 8005584:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005588:	4b27      	ldr	r3, [pc, #156]	@ (8005628 <__lshift+0xd0>)
 800558a:	4828      	ldr	r0, [pc, #160]	@ (800562c <__lshift+0xd4>)
 800558c:	f001 fb02 	bl	8006b94 <__assert_func>
 8005590:	3101      	adds	r1, #1
 8005592:	005b      	lsls	r3, r3, #1
 8005594:	e7ee      	b.n	8005574 <__lshift+0x1c>
 8005596:	2300      	movs	r3, #0
 8005598:	f100 0114 	add.w	r1, r0, #20
 800559c:	f100 0210 	add.w	r2, r0, #16
 80055a0:	4618      	mov	r0, r3
 80055a2:	4553      	cmp	r3, sl
 80055a4:	db33      	blt.n	800560e <__lshift+0xb6>
 80055a6:	6920      	ldr	r0, [r4, #16]
 80055a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80055ac:	f104 0314 	add.w	r3, r4, #20
 80055b0:	f019 091f 	ands.w	r9, r9, #31
 80055b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80055b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80055bc:	d02b      	beq.n	8005616 <__lshift+0xbe>
 80055be:	468a      	mov	sl, r1
 80055c0:	2200      	movs	r2, #0
 80055c2:	f1c9 0e20 	rsb	lr, r9, #32
 80055c6:	6818      	ldr	r0, [r3, #0]
 80055c8:	fa00 f009 	lsl.w	r0, r0, r9
 80055cc:	4310      	orrs	r0, r2
 80055ce:	f84a 0b04 	str.w	r0, [sl], #4
 80055d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80055d6:	459c      	cmp	ip, r3
 80055d8:	fa22 f20e 	lsr.w	r2, r2, lr
 80055dc:	d8f3      	bhi.n	80055c6 <__lshift+0x6e>
 80055de:	ebac 0304 	sub.w	r3, ip, r4
 80055e2:	3b15      	subs	r3, #21
 80055e4:	f023 0303 	bic.w	r3, r3, #3
 80055e8:	3304      	adds	r3, #4
 80055ea:	f104 0015 	add.w	r0, r4, #21
 80055ee:	4584      	cmp	ip, r0
 80055f0:	bf38      	it	cc
 80055f2:	2304      	movcc	r3, #4
 80055f4:	50ca      	str	r2, [r1, r3]
 80055f6:	b10a      	cbz	r2, 80055fc <__lshift+0xa4>
 80055f8:	f108 0602 	add.w	r6, r8, #2
 80055fc:	3e01      	subs	r6, #1
 80055fe:	4638      	mov	r0, r7
 8005600:	4621      	mov	r1, r4
 8005602:	612e      	str	r6, [r5, #16]
 8005604:	f7ff fd92 	bl	800512c <_Bfree>
 8005608:	4628      	mov	r0, r5
 800560a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800560e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005612:	3301      	adds	r3, #1
 8005614:	e7c5      	b.n	80055a2 <__lshift+0x4a>
 8005616:	3904      	subs	r1, #4
 8005618:	f853 2b04 	ldr.w	r2, [r3], #4
 800561c:	459c      	cmp	ip, r3
 800561e:	f841 2f04 	str.w	r2, [r1, #4]!
 8005622:	d8f9      	bhi.n	8005618 <__lshift+0xc0>
 8005624:	e7ea      	b.n	80055fc <__lshift+0xa4>
 8005626:	bf00      	nop
 8005628:	080079cf 	.word	0x080079cf
 800562c:	080079e0 	.word	0x080079e0

08005630 <__mcmp>:
 8005630:	4603      	mov	r3, r0
 8005632:	690a      	ldr	r2, [r1, #16]
 8005634:	6900      	ldr	r0, [r0, #16]
 8005636:	b530      	push	{r4, r5, lr}
 8005638:	1a80      	subs	r0, r0, r2
 800563a:	d10e      	bne.n	800565a <__mcmp+0x2a>
 800563c:	3314      	adds	r3, #20
 800563e:	3114      	adds	r1, #20
 8005640:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005644:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005648:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800564c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005650:	4295      	cmp	r5, r2
 8005652:	d003      	beq.n	800565c <__mcmp+0x2c>
 8005654:	d205      	bcs.n	8005662 <__mcmp+0x32>
 8005656:	f04f 30ff 	mov.w	r0, #4294967295
 800565a:	bd30      	pop	{r4, r5, pc}
 800565c:	42a3      	cmp	r3, r4
 800565e:	d3f3      	bcc.n	8005648 <__mcmp+0x18>
 8005660:	e7fb      	b.n	800565a <__mcmp+0x2a>
 8005662:	2001      	movs	r0, #1
 8005664:	e7f9      	b.n	800565a <__mcmp+0x2a>
	...

08005668 <__mdiff>:
 8005668:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800566c:	4689      	mov	r9, r1
 800566e:	4606      	mov	r6, r0
 8005670:	4611      	mov	r1, r2
 8005672:	4648      	mov	r0, r9
 8005674:	4614      	mov	r4, r2
 8005676:	f7ff ffdb 	bl	8005630 <__mcmp>
 800567a:	1e05      	subs	r5, r0, #0
 800567c:	d112      	bne.n	80056a4 <__mdiff+0x3c>
 800567e:	4629      	mov	r1, r5
 8005680:	4630      	mov	r0, r6
 8005682:	f7ff fd13 	bl	80050ac <_Balloc>
 8005686:	4602      	mov	r2, r0
 8005688:	b928      	cbnz	r0, 8005696 <__mdiff+0x2e>
 800568a:	f240 2137 	movw	r1, #567	@ 0x237
 800568e:	4b3e      	ldr	r3, [pc, #248]	@ (8005788 <__mdiff+0x120>)
 8005690:	483e      	ldr	r0, [pc, #248]	@ (800578c <__mdiff+0x124>)
 8005692:	f001 fa7f 	bl	8006b94 <__assert_func>
 8005696:	2301      	movs	r3, #1
 8005698:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800569c:	4610      	mov	r0, r2
 800569e:	b003      	add	sp, #12
 80056a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056a4:	bfbc      	itt	lt
 80056a6:	464b      	movlt	r3, r9
 80056a8:	46a1      	movlt	r9, r4
 80056aa:	4630      	mov	r0, r6
 80056ac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80056b0:	bfba      	itte	lt
 80056b2:	461c      	movlt	r4, r3
 80056b4:	2501      	movlt	r5, #1
 80056b6:	2500      	movge	r5, #0
 80056b8:	f7ff fcf8 	bl	80050ac <_Balloc>
 80056bc:	4602      	mov	r2, r0
 80056be:	b918      	cbnz	r0, 80056c8 <__mdiff+0x60>
 80056c0:	f240 2145 	movw	r1, #581	@ 0x245
 80056c4:	4b30      	ldr	r3, [pc, #192]	@ (8005788 <__mdiff+0x120>)
 80056c6:	e7e3      	b.n	8005690 <__mdiff+0x28>
 80056c8:	f100 0b14 	add.w	fp, r0, #20
 80056cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80056d0:	f109 0310 	add.w	r3, r9, #16
 80056d4:	60c5      	str	r5, [r0, #12]
 80056d6:	f04f 0c00 	mov.w	ip, #0
 80056da:	f109 0514 	add.w	r5, r9, #20
 80056de:	46d9      	mov	r9, fp
 80056e0:	6926      	ldr	r6, [r4, #16]
 80056e2:	f104 0e14 	add.w	lr, r4, #20
 80056e6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80056ea:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80056ee:	9301      	str	r3, [sp, #4]
 80056f0:	9b01      	ldr	r3, [sp, #4]
 80056f2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80056f6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80056fa:	b281      	uxth	r1, r0
 80056fc:	9301      	str	r3, [sp, #4]
 80056fe:	fa1f f38a 	uxth.w	r3, sl
 8005702:	1a5b      	subs	r3, r3, r1
 8005704:	0c00      	lsrs	r0, r0, #16
 8005706:	4463      	add	r3, ip
 8005708:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800570c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005710:	b29b      	uxth	r3, r3
 8005712:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005716:	4576      	cmp	r6, lr
 8005718:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800571c:	f849 3b04 	str.w	r3, [r9], #4
 8005720:	d8e6      	bhi.n	80056f0 <__mdiff+0x88>
 8005722:	1b33      	subs	r3, r6, r4
 8005724:	3b15      	subs	r3, #21
 8005726:	f023 0303 	bic.w	r3, r3, #3
 800572a:	3415      	adds	r4, #21
 800572c:	3304      	adds	r3, #4
 800572e:	42a6      	cmp	r6, r4
 8005730:	bf38      	it	cc
 8005732:	2304      	movcc	r3, #4
 8005734:	441d      	add	r5, r3
 8005736:	445b      	add	r3, fp
 8005738:	461e      	mov	r6, r3
 800573a:	462c      	mov	r4, r5
 800573c:	4544      	cmp	r4, r8
 800573e:	d30e      	bcc.n	800575e <__mdiff+0xf6>
 8005740:	f108 0103 	add.w	r1, r8, #3
 8005744:	1b49      	subs	r1, r1, r5
 8005746:	f021 0103 	bic.w	r1, r1, #3
 800574a:	3d03      	subs	r5, #3
 800574c:	45a8      	cmp	r8, r5
 800574e:	bf38      	it	cc
 8005750:	2100      	movcc	r1, #0
 8005752:	440b      	add	r3, r1
 8005754:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005758:	b199      	cbz	r1, 8005782 <__mdiff+0x11a>
 800575a:	6117      	str	r7, [r2, #16]
 800575c:	e79e      	b.n	800569c <__mdiff+0x34>
 800575e:	46e6      	mov	lr, ip
 8005760:	f854 1b04 	ldr.w	r1, [r4], #4
 8005764:	fa1f fc81 	uxth.w	ip, r1
 8005768:	44f4      	add	ip, lr
 800576a:	0c08      	lsrs	r0, r1, #16
 800576c:	4471      	add	r1, lr
 800576e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005772:	b289      	uxth	r1, r1
 8005774:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005778:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800577c:	f846 1b04 	str.w	r1, [r6], #4
 8005780:	e7dc      	b.n	800573c <__mdiff+0xd4>
 8005782:	3f01      	subs	r7, #1
 8005784:	e7e6      	b.n	8005754 <__mdiff+0xec>
 8005786:	bf00      	nop
 8005788:	080079cf 	.word	0x080079cf
 800578c:	080079e0 	.word	0x080079e0

08005790 <__ulp>:
 8005790:	4b0e      	ldr	r3, [pc, #56]	@ (80057cc <__ulp+0x3c>)
 8005792:	400b      	ands	r3, r1
 8005794:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8005798:	2b00      	cmp	r3, #0
 800579a:	dc08      	bgt.n	80057ae <__ulp+0x1e>
 800579c:	425b      	negs	r3, r3
 800579e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80057a2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80057a6:	da04      	bge.n	80057b2 <__ulp+0x22>
 80057a8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80057ac:	4113      	asrs	r3, r2
 80057ae:	2200      	movs	r2, #0
 80057b0:	e008      	b.n	80057c4 <__ulp+0x34>
 80057b2:	f1a2 0314 	sub.w	r3, r2, #20
 80057b6:	2b1e      	cmp	r3, #30
 80057b8:	bfd6      	itet	le
 80057ba:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80057be:	2201      	movgt	r2, #1
 80057c0:	40da      	lsrle	r2, r3
 80057c2:	2300      	movs	r3, #0
 80057c4:	4619      	mov	r1, r3
 80057c6:	4610      	mov	r0, r2
 80057c8:	4770      	bx	lr
 80057ca:	bf00      	nop
 80057cc:	7ff00000 	.word	0x7ff00000

080057d0 <__b2d>:
 80057d0:	6902      	ldr	r2, [r0, #16]
 80057d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057d4:	f100 0614 	add.w	r6, r0, #20
 80057d8:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80057dc:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80057e0:	4f1e      	ldr	r7, [pc, #120]	@ (800585c <__b2d+0x8c>)
 80057e2:	4620      	mov	r0, r4
 80057e4:	f7ff fd54 	bl	8005290 <__hi0bits>
 80057e8:	4603      	mov	r3, r0
 80057ea:	f1c0 0020 	rsb	r0, r0, #32
 80057ee:	2b0a      	cmp	r3, #10
 80057f0:	f1a2 0504 	sub.w	r5, r2, #4
 80057f4:	6008      	str	r0, [r1, #0]
 80057f6:	dc12      	bgt.n	800581e <__b2d+0x4e>
 80057f8:	42ae      	cmp	r6, r5
 80057fa:	bf2c      	ite	cs
 80057fc:	2200      	movcs	r2, #0
 80057fe:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8005802:	f1c3 0c0b 	rsb	ip, r3, #11
 8005806:	3315      	adds	r3, #21
 8005808:	fa24 fe0c 	lsr.w	lr, r4, ip
 800580c:	fa04 f303 	lsl.w	r3, r4, r3
 8005810:	fa22 f20c 	lsr.w	r2, r2, ip
 8005814:	ea4e 0107 	orr.w	r1, lr, r7
 8005818:	431a      	orrs	r2, r3
 800581a:	4610      	mov	r0, r2
 800581c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800581e:	42ae      	cmp	r6, r5
 8005820:	bf36      	itet	cc
 8005822:	f1a2 0508 	subcc.w	r5, r2, #8
 8005826:	2200      	movcs	r2, #0
 8005828:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800582c:	3b0b      	subs	r3, #11
 800582e:	d012      	beq.n	8005856 <__b2d+0x86>
 8005830:	f1c3 0720 	rsb	r7, r3, #32
 8005834:	fa22 f107 	lsr.w	r1, r2, r7
 8005838:	409c      	lsls	r4, r3
 800583a:	430c      	orrs	r4, r1
 800583c:	42b5      	cmp	r5, r6
 800583e:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8005842:	bf94      	ite	ls
 8005844:	2400      	movls	r4, #0
 8005846:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800584a:	409a      	lsls	r2, r3
 800584c:	40fc      	lsrs	r4, r7
 800584e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8005852:	4322      	orrs	r2, r4
 8005854:	e7e1      	b.n	800581a <__b2d+0x4a>
 8005856:	ea44 0107 	orr.w	r1, r4, r7
 800585a:	e7de      	b.n	800581a <__b2d+0x4a>
 800585c:	3ff00000 	.word	0x3ff00000

08005860 <__d2b>:
 8005860:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005864:	2101      	movs	r1, #1
 8005866:	4690      	mov	r8, r2
 8005868:	4699      	mov	r9, r3
 800586a:	9e08      	ldr	r6, [sp, #32]
 800586c:	f7ff fc1e 	bl	80050ac <_Balloc>
 8005870:	4604      	mov	r4, r0
 8005872:	b930      	cbnz	r0, 8005882 <__d2b+0x22>
 8005874:	4602      	mov	r2, r0
 8005876:	f240 310f 	movw	r1, #783	@ 0x30f
 800587a:	4b23      	ldr	r3, [pc, #140]	@ (8005908 <__d2b+0xa8>)
 800587c:	4823      	ldr	r0, [pc, #140]	@ (800590c <__d2b+0xac>)
 800587e:	f001 f989 	bl	8006b94 <__assert_func>
 8005882:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005886:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800588a:	b10d      	cbz	r5, 8005890 <__d2b+0x30>
 800588c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005890:	9301      	str	r3, [sp, #4]
 8005892:	f1b8 0300 	subs.w	r3, r8, #0
 8005896:	d024      	beq.n	80058e2 <__d2b+0x82>
 8005898:	4668      	mov	r0, sp
 800589a:	9300      	str	r3, [sp, #0]
 800589c:	f7ff fd17 	bl	80052ce <__lo0bits>
 80058a0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80058a4:	b1d8      	cbz	r0, 80058de <__d2b+0x7e>
 80058a6:	f1c0 0320 	rsb	r3, r0, #32
 80058aa:	fa02 f303 	lsl.w	r3, r2, r3
 80058ae:	430b      	orrs	r3, r1
 80058b0:	40c2      	lsrs	r2, r0
 80058b2:	6163      	str	r3, [r4, #20]
 80058b4:	9201      	str	r2, [sp, #4]
 80058b6:	9b01      	ldr	r3, [sp, #4]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	bf0c      	ite	eq
 80058bc:	2201      	moveq	r2, #1
 80058be:	2202      	movne	r2, #2
 80058c0:	61a3      	str	r3, [r4, #24]
 80058c2:	6122      	str	r2, [r4, #16]
 80058c4:	b1ad      	cbz	r5, 80058f2 <__d2b+0x92>
 80058c6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80058ca:	4405      	add	r5, r0
 80058cc:	6035      	str	r5, [r6, #0]
 80058ce:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80058d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058d4:	6018      	str	r0, [r3, #0]
 80058d6:	4620      	mov	r0, r4
 80058d8:	b002      	add	sp, #8
 80058da:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80058de:	6161      	str	r1, [r4, #20]
 80058e0:	e7e9      	b.n	80058b6 <__d2b+0x56>
 80058e2:	a801      	add	r0, sp, #4
 80058e4:	f7ff fcf3 	bl	80052ce <__lo0bits>
 80058e8:	9b01      	ldr	r3, [sp, #4]
 80058ea:	2201      	movs	r2, #1
 80058ec:	6163      	str	r3, [r4, #20]
 80058ee:	3020      	adds	r0, #32
 80058f0:	e7e7      	b.n	80058c2 <__d2b+0x62>
 80058f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80058f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80058fa:	6030      	str	r0, [r6, #0]
 80058fc:	6918      	ldr	r0, [r3, #16]
 80058fe:	f7ff fcc7 	bl	8005290 <__hi0bits>
 8005902:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005906:	e7e4      	b.n	80058d2 <__d2b+0x72>
 8005908:	080079cf 	.word	0x080079cf
 800590c:	080079e0 	.word	0x080079e0

08005910 <__ratio>:
 8005910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005914:	b085      	sub	sp, #20
 8005916:	e9cd 1000 	strd	r1, r0, [sp]
 800591a:	a902      	add	r1, sp, #8
 800591c:	f7ff ff58 	bl	80057d0 <__b2d>
 8005920:	468b      	mov	fp, r1
 8005922:	4606      	mov	r6, r0
 8005924:	460f      	mov	r7, r1
 8005926:	9800      	ldr	r0, [sp, #0]
 8005928:	a903      	add	r1, sp, #12
 800592a:	f7ff ff51 	bl	80057d0 <__b2d>
 800592e:	460d      	mov	r5, r1
 8005930:	9b01      	ldr	r3, [sp, #4]
 8005932:	4689      	mov	r9, r1
 8005934:	6919      	ldr	r1, [r3, #16]
 8005936:	9b00      	ldr	r3, [sp, #0]
 8005938:	4604      	mov	r4, r0
 800593a:	691b      	ldr	r3, [r3, #16]
 800593c:	4630      	mov	r0, r6
 800593e:	1ac9      	subs	r1, r1, r3
 8005940:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005944:	1a9b      	subs	r3, r3, r2
 8005946:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800594a:	2b00      	cmp	r3, #0
 800594c:	bfcd      	iteet	gt
 800594e:	463a      	movgt	r2, r7
 8005950:	462a      	movle	r2, r5
 8005952:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8005956:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800595a:	bfd8      	it	le
 800595c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8005960:	464b      	mov	r3, r9
 8005962:	4622      	mov	r2, r4
 8005964:	4659      	mov	r1, fp
 8005966:	f7fa fee1 	bl	800072c <__aeabi_ddiv>
 800596a:	b005      	add	sp, #20
 800596c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005970 <__copybits>:
 8005970:	3901      	subs	r1, #1
 8005972:	b570      	push	{r4, r5, r6, lr}
 8005974:	1149      	asrs	r1, r1, #5
 8005976:	6914      	ldr	r4, [r2, #16]
 8005978:	3101      	adds	r1, #1
 800597a:	f102 0314 	add.w	r3, r2, #20
 800597e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005982:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005986:	1f05      	subs	r5, r0, #4
 8005988:	42a3      	cmp	r3, r4
 800598a:	d30c      	bcc.n	80059a6 <__copybits+0x36>
 800598c:	1aa3      	subs	r3, r4, r2
 800598e:	3b11      	subs	r3, #17
 8005990:	f023 0303 	bic.w	r3, r3, #3
 8005994:	3211      	adds	r2, #17
 8005996:	42a2      	cmp	r2, r4
 8005998:	bf88      	it	hi
 800599a:	2300      	movhi	r3, #0
 800599c:	4418      	add	r0, r3
 800599e:	2300      	movs	r3, #0
 80059a0:	4288      	cmp	r0, r1
 80059a2:	d305      	bcc.n	80059b0 <__copybits+0x40>
 80059a4:	bd70      	pop	{r4, r5, r6, pc}
 80059a6:	f853 6b04 	ldr.w	r6, [r3], #4
 80059aa:	f845 6f04 	str.w	r6, [r5, #4]!
 80059ae:	e7eb      	b.n	8005988 <__copybits+0x18>
 80059b0:	f840 3b04 	str.w	r3, [r0], #4
 80059b4:	e7f4      	b.n	80059a0 <__copybits+0x30>

080059b6 <__any_on>:
 80059b6:	f100 0214 	add.w	r2, r0, #20
 80059ba:	6900      	ldr	r0, [r0, #16]
 80059bc:	114b      	asrs	r3, r1, #5
 80059be:	4298      	cmp	r0, r3
 80059c0:	b510      	push	{r4, lr}
 80059c2:	db11      	blt.n	80059e8 <__any_on+0x32>
 80059c4:	dd0a      	ble.n	80059dc <__any_on+0x26>
 80059c6:	f011 011f 	ands.w	r1, r1, #31
 80059ca:	d007      	beq.n	80059dc <__any_on+0x26>
 80059cc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80059d0:	fa24 f001 	lsr.w	r0, r4, r1
 80059d4:	fa00 f101 	lsl.w	r1, r0, r1
 80059d8:	428c      	cmp	r4, r1
 80059da:	d10b      	bne.n	80059f4 <__any_on+0x3e>
 80059dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d803      	bhi.n	80059ec <__any_on+0x36>
 80059e4:	2000      	movs	r0, #0
 80059e6:	bd10      	pop	{r4, pc}
 80059e8:	4603      	mov	r3, r0
 80059ea:	e7f7      	b.n	80059dc <__any_on+0x26>
 80059ec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80059f0:	2900      	cmp	r1, #0
 80059f2:	d0f5      	beq.n	80059e0 <__any_on+0x2a>
 80059f4:	2001      	movs	r0, #1
 80059f6:	e7f6      	b.n	80059e6 <__any_on+0x30>

080059f8 <sulp>:
 80059f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059fc:	460f      	mov	r7, r1
 80059fe:	4690      	mov	r8, r2
 8005a00:	f7ff fec6 	bl	8005790 <__ulp>
 8005a04:	4604      	mov	r4, r0
 8005a06:	460d      	mov	r5, r1
 8005a08:	f1b8 0f00 	cmp.w	r8, #0
 8005a0c:	d011      	beq.n	8005a32 <sulp+0x3a>
 8005a0e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005a12:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	dd0b      	ble.n	8005a32 <sulp+0x3a>
 8005a1a:	2400      	movs	r4, #0
 8005a1c:	051b      	lsls	r3, r3, #20
 8005a1e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005a22:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005a26:	4622      	mov	r2, r4
 8005a28:	462b      	mov	r3, r5
 8005a2a:	f7fa fd55 	bl	80004d8 <__aeabi_dmul>
 8005a2e:	4604      	mov	r4, r0
 8005a30:	460d      	mov	r5, r1
 8005a32:	4620      	mov	r0, r4
 8005a34:	4629      	mov	r1, r5
 8005a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a3a:	0000      	movs	r0, r0
 8005a3c:	0000      	movs	r0, r0
	...

08005a40 <_strtod_l>:
 8005a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a44:	b09f      	sub	sp, #124	@ 0x7c
 8005a46:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005a48:	2200      	movs	r2, #0
 8005a4a:	460c      	mov	r4, r1
 8005a4c:	921a      	str	r2, [sp, #104]	@ 0x68
 8005a4e:	f04f 0a00 	mov.w	sl, #0
 8005a52:	f04f 0b00 	mov.w	fp, #0
 8005a56:	460a      	mov	r2, r1
 8005a58:	9005      	str	r0, [sp, #20]
 8005a5a:	9219      	str	r2, [sp, #100]	@ 0x64
 8005a5c:	7811      	ldrb	r1, [r2, #0]
 8005a5e:	292b      	cmp	r1, #43	@ 0x2b
 8005a60:	d048      	beq.n	8005af4 <_strtod_l+0xb4>
 8005a62:	d836      	bhi.n	8005ad2 <_strtod_l+0x92>
 8005a64:	290d      	cmp	r1, #13
 8005a66:	d830      	bhi.n	8005aca <_strtod_l+0x8a>
 8005a68:	2908      	cmp	r1, #8
 8005a6a:	d830      	bhi.n	8005ace <_strtod_l+0x8e>
 8005a6c:	2900      	cmp	r1, #0
 8005a6e:	d039      	beq.n	8005ae4 <_strtod_l+0xa4>
 8005a70:	2200      	movs	r2, #0
 8005a72:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005a74:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005a76:	782a      	ldrb	r2, [r5, #0]
 8005a78:	2a30      	cmp	r2, #48	@ 0x30
 8005a7a:	f040 80b1 	bne.w	8005be0 <_strtod_l+0x1a0>
 8005a7e:	786a      	ldrb	r2, [r5, #1]
 8005a80:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005a84:	2a58      	cmp	r2, #88	@ 0x58
 8005a86:	d16c      	bne.n	8005b62 <_strtod_l+0x122>
 8005a88:	9302      	str	r3, [sp, #8]
 8005a8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a8c:	4a8e      	ldr	r2, [pc, #568]	@ (8005cc8 <_strtod_l+0x288>)
 8005a8e:	9301      	str	r3, [sp, #4]
 8005a90:	ab1a      	add	r3, sp, #104	@ 0x68
 8005a92:	9300      	str	r3, [sp, #0]
 8005a94:	9805      	ldr	r0, [sp, #20]
 8005a96:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005a98:	a919      	add	r1, sp, #100	@ 0x64
 8005a9a:	f001 f915 	bl	8006cc8 <__gethex>
 8005a9e:	f010 060f 	ands.w	r6, r0, #15
 8005aa2:	4604      	mov	r4, r0
 8005aa4:	d005      	beq.n	8005ab2 <_strtod_l+0x72>
 8005aa6:	2e06      	cmp	r6, #6
 8005aa8:	d126      	bne.n	8005af8 <_strtod_l+0xb8>
 8005aaa:	2300      	movs	r3, #0
 8005aac:	3501      	adds	r5, #1
 8005aae:	9519      	str	r5, [sp, #100]	@ 0x64
 8005ab0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ab2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f040 8584 	bne.w	80065c2 <_strtod_l+0xb82>
 8005aba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005abc:	b1bb      	cbz	r3, 8005aee <_strtod_l+0xae>
 8005abe:	4650      	mov	r0, sl
 8005ac0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8005ac4:	b01f      	add	sp, #124	@ 0x7c
 8005ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aca:	2920      	cmp	r1, #32
 8005acc:	d1d0      	bne.n	8005a70 <_strtod_l+0x30>
 8005ace:	3201      	adds	r2, #1
 8005ad0:	e7c3      	b.n	8005a5a <_strtod_l+0x1a>
 8005ad2:	292d      	cmp	r1, #45	@ 0x2d
 8005ad4:	d1cc      	bne.n	8005a70 <_strtod_l+0x30>
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005ada:	1c51      	adds	r1, r2, #1
 8005adc:	9119      	str	r1, [sp, #100]	@ 0x64
 8005ade:	7852      	ldrb	r2, [r2, #1]
 8005ae0:	2a00      	cmp	r2, #0
 8005ae2:	d1c7      	bne.n	8005a74 <_strtod_l+0x34>
 8005ae4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005ae6:	9419      	str	r4, [sp, #100]	@ 0x64
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	f040 8568 	bne.w	80065be <_strtod_l+0xb7e>
 8005aee:	4650      	mov	r0, sl
 8005af0:	4659      	mov	r1, fp
 8005af2:	e7e7      	b.n	8005ac4 <_strtod_l+0x84>
 8005af4:	2100      	movs	r1, #0
 8005af6:	e7ef      	b.n	8005ad8 <_strtod_l+0x98>
 8005af8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005afa:	b13a      	cbz	r2, 8005b0c <_strtod_l+0xcc>
 8005afc:	2135      	movs	r1, #53	@ 0x35
 8005afe:	a81c      	add	r0, sp, #112	@ 0x70
 8005b00:	f7ff ff36 	bl	8005970 <__copybits>
 8005b04:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005b06:	9805      	ldr	r0, [sp, #20]
 8005b08:	f7ff fb10 	bl	800512c <_Bfree>
 8005b0c:	3e01      	subs	r6, #1
 8005b0e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005b10:	2e04      	cmp	r6, #4
 8005b12:	d806      	bhi.n	8005b22 <_strtod_l+0xe2>
 8005b14:	e8df f006 	tbb	[pc, r6]
 8005b18:	201d0314 	.word	0x201d0314
 8005b1c:	14          	.byte	0x14
 8005b1d:	00          	.byte	0x00
 8005b1e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005b22:	05e1      	lsls	r1, r4, #23
 8005b24:	bf48      	it	mi
 8005b26:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005b2a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005b2e:	0d1b      	lsrs	r3, r3, #20
 8005b30:	051b      	lsls	r3, r3, #20
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1bd      	bne.n	8005ab2 <_strtod_l+0x72>
 8005b36:	f7fe fb29 	bl	800418c <__errno>
 8005b3a:	2322      	movs	r3, #34	@ 0x22
 8005b3c:	6003      	str	r3, [r0, #0]
 8005b3e:	e7b8      	b.n	8005ab2 <_strtod_l+0x72>
 8005b40:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005b44:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005b48:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005b4c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005b50:	e7e7      	b.n	8005b22 <_strtod_l+0xe2>
 8005b52:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8005ccc <_strtod_l+0x28c>
 8005b56:	e7e4      	b.n	8005b22 <_strtod_l+0xe2>
 8005b58:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005b5c:	f04f 3aff 	mov.w	sl, #4294967295
 8005b60:	e7df      	b.n	8005b22 <_strtod_l+0xe2>
 8005b62:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005b64:	1c5a      	adds	r2, r3, #1
 8005b66:	9219      	str	r2, [sp, #100]	@ 0x64
 8005b68:	785b      	ldrb	r3, [r3, #1]
 8005b6a:	2b30      	cmp	r3, #48	@ 0x30
 8005b6c:	d0f9      	beq.n	8005b62 <_strtod_l+0x122>
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d09f      	beq.n	8005ab2 <_strtod_l+0x72>
 8005b72:	2301      	movs	r3, #1
 8005b74:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005b78:	220a      	movs	r2, #10
 8005b7a:	930c      	str	r3, [sp, #48]	@ 0x30
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	461f      	mov	r7, r3
 8005b80:	9308      	str	r3, [sp, #32]
 8005b82:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b84:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005b86:	7805      	ldrb	r5, [r0, #0]
 8005b88:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005b8c:	b2d9      	uxtb	r1, r3
 8005b8e:	2909      	cmp	r1, #9
 8005b90:	d928      	bls.n	8005be4 <_strtod_l+0x1a4>
 8005b92:	2201      	movs	r2, #1
 8005b94:	494e      	ldr	r1, [pc, #312]	@ (8005cd0 <_strtod_l+0x290>)
 8005b96:	f000 ffc7 	bl	8006b28 <strncmp>
 8005b9a:	2800      	cmp	r0, #0
 8005b9c:	d032      	beq.n	8005c04 <_strtod_l+0x1c4>
 8005b9e:	2000      	movs	r0, #0
 8005ba0:	462a      	mov	r2, r5
 8005ba2:	4681      	mov	r9, r0
 8005ba4:	463d      	mov	r5, r7
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2a65      	cmp	r2, #101	@ 0x65
 8005baa:	d001      	beq.n	8005bb0 <_strtod_l+0x170>
 8005bac:	2a45      	cmp	r2, #69	@ 0x45
 8005bae:	d114      	bne.n	8005bda <_strtod_l+0x19a>
 8005bb0:	b91d      	cbnz	r5, 8005bba <_strtod_l+0x17a>
 8005bb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bb4:	4302      	orrs	r2, r0
 8005bb6:	d095      	beq.n	8005ae4 <_strtod_l+0xa4>
 8005bb8:	2500      	movs	r5, #0
 8005bba:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005bbc:	1c62      	adds	r2, r4, #1
 8005bbe:	9219      	str	r2, [sp, #100]	@ 0x64
 8005bc0:	7862      	ldrb	r2, [r4, #1]
 8005bc2:	2a2b      	cmp	r2, #43	@ 0x2b
 8005bc4:	d077      	beq.n	8005cb6 <_strtod_l+0x276>
 8005bc6:	2a2d      	cmp	r2, #45	@ 0x2d
 8005bc8:	d07b      	beq.n	8005cc2 <_strtod_l+0x282>
 8005bca:	f04f 0c00 	mov.w	ip, #0
 8005bce:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005bd2:	2909      	cmp	r1, #9
 8005bd4:	f240 8082 	bls.w	8005cdc <_strtod_l+0x29c>
 8005bd8:	9419      	str	r4, [sp, #100]	@ 0x64
 8005bda:	f04f 0800 	mov.w	r8, #0
 8005bde:	e0a2      	b.n	8005d26 <_strtod_l+0x2e6>
 8005be0:	2300      	movs	r3, #0
 8005be2:	e7c7      	b.n	8005b74 <_strtod_l+0x134>
 8005be4:	2f08      	cmp	r7, #8
 8005be6:	bfd5      	itete	le
 8005be8:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8005bea:	9908      	ldrgt	r1, [sp, #32]
 8005bec:	fb02 3301 	mlale	r3, r2, r1, r3
 8005bf0:	fb02 3301 	mlagt	r3, r2, r1, r3
 8005bf4:	f100 0001 	add.w	r0, r0, #1
 8005bf8:	bfd4      	ite	le
 8005bfa:	930a      	strle	r3, [sp, #40]	@ 0x28
 8005bfc:	9308      	strgt	r3, [sp, #32]
 8005bfe:	3701      	adds	r7, #1
 8005c00:	9019      	str	r0, [sp, #100]	@ 0x64
 8005c02:	e7bf      	b.n	8005b84 <_strtod_l+0x144>
 8005c04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005c06:	1c5a      	adds	r2, r3, #1
 8005c08:	9219      	str	r2, [sp, #100]	@ 0x64
 8005c0a:	785a      	ldrb	r2, [r3, #1]
 8005c0c:	b37f      	cbz	r7, 8005c6e <_strtod_l+0x22e>
 8005c0e:	4681      	mov	r9, r0
 8005c10:	463d      	mov	r5, r7
 8005c12:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8005c16:	2b09      	cmp	r3, #9
 8005c18:	d912      	bls.n	8005c40 <_strtod_l+0x200>
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e7c4      	b.n	8005ba8 <_strtod_l+0x168>
 8005c1e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005c20:	3001      	adds	r0, #1
 8005c22:	1c5a      	adds	r2, r3, #1
 8005c24:	9219      	str	r2, [sp, #100]	@ 0x64
 8005c26:	785a      	ldrb	r2, [r3, #1]
 8005c28:	2a30      	cmp	r2, #48	@ 0x30
 8005c2a:	d0f8      	beq.n	8005c1e <_strtod_l+0x1de>
 8005c2c:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8005c30:	2b08      	cmp	r3, #8
 8005c32:	f200 84cb 	bhi.w	80065cc <_strtod_l+0xb8c>
 8005c36:	4681      	mov	r9, r0
 8005c38:	2000      	movs	r0, #0
 8005c3a:	4605      	mov	r5, r0
 8005c3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005c3e:	930c      	str	r3, [sp, #48]	@ 0x30
 8005c40:	3a30      	subs	r2, #48	@ 0x30
 8005c42:	f100 0301 	add.w	r3, r0, #1
 8005c46:	d02a      	beq.n	8005c9e <_strtod_l+0x25e>
 8005c48:	4499      	add	r9, r3
 8005c4a:	210a      	movs	r1, #10
 8005c4c:	462b      	mov	r3, r5
 8005c4e:	eb00 0c05 	add.w	ip, r0, r5
 8005c52:	4563      	cmp	r3, ip
 8005c54:	d10d      	bne.n	8005c72 <_strtod_l+0x232>
 8005c56:	1c69      	adds	r1, r5, #1
 8005c58:	4401      	add	r1, r0
 8005c5a:	4428      	add	r0, r5
 8005c5c:	2808      	cmp	r0, #8
 8005c5e:	dc16      	bgt.n	8005c8e <_strtod_l+0x24e>
 8005c60:	230a      	movs	r3, #10
 8005c62:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005c64:	fb03 2300 	mla	r3, r3, r0, r2
 8005c68:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	e018      	b.n	8005ca0 <_strtod_l+0x260>
 8005c6e:	4638      	mov	r0, r7
 8005c70:	e7da      	b.n	8005c28 <_strtod_l+0x1e8>
 8005c72:	2b08      	cmp	r3, #8
 8005c74:	f103 0301 	add.w	r3, r3, #1
 8005c78:	dc03      	bgt.n	8005c82 <_strtod_l+0x242>
 8005c7a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8005c7c:	434e      	muls	r6, r1
 8005c7e:	960a      	str	r6, [sp, #40]	@ 0x28
 8005c80:	e7e7      	b.n	8005c52 <_strtod_l+0x212>
 8005c82:	2b10      	cmp	r3, #16
 8005c84:	bfde      	ittt	le
 8005c86:	9e08      	ldrle	r6, [sp, #32]
 8005c88:	434e      	mulle	r6, r1
 8005c8a:	9608      	strle	r6, [sp, #32]
 8005c8c:	e7e1      	b.n	8005c52 <_strtod_l+0x212>
 8005c8e:	280f      	cmp	r0, #15
 8005c90:	dceb      	bgt.n	8005c6a <_strtod_l+0x22a>
 8005c92:	230a      	movs	r3, #10
 8005c94:	9808      	ldr	r0, [sp, #32]
 8005c96:	fb03 2300 	mla	r3, r3, r0, r2
 8005c9a:	9308      	str	r3, [sp, #32]
 8005c9c:	e7e5      	b.n	8005c6a <_strtod_l+0x22a>
 8005c9e:	4629      	mov	r1, r5
 8005ca0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005ca2:	460d      	mov	r5, r1
 8005ca4:	1c50      	adds	r0, r2, #1
 8005ca6:	9019      	str	r0, [sp, #100]	@ 0x64
 8005ca8:	7852      	ldrb	r2, [r2, #1]
 8005caa:	4618      	mov	r0, r3
 8005cac:	e7b1      	b.n	8005c12 <_strtod_l+0x1d2>
 8005cae:	f04f 0900 	mov.w	r9, #0
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e77d      	b.n	8005bb2 <_strtod_l+0x172>
 8005cb6:	f04f 0c00 	mov.w	ip, #0
 8005cba:	1ca2      	adds	r2, r4, #2
 8005cbc:	9219      	str	r2, [sp, #100]	@ 0x64
 8005cbe:	78a2      	ldrb	r2, [r4, #2]
 8005cc0:	e785      	b.n	8005bce <_strtod_l+0x18e>
 8005cc2:	f04f 0c01 	mov.w	ip, #1
 8005cc6:	e7f8      	b.n	8005cba <_strtod_l+0x27a>
 8005cc8:	08007b50 	.word	0x08007b50
 8005ccc:	7ff00000 	.word	0x7ff00000
 8005cd0:	08007b38 	.word	0x08007b38
 8005cd4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005cd6:	1c51      	adds	r1, r2, #1
 8005cd8:	9119      	str	r1, [sp, #100]	@ 0x64
 8005cda:	7852      	ldrb	r2, [r2, #1]
 8005cdc:	2a30      	cmp	r2, #48	@ 0x30
 8005cde:	d0f9      	beq.n	8005cd4 <_strtod_l+0x294>
 8005ce0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8005ce4:	2908      	cmp	r1, #8
 8005ce6:	f63f af78 	bhi.w	8005bda <_strtod_l+0x19a>
 8005cea:	f04f 080a 	mov.w	r8, #10
 8005cee:	3a30      	subs	r2, #48	@ 0x30
 8005cf0:	920e      	str	r2, [sp, #56]	@ 0x38
 8005cf2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005cf4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005cf6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005cf8:	1c56      	adds	r6, r2, #1
 8005cfa:	9619      	str	r6, [sp, #100]	@ 0x64
 8005cfc:	7852      	ldrb	r2, [r2, #1]
 8005cfe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8005d02:	f1be 0f09 	cmp.w	lr, #9
 8005d06:	d939      	bls.n	8005d7c <_strtod_l+0x33c>
 8005d08:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005d0a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005d0e:	1a76      	subs	r6, r6, r1
 8005d10:	2e08      	cmp	r6, #8
 8005d12:	dc03      	bgt.n	8005d1c <_strtod_l+0x2dc>
 8005d14:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005d16:	4588      	cmp	r8, r1
 8005d18:	bfa8      	it	ge
 8005d1a:	4688      	movge	r8, r1
 8005d1c:	f1bc 0f00 	cmp.w	ip, #0
 8005d20:	d001      	beq.n	8005d26 <_strtod_l+0x2e6>
 8005d22:	f1c8 0800 	rsb	r8, r8, #0
 8005d26:	2d00      	cmp	r5, #0
 8005d28:	d14e      	bne.n	8005dc8 <_strtod_l+0x388>
 8005d2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005d2c:	4308      	orrs	r0, r1
 8005d2e:	f47f aec0 	bne.w	8005ab2 <_strtod_l+0x72>
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	f47f aed6 	bne.w	8005ae4 <_strtod_l+0xa4>
 8005d38:	2a69      	cmp	r2, #105	@ 0x69
 8005d3a:	d028      	beq.n	8005d8e <_strtod_l+0x34e>
 8005d3c:	dc25      	bgt.n	8005d8a <_strtod_l+0x34a>
 8005d3e:	2a49      	cmp	r2, #73	@ 0x49
 8005d40:	d025      	beq.n	8005d8e <_strtod_l+0x34e>
 8005d42:	2a4e      	cmp	r2, #78	@ 0x4e
 8005d44:	f47f aece 	bne.w	8005ae4 <_strtod_l+0xa4>
 8005d48:	499a      	ldr	r1, [pc, #616]	@ (8005fb4 <_strtod_l+0x574>)
 8005d4a:	a819      	add	r0, sp, #100	@ 0x64
 8005d4c:	f001 f9de 	bl	800710c <__match>
 8005d50:	2800      	cmp	r0, #0
 8005d52:	f43f aec7 	beq.w	8005ae4 <_strtod_l+0xa4>
 8005d56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005d58:	781b      	ldrb	r3, [r3, #0]
 8005d5a:	2b28      	cmp	r3, #40	@ 0x28
 8005d5c:	d12e      	bne.n	8005dbc <_strtod_l+0x37c>
 8005d5e:	4996      	ldr	r1, [pc, #600]	@ (8005fb8 <_strtod_l+0x578>)
 8005d60:	aa1c      	add	r2, sp, #112	@ 0x70
 8005d62:	a819      	add	r0, sp, #100	@ 0x64
 8005d64:	f001 f9e6 	bl	8007134 <__hexnan>
 8005d68:	2805      	cmp	r0, #5
 8005d6a:	d127      	bne.n	8005dbc <_strtod_l+0x37c>
 8005d6c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005d6e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8005d72:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8005d76:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005d7a:	e69a      	b.n	8005ab2 <_strtod_l+0x72>
 8005d7c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005d7e:	fb08 2101 	mla	r1, r8, r1, r2
 8005d82:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8005d86:	920e      	str	r2, [sp, #56]	@ 0x38
 8005d88:	e7b5      	b.n	8005cf6 <_strtod_l+0x2b6>
 8005d8a:	2a6e      	cmp	r2, #110	@ 0x6e
 8005d8c:	e7da      	b.n	8005d44 <_strtod_l+0x304>
 8005d8e:	498b      	ldr	r1, [pc, #556]	@ (8005fbc <_strtod_l+0x57c>)
 8005d90:	a819      	add	r0, sp, #100	@ 0x64
 8005d92:	f001 f9bb 	bl	800710c <__match>
 8005d96:	2800      	cmp	r0, #0
 8005d98:	f43f aea4 	beq.w	8005ae4 <_strtod_l+0xa4>
 8005d9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005d9e:	4988      	ldr	r1, [pc, #544]	@ (8005fc0 <_strtod_l+0x580>)
 8005da0:	3b01      	subs	r3, #1
 8005da2:	a819      	add	r0, sp, #100	@ 0x64
 8005da4:	9319      	str	r3, [sp, #100]	@ 0x64
 8005da6:	f001 f9b1 	bl	800710c <__match>
 8005daa:	b910      	cbnz	r0, 8005db2 <_strtod_l+0x372>
 8005dac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005dae:	3301      	adds	r3, #1
 8005db0:	9319      	str	r3, [sp, #100]	@ 0x64
 8005db2:	f04f 0a00 	mov.w	sl, #0
 8005db6:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8005fc4 <_strtod_l+0x584>
 8005dba:	e67a      	b.n	8005ab2 <_strtod_l+0x72>
 8005dbc:	4882      	ldr	r0, [pc, #520]	@ (8005fc8 <_strtod_l+0x588>)
 8005dbe:	f000 fee3 	bl	8006b88 <nan>
 8005dc2:	4682      	mov	sl, r0
 8005dc4:	468b      	mov	fp, r1
 8005dc6:	e674      	b.n	8005ab2 <_strtod_l+0x72>
 8005dc8:	eba8 0309 	sub.w	r3, r8, r9
 8005dcc:	2f00      	cmp	r7, #0
 8005dce:	bf08      	it	eq
 8005dd0:	462f      	moveq	r7, r5
 8005dd2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005dd4:	2d10      	cmp	r5, #16
 8005dd6:	462c      	mov	r4, r5
 8005dd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005dda:	bfa8      	it	ge
 8005ddc:	2410      	movge	r4, #16
 8005dde:	f7fa fb01 	bl	80003e4 <__aeabi_ui2d>
 8005de2:	2d09      	cmp	r5, #9
 8005de4:	4682      	mov	sl, r0
 8005de6:	468b      	mov	fp, r1
 8005de8:	dc11      	bgt.n	8005e0e <_strtod_l+0x3ce>
 8005dea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	f43f ae60 	beq.w	8005ab2 <_strtod_l+0x72>
 8005df2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005df4:	dd76      	ble.n	8005ee4 <_strtod_l+0x4a4>
 8005df6:	2b16      	cmp	r3, #22
 8005df8:	dc5d      	bgt.n	8005eb6 <_strtod_l+0x476>
 8005dfa:	4974      	ldr	r1, [pc, #464]	@ (8005fcc <_strtod_l+0x58c>)
 8005dfc:	4652      	mov	r2, sl
 8005dfe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005e02:	465b      	mov	r3, fp
 8005e04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e08:	f7fa fb66 	bl	80004d8 <__aeabi_dmul>
 8005e0c:	e7d9      	b.n	8005dc2 <_strtod_l+0x382>
 8005e0e:	4b6f      	ldr	r3, [pc, #444]	@ (8005fcc <_strtod_l+0x58c>)
 8005e10:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005e14:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005e18:	f7fa fb5e 	bl	80004d8 <__aeabi_dmul>
 8005e1c:	4682      	mov	sl, r0
 8005e1e:	9808      	ldr	r0, [sp, #32]
 8005e20:	468b      	mov	fp, r1
 8005e22:	f7fa fadf 	bl	80003e4 <__aeabi_ui2d>
 8005e26:	4602      	mov	r2, r0
 8005e28:	460b      	mov	r3, r1
 8005e2a:	4650      	mov	r0, sl
 8005e2c:	4659      	mov	r1, fp
 8005e2e:	f7fa f99d 	bl	800016c <__adddf3>
 8005e32:	2d0f      	cmp	r5, #15
 8005e34:	4682      	mov	sl, r0
 8005e36:	468b      	mov	fp, r1
 8005e38:	ddd7      	ble.n	8005dea <_strtod_l+0x3aa>
 8005e3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e3c:	1b2c      	subs	r4, r5, r4
 8005e3e:	441c      	add	r4, r3
 8005e40:	2c00      	cmp	r4, #0
 8005e42:	f340 8096 	ble.w	8005f72 <_strtod_l+0x532>
 8005e46:	f014 030f 	ands.w	r3, r4, #15
 8005e4a:	d00a      	beq.n	8005e62 <_strtod_l+0x422>
 8005e4c:	495f      	ldr	r1, [pc, #380]	@ (8005fcc <_strtod_l+0x58c>)
 8005e4e:	4652      	mov	r2, sl
 8005e50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005e54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e58:	465b      	mov	r3, fp
 8005e5a:	f7fa fb3d 	bl	80004d8 <__aeabi_dmul>
 8005e5e:	4682      	mov	sl, r0
 8005e60:	468b      	mov	fp, r1
 8005e62:	f034 040f 	bics.w	r4, r4, #15
 8005e66:	d073      	beq.n	8005f50 <_strtod_l+0x510>
 8005e68:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005e6c:	dd48      	ble.n	8005f00 <_strtod_l+0x4c0>
 8005e6e:	2400      	movs	r4, #0
 8005e70:	46a0      	mov	r8, r4
 8005e72:	46a1      	mov	r9, r4
 8005e74:	940a      	str	r4, [sp, #40]	@ 0x28
 8005e76:	2322      	movs	r3, #34	@ 0x22
 8005e78:	f04f 0a00 	mov.w	sl, #0
 8005e7c:	9a05      	ldr	r2, [sp, #20]
 8005e7e:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8005fc4 <_strtod_l+0x584>
 8005e82:	6013      	str	r3, [r2, #0]
 8005e84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	f43f ae13 	beq.w	8005ab2 <_strtod_l+0x72>
 8005e8c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005e8e:	9805      	ldr	r0, [sp, #20]
 8005e90:	f7ff f94c 	bl	800512c <_Bfree>
 8005e94:	4649      	mov	r1, r9
 8005e96:	9805      	ldr	r0, [sp, #20]
 8005e98:	f7ff f948 	bl	800512c <_Bfree>
 8005e9c:	4641      	mov	r1, r8
 8005e9e:	9805      	ldr	r0, [sp, #20]
 8005ea0:	f7ff f944 	bl	800512c <_Bfree>
 8005ea4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005ea6:	9805      	ldr	r0, [sp, #20]
 8005ea8:	f7ff f940 	bl	800512c <_Bfree>
 8005eac:	4621      	mov	r1, r4
 8005eae:	9805      	ldr	r0, [sp, #20]
 8005eb0:	f7ff f93c 	bl	800512c <_Bfree>
 8005eb4:	e5fd      	b.n	8005ab2 <_strtod_l+0x72>
 8005eb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005eb8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	dbbc      	blt.n	8005e3a <_strtod_l+0x3fa>
 8005ec0:	4c42      	ldr	r4, [pc, #264]	@ (8005fcc <_strtod_l+0x58c>)
 8005ec2:	f1c5 050f 	rsb	r5, r5, #15
 8005ec6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005eca:	4652      	mov	r2, sl
 8005ecc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ed0:	465b      	mov	r3, fp
 8005ed2:	f7fa fb01 	bl	80004d8 <__aeabi_dmul>
 8005ed6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ed8:	1b5d      	subs	r5, r3, r5
 8005eda:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005ede:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005ee2:	e791      	b.n	8005e08 <_strtod_l+0x3c8>
 8005ee4:	3316      	adds	r3, #22
 8005ee6:	dba8      	blt.n	8005e3a <_strtod_l+0x3fa>
 8005ee8:	4b38      	ldr	r3, [pc, #224]	@ (8005fcc <_strtod_l+0x58c>)
 8005eea:	eba9 0808 	sub.w	r8, r9, r8
 8005eee:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8005ef2:	4650      	mov	r0, sl
 8005ef4:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005ef8:	4659      	mov	r1, fp
 8005efa:	f7fa fc17 	bl	800072c <__aeabi_ddiv>
 8005efe:	e760      	b.n	8005dc2 <_strtod_l+0x382>
 8005f00:	4b33      	ldr	r3, [pc, #204]	@ (8005fd0 <_strtod_l+0x590>)
 8005f02:	4650      	mov	r0, sl
 8005f04:	9308      	str	r3, [sp, #32]
 8005f06:	2300      	movs	r3, #0
 8005f08:	4659      	mov	r1, fp
 8005f0a:	461e      	mov	r6, r3
 8005f0c:	1124      	asrs	r4, r4, #4
 8005f0e:	2c01      	cmp	r4, #1
 8005f10:	dc21      	bgt.n	8005f56 <_strtod_l+0x516>
 8005f12:	b10b      	cbz	r3, 8005f18 <_strtod_l+0x4d8>
 8005f14:	4682      	mov	sl, r0
 8005f16:	468b      	mov	fp, r1
 8005f18:	492d      	ldr	r1, [pc, #180]	@ (8005fd0 <_strtod_l+0x590>)
 8005f1a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005f1e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005f22:	4652      	mov	r2, sl
 8005f24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f28:	465b      	mov	r3, fp
 8005f2a:	f7fa fad5 	bl	80004d8 <__aeabi_dmul>
 8005f2e:	4b25      	ldr	r3, [pc, #148]	@ (8005fc4 <_strtod_l+0x584>)
 8005f30:	460a      	mov	r2, r1
 8005f32:	400b      	ands	r3, r1
 8005f34:	4927      	ldr	r1, [pc, #156]	@ (8005fd4 <_strtod_l+0x594>)
 8005f36:	4682      	mov	sl, r0
 8005f38:	428b      	cmp	r3, r1
 8005f3a:	d898      	bhi.n	8005e6e <_strtod_l+0x42e>
 8005f3c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005f40:	428b      	cmp	r3, r1
 8005f42:	bf86      	itte	hi
 8005f44:	f04f 3aff 	movhi.w	sl, #4294967295
 8005f48:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8005fd8 <_strtod_l+0x598>
 8005f4c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005f50:	2300      	movs	r3, #0
 8005f52:	9308      	str	r3, [sp, #32]
 8005f54:	e07a      	b.n	800604c <_strtod_l+0x60c>
 8005f56:	07e2      	lsls	r2, r4, #31
 8005f58:	d505      	bpl.n	8005f66 <_strtod_l+0x526>
 8005f5a:	9b08      	ldr	r3, [sp, #32]
 8005f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f60:	f7fa faba 	bl	80004d8 <__aeabi_dmul>
 8005f64:	2301      	movs	r3, #1
 8005f66:	9a08      	ldr	r2, [sp, #32]
 8005f68:	3601      	adds	r6, #1
 8005f6a:	3208      	adds	r2, #8
 8005f6c:	1064      	asrs	r4, r4, #1
 8005f6e:	9208      	str	r2, [sp, #32]
 8005f70:	e7cd      	b.n	8005f0e <_strtod_l+0x4ce>
 8005f72:	d0ed      	beq.n	8005f50 <_strtod_l+0x510>
 8005f74:	4264      	negs	r4, r4
 8005f76:	f014 020f 	ands.w	r2, r4, #15
 8005f7a:	d00a      	beq.n	8005f92 <_strtod_l+0x552>
 8005f7c:	4b13      	ldr	r3, [pc, #76]	@ (8005fcc <_strtod_l+0x58c>)
 8005f7e:	4650      	mov	r0, sl
 8005f80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f84:	4659      	mov	r1, fp
 8005f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f8a:	f7fa fbcf 	bl	800072c <__aeabi_ddiv>
 8005f8e:	4682      	mov	sl, r0
 8005f90:	468b      	mov	fp, r1
 8005f92:	1124      	asrs	r4, r4, #4
 8005f94:	d0dc      	beq.n	8005f50 <_strtod_l+0x510>
 8005f96:	2c1f      	cmp	r4, #31
 8005f98:	dd20      	ble.n	8005fdc <_strtod_l+0x59c>
 8005f9a:	2400      	movs	r4, #0
 8005f9c:	46a0      	mov	r8, r4
 8005f9e:	46a1      	mov	r9, r4
 8005fa0:	940a      	str	r4, [sp, #40]	@ 0x28
 8005fa2:	2322      	movs	r3, #34	@ 0x22
 8005fa4:	9a05      	ldr	r2, [sp, #20]
 8005fa6:	f04f 0a00 	mov.w	sl, #0
 8005faa:	f04f 0b00 	mov.w	fp, #0
 8005fae:	6013      	str	r3, [r2, #0]
 8005fb0:	e768      	b.n	8005e84 <_strtod_l+0x444>
 8005fb2:	bf00      	nop
 8005fb4:	08007927 	.word	0x08007927
 8005fb8:	08007b3c 	.word	0x08007b3c
 8005fbc:	0800791f 	.word	0x0800791f
 8005fc0:	08007956 	.word	0x08007956
 8005fc4:	7ff00000 	.word	0x7ff00000
 8005fc8:	08007ce5 	.word	0x08007ce5
 8005fcc:	08007a70 	.word	0x08007a70
 8005fd0:	08007a48 	.word	0x08007a48
 8005fd4:	7ca00000 	.word	0x7ca00000
 8005fd8:	7fefffff 	.word	0x7fefffff
 8005fdc:	f014 0310 	ands.w	r3, r4, #16
 8005fe0:	bf18      	it	ne
 8005fe2:	236a      	movne	r3, #106	@ 0x6a
 8005fe4:	4650      	mov	r0, sl
 8005fe6:	9308      	str	r3, [sp, #32]
 8005fe8:	4659      	mov	r1, fp
 8005fea:	2300      	movs	r3, #0
 8005fec:	4ea9      	ldr	r6, [pc, #676]	@ (8006294 <_strtod_l+0x854>)
 8005fee:	07e2      	lsls	r2, r4, #31
 8005ff0:	d504      	bpl.n	8005ffc <_strtod_l+0x5bc>
 8005ff2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005ff6:	f7fa fa6f 	bl	80004d8 <__aeabi_dmul>
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	1064      	asrs	r4, r4, #1
 8005ffe:	f106 0608 	add.w	r6, r6, #8
 8006002:	d1f4      	bne.n	8005fee <_strtod_l+0x5ae>
 8006004:	b10b      	cbz	r3, 800600a <_strtod_l+0x5ca>
 8006006:	4682      	mov	sl, r0
 8006008:	468b      	mov	fp, r1
 800600a:	9b08      	ldr	r3, [sp, #32]
 800600c:	b1b3      	cbz	r3, 800603c <_strtod_l+0x5fc>
 800600e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006012:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006016:	2b00      	cmp	r3, #0
 8006018:	4659      	mov	r1, fp
 800601a:	dd0f      	ble.n	800603c <_strtod_l+0x5fc>
 800601c:	2b1f      	cmp	r3, #31
 800601e:	dd57      	ble.n	80060d0 <_strtod_l+0x690>
 8006020:	2b34      	cmp	r3, #52	@ 0x34
 8006022:	bfd8      	it	le
 8006024:	f04f 33ff 	movle.w	r3, #4294967295
 8006028:	f04f 0a00 	mov.w	sl, #0
 800602c:	bfcf      	iteee	gt
 800602e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006032:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006036:	4093      	lslle	r3, r2
 8006038:	ea03 0b01 	andle.w	fp, r3, r1
 800603c:	2200      	movs	r2, #0
 800603e:	2300      	movs	r3, #0
 8006040:	4650      	mov	r0, sl
 8006042:	4659      	mov	r1, fp
 8006044:	f7fa fcb0 	bl	80009a8 <__aeabi_dcmpeq>
 8006048:	2800      	cmp	r0, #0
 800604a:	d1a6      	bne.n	8005f9a <_strtod_l+0x55a>
 800604c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800604e:	463a      	mov	r2, r7
 8006050:	9300      	str	r3, [sp, #0]
 8006052:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006054:	462b      	mov	r3, r5
 8006056:	9805      	ldr	r0, [sp, #20]
 8006058:	f7ff f8d0 	bl	80051fc <__s2b>
 800605c:	900a      	str	r0, [sp, #40]	@ 0x28
 800605e:	2800      	cmp	r0, #0
 8006060:	f43f af05 	beq.w	8005e6e <_strtod_l+0x42e>
 8006064:	2400      	movs	r4, #0
 8006066:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006068:	eba9 0308 	sub.w	r3, r9, r8
 800606c:	2a00      	cmp	r2, #0
 800606e:	bfa8      	it	ge
 8006070:	2300      	movge	r3, #0
 8006072:	46a0      	mov	r8, r4
 8006074:	9312      	str	r3, [sp, #72]	@ 0x48
 8006076:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800607a:	9316      	str	r3, [sp, #88]	@ 0x58
 800607c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800607e:	9805      	ldr	r0, [sp, #20]
 8006080:	6859      	ldr	r1, [r3, #4]
 8006082:	f7ff f813 	bl	80050ac <_Balloc>
 8006086:	4681      	mov	r9, r0
 8006088:	2800      	cmp	r0, #0
 800608a:	f43f aef4 	beq.w	8005e76 <_strtod_l+0x436>
 800608e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006090:	300c      	adds	r0, #12
 8006092:	691a      	ldr	r2, [r3, #16]
 8006094:	f103 010c 	add.w	r1, r3, #12
 8006098:	3202      	adds	r2, #2
 800609a:	0092      	lsls	r2, r2, #2
 800609c:	f000 fd66 	bl	8006b6c <memcpy>
 80060a0:	ab1c      	add	r3, sp, #112	@ 0x70
 80060a2:	9301      	str	r3, [sp, #4]
 80060a4:	ab1b      	add	r3, sp, #108	@ 0x6c
 80060a6:	9300      	str	r3, [sp, #0]
 80060a8:	4652      	mov	r2, sl
 80060aa:	465b      	mov	r3, fp
 80060ac:	9805      	ldr	r0, [sp, #20]
 80060ae:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80060b2:	f7ff fbd5 	bl	8005860 <__d2b>
 80060b6:	901a      	str	r0, [sp, #104]	@ 0x68
 80060b8:	2800      	cmp	r0, #0
 80060ba:	f43f aedc 	beq.w	8005e76 <_strtod_l+0x436>
 80060be:	2101      	movs	r1, #1
 80060c0:	9805      	ldr	r0, [sp, #20]
 80060c2:	f7ff f931 	bl	8005328 <__i2b>
 80060c6:	4680      	mov	r8, r0
 80060c8:	b948      	cbnz	r0, 80060de <_strtod_l+0x69e>
 80060ca:	f04f 0800 	mov.w	r8, #0
 80060ce:	e6d2      	b.n	8005e76 <_strtod_l+0x436>
 80060d0:	f04f 32ff 	mov.w	r2, #4294967295
 80060d4:	fa02 f303 	lsl.w	r3, r2, r3
 80060d8:	ea03 0a0a 	and.w	sl, r3, sl
 80060dc:	e7ae      	b.n	800603c <_strtod_l+0x5fc>
 80060de:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80060e0:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80060e2:	2d00      	cmp	r5, #0
 80060e4:	bfab      	itete	ge
 80060e6:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80060e8:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80060ea:	18ef      	addge	r7, r5, r3
 80060ec:	1b5e      	sublt	r6, r3, r5
 80060ee:	9b08      	ldr	r3, [sp, #32]
 80060f0:	bfa8      	it	ge
 80060f2:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80060f4:	eba5 0503 	sub.w	r5, r5, r3
 80060f8:	4415      	add	r5, r2
 80060fa:	4b67      	ldr	r3, [pc, #412]	@ (8006298 <_strtod_l+0x858>)
 80060fc:	f105 35ff 	add.w	r5, r5, #4294967295
 8006100:	bfb8      	it	lt
 8006102:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006104:	429d      	cmp	r5, r3
 8006106:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800610a:	da50      	bge.n	80061ae <_strtod_l+0x76e>
 800610c:	1b5b      	subs	r3, r3, r5
 800610e:	2b1f      	cmp	r3, #31
 8006110:	f04f 0101 	mov.w	r1, #1
 8006114:	eba2 0203 	sub.w	r2, r2, r3
 8006118:	dc3d      	bgt.n	8006196 <_strtod_l+0x756>
 800611a:	fa01 f303 	lsl.w	r3, r1, r3
 800611e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006120:	2300      	movs	r3, #0
 8006122:	9310      	str	r3, [sp, #64]	@ 0x40
 8006124:	18bd      	adds	r5, r7, r2
 8006126:	9b08      	ldr	r3, [sp, #32]
 8006128:	42af      	cmp	r7, r5
 800612a:	4416      	add	r6, r2
 800612c:	441e      	add	r6, r3
 800612e:	463b      	mov	r3, r7
 8006130:	bfa8      	it	ge
 8006132:	462b      	movge	r3, r5
 8006134:	42b3      	cmp	r3, r6
 8006136:	bfa8      	it	ge
 8006138:	4633      	movge	r3, r6
 800613a:	2b00      	cmp	r3, #0
 800613c:	bfc2      	ittt	gt
 800613e:	1aed      	subgt	r5, r5, r3
 8006140:	1af6      	subgt	r6, r6, r3
 8006142:	1aff      	subgt	r7, r7, r3
 8006144:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006146:	2b00      	cmp	r3, #0
 8006148:	dd16      	ble.n	8006178 <_strtod_l+0x738>
 800614a:	4641      	mov	r1, r8
 800614c:	461a      	mov	r2, r3
 800614e:	9805      	ldr	r0, [sp, #20]
 8006150:	f7ff f9a8 	bl	80054a4 <__pow5mult>
 8006154:	4680      	mov	r8, r0
 8006156:	2800      	cmp	r0, #0
 8006158:	d0b7      	beq.n	80060ca <_strtod_l+0x68a>
 800615a:	4601      	mov	r1, r0
 800615c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800615e:	9805      	ldr	r0, [sp, #20]
 8006160:	f7ff f8f8 	bl	8005354 <__multiply>
 8006164:	900e      	str	r0, [sp, #56]	@ 0x38
 8006166:	2800      	cmp	r0, #0
 8006168:	f43f ae85 	beq.w	8005e76 <_strtod_l+0x436>
 800616c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800616e:	9805      	ldr	r0, [sp, #20]
 8006170:	f7fe ffdc 	bl	800512c <_Bfree>
 8006174:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006176:	931a      	str	r3, [sp, #104]	@ 0x68
 8006178:	2d00      	cmp	r5, #0
 800617a:	dc1d      	bgt.n	80061b8 <_strtod_l+0x778>
 800617c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800617e:	2b00      	cmp	r3, #0
 8006180:	dd23      	ble.n	80061ca <_strtod_l+0x78a>
 8006182:	4649      	mov	r1, r9
 8006184:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006186:	9805      	ldr	r0, [sp, #20]
 8006188:	f7ff f98c 	bl	80054a4 <__pow5mult>
 800618c:	4681      	mov	r9, r0
 800618e:	b9e0      	cbnz	r0, 80061ca <_strtod_l+0x78a>
 8006190:	f04f 0900 	mov.w	r9, #0
 8006194:	e66f      	b.n	8005e76 <_strtod_l+0x436>
 8006196:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800619a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800619e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80061a2:	35e2      	adds	r5, #226	@ 0xe2
 80061a4:	fa01 f305 	lsl.w	r3, r1, r5
 80061a8:	9310      	str	r3, [sp, #64]	@ 0x40
 80061aa:	9113      	str	r1, [sp, #76]	@ 0x4c
 80061ac:	e7ba      	b.n	8006124 <_strtod_l+0x6e4>
 80061ae:	2300      	movs	r3, #0
 80061b0:	9310      	str	r3, [sp, #64]	@ 0x40
 80061b2:	2301      	movs	r3, #1
 80061b4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80061b6:	e7b5      	b.n	8006124 <_strtod_l+0x6e4>
 80061b8:	462a      	mov	r2, r5
 80061ba:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80061bc:	9805      	ldr	r0, [sp, #20]
 80061be:	f7ff f9cb 	bl	8005558 <__lshift>
 80061c2:	901a      	str	r0, [sp, #104]	@ 0x68
 80061c4:	2800      	cmp	r0, #0
 80061c6:	d1d9      	bne.n	800617c <_strtod_l+0x73c>
 80061c8:	e655      	b.n	8005e76 <_strtod_l+0x436>
 80061ca:	2e00      	cmp	r6, #0
 80061cc:	dd07      	ble.n	80061de <_strtod_l+0x79e>
 80061ce:	4649      	mov	r1, r9
 80061d0:	4632      	mov	r2, r6
 80061d2:	9805      	ldr	r0, [sp, #20]
 80061d4:	f7ff f9c0 	bl	8005558 <__lshift>
 80061d8:	4681      	mov	r9, r0
 80061da:	2800      	cmp	r0, #0
 80061dc:	d0d8      	beq.n	8006190 <_strtod_l+0x750>
 80061de:	2f00      	cmp	r7, #0
 80061e0:	dd08      	ble.n	80061f4 <_strtod_l+0x7b4>
 80061e2:	4641      	mov	r1, r8
 80061e4:	463a      	mov	r2, r7
 80061e6:	9805      	ldr	r0, [sp, #20]
 80061e8:	f7ff f9b6 	bl	8005558 <__lshift>
 80061ec:	4680      	mov	r8, r0
 80061ee:	2800      	cmp	r0, #0
 80061f0:	f43f ae41 	beq.w	8005e76 <_strtod_l+0x436>
 80061f4:	464a      	mov	r2, r9
 80061f6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80061f8:	9805      	ldr	r0, [sp, #20]
 80061fa:	f7ff fa35 	bl	8005668 <__mdiff>
 80061fe:	4604      	mov	r4, r0
 8006200:	2800      	cmp	r0, #0
 8006202:	f43f ae38 	beq.w	8005e76 <_strtod_l+0x436>
 8006206:	68c3      	ldr	r3, [r0, #12]
 8006208:	4641      	mov	r1, r8
 800620a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800620c:	2300      	movs	r3, #0
 800620e:	60c3      	str	r3, [r0, #12]
 8006210:	f7ff fa0e 	bl	8005630 <__mcmp>
 8006214:	2800      	cmp	r0, #0
 8006216:	da45      	bge.n	80062a4 <_strtod_l+0x864>
 8006218:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800621a:	ea53 030a 	orrs.w	r3, r3, sl
 800621e:	d16b      	bne.n	80062f8 <_strtod_l+0x8b8>
 8006220:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006224:	2b00      	cmp	r3, #0
 8006226:	d167      	bne.n	80062f8 <_strtod_l+0x8b8>
 8006228:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800622c:	0d1b      	lsrs	r3, r3, #20
 800622e:	051b      	lsls	r3, r3, #20
 8006230:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006234:	d960      	bls.n	80062f8 <_strtod_l+0x8b8>
 8006236:	6963      	ldr	r3, [r4, #20]
 8006238:	b913      	cbnz	r3, 8006240 <_strtod_l+0x800>
 800623a:	6923      	ldr	r3, [r4, #16]
 800623c:	2b01      	cmp	r3, #1
 800623e:	dd5b      	ble.n	80062f8 <_strtod_l+0x8b8>
 8006240:	4621      	mov	r1, r4
 8006242:	2201      	movs	r2, #1
 8006244:	9805      	ldr	r0, [sp, #20]
 8006246:	f7ff f987 	bl	8005558 <__lshift>
 800624a:	4641      	mov	r1, r8
 800624c:	4604      	mov	r4, r0
 800624e:	f7ff f9ef 	bl	8005630 <__mcmp>
 8006252:	2800      	cmp	r0, #0
 8006254:	dd50      	ble.n	80062f8 <_strtod_l+0x8b8>
 8006256:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800625a:	9a08      	ldr	r2, [sp, #32]
 800625c:	0d1b      	lsrs	r3, r3, #20
 800625e:	051b      	lsls	r3, r3, #20
 8006260:	2a00      	cmp	r2, #0
 8006262:	d06a      	beq.n	800633a <_strtod_l+0x8fa>
 8006264:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006268:	d867      	bhi.n	800633a <_strtod_l+0x8fa>
 800626a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800626e:	f67f ae98 	bls.w	8005fa2 <_strtod_l+0x562>
 8006272:	4650      	mov	r0, sl
 8006274:	4659      	mov	r1, fp
 8006276:	4b09      	ldr	r3, [pc, #36]	@ (800629c <_strtod_l+0x85c>)
 8006278:	2200      	movs	r2, #0
 800627a:	f7fa f92d 	bl	80004d8 <__aeabi_dmul>
 800627e:	4b08      	ldr	r3, [pc, #32]	@ (80062a0 <_strtod_l+0x860>)
 8006280:	4682      	mov	sl, r0
 8006282:	400b      	ands	r3, r1
 8006284:	468b      	mov	fp, r1
 8006286:	2b00      	cmp	r3, #0
 8006288:	f47f ae00 	bne.w	8005e8c <_strtod_l+0x44c>
 800628c:	2322      	movs	r3, #34	@ 0x22
 800628e:	9a05      	ldr	r2, [sp, #20]
 8006290:	6013      	str	r3, [r2, #0]
 8006292:	e5fb      	b.n	8005e8c <_strtod_l+0x44c>
 8006294:	08007b68 	.word	0x08007b68
 8006298:	fffffc02 	.word	0xfffffc02
 800629c:	39500000 	.word	0x39500000
 80062a0:	7ff00000 	.word	0x7ff00000
 80062a4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80062a8:	d165      	bne.n	8006376 <_strtod_l+0x936>
 80062aa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80062ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80062b0:	b35a      	cbz	r2, 800630a <_strtod_l+0x8ca>
 80062b2:	4a99      	ldr	r2, [pc, #612]	@ (8006518 <_strtod_l+0xad8>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d12b      	bne.n	8006310 <_strtod_l+0x8d0>
 80062b8:	9b08      	ldr	r3, [sp, #32]
 80062ba:	4651      	mov	r1, sl
 80062bc:	b303      	cbz	r3, 8006300 <_strtod_l+0x8c0>
 80062be:	465a      	mov	r2, fp
 80062c0:	4b96      	ldr	r3, [pc, #600]	@ (800651c <_strtod_l+0xadc>)
 80062c2:	4013      	ands	r3, r2
 80062c4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80062c8:	f04f 32ff 	mov.w	r2, #4294967295
 80062cc:	d81b      	bhi.n	8006306 <_strtod_l+0x8c6>
 80062ce:	0d1b      	lsrs	r3, r3, #20
 80062d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80062d4:	fa02 f303 	lsl.w	r3, r2, r3
 80062d8:	4299      	cmp	r1, r3
 80062da:	d119      	bne.n	8006310 <_strtod_l+0x8d0>
 80062dc:	4b90      	ldr	r3, [pc, #576]	@ (8006520 <_strtod_l+0xae0>)
 80062de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d102      	bne.n	80062ea <_strtod_l+0x8aa>
 80062e4:	3101      	adds	r1, #1
 80062e6:	f43f adc6 	beq.w	8005e76 <_strtod_l+0x436>
 80062ea:	f04f 0a00 	mov.w	sl, #0
 80062ee:	4b8b      	ldr	r3, [pc, #556]	@ (800651c <_strtod_l+0xadc>)
 80062f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80062f2:	401a      	ands	r2, r3
 80062f4:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80062f8:	9b08      	ldr	r3, [sp, #32]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d1b9      	bne.n	8006272 <_strtod_l+0x832>
 80062fe:	e5c5      	b.n	8005e8c <_strtod_l+0x44c>
 8006300:	f04f 33ff 	mov.w	r3, #4294967295
 8006304:	e7e8      	b.n	80062d8 <_strtod_l+0x898>
 8006306:	4613      	mov	r3, r2
 8006308:	e7e6      	b.n	80062d8 <_strtod_l+0x898>
 800630a:	ea53 030a 	orrs.w	r3, r3, sl
 800630e:	d0a2      	beq.n	8006256 <_strtod_l+0x816>
 8006310:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006312:	b1db      	cbz	r3, 800634c <_strtod_l+0x90c>
 8006314:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006316:	4213      	tst	r3, r2
 8006318:	d0ee      	beq.n	80062f8 <_strtod_l+0x8b8>
 800631a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800631c:	4650      	mov	r0, sl
 800631e:	4659      	mov	r1, fp
 8006320:	9a08      	ldr	r2, [sp, #32]
 8006322:	b1bb      	cbz	r3, 8006354 <_strtod_l+0x914>
 8006324:	f7ff fb68 	bl	80059f8 <sulp>
 8006328:	4602      	mov	r2, r0
 800632a:	460b      	mov	r3, r1
 800632c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006330:	f7f9 ff1c 	bl	800016c <__adddf3>
 8006334:	4682      	mov	sl, r0
 8006336:	468b      	mov	fp, r1
 8006338:	e7de      	b.n	80062f8 <_strtod_l+0x8b8>
 800633a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800633e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006342:	f04f 3aff 	mov.w	sl, #4294967295
 8006346:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800634a:	e7d5      	b.n	80062f8 <_strtod_l+0x8b8>
 800634c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800634e:	ea13 0f0a 	tst.w	r3, sl
 8006352:	e7e1      	b.n	8006318 <_strtod_l+0x8d8>
 8006354:	f7ff fb50 	bl	80059f8 <sulp>
 8006358:	4602      	mov	r2, r0
 800635a:	460b      	mov	r3, r1
 800635c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006360:	f7f9 ff02 	bl	8000168 <__aeabi_dsub>
 8006364:	2200      	movs	r2, #0
 8006366:	2300      	movs	r3, #0
 8006368:	4682      	mov	sl, r0
 800636a:	468b      	mov	fp, r1
 800636c:	f7fa fb1c 	bl	80009a8 <__aeabi_dcmpeq>
 8006370:	2800      	cmp	r0, #0
 8006372:	d0c1      	beq.n	80062f8 <_strtod_l+0x8b8>
 8006374:	e615      	b.n	8005fa2 <_strtod_l+0x562>
 8006376:	4641      	mov	r1, r8
 8006378:	4620      	mov	r0, r4
 800637a:	f7ff fac9 	bl	8005910 <__ratio>
 800637e:	2200      	movs	r2, #0
 8006380:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006384:	4606      	mov	r6, r0
 8006386:	460f      	mov	r7, r1
 8006388:	f7fa fb22 	bl	80009d0 <__aeabi_dcmple>
 800638c:	2800      	cmp	r0, #0
 800638e:	d06d      	beq.n	800646c <_strtod_l+0xa2c>
 8006390:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006392:	2b00      	cmp	r3, #0
 8006394:	d178      	bne.n	8006488 <_strtod_l+0xa48>
 8006396:	f1ba 0f00 	cmp.w	sl, #0
 800639a:	d156      	bne.n	800644a <_strtod_l+0xa0a>
 800639c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800639e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d158      	bne.n	8006458 <_strtod_l+0xa18>
 80063a6:	2200      	movs	r2, #0
 80063a8:	4630      	mov	r0, r6
 80063aa:	4639      	mov	r1, r7
 80063ac:	4b5d      	ldr	r3, [pc, #372]	@ (8006524 <_strtod_l+0xae4>)
 80063ae:	f7fa fb05 	bl	80009bc <__aeabi_dcmplt>
 80063b2:	2800      	cmp	r0, #0
 80063b4:	d157      	bne.n	8006466 <_strtod_l+0xa26>
 80063b6:	4630      	mov	r0, r6
 80063b8:	4639      	mov	r1, r7
 80063ba:	2200      	movs	r2, #0
 80063bc:	4b5a      	ldr	r3, [pc, #360]	@ (8006528 <_strtod_l+0xae8>)
 80063be:	f7fa f88b 	bl	80004d8 <__aeabi_dmul>
 80063c2:	4606      	mov	r6, r0
 80063c4:	460f      	mov	r7, r1
 80063c6:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80063ca:	9606      	str	r6, [sp, #24]
 80063cc:	9307      	str	r3, [sp, #28]
 80063ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80063d2:	4d52      	ldr	r5, [pc, #328]	@ (800651c <_strtod_l+0xadc>)
 80063d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80063d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063da:	401d      	ands	r5, r3
 80063dc:	4b53      	ldr	r3, [pc, #332]	@ (800652c <_strtod_l+0xaec>)
 80063de:	429d      	cmp	r5, r3
 80063e0:	f040 80aa 	bne.w	8006538 <_strtod_l+0xaf8>
 80063e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063e6:	4650      	mov	r0, sl
 80063e8:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80063ec:	4659      	mov	r1, fp
 80063ee:	f7ff f9cf 	bl	8005790 <__ulp>
 80063f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80063f6:	f7fa f86f 	bl	80004d8 <__aeabi_dmul>
 80063fa:	4652      	mov	r2, sl
 80063fc:	465b      	mov	r3, fp
 80063fe:	f7f9 feb5 	bl	800016c <__adddf3>
 8006402:	460b      	mov	r3, r1
 8006404:	4945      	ldr	r1, [pc, #276]	@ (800651c <_strtod_l+0xadc>)
 8006406:	4a4a      	ldr	r2, [pc, #296]	@ (8006530 <_strtod_l+0xaf0>)
 8006408:	4019      	ands	r1, r3
 800640a:	4291      	cmp	r1, r2
 800640c:	4682      	mov	sl, r0
 800640e:	d942      	bls.n	8006496 <_strtod_l+0xa56>
 8006410:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006412:	4b43      	ldr	r3, [pc, #268]	@ (8006520 <_strtod_l+0xae0>)
 8006414:	429a      	cmp	r2, r3
 8006416:	d103      	bne.n	8006420 <_strtod_l+0x9e0>
 8006418:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800641a:	3301      	adds	r3, #1
 800641c:	f43f ad2b 	beq.w	8005e76 <_strtod_l+0x436>
 8006420:	f04f 3aff 	mov.w	sl, #4294967295
 8006424:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8006520 <_strtod_l+0xae0>
 8006428:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800642a:	9805      	ldr	r0, [sp, #20]
 800642c:	f7fe fe7e 	bl	800512c <_Bfree>
 8006430:	4649      	mov	r1, r9
 8006432:	9805      	ldr	r0, [sp, #20]
 8006434:	f7fe fe7a 	bl	800512c <_Bfree>
 8006438:	4641      	mov	r1, r8
 800643a:	9805      	ldr	r0, [sp, #20]
 800643c:	f7fe fe76 	bl	800512c <_Bfree>
 8006440:	4621      	mov	r1, r4
 8006442:	9805      	ldr	r0, [sp, #20]
 8006444:	f7fe fe72 	bl	800512c <_Bfree>
 8006448:	e618      	b.n	800607c <_strtod_l+0x63c>
 800644a:	f1ba 0f01 	cmp.w	sl, #1
 800644e:	d103      	bne.n	8006458 <_strtod_l+0xa18>
 8006450:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006452:	2b00      	cmp	r3, #0
 8006454:	f43f ada5 	beq.w	8005fa2 <_strtod_l+0x562>
 8006458:	2200      	movs	r2, #0
 800645a:	4b36      	ldr	r3, [pc, #216]	@ (8006534 <_strtod_l+0xaf4>)
 800645c:	2600      	movs	r6, #0
 800645e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006462:	4f30      	ldr	r7, [pc, #192]	@ (8006524 <_strtod_l+0xae4>)
 8006464:	e7b3      	b.n	80063ce <_strtod_l+0x98e>
 8006466:	2600      	movs	r6, #0
 8006468:	4f2f      	ldr	r7, [pc, #188]	@ (8006528 <_strtod_l+0xae8>)
 800646a:	e7ac      	b.n	80063c6 <_strtod_l+0x986>
 800646c:	4630      	mov	r0, r6
 800646e:	4639      	mov	r1, r7
 8006470:	4b2d      	ldr	r3, [pc, #180]	@ (8006528 <_strtod_l+0xae8>)
 8006472:	2200      	movs	r2, #0
 8006474:	f7fa f830 	bl	80004d8 <__aeabi_dmul>
 8006478:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800647a:	4606      	mov	r6, r0
 800647c:	460f      	mov	r7, r1
 800647e:	2b00      	cmp	r3, #0
 8006480:	d0a1      	beq.n	80063c6 <_strtod_l+0x986>
 8006482:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006486:	e7a2      	b.n	80063ce <_strtod_l+0x98e>
 8006488:	2200      	movs	r2, #0
 800648a:	4b26      	ldr	r3, [pc, #152]	@ (8006524 <_strtod_l+0xae4>)
 800648c:	4616      	mov	r6, r2
 800648e:	461f      	mov	r7, r3
 8006490:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006494:	e79b      	b.n	80063ce <_strtod_l+0x98e>
 8006496:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800649a:	9b08      	ldr	r3, [sp, #32]
 800649c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d1c1      	bne.n	8006428 <_strtod_l+0x9e8>
 80064a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80064a8:	0d1b      	lsrs	r3, r3, #20
 80064aa:	051b      	lsls	r3, r3, #20
 80064ac:	429d      	cmp	r5, r3
 80064ae:	d1bb      	bne.n	8006428 <_strtod_l+0x9e8>
 80064b0:	4630      	mov	r0, r6
 80064b2:	4639      	mov	r1, r7
 80064b4:	f7fa fdb6 	bl	8001024 <__aeabi_d2lz>
 80064b8:	f7f9 ffe0 	bl	800047c <__aeabi_l2d>
 80064bc:	4602      	mov	r2, r0
 80064be:	460b      	mov	r3, r1
 80064c0:	4630      	mov	r0, r6
 80064c2:	4639      	mov	r1, r7
 80064c4:	f7f9 fe50 	bl	8000168 <__aeabi_dsub>
 80064c8:	460b      	mov	r3, r1
 80064ca:	4602      	mov	r2, r0
 80064cc:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80064d0:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80064d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064d6:	ea46 060a 	orr.w	r6, r6, sl
 80064da:	431e      	orrs	r6, r3
 80064dc:	d069      	beq.n	80065b2 <_strtod_l+0xb72>
 80064de:	a30a      	add	r3, pc, #40	@ (adr r3, 8006508 <_strtod_l+0xac8>)
 80064e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e4:	f7fa fa6a 	bl	80009bc <__aeabi_dcmplt>
 80064e8:	2800      	cmp	r0, #0
 80064ea:	f47f accf 	bne.w	8005e8c <_strtod_l+0x44c>
 80064ee:	a308      	add	r3, pc, #32	@ (adr r3, 8006510 <_strtod_l+0xad0>)
 80064f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80064f8:	f7fa fa7e 	bl	80009f8 <__aeabi_dcmpgt>
 80064fc:	2800      	cmp	r0, #0
 80064fe:	d093      	beq.n	8006428 <_strtod_l+0x9e8>
 8006500:	e4c4      	b.n	8005e8c <_strtod_l+0x44c>
 8006502:	bf00      	nop
 8006504:	f3af 8000 	nop.w
 8006508:	94a03595 	.word	0x94a03595
 800650c:	3fdfffff 	.word	0x3fdfffff
 8006510:	35afe535 	.word	0x35afe535
 8006514:	3fe00000 	.word	0x3fe00000
 8006518:	000fffff 	.word	0x000fffff
 800651c:	7ff00000 	.word	0x7ff00000
 8006520:	7fefffff 	.word	0x7fefffff
 8006524:	3ff00000 	.word	0x3ff00000
 8006528:	3fe00000 	.word	0x3fe00000
 800652c:	7fe00000 	.word	0x7fe00000
 8006530:	7c9fffff 	.word	0x7c9fffff
 8006534:	bff00000 	.word	0xbff00000
 8006538:	9b08      	ldr	r3, [sp, #32]
 800653a:	b323      	cbz	r3, 8006586 <_strtod_l+0xb46>
 800653c:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006540:	d821      	bhi.n	8006586 <_strtod_l+0xb46>
 8006542:	a327      	add	r3, pc, #156	@ (adr r3, 80065e0 <_strtod_l+0xba0>)
 8006544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006548:	4630      	mov	r0, r6
 800654a:	4639      	mov	r1, r7
 800654c:	f7fa fa40 	bl	80009d0 <__aeabi_dcmple>
 8006550:	b1a0      	cbz	r0, 800657c <_strtod_l+0xb3c>
 8006552:	4639      	mov	r1, r7
 8006554:	4630      	mov	r0, r6
 8006556:	f7fa fa97 	bl	8000a88 <__aeabi_d2uiz>
 800655a:	2801      	cmp	r0, #1
 800655c:	bf38      	it	cc
 800655e:	2001      	movcc	r0, #1
 8006560:	f7f9 ff40 	bl	80003e4 <__aeabi_ui2d>
 8006564:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006566:	4606      	mov	r6, r0
 8006568:	460f      	mov	r7, r1
 800656a:	b9fb      	cbnz	r3, 80065ac <_strtod_l+0xb6c>
 800656c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006570:	9014      	str	r0, [sp, #80]	@ 0x50
 8006572:	9315      	str	r3, [sp, #84]	@ 0x54
 8006574:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006578:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800657c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800657e:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8006582:	1b5b      	subs	r3, r3, r5
 8006584:	9311      	str	r3, [sp, #68]	@ 0x44
 8006586:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800658a:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800658e:	f7ff f8ff 	bl	8005790 <__ulp>
 8006592:	4602      	mov	r2, r0
 8006594:	460b      	mov	r3, r1
 8006596:	4650      	mov	r0, sl
 8006598:	4659      	mov	r1, fp
 800659a:	f7f9 ff9d 	bl	80004d8 <__aeabi_dmul>
 800659e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80065a2:	f7f9 fde3 	bl	800016c <__adddf3>
 80065a6:	4682      	mov	sl, r0
 80065a8:	468b      	mov	fp, r1
 80065aa:	e776      	b.n	800649a <_strtod_l+0xa5a>
 80065ac:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80065b0:	e7e0      	b.n	8006574 <_strtod_l+0xb34>
 80065b2:	a30d      	add	r3, pc, #52	@ (adr r3, 80065e8 <_strtod_l+0xba8>)
 80065b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065b8:	f7fa fa00 	bl	80009bc <__aeabi_dcmplt>
 80065bc:	e79e      	b.n	80064fc <_strtod_l+0xabc>
 80065be:	2300      	movs	r3, #0
 80065c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80065c4:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80065c6:	6013      	str	r3, [r2, #0]
 80065c8:	f7ff ba77 	b.w	8005aba <_strtod_l+0x7a>
 80065cc:	2a65      	cmp	r2, #101	@ 0x65
 80065ce:	f43f ab6e 	beq.w	8005cae <_strtod_l+0x26e>
 80065d2:	2a45      	cmp	r2, #69	@ 0x45
 80065d4:	f43f ab6b 	beq.w	8005cae <_strtod_l+0x26e>
 80065d8:	2301      	movs	r3, #1
 80065da:	f7ff bba6 	b.w	8005d2a <_strtod_l+0x2ea>
 80065de:	bf00      	nop
 80065e0:	ffc00000 	.word	0xffc00000
 80065e4:	41dfffff 	.word	0x41dfffff
 80065e8:	94a03595 	.word	0x94a03595
 80065ec:	3fcfffff 	.word	0x3fcfffff

080065f0 <_strtod_r>:
 80065f0:	4b01      	ldr	r3, [pc, #4]	@ (80065f8 <_strtod_r+0x8>)
 80065f2:	f7ff ba25 	b.w	8005a40 <_strtod_l>
 80065f6:	bf00      	nop
 80065f8:	20000068 	.word	0x20000068

080065fc <_strtol_l.constprop.0>:
 80065fc:	2b24      	cmp	r3, #36	@ 0x24
 80065fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006602:	4686      	mov	lr, r0
 8006604:	4690      	mov	r8, r2
 8006606:	d801      	bhi.n	800660c <_strtol_l.constprop.0+0x10>
 8006608:	2b01      	cmp	r3, #1
 800660a:	d106      	bne.n	800661a <_strtol_l.constprop.0+0x1e>
 800660c:	f7fd fdbe 	bl	800418c <__errno>
 8006610:	2316      	movs	r3, #22
 8006612:	6003      	str	r3, [r0, #0]
 8006614:	2000      	movs	r0, #0
 8006616:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800661a:	460d      	mov	r5, r1
 800661c:	4833      	ldr	r0, [pc, #204]	@ (80066ec <_strtol_l.constprop.0+0xf0>)
 800661e:	462a      	mov	r2, r5
 8006620:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006624:	5d06      	ldrb	r6, [r0, r4]
 8006626:	f016 0608 	ands.w	r6, r6, #8
 800662a:	d1f8      	bne.n	800661e <_strtol_l.constprop.0+0x22>
 800662c:	2c2d      	cmp	r4, #45	@ 0x2d
 800662e:	d12d      	bne.n	800668c <_strtol_l.constprop.0+0x90>
 8006630:	2601      	movs	r6, #1
 8006632:	782c      	ldrb	r4, [r5, #0]
 8006634:	1c95      	adds	r5, r2, #2
 8006636:	f033 0210 	bics.w	r2, r3, #16
 800663a:	d109      	bne.n	8006650 <_strtol_l.constprop.0+0x54>
 800663c:	2c30      	cmp	r4, #48	@ 0x30
 800663e:	d12a      	bne.n	8006696 <_strtol_l.constprop.0+0x9a>
 8006640:	782a      	ldrb	r2, [r5, #0]
 8006642:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006646:	2a58      	cmp	r2, #88	@ 0x58
 8006648:	d125      	bne.n	8006696 <_strtol_l.constprop.0+0x9a>
 800664a:	2310      	movs	r3, #16
 800664c:	786c      	ldrb	r4, [r5, #1]
 800664e:	3502      	adds	r5, #2
 8006650:	2200      	movs	r2, #0
 8006652:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006656:	f10c 3cff 	add.w	ip, ip, #4294967295
 800665a:	fbbc f9f3 	udiv	r9, ip, r3
 800665e:	4610      	mov	r0, r2
 8006660:	fb03 ca19 	mls	sl, r3, r9, ip
 8006664:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006668:	2f09      	cmp	r7, #9
 800666a:	d81b      	bhi.n	80066a4 <_strtol_l.constprop.0+0xa8>
 800666c:	463c      	mov	r4, r7
 800666e:	42a3      	cmp	r3, r4
 8006670:	dd27      	ble.n	80066c2 <_strtol_l.constprop.0+0xc6>
 8006672:	1c57      	adds	r7, r2, #1
 8006674:	d007      	beq.n	8006686 <_strtol_l.constprop.0+0x8a>
 8006676:	4581      	cmp	r9, r0
 8006678:	d320      	bcc.n	80066bc <_strtol_l.constprop.0+0xc0>
 800667a:	d101      	bne.n	8006680 <_strtol_l.constprop.0+0x84>
 800667c:	45a2      	cmp	sl, r4
 800667e:	db1d      	blt.n	80066bc <_strtol_l.constprop.0+0xc0>
 8006680:	2201      	movs	r2, #1
 8006682:	fb00 4003 	mla	r0, r0, r3, r4
 8006686:	f815 4b01 	ldrb.w	r4, [r5], #1
 800668a:	e7eb      	b.n	8006664 <_strtol_l.constprop.0+0x68>
 800668c:	2c2b      	cmp	r4, #43	@ 0x2b
 800668e:	bf04      	itt	eq
 8006690:	782c      	ldrbeq	r4, [r5, #0]
 8006692:	1c95      	addeq	r5, r2, #2
 8006694:	e7cf      	b.n	8006636 <_strtol_l.constprop.0+0x3a>
 8006696:	2b00      	cmp	r3, #0
 8006698:	d1da      	bne.n	8006650 <_strtol_l.constprop.0+0x54>
 800669a:	2c30      	cmp	r4, #48	@ 0x30
 800669c:	bf0c      	ite	eq
 800669e:	2308      	moveq	r3, #8
 80066a0:	230a      	movne	r3, #10
 80066a2:	e7d5      	b.n	8006650 <_strtol_l.constprop.0+0x54>
 80066a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80066a8:	2f19      	cmp	r7, #25
 80066aa:	d801      	bhi.n	80066b0 <_strtol_l.constprop.0+0xb4>
 80066ac:	3c37      	subs	r4, #55	@ 0x37
 80066ae:	e7de      	b.n	800666e <_strtol_l.constprop.0+0x72>
 80066b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80066b4:	2f19      	cmp	r7, #25
 80066b6:	d804      	bhi.n	80066c2 <_strtol_l.constprop.0+0xc6>
 80066b8:	3c57      	subs	r4, #87	@ 0x57
 80066ba:	e7d8      	b.n	800666e <_strtol_l.constprop.0+0x72>
 80066bc:	f04f 32ff 	mov.w	r2, #4294967295
 80066c0:	e7e1      	b.n	8006686 <_strtol_l.constprop.0+0x8a>
 80066c2:	1c53      	adds	r3, r2, #1
 80066c4:	d108      	bne.n	80066d8 <_strtol_l.constprop.0+0xdc>
 80066c6:	2322      	movs	r3, #34	@ 0x22
 80066c8:	4660      	mov	r0, ip
 80066ca:	f8ce 3000 	str.w	r3, [lr]
 80066ce:	f1b8 0f00 	cmp.w	r8, #0
 80066d2:	d0a0      	beq.n	8006616 <_strtol_l.constprop.0+0x1a>
 80066d4:	1e69      	subs	r1, r5, #1
 80066d6:	e006      	b.n	80066e6 <_strtol_l.constprop.0+0xea>
 80066d8:	b106      	cbz	r6, 80066dc <_strtol_l.constprop.0+0xe0>
 80066da:	4240      	negs	r0, r0
 80066dc:	f1b8 0f00 	cmp.w	r8, #0
 80066e0:	d099      	beq.n	8006616 <_strtol_l.constprop.0+0x1a>
 80066e2:	2a00      	cmp	r2, #0
 80066e4:	d1f6      	bne.n	80066d4 <_strtol_l.constprop.0+0xd8>
 80066e6:	f8c8 1000 	str.w	r1, [r8]
 80066ea:	e794      	b.n	8006616 <_strtol_l.constprop.0+0x1a>
 80066ec:	08007b91 	.word	0x08007b91

080066f0 <_strtol_r>:
 80066f0:	f7ff bf84 	b.w	80065fc <_strtol_l.constprop.0>

080066f4 <__ssputs_r>:
 80066f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066f8:	461f      	mov	r7, r3
 80066fa:	688e      	ldr	r6, [r1, #8]
 80066fc:	4682      	mov	sl, r0
 80066fe:	42be      	cmp	r6, r7
 8006700:	460c      	mov	r4, r1
 8006702:	4690      	mov	r8, r2
 8006704:	680b      	ldr	r3, [r1, #0]
 8006706:	d82d      	bhi.n	8006764 <__ssputs_r+0x70>
 8006708:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800670c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006710:	d026      	beq.n	8006760 <__ssputs_r+0x6c>
 8006712:	6965      	ldr	r5, [r4, #20]
 8006714:	6909      	ldr	r1, [r1, #16]
 8006716:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800671a:	eba3 0901 	sub.w	r9, r3, r1
 800671e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006722:	1c7b      	adds	r3, r7, #1
 8006724:	444b      	add	r3, r9
 8006726:	106d      	asrs	r5, r5, #1
 8006728:	429d      	cmp	r5, r3
 800672a:	bf38      	it	cc
 800672c:	461d      	movcc	r5, r3
 800672e:	0553      	lsls	r3, r2, #21
 8006730:	d527      	bpl.n	8006782 <__ssputs_r+0x8e>
 8006732:	4629      	mov	r1, r5
 8006734:	f7fe fc2e 	bl	8004f94 <_malloc_r>
 8006738:	4606      	mov	r6, r0
 800673a:	b360      	cbz	r0, 8006796 <__ssputs_r+0xa2>
 800673c:	464a      	mov	r2, r9
 800673e:	6921      	ldr	r1, [r4, #16]
 8006740:	f000 fa14 	bl	8006b6c <memcpy>
 8006744:	89a3      	ldrh	r3, [r4, #12]
 8006746:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800674a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800674e:	81a3      	strh	r3, [r4, #12]
 8006750:	6126      	str	r6, [r4, #16]
 8006752:	444e      	add	r6, r9
 8006754:	6026      	str	r6, [r4, #0]
 8006756:	463e      	mov	r6, r7
 8006758:	6165      	str	r5, [r4, #20]
 800675a:	eba5 0509 	sub.w	r5, r5, r9
 800675e:	60a5      	str	r5, [r4, #8]
 8006760:	42be      	cmp	r6, r7
 8006762:	d900      	bls.n	8006766 <__ssputs_r+0x72>
 8006764:	463e      	mov	r6, r7
 8006766:	4632      	mov	r2, r6
 8006768:	4641      	mov	r1, r8
 800676a:	6820      	ldr	r0, [r4, #0]
 800676c:	f000 f9c2 	bl	8006af4 <memmove>
 8006770:	2000      	movs	r0, #0
 8006772:	68a3      	ldr	r3, [r4, #8]
 8006774:	1b9b      	subs	r3, r3, r6
 8006776:	60a3      	str	r3, [r4, #8]
 8006778:	6823      	ldr	r3, [r4, #0]
 800677a:	4433      	add	r3, r6
 800677c:	6023      	str	r3, [r4, #0]
 800677e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006782:	462a      	mov	r2, r5
 8006784:	f000 fd83 	bl	800728e <_realloc_r>
 8006788:	4606      	mov	r6, r0
 800678a:	2800      	cmp	r0, #0
 800678c:	d1e0      	bne.n	8006750 <__ssputs_r+0x5c>
 800678e:	4650      	mov	r0, sl
 8006790:	6921      	ldr	r1, [r4, #16]
 8006792:	f7fe fb8d 	bl	8004eb0 <_free_r>
 8006796:	230c      	movs	r3, #12
 8006798:	f8ca 3000 	str.w	r3, [sl]
 800679c:	89a3      	ldrh	r3, [r4, #12]
 800679e:	f04f 30ff 	mov.w	r0, #4294967295
 80067a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067a6:	81a3      	strh	r3, [r4, #12]
 80067a8:	e7e9      	b.n	800677e <__ssputs_r+0x8a>
	...

080067ac <_svfiprintf_r>:
 80067ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067b0:	4698      	mov	r8, r3
 80067b2:	898b      	ldrh	r3, [r1, #12]
 80067b4:	4607      	mov	r7, r0
 80067b6:	061b      	lsls	r3, r3, #24
 80067b8:	460d      	mov	r5, r1
 80067ba:	4614      	mov	r4, r2
 80067bc:	b09d      	sub	sp, #116	@ 0x74
 80067be:	d510      	bpl.n	80067e2 <_svfiprintf_r+0x36>
 80067c0:	690b      	ldr	r3, [r1, #16]
 80067c2:	b973      	cbnz	r3, 80067e2 <_svfiprintf_r+0x36>
 80067c4:	2140      	movs	r1, #64	@ 0x40
 80067c6:	f7fe fbe5 	bl	8004f94 <_malloc_r>
 80067ca:	6028      	str	r0, [r5, #0]
 80067cc:	6128      	str	r0, [r5, #16]
 80067ce:	b930      	cbnz	r0, 80067de <_svfiprintf_r+0x32>
 80067d0:	230c      	movs	r3, #12
 80067d2:	603b      	str	r3, [r7, #0]
 80067d4:	f04f 30ff 	mov.w	r0, #4294967295
 80067d8:	b01d      	add	sp, #116	@ 0x74
 80067da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067de:	2340      	movs	r3, #64	@ 0x40
 80067e0:	616b      	str	r3, [r5, #20]
 80067e2:	2300      	movs	r3, #0
 80067e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80067e6:	2320      	movs	r3, #32
 80067e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80067ec:	2330      	movs	r3, #48	@ 0x30
 80067ee:	f04f 0901 	mov.w	r9, #1
 80067f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80067f6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006990 <_svfiprintf_r+0x1e4>
 80067fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80067fe:	4623      	mov	r3, r4
 8006800:	469a      	mov	sl, r3
 8006802:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006806:	b10a      	cbz	r2, 800680c <_svfiprintf_r+0x60>
 8006808:	2a25      	cmp	r2, #37	@ 0x25
 800680a:	d1f9      	bne.n	8006800 <_svfiprintf_r+0x54>
 800680c:	ebba 0b04 	subs.w	fp, sl, r4
 8006810:	d00b      	beq.n	800682a <_svfiprintf_r+0x7e>
 8006812:	465b      	mov	r3, fp
 8006814:	4622      	mov	r2, r4
 8006816:	4629      	mov	r1, r5
 8006818:	4638      	mov	r0, r7
 800681a:	f7ff ff6b 	bl	80066f4 <__ssputs_r>
 800681e:	3001      	adds	r0, #1
 8006820:	f000 80a7 	beq.w	8006972 <_svfiprintf_r+0x1c6>
 8006824:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006826:	445a      	add	r2, fp
 8006828:	9209      	str	r2, [sp, #36]	@ 0x24
 800682a:	f89a 3000 	ldrb.w	r3, [sl]
 800682e:	2b00      	cmp	r3, #0
 8006830:	f000 809f 	beq.w	8006972 <_svfiprintf_r+0x1c6>
 8006834:	2300      	movs	r3, #0
 8006836:	f04f 32ff 	mov.w	r2, #4294967295
 800683a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800683e:	f10a 0a01 	add.w	sl, sl, #1
 8006842:	9304      	str	r3, [sp, #16]
 8006844:	9307      	str	r3, [sp, #28]
 8006846:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800684a:	931a      	str	r3, [sp, #104]	@ 0x68
 800684c:	4654      	mov	r4, sl
 800684e:	2205      	movs	r2, #5
 8006850:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006854:	484e      	ldr	r0, [pc, #312]	@ (8006990 <_svfiprintf_r+0x1e4>)
 8006856:	f7fd fcc6 	bl	80041e6 <memchr>
 800685a:	9a04      	ldr	r2, [sp, #16]
 800685c:	b9d8      	cbnz	r0, 8006896 <_svfiprintf_r+0xea>
 800685e:	06d0      	lsls	r0, r2, #27
 8006860:	bf44      	itt	mi
 8006862:	2320      	movmi	r3, #32
 8006864:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006868:	0711      	lsls	r1, r2, #28
 800686a:	bf44      	itt	mi
 800686c:	232b      	movmi	r3, #43	@ 0x2b
 800686e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006872:	f89a 3000 	ldrb.w	r3, [sl]
 8006876:	2b2a      	cmp	r3, #42	@ 0x2a
 8006878:	d015      	beq.n	80068a6 <_svfiprintf_r+0xfa>
 800687a:	4654      	mov	r4, sl
 800687c:	2000      	movs	r0, #0
 800687e:	f04f 0c0a 	mov.w	ip, #10
 8006882:	9a07      	ldr	r2, [sp, #28]
 8006884:	4621      	mov	r1, r4
 8006886:	f811 3b01 	ldrb.w	r3, [r1], #1
 800688a:	3b30      	subs	r3, #48	@ 0x30
 800688c:	2b09      	cmp	r3, #9
 800688e:	d94b      	bls.n	8006928 <_svfiprintf_r+0x17c>
 8006890:	b1b0      	cbz	r0, 80068c0 <_svfiprintf_r+0x114>
 8006892:	9207      	str	r2, [sp, #28]
 8006894:	e014      	b.n	80068c0 <_svfiprintf_r+0x114>
 8006896:	eba0 0308 	sub.w	r3, r0, r8
 800689a:	fa09 f303 	lsl.w	r3, r9, r3
 800689e:	4313      	orrs	r3, r2
 80068a0:	46a2      	mov	sl, r4
 80068a2:	9304      	str	r3, [sp, #16]
 80068a4:	e7d2      	b.n	800684c <_svfiprintf_r+0xa0>
 80068a6:	9b03      	ldr	r3, [sp, #12]
 80068a8:	1d19      	adds	r1, r3, #4
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	9103      	str	r1, [sp, #12]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	bfbb      	ittet	lt
 80068b2:	425b      	neglt	r3, r3
 80068b4:	f042 0202 	orrlt.w	r2, r2, #2
 80068b8:	9307      	strge	r3, [sp, #28]
 80068ba:	9307      	strlt	r3, [sp, #28]
 80068bc:	bfb8      	it	lt
 80068be:	9204      	strlt	r2, [sp, #16]
 80068c0:	7823      	ldrb	r3, [r4, #0]
 80068c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80068c4:	d10a      	bne.n	80068dc <_svfiprintf_r+0x130>
 80068c6:	7863      	ldrb	r3, [r4, #1]
 80068c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80068ca:	d132      	bne.n	8006932 <_svfiprintf_r+0x186>
 80068cc:	9b03      	ldr	r3, [sp, #12]
 80068ce:	3402      	adds	r4, #2
 80068d0:	1d1a      	adds	r2, r3, #4
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	9203      	str	r2, [sp, #12]
 80068d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80068da:	9305      	str	r3, [sp, #20]
 80068dc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006994 <_svfiprintf_r+0x1e8>
 80068e0:	2203      	movs	r2, #3
 80068e2:	4650      	mov	r0, sl
 80068e4:	7821      	ldrb	r1, [r4, #0]
 80068e6:	f7fd fc7e 	bl	80041e6 <memchr>
 80068ea:	b138      	cbz	r0, 80068fc <_svfiprintf_r+0x150>
 80068ec:	2240      	movs	r2, #64	@ 0x40
 80068ee:	9b04      	ldr	r3, [sp, #16]
 80068f0:	eba0 000a 	sub.w	r0, r0, sl
 80068f4:	4082      	lsls	r2, r0
 80068f6:	4313      	orrs	r3, r2
 80068f8:	3401      	adds	r4, #1
 80068fa:	9304      	str	r3, [sp, #16]
 80068fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006900:	2206      	movs	r2, #6
 8006902:	4825      	ldr	r0, [pc, #148]	@ (8006998 <_svfiprintf_r+0x1ec>)
 8006904:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006908:	f7fd fc6d 	bl	80041e6 <memchr>
 800690c:	2800      	cmp	r0, #0
 800690e:	d036      	beq.n	800697e <_svfiprintf_r+0x1d2>
 8006910:	4b22      	ldr	r3, [pc, #136]	@ (800699c <_svfiprintf_r+0x1f0>)
 8006912:	bb1b      	cbnz	r3, 800695c <_svfiprintf_r+0x1b0>
 8006914:	9b03      	ldr	r3, [sp, #12]
 8006916:	3307      	adds	r3, #7
 8006918:	f023 0307 	bic.w	r3, r3, #7
 800691c:	3308      	adds	r3, #8
 800691e:	9303      	str	r3, [sp, #12]
 8006920:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006922:	4433      	add	r3, r6
 8006924:	9309      	str	r3, [sp, #36]	@ 0x24
 8006926:	e76a      	b.n	80067fe <_svfiprintf_r+0x52>
 8006928:	460c      	mov	r4, r1
 800692a:	2001      	movs	r0, #1
 800692c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006930:	e7a8      	b.n	8006884 <_svfiprintf_r+0xd8>
 8006932:	2300      	movs	r3, #0
 8006934:	f04f 0c0a 	mov.w	ip, #10
 8006938:	4619      	mov	r1, r3
 800693a:	3401      	adds	r4, #1
 800693c:	9305      	str	r3, [sp, #20]
 800693e:	4620      	mov	r0, r4
 8006940:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006944:	3a30      	subs	r2, #48	@ 0x30
 8006946:	2a09      	cmp	r2, #9
 8006948:	d903      	bls.n	8006952 <_svfiprintf_r+0x1a6>
 800694a:	2b00      	cmp	r3, #0
 800694c:	d0c6      	beq.n	80068dc <_svfiprintf_r+0x130>
 800694e:	9105      	str	r1, [sp, #20]
 8006950:	e7c4      	b.n	80068dc <_svfiprintf_r+0x130>
 8006952:	4604      	mov	r4, r0
 8006954:	2301      	movs	r3, #1
 8006956:	fb0c 2101 	mla	r1, ip, r1, r2
 800695a:	e7f0      	b.n	800693e <_svfiprintf_r+0x192>
 800695c:	ab03      	add	r3, sp, #12
 800695e:	9300      	str	r3, [sp, #0]
 8006960:	462a      	mov	r2, r5
 8006962:	4638      	mov	r0, r7
 8006964:	4b0e      	ldr	r3, [pc, #56]	@ (80069a0 <_svfiprintf_r+0x1f4>)
 8006966:	a904      	add	r1, sp, #16
 8006968:	f7fc fcca 	bl	8003300 <_printf_float>
 800696c:	1c42      	adds	r2, r0, #1
 800696e:	4606      	mov	r6, r0
 8006970:	d1d6      	bne.n	8006920 <_svfiprintf_r+0x174>
 8006972:	89ab      	ldrh	r3, [r5, #12]
 8006974:	065b      	lsls	r3, r3, #25
 8006976:	f53f af2d 	bmi.w	80067d4 <_svfiprintf_r+0x28>
 800697a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800697c:	e72c      	b.n	80067d8 <_svfiprintf_r+0x2c>
 800697e:	ab03      	add	r3, sp, #12
 8006980:	9300      	str	r3, [sp, #0]
 8006982:	462a      	mov	r2, r5
 8006984:	4638      	mov	r0, r7
 8006986:	4b06      	ldr	r3, [pc, #24]	@ (80069a0 <_svfiprintf_r+0x1f4>)
 8006988:	a904      	add	r1, sp, #16
 800698a:	f7fc ff57 	bl	800383c <_printf_i>
 800698e:	e7ed      	b.n	800696c <_svfiprintf_r+0x1c0>
 8006990:	08007c91 	.word	0x08007c91
 8006994:	08007c97 	.word	0x08007c97
 8006998:	08007c9b 	.word	0x08007c9b
 800699c:	08003301 	.word	0x08003301
 80069a0:	080066f5 	.word	0x080066f5

080069a4 <__sflush_r>:
 80069a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80069a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069aa:	0716      	lsls	r6, r2, #28
 80069ac:	4605      	mov	r5, r0
 80069ae:	460c      	mov	r4, r1
 80069b0:	d454      	bmi.n	8006a5c <__sflush_r+0xb8>
 80069b2:	684b      	ldr	r3, [r1, #4]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	dc02      	bgt.n	80069be <__sflush_r+0x1a>
 80069b8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	dd48      	ble.n	8006a50 <__sflush_r+0xac>
 80069be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80069c0:	2e00      	cmp	r6, #0
 80069c2:	d045      	beq.n	8006a50 <__sflush_r+0xac>
 80069c4:	2300      	movs	r3, #0
 80069c6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80069ca:	682f      	ldr	r7, [r5, #0]
 80069cc:	6a21      	ldr	r1, [r4, #32]
 80069ce:	602b      	str	r3, [r5, #0]
 80069d0:	d030      	beq.n	8006a34 <__sflush_r+0x90>
 80069d2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80069d4:	89a3      	ldrh	r3, [r4, #12]
 80069d6:	0759      	lsls	r1, r3, #29
 80069d8:	d505      	bpl.n	80069e6 <__sflush_r+0x42>
 80069da:	6863      	ldr	r3, [r4, #4]
 80069dc:	1ad2      	subs	r2, r2, r3
 80069de:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80069e0:	b10b      	cbz	r3, 80069e6 <__sflush_r+0x42>
 80069e2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80069e4:	1ad2      	subs	r2, r2, r3
 80069e6:	2300      	movs	r3, #0
 80069e8:	4628      	mov	r0, r5
 80069ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80069ec:	6a21      	ldr	r1, [r4, #32]
 80069ee:	47b0      	blx	r6
 80069f0:	1c43      	adds	r3, r0, #1
 80069f2:	89a3      	ldrh	r3, [r4, #12]
 80069f4:	d106      	bne.n	8006a04 <__sflush_r+0x60>
 80069f6:	6829      	ldr	r1, [r5, #0]
 80069f8:	291d      	cmp	r1, #29
 80069fa:	d82b      	bhi.n	8006a54 <__sflush_r+0xb0>
 80069fc:	4a28      	ldr	r2, [pc, #160]	@ (8006aa0 <__sflush_r+0xfc>)
 80069fe:	410a      	asrs	r2, r1
 8006a00:	07d6      	lsls	r6, r2, #31
 8006a02:	d427      	bmi.n	8006a54 <__sflush_r+0xb0>
 8006a04:	2200      	movs	r2, #0
 8006a06:	6062      	str	r2, [r4, #4]
 8006a08:	6922      	ldr	r2, [r4, #16]
 8006a0a:	04d9      	lsls	r1, r3, #19
 8006a0c:	6022      	str	r2, [r4, #0]
 8006a0e:	d504      	bpl.n	8006a1a <__sflush_r+0x76>
 8006a10:	1c42      	adds	r2, r0, #1
 8006a12:	d101      	bne.n	8006a18 <__sflush_r+0x74>
 8006a14:	682b      	ldr	r3, [r5, #0]
 8006a16:	b903      	cbnz	r3, 8006a1a <__sflush_r+0x76>
 8006a18:	6560      	str	r0, [r4, #84]	@ 0x54
 8006a1a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a1c:	602f      	str	r7, [r5, #0]
 8006a1e:	b1b9      	cbz	r1, 8006a50 <__sflush_r+0xac>
 8006a20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a24:	4299      	cmp	r1, r3
 8006a26:	d002      	beq.n	8006a2e <__sflush_r+0x8a>
 8006a28:	4628      	mov	r0, r5
 8006a2a:	f7fe fa41 	bl	8004eb0 <_free_r>
 8006a2e:	2300      	movs	r3, #0
 8006a30:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a32:	e00d      	b.n	8006a50 <__sflush_r+0xac>
 8006a34:	2301      	movs	r3, #1
 8006a36:	4628      	mov	r0, r5
 8006a38:	47b0      	blx	r6
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	1c50      	adds	r0, r2, #1
 8006a3e:	d1c9      	bne.n	80069d4 <__sflush_r+0x30>
 8006a40:	682b      	ldr	r3, [r5, #0]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d0c6      	beq.n	80069d4 <__sflush_r+0x30>
 8006a46:	2b1d      	cmp	r3, #29
 8006a48:	d001      	beq.n	8006a4e <__sflush_r+0xaa>
 8006a4a:	2b16      	cmp	r3, #22
 8006a4c:	d11d      	bne.n	8006a8a <__sflush_r+0xe6>
 8006a4e:	602f      	str	r7, [r5, #0]
 8006a50:	2000      	movs	r0, #0
 8006a52:	e021      	b.n	8006a98 <__sflush_r+0xf4>
 8006a54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a58:	b21b      	sxth	r3, r3
 8006a5a:	e01a      	b.n	8006a92 <__sflush_r+0xee>
 8006a5c:	690f      	ldr	r7, [r1, #16]
 8006a5e:	2f00      	cmp	r7, #0
 8006a60:	d0f6      	beq.n	8006a50 <__sflush_r+0xac>
 8006a62:	0793      	lsls	r3, r2, #30
 8006a64:	bf18      	it	ne
 8006a66:	2300      	movne	r3, #0
 8006a68:	680e      	ldr	r6, [r1, #0]
 8006a6a:	bf08      	it	eq
 8006a6c:	694b      	ldreq	r3, [r1, #20]
 8006a6e:	1bf6      	subs	r6, r6, r7
 8006a70:	600f      	str	r7, [r1, #0]
 8006a72:	608b      	str	r3, [r1, #8]
 8006a74:	2e00      	cmp	r6, #0
 8006a76:	ddeb      	ble.n	8006a50 <__sflush_r+0xac>
 8006a78:	4633      	mov	r3, r6
 8006a7a:	463a      	mov	r2, r7
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	6a21      	ldr	r1, [r4, #32]
 8006a80:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006a84:	47e0      	blx	ip
 8006a86:	2800      	cmp	r0, #0
 8006a88:	dc07      	bgt.n	8006a9a <__sflush_r+0xf6>
 8006a8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a92:	f04f 30ff 	mov.w	r0, #4294967295
 8006a96:	81a3      	strh	r3, [r4, #12]
 8006a98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a9a:	4407      	add	r7, r0
 8006a9c:	1a36      	subs	r6, r6, r0
 8006a9e:	e7e9      	b.n	8006a74 <__sflush_r+0xd0>
 8006aa0:	dfbffffe 	.word	0xdfbffffe

08006aa4 <_fflush_r>:
 8006aa4:	b538      	push	{r3, r4, r5, lr}
 8006aa6:	690b      	ldr	r3, [r1, #16]
 8006aa8:	4605      	mov	r5, r0
 8006aaa:	460c      	mov	r4, r1
 8006aac:	b913      	cbnz	r3, 8006ab4 <_fflush_r+0x10>
 8006aae:	2500      	movs	r5, #0
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	bd38      	pop	{r3, r4, r5, pc}
 8006ab4:	b118      	cbz	r0, 8006abe <_fflush_r+0x1a>
 8006ab6:	6a03      	ldr	r3, [r0, #32]
 8006ab8:	b90b      	cbnz	r3, 8006abe <_fflush_r+0x1a>
 8006aba:	f7fd fa7b 	bl	8003fb4 <__sinit>
 8006abe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d0f3      	beq.n	8006aae <_fflush_r+0xa>
 8006ac6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ac8:	07d0      	lsls	r0, r2, #31
 8006aca:	d404      	bmi.n	8006ad6 <_fflush_r+0x32>
 8006acc:	0599      	lsls	r1, r3, #22
 8006ace:	d402      	bmi.n	8006ad6 <_fflush_r+0x32>
 8006ad0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ad2:	f7fd fb86 	bl	80041e2 <__retarget_lock_acquire_recursive>
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	4621      	mov	r1, r4
 8006ada:	f7ff ff63 	bl	80069a4 <__sflush_r>
 8006ade:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ae0:	4605      	mov	r5, r0
 8006ae2:	07da      	lsls	r2, r3, #31
 8006ae4:	d4e4      	bmi.n	8006ab0 <_fflush_r+0xc>
 8006ae6:	89a3      	ldrh	r3, [r4, #12]
 8006ae8:	059b      	lsls	r3, r3, #22
 8006aea:	d4e1      	bmi.n	8006ab0 <_fflush_r+0xc>
 8006aec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006aee:	f7fd fb79 	bl	80041e4 <__retarget_lock_release_recursive>
 8006af2:	e7dd      	b.n	8006ab0 <_fflush_r+0xc>

08006af4 <memmove>:
 8006af4:	4288      	cmp	r0, r1
 8006af6:	b510      	push	{r4, lr}
 8006af8:	eb01 0402 	add.w	r4, r1, r2
 8006afc:	d902      	bls.n	8006b04 <memmove+0x10>
 8006afe:	4284      	cmp	r4, r0
 8006b00:	4623      	mov	r3, r4
 8006b02:	d807      	bhi.n	8006b14 <memmove+0x20>
 8006b04:	1e43      	subs	r3, r0, #1
 8006b06:	42a1      	cmp	r1, r4
 8006b08:	d008      	beq.n	8006b1c <memmove+0x28>
 8006b0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b12:	e7f8      	b.n	8006b06 <memmove+0x12>
 8006b14:	4601      	mov	r1, r0
 8006b16:	4402      	add	r2, r0
 8006b18:	428a      	cmp	r2, r1
 8006b1a:	d100      	bne.n	8006b1e <memmove+0x2a>
 8006b1c:	bd10      	pop	{r4, pc}
 8006b1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b26:	e7f7      	b.n	8006b18 <memmove+0x24>

08006b28 <strncmp>:
 8006b28:	b510      	push	{r4, lr}
 8006b2a:	b16a      	cbz	r2, 8006b48 <strncmp+0x20>
 8006b2c:	3901      	subs	r1, #1
 8006b2e:	1884      	adds	r4, r0, r2
 8006b30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b34:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d103      	bne.n	8006b44 <strncmp+0x1c>
 8006b3c:	42a0      	cmp	r0, r4
 8006b3e:	d001      	beq.n	8006b44 <strncmp+0x1c>
 8006b40:	2a00      	cmp	r2, #0
 8006b42:	d1f5      	bne.n	8006b30 <strncmp+0x8>
 8006b44:	1ad0      	subs	r0, r2, r3
 8006b46:	bd10      	pop	{r4, pc}
 8006b48:	4610      	mov	r0, r2
 8006b4a:	e7fc      	b.n	8006b46 <strncmp+0x1e>

08006b4c <_sbrk_r>:
 8006b4c:	b538      	push	{r3, r4, r5, lr}
 8006b4e:	2300      	movs	r3, #0
 8006b50:	4d05      	ldr	r5, [pc, #20]	@ (8006b68 <_sbrk_r+0x1c>)
 8006b52:	4604      	mov	r4, r0
 8006b54:	4608      	mov	r0, r1
 8006b56:	602b      	str	r3, [r5, #0]
 8006b58:	f7fa ff1c 	bl	8001994 <_sbrk>
 8006b5c:	1c43      	adds	r3, r0, #1
 8006b5e:	d102      	bne.n	8006b66 <_sbrk_r+0x1a>
 8006b60:	682b      	ldr	r3, [r5, #0]
 8006b62:	b103      	cbz	r3, 8006b66 <_sbrk_r+0x1a>
 8006b64:	6023      	str	r3, [r4, #0]
 8006b66:	bd38      	pop	{r3, r4, r5, pc}
 8006b68:	20000414 	.word	0x20000414

08006b6c <memcpy>:
 8006b6c:	440a      	add	r2, r1
 8006b6e:	4291      	cmp	r1, r2
 8006b70:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b74:	d100      	bne.n	8006b78 <memcpy+0xc>
 8006b76:	4770      	bx	lr
 8006b78:	b510      	push	{r4, lr}
 8006b7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b7e:	4291      	cmp	r1, r2
 8006b80:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b84:	d1f9      	bne.n	8006b7a <memcpy+0xe>
 8006b86:	bd10      	pop	{r4, pc}

08006b88 <nan>:
 8006b88:	2000      	movs	r0, #0
 8006b8a:	4901      	ldr	r1, [pc, #4]	@ (8006b90 <nan+0x8>)
 8006b8c:	4770      	bx	lr
 8006b8e:	bf00      	nop
 8006b90:	7ff80000 	.word	0x7ff80000

08006b94 <__assert_func>:
 8006b94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006b96:	4614      	mov	r4, r2
 8006b98:	461a      	mov	r2, r3
 8006b9a:	4b09      	ldr	r3, [pc, #36]	@ (8006bc0 <__assert_func+0x2c>)
 8006b9c:	4605      	mov	r5, r0
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	68d8      	ldr	r0, [r3, #12]
 8006ba2:	b954      	cbnz	r4, 8006bba <__assert_func+0x26>
 8006ba4:	4b07      	ldr	r3, [pc, #28]	@ (8006bc4 <__assert_func+0x30>)
 8006ba6:	461c      	mov	r4, r3
 8006ba8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006bac:	9100      	str	r1, [sp, #0]
 8006bae:	462b      	mov	r3, r5
 8006bb0:	4905      	ldr	r1, [pc, #20]	@ (8006bc8 <__assert_func+0x34>)
 8006bb2:	f000 fba7 	bl	8007304 <fiprintf>
 8006bb6:	f000 fbb7 	bl	8007328 <abort>
 8006bba:	4b04      	ldr	r3, [pc, #16]	@ (8006bcc <__assert_func+0x38>)
 8006bbc:	e7f4      	b.n	8006ba8 <__assert_func+0x14>
 8006bbe:	bf00      	nop
 8006bc0:	20000018 	.word	0x20000018
 8006bc4:	08007ce5 	.word	0x08007ce5
 8006bc8:	08007cb7 	.word	0x08007cb7
 8006bcc:	08007caa 	.word	0x08007caa

08006bd0 <_calloc_r>:
 8006bd0:	b570      	push	{r4, r5, r6, lr}
 8006bd2:	fba1 5402 	umull	r5, r4, r1, r2
 8006bd6:	b93c      	cbnz	r4, 8006be8 <_calloc_r+0x18>
 8006bd8:	4629      	mov	r1, r5
 8006bda:	f7fe f9db 	bl	8004f94 <_malloc_r>
 8006bde:	4606      	mov	r6, r0
 8006be0:	b928      	cbnz	r0, 8006bee <_calloc_r+0x1e>
 8006be2:	2600      	movs	r6, #0
 8006be4:	4630      	mov	r0, r6
 8006be6:	bd70      	pop	{r4, r5, r6, pc}
 8006be8:	220c      	movs	r2, #12
 8006bea:	6002      	str	r2, [r0, #0]
 8006bec:	e7f9      	b.n	8006be2 <_calloc_r+0x12>
 8006bee:	462a      	mov	r2, r5
 8006bf0:	4621      	mov	r1, r4
 8006bf2:	f7fd fa78 	bl	80040e6 <memset>
 8006bf6:	e7f5      	b.n	8006be4 <_calloc_r+0x14>

08006bf8 <rshift>:
 8006bf8:	6903      	ldr	r3, [r0, #16]
 8006bfa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006bfe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006c02:	f100 0414 	add.w	r4, r0, #20
 8006c06:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006c0a:	dd46      	ble.n	8006c9a <rshift+0xa2>
 8006c0c:	f011 011f 	ands.w	r1, r1, #31
 8006c10:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006c14:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006c18:	d10c      	bne.n	8006c34 <rshift+0x3c>
 8006c1a:	4629      	mov	r1, r5
 8006c1c:	f100 0710 	add.w	r7, r0, #16
 8006c20:	42b1      	cmp	r1, r6
 8006c22:	d335      	bcc.n	8006c90 <rshift+0x98>
 8006c24:	1a9b      	subs	r3, r3, r2
 8006c26:	009b      	lsls	r3, r3, #2
 8006c28:	1eea      	subs	r2, r5, #3
 8006c2a:	4296      	cmp	r6, r2
 8006c2c:	bf38      	it	cc
 8006c2e:	2300      	movcc	r3, #0
 8006c30:	4423      	add	r3, r4
 8006c32:	e015      	b.n	8006c60 <rshift+0x68>
 8006c34:	46a1      	mov	r9, r4
 8006c36:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006c3a:	f1c1 0820 	rsb	r8, r1, #32
 8006c3e:	40cf      	lsrs	r7, r1
 8006c40:	f105 0e04 	add.w	lr, r5, #4
 8006c44:	4576      	cmp	r6, lr
 8006c46:	46f4      	mov	ip, lr
 8006c48:	d816      	bhi.n	8006c78 <rshift+0x80>
 8006c4a:	1a9a      	subs	r2, r3, r2
 8006c4c:	0092      	lsls	r2, r2, #2
 8006c4e:	3a04      	subs	r2, #4
 8006c50:	3501      	adds	r5, #1
 8006c52:	42ae      	cmp	r6, r5
 8006c54:	bf38      	it	cc
 8006c56:	2200      	movcc	r2, #0
 8006c58:	18a3      	adds	r3, r4, r2
 8006c5a:	50a7      	str	r7, [r4, r2]
 8006c5c:	b107      	cbz	r7, 8006c60 <rshift+0x68>
 8006c5e:	3304      	adds	r3, #4
 8006c60:	42a3      	cmp	r3, r4
 8006c62:	eba3 0204 	sub.w	r2, r3, r4
 8006c66:	bf08      	it	eq
 8006c68:	2300      	moveq	r3, #0
 8006c6a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006c6e:	6102      	str	r2, [r0, #16]
 8006c70:	bf08      	it	eq
 8006c72:	6143      	streq	r3, [r0, #20]
 8006c74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c78:	f8dc c000 	ldr.w	ip, [ip]
 8006c7c:	fa0c fc08 	lsl.w	ip, ip, r8
 8006c80:	ea4c 0707 	orr.w	r7, ip, r7
 8006c84:	f849 7b04 	str.w	r7, [r9], #4
 8006c88:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006c8c:	40cf      	lsrs	r7, r1
 8006c8e:	e7d9      	b.n	8006c44 <rshift+0x4c>
 8006c90:	f851 cb04 	ldr.w	ip, [r1], #4
 8006c94:	f847 cf04 	str.w	ip, [r7, #4]!
 8006c98:	e7c2      	b.n	8006c20 <rshift+0x28>
 8006c9a:	4623      	mov	r3, r4
 8006c9c:	e7e0      	b.n	8006c60 <rshift+0x68>

08006c9e <__hexdig_fun>:
 8006c9e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8006ca2:	2b09      	cmp	r3, #9
 8006ca4:	d802      	bhi.n	8006cac <__hexdig_fun+0xe>
 8006ca6:	3820      	subs	r0, #32
 8006ca8:	b2c0      	uxtb	r0, r0
 8006caa:	4770      	bx	lr
 8006cac:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8006cb0:	2b05      	cmp	r3, #5
 8006cb2:	d801      	bhi.n	8006cb8 <__hexdig_fun+0x1a>
 8006cb4:	3847      	subs	r0, #71	@ 0x47
 8006cb6:	e7f7      	b.n	8006ca8 <__hexdig_fun+0xa>
 8006cb8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8006cbc:	2b05      	cmp	r3, #5
 8006cbe:	d801      	bhi.n	8006cc4 <__hexdig_fun+0x26>
 8006cc0:	3827      	subs	r0, #39	@ 0x27
 8006cc2:	e7f1      	b.n	8006ca8 <__hexdig_fun+0xa>
 8006cc4:	2000      	movs	r0, #0
 8006cc6:	4770      	bx	lr

08006cc8 <__gethex>:
 8006cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ccc:	468a      	mov	sl, r1
 8006cce:	4690      	mov	r8, r2
 8006cd0:	b085      	sub	sp, #20
 8006cd2:	9302      	str	r3, [sp, #8]
 8006cd4:	680b      	ldr	r3, [r1, #0]
 8006cd6:	9001      	str	r0, [sp, #4]
 8006cd8:	1c9c      	adds	r4, r3, #2
 8006cda:	46a1      	mov	r9, r4
 8006cdc:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006ce0:	2830      	cmp	r0, #48	@ 0x30
 8006ce2:	d0fa      	beq.n	8006cda <__gethex+0x12>
 8006ce4:	eba9 0303 	sub.w	r3, r9, r3
 8006ce8:	f1a3 0b02 	sub.w	fp, r3, #2
 8006cec:	f7ff ffd7 	bl	8006c9e <__hexdig_fun>
 8006cf0:	4605      	mov	r5, r0
 8006cf2:	2800      	cmp	r0, #0
 8006cf4:	d168      	bne.n	8006dc8 <__gethex+0x100>
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	4648      	mov	r0, r9
 8006cfa:	499f      	ldr	r1, [pc, #636]	@ (8006f78 <__gethex+0x2b0>)
 8006cfc:	f7ff ff14 	bl	8006b28 <strncmp>
 8006d00:	4607      	mov	r7, r0
 8006d02:	2800      	cmp	r0, #0
 8006d04:	d167      	bne.n	8006dd6 <__gethex+0x10e>
 8006d06:	f899 0001 	ldrb.w	r0, [r9, #1]
 8006d0a:	4626      	mov	r6, r4
 8006d0c:	f7ff ffc7 	bl	8006c9e <__hexdig_fun>
 8006d10:	2800      	cmp	r0, #0
 8006d12:	d062      	beq.n	8006dda <__gethex+0x112>
 8006d14:	4623      	mov	r3, r4
 8006d16:	7818      	ldrb	r0, [r3, #0]
 8006d18:	4699      	mov	r9, r3
 8006d1a:	2830      	cmp	r0, #48	@ 0x30
 8006d1c:	f103 0301 	add.w	r3, r3, #1
 8006d20:	d0f9      	beq.n	8006d16 <__gethex+0x4e>
 8006d22:	f7ff ffbc 	bl	8006c9e <__hexdig_fun>
 8006d26:	fab0 f580 	clz	r5, r0
 8006d2a:	f04f 0b01 	mov.w	fp, #1
 8006d2e:	096d      	lsrs	r5, r5, #5
 8006d30:	464a      	mov	r2, r9
 8006d32:	4616      	mov	r6, r2
 8006d34:	7830      	ldrb	r0, [r6, #0]
 8006d36:	3201      	adds	r2, #1
 8006d38:	f7ff ffb1 	bl	8006c9e <__hexdig_fun>
 8006d3c:	2800      	cmp	r0, #0
 8006d3e:	d1f8      	bne.n	8006d32 <__gethex+0x6a>
 8006d40:	2201      	movs	r2, #1
 8006d42:	4630      	mov	r0, r6
 8006d44:	498c      	ldr	r1, [pc, #560]	@ (8006f78 <__gethex+0x2b0>)
 8006d46:	f7ff feef 	bl	8006b28 <strncmp>
 8006d4a:	2800      	cmp	r0, #0
 8006d4c:	d13f      	bne.n	8006dce <__gethex+0x106>
 8006d4e:	b944      	cbnz	r4, 8006d62 <__gethex+0x9a>
 8006d50:	1c74      	adds	r4, r6, #1
 8006d52:	4622      	mov	r2, r4
 8006d54:	4616      	mov	r6, r2
 8006d56:	7830      	ldrb	r0, [r6, #0]
 8006d58:	3201      	adds	r2, #1
 8006d5a:	f7ff ffa0 	bl	8006c9e <__hexdig_fun>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	d1f8      	bne.n	8006d54 <__gethex+0x8c>
 8006d62:	1ba4      	subs	r4, r4, r6
 8006d64:	00a7      	lsls	r7, r4, #2
 8006d66:	7833      	ldrb	r3, [r6, #0]
 8006d68:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8006d6c:	2b50      	cmp	r3, #80	@ 0x50
 8006d6e:	d13e      	bne.n	8006dee <__gethex+0x126>
 8006d70:	7873      	ldrb	r3, [r6, #1]
 8006d72:	2b2b      	cmp	r3, #43	@ 0x2b
 8006d74:	d033      	beq.n	8006dde <__gethex+0x116>
 8006d76:	2b2d      	cmp	r3, #45	@ 0x2d
 8006d78:	d034      	beq.n	8006de4 <__gethex+0x11c>
 8006d7a:	2400      	movs	r4, #0
 8006d7c:	1c71      	adds	r1, r6, #1
 8006d7e:	7808      	ldrb	r0, [r1, #0]
 8006d80:	f7ff ff8d 	bl	8006c9e <__hexdig_fun>
 8006d84:	1e43      	subs	r3, r0, #1
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	2b18      	cmp	r3, #24
 8006d8a:	d830      	bhi.n	8006dee <__gethex+0x126>
 8006d8c:	f1a0 0210 	sub.w	r2, r0, #16
 8006d90:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006d94:	f7ff ff83 	bl	8006c9e <__hexdig_fun>
 8006d98:	f100 3cff 	add.w	ip, r0, #4294967295
 8006d9c:	fa5f fc8c 	uxtb.w	ip, ip
 8006da0:	f1bc 0f18 	cmp.w	ip, #24
 8006da4:	f04f 030a 	mov.w	r3, #10
 8006da8:	d91e      	bls.n	8006de8 <__gethex+0x120>
 8006daa:	b104      	cbz	r4, 8006dae <__gethex+0xe6>
 8006dac:	4252      	negs	r2, r2
 8006dae:	4417      	add	r7, r2
 8006db0:	f8ca 1000 	str.w	r1, [sl]
 8006db4:	b1ed      	cbz	r5, 8006df2 <__gethex+0x12a>
 8006db6:	f1bb 0f00 	cmp.w	fp, #0
 8006dba:	bf0c      	ite	eq
 8006dbc:	2506      	moveq	r5, #6
 8006dbe:	2500      	movne	r5, #0
 8006dc0:	4628      	mov	r0, r5
 8006dc2:	b005      	add	sp, #20
 8006dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dc8:	2500      	movs	r5, #0
 8006dca:	462c      	mov	r4, r5
 8006dcc:	e7b0      	b.n	8006d30 <__gethex+0x68>
 8006dce:	2c00      	cmp	r4, #0
 8006dd0:	d1c7      	bne.n	8006d62 <__gethex+0x9a>
 8006dd2:	4627      	mov	r7, r4
 8006dd4:	e7c7      	b.n	8006d66 <__gethex+0x9e>
 8006dd6:	464e      	mov	r6, r9
 8006dd8:	462f      	mov	r7, r5
 8006dda:	2501      	movs	r5, #1
 8006ddc:	e7c3      	b.n	8006d66 <__gethex+0x9e>
 8006dde:	2400      	movs	r4, #0
 8006de0:	1cb1      	adds	r1, r6, #2
 8006de2:	e7cc      	b.n	8006d7e <__gethex+0xb6>
 8006de4:	2401      	movs	r4, #1
 8006de6:	e7fb      	b.n	8006de0 <__gethex+0x118>
 8006de8:	fb03 0002 	mla	r0, r3, r2, r0
 8006dec:	e7ce      	b.n	8006d8c <__gethex+0xc4>
 8006dee:	4631      	mov	r1, r6
 8006df0:	e7de      	b.n	8006db0 <__gethex+0xe8>
 8006df2:	4629      	mov	r1, r5
 8006df4:	eba6 0309 	sub.w	r3, r6, r9
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	2b07      	cmp	r3, #7
 8006dfc:	dc0a      	bgt.n	8006e14 <__gethex+0x14c>
 8006dfe:	9801      	ldr	r0, [sp, #4]
 8006e00:	f7fe f954 	bl	80050ac <_Balloc>
 8006e04:	4604      	mov	r4, r0
 8006e06:	b940      	cbnz	r0, 8006e1a <__gethex+0x152>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	21e4      	movs	r1, #228	@ 0xe4
 8006e0c:	4b5b      	ldr	r3, [pc, #364]	@ (8006f7c <__gethex+0x2b4>)
 8006e0e:	485c      	ldr	r0, [pc, #368]	@ (8006f80 <__gethex+0x2b8>)
 8006e10:	f7ff fec0 	bl	8006b94 <__assert_func>
 8006e14:	3101      	adds	r1, #1
 8006e16:	105b      	asrs	r3, r3, #1
 8006e18:	e7ef      	b.n	8006dfa <__gethex+0x132>
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	f100 0a14 	add.w	sl, r0, #20
 8006e20:	4655      	mov	r5, sl
 8006e22:	469b      	mov	fp, r3
 8006e24:	45b1      	cmp	r9, r6
 8006e26:	d337      	bcc.n	8006e98 <__gethex+0x1d0>
 8006e28:	f845 bb04 	str.w	fp, [r5], #4
 8006e2c:	eba5 050a 	sub.w	r5, r5, sl
 8006e30:	10ad      	asrs	r5, r5, #2
 8006e32:	6125      	str	r5, [r4, #16]
 8006e34:	4658      	mov	r0, fp
 8006e36:	f7fe fa2b 	bl	8005290 <__hi0bits>
 8006e3a:	016d      	lsls	r5, r5, #5
 8006e3c:	f8d8 6000 	ldr.w	r6, [r8]
 8006e40:	1a2d      	subs	r5, r5, r0
 8006e42:	42b5      	cmp	r5, r6
 8006e44:	dd54      	ble.n	8006ef0 <__gethex+0x228>
 8006e46:	1bad      	subs	r5, r5, r6
 8006e48:	4629      	mov	r1, r5
 8006e4a:	4620      	mov	r0, r4
 8006e4c:	f7fe fdb3 	bl	80059b6 <__any_on>
 8006e50:	4681      	mov	r9, r0
 8006e52:	b178      	cbz	r0, 8006e74 <__gethex+0x1ac>
 8006e54:	f04f 0901 	mov.w	r9, #1
 8006e58:	1e6b      	subs	r3, r5, #1
 8006e5a:	1159      	asrs	r1, r3, #5
 8006e5c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8006e60:	f003 021f 	and.w	r2, r3, #31
 8006e64:	fa09 f202 	lsl.w	r2, r9, r2
 8006e68:	420a      	tst	r2, r1
 8006e6a:	d003      	beq.n	8006e74 <__gethex+0x1ac>
 8006e6c:	454b      	cmp	r3, r9
 8006e6e:	dc36      	bgt.n	8006ede <__gethex+0x216>
 8006e70:	f04f 0902 	mov.w	r9, #2
 8006e74:	4629      	mov	r1, r5
 8006e76:	4620      	mov	r0, r4
 8006e78:	f7ff febe 	bl	8006bf8 <rshift>
 8006e7c:	442f      	add	r7, r5
 8006e7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006e82:	42bb      	cmp	r3, r7
 8006e84:	da42      	bge.n	8006f0c <__gethex+0x244>
 8006e86:	4621      	mov	r1, r4
 8006e88:	9801      	ldr	r0, [sp, #4]
 8006e8a:	f7fe f94f 	bl	800512c <_Bfree>
 8006e8e:	2300      	movs	r3, #0
 8006e90:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e92:	25a3      	movs	r5, #163	@ 0xa3
 8006e94:	6013      	str	r3, [r2, #0]
 8006e96:	e793      	b.n	8006dc0 <__gethex+0xf8>
 8006e98:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8006e9c:	2a2e      	cmp	r2, #46	@ 0x2e
 8006e9e:	d012      	beq.n	8006ec6 <__gethex+0x1fe>
 8006ea0:	2b20      	cmp	r3, #32
 8006ea2:	d104      	bne.n	8006eae <__gethex+0x1e6>
 8006ea4:	f845 bb04 	str.w	fp, [r5], #4
 8006ea8:	f04f 0b00 	mov.w	fp, #0
 8006eac:	465b      	mov	r3, fp
 8006eae:	7830      	ldrb	r0, [r6, #0]
 8006eb0:	9303      	str	r3, [sp, #12]
 8006eb2:	f7ff fef4 	bl	8006c9e <__hexdig_fun>
 8006eb6:	9b03      	ldr	r3, [sp, #12]
 8006eb8:	f000 000f 	and.w	r0, r0, #15
 8006ebc:	4098      	lsls	r0, r3
 8006ebe:	ea4b 0b00 	orr.w	fp, fp, r0
 8006ec2:	3304      	adds	r3, #4
 8006ec4:	e7ae      	b.n	8006e24 <__gethex+0x15c>
 8006ec6:	45b1      	cmp	r9, r6
 8006ec8:	d8ea      	bhi.n	8006ea0 <__gethex+0x1d8>
 8006eca:	2201      	movs	r2, #1
 8006ecc:	4630      	mov	r0, r6
 8006ece:	492a      	ldr	r1, [pc, #168]	@ (8006f78 <__gethex+0x2b0>)
 8006ed0:	9303      	str	r3, [sp, #12]
 8006ed2:	f7ff fe29 	bl	8006b28 <strncmp>
 8006ed6:	9b03      	ldr	r3, [sp, #12]
 8006ed8:	2800      	cmp	r0, #0
 8006eda:	d1e1      	bne.n	8006ea0 <__gethex+0x1d8>
 8006edc:	e7a2      	b.n	8006e24 <__gethex+0x15c>
 8006ede:	4620      	mov	r0, r4
 8006ee0:	1ea9      	subs	r1, r5, #2
 8006ee2:	f7fe fd68 	bl	80059b6 <__any_on>
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	d0c2      	beq.n	8006e70 <__gethex+0x1a8>
 8006eea:	f04f 0903 	mov.w	r9, #3
 8006eee:	e7c1      	b.n	8006e74 <__gethex+0x1ac>
 8006ef0:	da09      	bge.n	8006f06 <__gethex+0x23e>
 8006ef2:	1b75      	subs	r5, r6, r5
 8006ef4:	4621      	mov	r1, r4
 8006ef6:	462a      	mov	r2, r5
 8006ef8:	9801      	ldr	r0, [sp, #4]
 8006efa:	f7fe fb2d 	bl	8005558 <__lshift>
 8006efe:	4604      	mov	r4, r0
 8006f00:	1b7f      	subs	r7, r7, r5
 8006f02:	f100 0a14 	add.w	sl, r0, #20
 8006f06:	f04f 0900 	mov.w	r9, #0
 8006f0a:	e7b8      	b.n	8006e7e <__gethex+0x1b6>
 8006f0c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006f10:	42bd      	cmp	r5, r7
 8006f12:	dd6f      	ble.n	8006ff4 <__gethex+0x32c>
 8006f14:	1bed      	subs	r5, r5, r7
 8006f16:	42ae      	cmp	r6, r5
 8006f18:	dc34      	bgt.n	8006f84 <__gethex+0x2bc>
 8006f1a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d022      	beq.n	8006f68 <__gethex+0x2a0>
 8006f22:	2b03      	cmp	r3, #3
 8006f24:	d024      	beq.n	8006f70 <__gethex+0x2a8>
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d115      	bne.n	8006f56 <__gethex+0x28e>
 8006f2a:	42ae      	cmp	r6, r5
 8006f2c:	d113      	bne.n	8006f56 <__gethex+0x28e>
 8006f2e:	2e01      	cmp	r6, #1
 8006f30:	d10b      	bne.n	8006f4a <__gethex+0x282>
 8006f32:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006f36:	9a02      	ldr	r2, [sp, #8]
 8006f38:	2562      	movs	r5, #98	@ 0x62
 8006f3a:	6013      	str	r3, [r2, #0]
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	6123      	str	r3, [r4, #16]
 8006f40:	f8ca 3000 	str.w	r3, [sl]
 8006f44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f46:	601c      	str	r4, [r3, #0]
 8006f48:	e73a      	b.n	8006dc0 <__gethex+0xf8>
 8006f4a:	4620      	mov	r0, r4
 8006f4c:	1e71      	subs	r1, r6, #1
 8006f4e:	f7fe fd32 	bl	80059b6 <__any_on>
 8006f52:	2800      	cmp	r0, #0
 8006f54:	d1ed      	bne.n	8006f32 <__gethex+0x26a>
 8006f56:	4621      	mov	r1, r4
 8006f58:	9801      	ldr	r0, [sp, #4]
 8006f5a:	f7fe f8e7 	bl	800512c <_Bfree>
 8006f5e:	2300      	movs	r3, #0
 8006f60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f62:	2550      	movs	r5, #80	@ 0x50
 8006f64:	6013      	str	r3, [r2, #0]
 8006f66:	e72b      	b.n	8006dc0 <__gethex+0xf8>
 8006f68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d1f3      	bne.n	8006f56 <__gethex+0x28e>
 8006f6e:	e7e0      	b.n	8006f32 <__gethex+0x26a>
 8006f70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d1dd      	bne.n	8006f32 <__gethex+0x26a>
 8006f76:	e7ee      	b.n	8006f56 <__gethex+0x28e>
 8006f78:	08007b38 	.word	0x08007b38
 8006f7c:	080079cf 	.word	0x080079cf
 8006f80:	08007ce6 	.word	0x08007ce6
 8006f84:	1e6f      	subs	r7, r5, #1
 8006f86:	f1b9 0f00 	cmp.w	r9, #0
 8006f8a:	d130      	bne.n	8006fee <__gethex+0x326>
 8006f8c:	b127      	cbz	r7, 8006f98 <__gethex+0x2d0>
 8006f8e:	4639      	mov	r1, r7
 8006f90:	4620      	mov	r0, r4
 8006f92:	f7fe fd10 	bl	80059b6 <__any_on>
 8006f96:	4681      	mov	r9, r0
 8006f98:	2301      	movs	r3, #1
 8006f9a:	4629      	mov	r1, r5
 8006f9c:	1b76      	subs	r6, r6, r5
 8006f9e:	2502      	movs	r5, #2
 8006fa0:	117a      	asrs	r2, r7, #5
 8006fa2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8006fa6:	f007 071f 	and.w	r7, r7, #31
 8006faa:	40bb      	lsls	r3, r7
 8006fac:	4213      	tst	r3, r2
 8006fae:	4620      	mov	r0, r4
 8006fb0:	bf18      	it	ne
 8006fb2:	f049 0902 	orrne.w	r9, r9, #2
 8006fb6:	f7ff fe1f 	bl	8006bf8 <rshift>
 8006fba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8006fbe:	f1b9 0f00 	cmp.w	r9, #0
 8006fc2:	d047      	beq.n	8007054 <__gethex+0x38c>
 8006fc4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006fc8:	2b02      	cmp	r3, #2
 8006fca:	d015      	beq.n	8006ff8 <__gethex+0x330>
 8006fcc:	2b03      	cmp	r3, #3
 8006fce:	d017      	beq.n	8007000 <__gethex+0x338>
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d109      	bne.n	8006fe8 <__gethex+0x320>
 8006fd4:	f019 0f02 	tst.w	r9, #2
 8006fd8:	d006      	beq.n	8006fe8 <__gethex+0x320>
 8006fda:	f8da 3000 	ldr.w	r3, [sl]
 8006fde:	ea49 0903 	orr.w	r9, r9, r3
 8006fe2:	f019 0f01 	tst.w	r9, #1
 8006fe6:	d10e      	bne.n	8007006 <__gethex+0x33e>
 8006fe8:	f045 0510 	orr.w	r5, r5, #16
 8006fec:	e032      	b.n	8007054 <__gethex+0x38c>
 8006fee:	f04f 0901 	mov.w	r9, #1
 8006ff2:	e7d1      	b.n	8006f98 <__gethex+0x2d0>
 8006ff4:	2501      	movs	r5, #1
 8006ff6:	e7e2      	b.n	8006fbe <__gethex+0x2f6>
 8006ff8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ffa:	f1c3 0301 	rsb	r3, r3, #1
 8006ffe:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007000:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007002:	2b00      	cmp	r3, #0
 8007004:	d0f0      	beq.n	8006fe8 <__gethex+0x320>
 8007006:	f04f 0c00 	mov.w	ip, #0
 800700a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800700e:	f104 0314 	add.w	r3, r4, #20
 8007012:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007016:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800701a:	4618      	mov	r0, r3
 800701c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007020:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007024:	d01b      	beq.n	800705e <__gethex+0x396>
 8007026:	3201      	adds	r2, #1
 8007028:	6002      	str	r2, [r0, #0]
 800702a:	2d02      	cmp	r5, #2
 800702c:	f104 0314 	add.w	r3, r4, #20
 8007030:	d13c      	bne.n	80070ac <__gethex+0x3e4>
 8007032:	f8d8 2000 	ldr.w	r2, [r8]
 8007036:	3a01      	subs	r2, #1
 8007038:	42b2      	cmp	r2, r6
 800703a:	d109      	bne.n	8007050 <__gethex+0x388>
 800703c:	2201      	movs	r2, #1
 800703e:	1171      	asrs	r1, r6, #5
 8007040:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007044:	f006 061f 	and.w	r6, r6, #31
 8007048:	fa02 f606 	lsl.w	r6, r2, r6
 800704c:	421e      	tst	r6, r3
 800704e:	d13a      	bne.n	80070c6 <__gethex+0x3fe>
 8007050:	f045 0520 	orr.w	r5, r5, #32
 8007054:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007056:	601c      	str	r4, [r3, #0]
 8007058:	9b02      	ldr	r3, [sp, #8]
 800705a:	601f      	str	r7, [r3, #0]
 800705c:	e6b0      	b.n	8006dc0 <__gethex+0xf8>
 800705e:	4299      	cmp	r1, r3
 8007060:	f843 cc04 	str.w	ip, [r3, #-4]
 8007064:	d8d9      	bhi.n	800701a <__gethex+0x352>
 8007066:	68a3      	ldr	r3, [r4, #8]
 8007068:	459b      	cmp	fp, r3
 800706a:	db17      	blt.n	800709c <__gethex+0x3d4>
 800706c:	6861      	ldr	r1, [r4, #4]
 800706e:	9801      	ldr	r0, [sp, #4]
 8007070:	3101      	adds	r1, #1
 8007072:	f7fe f81b 	bl	80050ac <_Balloc>
 8007076:	4681      	mov	r9, r0
 8007078:	b918      	cbnz	r0, 8007082 <__gethex+0x3ba>
 800707a:	4602      	mov	r2, r0
 800707c:	2184      	movs	r1, #132	@ 0x84
 800707e:	4b19      	ldr	r3, [pc, #100]	@ (80070e4 <__gethex+0x41c>)
 8007080:	e6c5      	b.n	8006e0e <__gethex+0x146>
 8007082:	6922      	ldr	r2, [r4, #16]
 8007084:	f104 010c 	add.w	r1, r4, #12
 8007088:	3202      	adds	r2, #2
 800708a:	0092      	lsls	r2, r2, #2
 800708c:	300c      	adds	r0, #12
 800708e:	f7ff fd6d 	bl	8006b6c <memcpy>
 8007092:	4621      	mov	r1, r4
 8007094:	9801      	ldr	r0, [sp, #4]
 8007096:	f7fe f849 	bl	800512c <_Bfree>
 800709a:	464c      	mov	r4, r9
 800709c:	6923      	ldr	r3, [r4, #16]
 800709e:	1c5a      	adds	r2, r3, #1
 80070a0:	6122      	str	r2, [r4, #16]
 80070a2:	2201      	movs	r2, #1
 80070a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80070a8:	615a      	str	r2, [r3, #20]
 80070aa:	e7be      	b.n	800702a <__gethex+0x362>
 80070ac:	6922      	ldr	r2, [r4, #16]
 80070ae:	455a      	cmp	r2, fp
 80070b0:	dd0b      	ble.n	80070ca <__gethex+0x402>
 80070b2:	2101      	movs	r1, #1
 80070b4:	4620      	mov	r0, r4
 80070b6:	f7ff fd9f 	bl	8006bf8 <rshift>
 80070ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80070be:	3701      	adds	r7, #1
 80070c0:	42bb      	cmp	r3, r7
 80070c2:	f6ff aee0 	blt.w	8006e86 <__gethex+0x1be>
 80070c6:	2501      	movs	r5, #1
 80070c8:	e7c2      	b.n	8007050 <__gethex+0x388>
 80070ca:	f016 061f 	ands.w	r6, r6, #31
 80070ce:	d0fa      	beq.n	80070c6 <__gethex+0x3fe>
 80070d0:	4453      	add	r3, sl
 80070d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80070d6:	f7fe f8db 	bl	8005290 <__hi0bits>
 80070da:	f1c6 0620 	rsb	r6, r6, #32
 80070de:	42b0      	cmp	r0, r6
 80070e0:	dbe7      	blt.n	80070b2 <__gethex+0x3ea>
 80070e2:	e7f0      	b.n	80070c6 <__gethex+0x3fe>
 80070e4:	080079cf 	.word	0x080079cf

080070e8 <L_shift>:
 80070e8:	f1c2 0208 	rsb	r2, r2, #8
 80070ec:	0092      	lsls	r2, r2, #2
 80070ee:	b570      	push	{r4, r5, r6, lr}
 80070f0:	f1c2 0620 	rsb	r6, r2, #32
 80070f4:	6843      	ldr	r3, [r0, #4]
 80070f6:	6804      	ldr	r4, [r0, #0]
 80070f8:	fa03 f506 	lsl.w	r5, r3, r6
 80070fc:	432c      	orrs	r4, r5
 80070fe:	40d3      	lsrs	r3, r2
 8007100:	6004      	str	r4, [r0, #0]
 8007102:	f840 3f04 	str.w	r3, [r0, #4]!
 8007106:	4288      	cmp	r0, r1
 8007108:	d3f4      	bcc.n	80070f4 <L_shift+0xc>
 800710a:	bd70      	pop	{r4, r5, r6, pc}

0800710c <__match>:
 800710c:	b530      	push	{r4, r5, lr}
 800710e:	6803      	ldr	r3, [r0, #0]
 8007110:	3301      	adds	r3, #1
 8007112:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007116:	b914      	cbnz	r4, 800711e <__match+0x12>
 8007118:	6003      	str	r3, [r0, #0]
 800711a:	2001      	movs	r0, #1
 800711c:	bd30      	pop	{r4, r5, pc}
 800711e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007122:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007126:	2d19      	cmp	r5, #25
 8007128:	bf98      	it	ls
 800712a:	3220      	addls	r2, #32
 800712c:	42a2      	cmp	r2, r4
 800712e:	d0f0      	beq.n	8007112 <__match+0x6>
 8007130:	2000      	movs	r0, #0
 8007132:	e7f3      	b.n	800711c <__match+0x10>

08007134 <__hexnan>:
 8007134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007138:	2500      	movs	r5, #0
 800713a:	680b      	ldr	r3, [r1, #0]
 800713c:	4682      	mov	sl, r0
 800713e:	115e      	asrs	r6, r3, #5
 8007140:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007144:	f013 031f 	ands.w	r3, r3, #31
 8007148:	bf18      	it	ne
 800714a:	3604      	addne	r6, #4
 800714c:	1f37      	subs	r7, r6, #4
 800714e:	4690      	mov	r8, r2
 8007150:	46b9      	mov	r9, r7
 8007152:	463c      	mov	r4, r7
 8007154:	46ab      	mov	fp, r5
 8007156:	b087      	sub	sp, #28
 8007158:	6801      	ldr	r1, [r0, #0]
 800715a:	9301      	str	r3, [sp, #4]
 800715c:	f846 5c04 	str.w	r5, [r6, #-4]
 8007160:	9502      	str	r5, [sp, #8]
 8007162:	784a      	ldrb	r2, [r1, #1]
 8007164:	1c4b      	adds	r3, r1, #1
 8007166:	9303      	str	r3, [sp, #12]
 8007168:	b342      	cbz	r2, 80071bc <__hexnan+0x88>
 800716a:	4610      	mov	r0, r2
 800716c:	9105      	str	r1, [sp, #20]
 800716e:	9204      	str	r2, [sp, #16]
 8007170:	f7ff fd95 	bl	8006c9e <__hexdig_fun>
 8007174:	2800      	cmp	r0, #0
 8007176:	d151      	bne.n	800721c <__hexnan+0xe8>
 8007178:	9a04      	ldr	r2, [sp, #16]
 800717a:	9905      	ldr	r1, [sp, #20]
 800717c:	2a20      	cmp	r2, #32
 800717e:	d818      	bhi.n	80071b2 <__hexnan+0x7e>
 8007180:	9b02      	ldr	r3, [sp, #8]
 8007182:	459b      	cmp	fp, r3
 8007184:	dd13      	ble.n	80071ae <__hexnan+0x7a>
 8007186:	454c      	cmp	r4, r9
 8007188:	d206      	bcs.n	8007198 <__hexnan+0x64>
 800718a:	2d07      	cmp	r5, #7
 800718c:	dc04      	bgt.n	8007198 <__hexnan+0x64>
 800718e:	462a      	mov	r2, r5
 8007190:	4649      	mov	r1, r9
 8007192:	4620      	mov	r0, r4
 8007194:	f7ff ffa8 	bl	80070e8 <L_shift>
 8007198:	4544      	cmp	r4, r8
 800719a:	d952      	bls.n	8007242 <__hexnan+0x10e>
 800719c:	2300      	movs	r3, #0
 800719e:	f1a4 0904 	sub.w	r9, r4, #4
 80071a2:	f844 3c04 	str.w	r3, [r4, #-4]
 80071a6:	461d      	mov	r5, r3
 80071a8:	464c      	mov	r4, r9
 80071aa:	f8cd b008 	str.w	fp, [sp, #8]
 80071ae:	9903      	ldr	r1, [sp, #12]
 80071b0:	e7d7      	b.n	8007162 <__hexnan+0x2e>
 80071b2:	2a29      	cmp	r2, #41	@ 0x29
 80071b4:	d157      	bne.n	8007266 <__hexnan+0x132>
 80071b6:	3102      	adds	r1, #2
 80071b8:	f8ca 1000 	str.w	r1, [sl]
 80071bc:	f1bb 0f00 	cmp.w	fp, #0
 80071c0:	d051      	beq.n	8007266 <__hexnan+0x132>
 80071c2:	454c      	cmp	r4, r9
 80071c4:	d206      	bcs.n	80071d4 <__hexnan+0xa0>
 80071c6:	2d07      	cmp	r5, #7
 80071c8:	dc04      	bgt.n	80071d4 <__hexnan+0xa0>
 80071ca:	462a      	mov	r2, r5
 80071cc:	4649      	mov	r1, r9
 80071ce:	4620      	mov	r0, r4
 80071d0:	f7ff ff8a 	bl	80070e8 <L_shift>
 80071d4:	4544      	cmp	r4, r8
 80071d6:	d936      	bls.n	8007246 <__hexnan+0x112>
 80071d8:	4623      	mov	r3, r4
 80071da:	f1a8 0204 	sub.w	r2, r8, #4
 80071de:	f853 1b04 	ldr.w	r1, [r3], #4
 80071e2:	429f      	cmp	r7, r3
 80071e4:	f842 1f04 	str.w	r1, [r2, #4]!
 80071e8:	d2f9      	bcs.n	80071de <__hexnan+0xaa>
 80071ea:	1b3b      	subs	r3, r7, r4
 80071ec:	f023 0303 	bic.w	r3, r3, #3
 80071f0:	3304      	adds	r3, #4
 80071f2:	3401      	adds	r4, #1
 80071f4:	3e03      	subs	r6, #3
 80071f6:	42b4      	cmp	r4, r6
 80071f8:	bf88      	it	hi
 80071fa:	2304      	movhi	r3, #4
 80071fc:	2200      	movs	r2, #0
 80071fe:	4443      	add	r3, r8
 8007200:	f843 2b04 	str.w	r2, [r3], #4
 8007204:	429f      	cmp	r7, r3
 8007206:	d2fb      	bcs.n	8007200 <__hexnan+0xcc>
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	b91b      	cbnz	r3, 8007214 <__hexnan+0xe0>
 800720c:	4547      	cmp	r7, r8
 800720e:	d128      	bne.n	8007262 <__hexnan+0x12e>
 8007210:	2301      	movs	r3, #1
 8007212:	603b      	str	r3, [r7, #0]
 8007214:	2005      	movs	r0, #5
 8007216:	b007      	add	sp, #28
 8007218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800721c:	3501      	adds	r5, #1
 800721e:	2d08      	cmp	r5, #8
 8007220:	f10b 0b01 	add.w	fp, fp, #1
 8007224:	dd06      	ble.n	8007234 <__hexnan+0x100>
 8007226:	4544      	cmp	r4, r8
 8007228:	d9c1      	bls.n	80071ae <__hexnan+0x7a>
 800722a:	2300      	movs	r3, #0
 800722c:	2501      	movs	r5, #1
 800722e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007232:	3c04      	subs	r4, #4
 8007234:	6822      	ldr	r2, [r4, #0]
 8007236:	f000 000f 	and.w	r0, r0, #15
 800723a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800723e:	6020      	str	r0, [r4, #0]
 8007240:	e7b5      	b.n	80071ae <__hexnan+0x7a>
 8007242:	2508      	movs	r5, #8
 8007244:	e7b3      	b.n	80071ae <__hexnan+0x7a>
 8007246:	9b01      	ldr	r3, [sp, #4]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d0dd      	beq.n	8007208 <__hexnan+0xd4>
 800724c:	f04f 32ff 	mov.w	r2, #4294967295
 8007250:	f1c3 0320 	rsb	r3, r3, #32
 8007254:	40da      	lsrs	r2, r3
 8007256:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800725a:	4013      	ands	r3, r2
 800725c:	f846 3c04 	str.w	r3, [r6, #-4]
 8007260:	e7d2      	b.n	8007208 <__hexnan+0xd4>
 8007262:	3f04      	subs	r7, #4
 8007264:	e7d0      	b.n	8007208 <__hexnan+0xd4>
 8007266:	2004      	movs	r0, #4
 8007268:	e7d5      	b.n	8007216 <__hexnan+0xe2>

0800726a <__ascii_mbtowc>:
 800726a:	b082      	sub	sp, #8
 800726c:	b901      	cbnz	r1, 8007270 <__ascii_mbtowc+0x6>
 800726e:	a901      	add	r1, sp, #4
 8007270:	b142      	cbz	r2, 8007284 <__ascii_mbtowc+0x1a>
 8007272:	b14b      	cbz	r3, 8007288 <__ascii_mbtowc+0x1e>
 8007274:	7813      	ldrb	r3, [r2, #0]
 8007276:	600b      	str	r3, [r1, #0]
 8007278:	7812      	ldrb	r2, [r2, #0]
 800727a:	1e10      	subs	r0, r2, #0
 800727c:	bf18      	it	ne
 800727e:	2001      	movne	r0, #1
 8007280:	b002      	add	sp, #8
 8007282:	4770      	bx	lr
 8007284:	4610      	mov	r0, r2
 8007286:	e7fb      	b.n	8007280 <__ascii_mbtowc+0x16>
 8007288:	f06f 0001 	mvn.w	r0, #1
 800728c:	e7f8      	b.n	8007280 <__ascii_mbtowc+0x16>

0800728e <_realloc_r>:
 800728e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007292:	4680      	mov	r8, r0
 8007294:	4615      	mov	r5, r2
 8007296:	460c      	mov	r4, r1
 8007298:	b921      	cbnz	r1, 80072a4 <_realloc_r+0x16>
 800729a:	4611      	mov	r1, r2
 800729c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072a0:	f7fd be78 	b.w	8004f94 <_malloc_r>
 80072a4:	b92a      	cbnz	r2, 80072b2 <_realloc_r+0x24>
 80072a6:	f7fd fe03 	bl	8004eb0 <_free_r>
 80072aa:	2400      	movs	r4, #0
 80072ac:	4620      	mov	r0, r4
 80072ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072b2:	f000 f840 	bl	8007336 <_malloc_usable_size_r>
 80072b6:	4285      	cmp	r5, r0
 80072b8:	4606      	mov	r6, r0
 80072ba:	d802      	bhi.n	80072c2 <_realloc_r+0x34>
 80072bc:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80072c0:	d8f4      	bhi.n	80072ac <_realloc_r+0x1e>
 80072c2:	4629      	mov	r1, r5
 80072c4:	4640      	mov	r0, r8
 80072c6:	f7fd fe65 	bl	8004f94 <_malloc_r>
 80072ca:	4607      	mov	r7, r0
 80072cc:	2800      	cmp	r0, #0
 80072ce:	d0ec      	beq.n	80072aa <_realloc_r+0x1c>
 80072d0:	42b5      	cmp	r5, r6
 80072d2:	462a      	mov	r2, r5
 80072d4:	4621      	mov	r1, r4
 80072d6:	bf28      	it	cs
 80072d8:	4632      	movcs	r2, r6
 80072da:	f7ff fc47 	bl	8006b6c <memcpy>
 80072de:	4621      	mov	r1, r4
 80072e0:	4640      	mov	r0, r8
 80072e2:	f7fd fde5 	bl	8004eb0 <_free_r>
 80072e6:	463c      	mov	r4, r7
 80072e8:	e7e0      	b.n	80072ac <_realloc_r+0x1e>

080072ea <__ascii_wctomb>:
 80072ea:	4603      	mov	r3, r0
 80072ec:	4608      	mov	r0, r1
 80072ee:	b141      	cbz	r1, 8007302 <__ascii_wctomb+0x18>
 80072f0:	2aff      	cmp	r2, #255	@ 0xff
 80072f2:	d904      	bls.n	80072fe <__ascii_wctomb+0x14>
 80072f4:	228a      	movs	r2, #138	@ 0x8a
 80072f6:	f04f 30ff 	mov.w	r0, #4294967295
 80072fa:	601a      	str	r2, [r3, #0]
 80072fc:	4770      	bx	lr
 80072fe:	2001      	movs	r0, #1
 8007300:	700a      	strb	r2, [r1, #0]
 8007302:	4770      	bx	lr

08007304 <fiprintf>:
 8007304:	b40e      	push	{r1, r2, r3}
 8007306:	b503      	push	{r0, r1, lr}
 8007308:	4601      	mov	r1, r0
 800730a:	ab03      	add	r3, sp, #12
 800730c:	4805      	ldr	r0, [pc, #20]	@ (8007324 <fiprintf+0x20>)
 800730e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007312:	6800      	ldr	r0, [r0, #0]
 8007314:	9301      	str	r3, [sp, #4]
 8007316:	f000 f83d 	bl	8007394 <_vfiprintf_r>
 800731a:	b002      	add	sp, #8
 800731c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007320:	b003      	add	sp, #12
 8007322:	4770      	bx	lr
 8007324:	20000018 	.word	0x20000018

08007328 <abort>:
 8007328:	2006      	movs	r0, #6
 800732a:	b508      	push	{r3, lr}
 800732c:	f000 fa06 	bl	800773c <raise>
 8007330:	2001      	movs	r0, #1
 8007332:	f7fa faba 	bl	80018aa <_exit>

08007336 <_malloc_usable_size_r>:
 8007336:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800733a:	1f18      	subs	r0, r3, #4
 800733c:	2b00      	cmp	r3, #0
 800733e:	bfbc      	itt	lt
 8007340:	580b      	ldrlt	r3, [r1, r0]
 8007342:	18c0      	addlt	r0, r0, r3
 8007344:	4770      	bx	lr

08007346 <__sfputc_r>:
 8007346:	6893      	ldr	r3, [r2, #8]
 8007348:	b410      	push	{r4}
 800734a:	3b01      	subs	r3, #1
 800734c:	2b00      	cmp	r3, #0
 800734e:	6093      	str	r3, [r2, #8]
 8007350:	da07      	bge.n	8007362 <__sfputc_r+0x1c>
 8007352:	6994      	ldr	r4, [r2, #24]
 8007354:	42a3      	cmp	r3, r4
 8007356:	db01      	blt.n	800735c <__sfputc_r+0x16>
 8007358:	290a      	cmp	r1, #10
 800735a:	d102      	bne.n	8007362 <__sfputc_r+0x1c>
 800735c:	bc10      	pop	{r4}
 800735e:	f000 b931 	b.w	80075c4 <__swbuf_r>
 8007362:	6813      	ldr	r3, [r2, #0]
 8007364:	1c58      	adds	r0, r3, #1
 8007366:	6010      	str	r0, [r2, #0]
 8007368:	7019      	strb	r1, [r3, #0]
 800736a:	4608      	mov	r0, r1
 800736c:	bc10      	pop	{r4}
 800736e:	4770      	bx	lr

08007370 <__sfputs_r>:
 8007370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007372:	4606      	mov	r6, r0
 8007374:	460f      	mov	r7, r1
 8007376:	4614      	mov	r4, r2
 8007378:	18d5      	adds	r5, r2, r3
 800737a:	42ac      	cmp	r4, r5
 800737c:	d101      	bne.n	8007382 <__sfputs_r+0x12>
 800737e:	2000      	movs	r0, #0
 8007380:	e007      	b.n	8007392 <__sfputs_r+0x22>
 8007382:	463a      	mov	r2, r7
 8007384:	4630      	mov	r0, r6
 8007386:	f814 1b01 	ldrb.w	r1, [r4], #1
 800738a:	f7ff ffdc 	bl	8007346 <__sfputc_r>
 800738e:	1c43      	adds	r3, r0, #1
 8007390:	d1f3      	bne.n	800737a <__sfputs_r+0xa>
 8007392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007394 <_vfiprintf_r>:
 8007394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007398:	460d      	mov	r5, r1
 800739a:	4614      	mov	r4, r2
 800739c:	4698      	mov	r8, r3
 800739e:	4606      	mov	r6, r0
 80073a0:	b09d      	sub	sp, #116	@ 0x74
 80073a2:	b118      	cbz	r0, 80073ac <_vfiprintf_r+0x18>
 80073a4:	6a03      	ldr	r3, [r0, #32]
 80073a6:	b90b      	cbnz	r3, 80073ac <_vfiprintf_r+0x18>
 80073a8:	f7fc fe04 	bl	8003fb4 <__sinit>
 80073ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80073ae:	07d9      	lsls	r1, r3, #31
 80073b0:	d405      	bmi.n	80073be <_vfiprintf_r+0x2a>
 80073b2:	89ab      	ldrh	r3, [r5, #12]
 80073b4:	059a      	lsls	r2, r3, #22
 80073b6:	d402      	bmi.n	80073be <_vfiprintf_r+0x2a>
 80073b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073ba:	f7fc ff12 	bl	80041e2 <__retarget_lock_acquire_recursive>
 80073be:	89ab      	ldrh	r3, [r5, #12]
 80073c0:	071b      	lsls	r3, r3, #28
 80073c2:	d501      	bpl.n	80073c8 <_vfiprintf_r+0x34>
 80073c4:	692b      	ldr	r3, [r5, #16]
 80073c6:	b99b      	cbnz	r3, 80073f0 <_vfiprintf_r+0x5c>
 80073c8:	4629      	mov	r1, r5
 80073ca:	4630      	mov	r0, r6
 80073cc:	f000 f938 	bl	8007640 <__swsetup_r>
 80073d0:	b170      	cbz	r0, 80073f0 <_vfiprintf_r+0x5c>
 80073d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80073d4:	07dc      	lsls	r4, r3, #31
 80073d6:	d504      	bpl.n	80073e2 <_vfiprintf_r+0x4e>
 80073d8:	f04f 30ff 	mov.w	r0, #4294967295
 80073dc:	b01d      	add	sp, #116	@ 0x74
 80073de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073e2:	89ab      	ldrh	r3, [r5, #12]
 80073e4:	0598      	lsls	r0, r3, #22
 80073e6:	d4f7      	bmi.n	80073d8 <_vfiprintf_r+0x44>
 80073e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073ea:	f7fc fefb 	bl	80041e4 <__retarget_lock_release_recursive>
 80073ee:	e7f3      	b.n	80073d8 <_vfiprintf_r+0x44>
 80073f0:	2300      	movs	r3, #0
 80073f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80073f4:	2320      	movs	r3, #32
 80073f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80073fa:	2330      	movs	r3, #48	@ 0x30
 80073fc:	f04f 0901 	mov.w	r9, #1
 8007400:	f8cd 800c 	str.w	r8, [sp, #12]
 8007404:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80075b0 <_vfiprintf_r+0x21c>
 8007408:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800740c:	4623      	mov	r3, r4
 800740e:	469a      	mov	sl, r3
 8007410:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007414:	b10a      	cbz	r2, 800741a <_vfiprintf_r+0x86>
 8007416:	2a25      	cmp	r2, #37	@ 0x25
 8007418:	d1f9      	bne.n	800740e <_vfiprintf_r+0x7a>
 800741a:	ebba 0b04 	subs.w	fp, sl, r4
 800741e:	d00b      	beq.n	8007438 <_vfiprintf_r+0xa4>
 8007420:	465b      	mov	r3, fp
 8007422:	4622      	mov	r2, r4
 8007424:	4629      	mov	r1, r5
 8007426:	4630      	mov	r0, r6
 8007428:	f7ff ffa2 	bl	8007370 <__sfputs_r>
 800742c:	3001      	adds	r0, #1
 800742e:	f000 80a7 	beq.w	8007580 <_vfiprintf_r+0x1ec>
 8007432:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007434:	445a      	add	r2, fp
 8007436:	9209      	str	r2, [sp, #36]	@ 0x24
 8007438:	f89a 3000 	ldrb.w	r3, [sl]
 800743c:	2b00      	cmp	r3, #0
 800743e:	f000 809f 	beq.w	8007580 <_vfiprintf_r+0x1ec>
 8007442:	2300      	movs	r3, #0
 8007444:	f04f 32ff 	mov.w	r2, #4294967295
 8007448:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800744c:	f10a 0a01 	add.w	sl, sl, #1
 8007450:	9304      	str	r3, [sp, #16]
 8007452:	9307      	str	r3, [sp, #28]
 8007454:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007458:	931a      	str	r3, [sp, #104]	@ 0x68
 800745a:	4654      	mov	r4, sl
 800745c:	2205      	movs	r2, #5
 800745e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007462:	4853      	ldr	r0, [pc, #332]	@ (80075b0 <_vfiprintf_r+0x21c>)
 8007464:	f7fc febf 	bl	80041e6 <memchr>
 8007468:	9a04      	ldr	r2, [sp, #16]
 800746a:	b9d8      	cbnz	r0, 80074a4 <_vfiprintf_r+0x110>
 800746c:	06d1      	lsls	r1, r2, #27
 800746e:	bf44      	itt	mi
 8007470:	2320      	movmi	r3, #32
 8007472:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007476:	0713      	lsls	r3, r2, #28
 8007478:	bf44      	itt	mi
 800747a:	232b      	movmi	r3, #43	@ 0x2b
 800747c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007480:	f89a 3000 	ldrb.w	r3, [sl]
 8007484:	2b2a      	cmp	r3, #42	@ 0x2a
 8007486:	d015      	beq.n	80074b4 <_vfiprintf_r+0x120>
 8007488:	4654      	mov	r4, sl
 800748a:	2000      	movs	r0, #0
 800748c:	f04f 0c0a 	mov.w	ip, #10
 8007490:	9a07      	ldr	r2, [sp, #28]
 8007492:	4621      	mov	r1, r4
 8007494:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007498:	3b30      	subs	r3, #48	@ 0x30
 800749a:	2b09      	cmp	r3, #9
 800749c:	d94b      	bls.n	8007536 <_vfiprintf_r+0x1a2>
 800749e:	b1b0      	cbz	r0, 80074ce <_vfiprintf_r+0x13a>
 80074a0:	9207      	str	r2, [sp, #28]
 80074a2:	e014      	b.n	80074ce <_vfiprintf_r+0x13a>
 80074a4:	eba0 0308 	sub.w	r3, r0, r8
 80074a8:	fa09 f303 	lsl.w	r3, r9, r3
 80074ac:	4313      	orrs	r3, r2
 80074ae:	46a2      	mov	sl, r4
 80074b0:	9304      	str	r3, [sp, #16]
 80074b2:	e7d2      	b.n	800745a <_vfiprintf_r+0xc6>
 80074b4:	9b03      	ldr	r3, [sp, #12]
 80074b6:	1d19      	adds	r1, r3, #4
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	9103      	str	r1, [sp, #12]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	bfbb      	ittet	lt
 80074c0:	425b      	neglt	r3, r3
 80074c2:	f042 0202 	orrlt.w	r2, r2, #2
 80074c6:	9307      	strge	r3, [sp, #28]
 80074c8:	9307      	strlt	r3, [sp, #28]
 80074ca:	bfb8      	it	lt
 80074cc:	9204      	strlt	r2, [sp, #16]
 80074ce:	7823      	ldrb	r3, [r4, #0]
 80074d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80074d2:	d10a      	bne.n	80074ea <_vfiprintf_r+0x156>
 80074d4:	7863      	ldrb	r3, [r4, #1]
 80074d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80074d8:	d132      	bne.n	8007540 <_vfiprintf_r+0x1ac>
 80074da:	9b03      	ldr	r3, [sp, #12]
 80074dc:	3402      	adds	r4, #2
 80074de:	1d1a      	adds	r2, r3, #4
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	9203      	str	r2, [sp, #12]
 80074e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80074e8:	9305      	str	r3, [sp, #20]
 80074ea:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80075b4 <_vfiprintf_r+0x220>
 80074ee:	2203      	movs	r2, #3
 80074f0:	4650      	mov	r0, sl
 80074f2:	7821      	ldrb	r1, [r4, #0]
 80074f4:	f7fc fe77 	bl	80041e6 <memchr>
 80074f8:	b138      	cbz	r0, 800750a <_vfiprintf_r+0x176>
 80074fa:	2240      	movs	r2, #64	@ 0x40
 80074fc:	9b04      	ldr	r3, [sp, #16]
 80074fe:	eba0 000a 	sub.w	r0, r0, sl
 8007502:	4082      	lsls	r2, r0
 8007504:	4313      	orrs	r3, r2
 8007506:	3401      	adds	r4, #1
 8007508:	9304      	str	r3, [sp, #16]
 800750a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800750e:	2206      	movs	r2, #6
 8007510:	4829      	ldr	r0, [pc, #164]	@ (80075b8 <_vfiprintf_r+0x224>)
 8007512:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007516:	f7fc fe66 	bl	80041e6 <memchr>
 800751a:	2800      	cmp	r0, #0
 800751c:	d03f      	beq.n	800759e <_vfiprintf_r+0x20a>
 800751e:	4b27      	ldr	r3, [pc, #156]	@ (80075bc <_vfiprintf_r+0x228>)
 8007520:	bb1b      	cbnz	r3, 800756a <_vfiprintf_r+0x1d6>
 8007522:	9b03      	ldr	r3, [sp, #12]
 8007524:	3307      	adds	r3, #7
 8007526:	f023 0307 	bic.w	r3, r3, #7
 800752a:	3308      	adds	r3, #8
 800752c:	9303      	str	r3, [sp, #12]
 800752e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007530:	443b      	add	r3, r7
 8007532:	9309      	str	r3, [sp, #36]	@ 0x24
 8007534:	e76a      	b.n	800740c <_vfiprintf_r+0x78>
 8007536:	460c      	mov	r4, r1
 8007538:	2001      	movs	r0, #1
 800753a:	fb0c 3202 	mla	r2, ip, r2, r3
 800753e:	e7a8      	b.n	8007492 <_vfiprintf_r+0xfe>
 8007540:	2300      	movs	r3, #0
 8007542:	f04f 0c0a 	mov.w	ip, #10
 8007546:	4619      	mov	r1, r3
 8007548:	3401      	adds	r4, #1
 800754a:	9305      	str	r3, [sp, #20]
 800754c:	4620      	mov	r0, r4
 800754e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007552:	3a30      	subs	r2, #48	@ 0x30
 8007554:	2a09      	cmp	r2, #9
 8007556:	d903      	bls.n	8007560 <_vfiprintf_r+0x1cc>
 8007558:	2b00      	cmp	r3, #0
 800755a:	d0c6      	beq.n	80074ea <_vfiprintf_r+0x156>
 800755c:	9105      	str	r1, [sp, #20]
 800755e:	e7c4      	b.n	80074ea <_vfiprintf_r+0x156>
 8007560:	4604      	mov	r4, r0
 8007562:	2301      	movs	r3, #1
 8007564:	fb0c 2101 	mla	r1, ip, r1, r2
 8007568:	e7f0      	b.n	800754c <_vfiprintf_r+0x1b8>
 800756a:	ab03      	add	r3, sp, #12
 800756c:	9300      	str	r3, [sp, #0]
 800756e:	462a      	mov	r2, r5
 8007570:	4630      	mov	r0, r6
 8007572:	4b13      	ldr	r3, [pc, #76]	@ (80075c0 <_vfiprintf_r+0x22c>)
 8007574:	a904      	add	r1, sp, #16
 8007576:	f7fb fec3 	bl	8003300 <_printf_float>
 800757a:	4607      	mov	r7, r0
 800757c:	1c78      	adds	r0, r7, #1
 800757e:	d1d6      	bne.n	800752e <_vfiprintf_r+0x19a>
 8007580:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007582:	07d9      	lsls	r1, r3, #31
 8007584:	d405      	bmi.n	8007592 <_vfiprintf_r+0x1fe>
 8007586:	89ab      	ldrh	r3, [r5, #12]
 8007588:	059a      	lsls	r2, r3, #22
 800758a:	d402      	bmi.n	8007592 <_vfiprintf_r+0x1fe>
 800758c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800758e:	f7fc fe29 	bl	80041e4 <__retarget_lock_release_recursive>
 8007592:	89ab      	ldrh	r3, [r5, #12]
 8007594:	065b      	lsls	r3, r3, #25
 8007596:	f53f af1f 	bmi.w	80073d8 <_vfiprintf_r+0x44>
 800759a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800759c:	e71e      	b.n	80073dc <_vfiprintf_r+0x48>
 800759e:	ab03      	add	r3, sp, #12
 80075a0:	9300      	str	r3, [sp, #0]
 80075a2:	462a      	mov	r2, r5
 80075a4:	4630      	mov	r0, r6
 80075a6:	4b06      	ldr	r3, [pc, #24]	@ (80075c0 <_vfiprintf_r+0x22c>)
 80075a8:	a904      	add	r1, sp, #16
 80075aa:	f7fc f947 	bl	800383c <_printf_i>
 80075ae:	e7e4      	b.n	800757a <_vfiprintf_r+0x1e6>
 80075b0:	08007c91 	.word	0x08007c91
 80075b4:	08007c97 	.word	0x08007c97
 80075b8:	08007c9b 	.word	0x08007c9b
 80075bc:	08003301 	.word	0x08003301
 80075c0:	08007371 	.word	0x08007371

080075c4 <__swbuf_r>:
 80075c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075c6:	460e      	mov	r6, r1
 80075c8:	4614      	mov	r4, r2
 80075ca:	4605      	mov	r5, r0
 80075cc:	b118      	cbz	r0, 80075d6 <__swbuf_r+0x12>
 80075ce:	6a03      	ldr	r3, [r0, #32]
 80075d0:	b90b      	cbnz	r3, 80075d6 <__swbuf_r+0x12>
 80075d2:	f7fc fcef 	bl	8003fb4 <__sinit>
 80075d6:	69a3      	ldr	r3, [r4, #24]
 80075d8:	60a3      	str	r3, [r4, #8]
 80075da:	89a3      	ldrh	r3, [r4, #12]
 80075dc:	071a      	lsls	r2, r3, #28
 80075de:	d501      	bpl.n	80075e4 <__swbuf_r+0x20>
 80075e0:	6923      	ldr	r3, [r4, #16]
 80075e2:	b943      	cbnz	r3, 80075f6 <__swbuf_r+0x32>
 80075e4:	4621      	mov	r1, r4
 80075e6:	4628      	mov	r0, r5
 80075e8:	f000 f82a 	bl	8007640 <__swsetup_r>
 80075ec:	b118      	cbz	r0, 80075f6 <__swbuf_r+0x32>
 80075ee:	f04f 37ff 	mov.w	r7, #4294967295
 80075f2:	4638      	mov	r0, r7
 80075f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075f6:	6823      	ldr	r3, [r4, #0]
 80075f8:	6922      	ldr	r2, [r4, #16]
 80075fa:	b2f6      	uxtb	r6, r6
 80075fc:	1a98      	subs	r0, r3, r2
 80075fe:	6963      	ldr	r3, [r4, #20]
 8007600:	4637      	mov	r7, r6
 8007602:	4283      	cmp	r3, r0
 8007604:	dc05      	bgt.n	8007612 <__swbuf_r+0x4e>
 8007606:	4621      	mov	r1, r4
 8007608:	4628      	mov	r0, r5
 800760a:	f7ff fa4b 	bl	8006aa4 <_fflush_r>
 800760e:	2800      	cmp	r0, #0
 8007610:	d1ed      	bne.n	80075ee <__swbuf_r+0x2a>
 8007612:	68a3      	ldr	r3, [r4, #8]
 8007614:	3b01      	subs	r3, #1
 8007616:	60a3      	str	r3, [r4, #8]
 8007618:	6823      	ldr	r3, [r4, #0]
 800761a:	1c5a      	adds	r2, r3, #1
 800761c:	6022      	str	r2, [r4, #0]
 800761e:	701e      	strb	r6, [r3, #0]
 8007620:	6962      	ldr	r2, [r4, #20]
 8007622:	1c43      	adds	r3, r0, #1
 8007624:	429a      	cmp	r2, r3
 8007626:	d004      	beq.n	8007632 <__swbuf_r+0x6e>
 8007628:	89a3      	ldrh	r3, [r4, #12]
 800762a:	07db      	lsls	r3, r3, #31
 800762c:	d5e1      	bpl.n	80075f2 <__swbuf_r+0x2e>
 800762e:	2e0a      	cmp	r6, #10
 8007630:	d1df      	bne.n	80075f2 <__swbuf_r+0x2e>
 8007632:	4621      	mov	r1, r4
 8007634:	4628      	mov	r0, r5
 8007636:	f7ff fa35 	bl	8006aa4 <_fflush_r>
 800763a:	2800      	cmp	r0, #0
 800763c:	d0d9      	beq.n	80075f2 <__swbuf_r+0x2e>
 800763e:	e7d6      	b.n	80075ee <__swbuf_r+0x2a>

08007640 <__swsetup_r>:
 8007640:	b538      	push	{r3, r4, r5, lr}
 8007642:	4b29      	ldr	r3, [pc, #164]	@ (80076e8 <__swsetup_r+0xa8>)
 8007644:	4605      	mov	r5, r0
 8007646:	6818      	ldr	r0, [r3, #0]
 8007648:	460c      	mov	r4, r1
 800764a:	b118      	cbz	r0, 8007654 <__swsetup_r+0x14>
 800764c:	6a03      	ldr	r3, [r0, #32]
 800764e:	b90b      	cbnz	r3, 8007654 <__swsetup_r+0x14>
 8007650:	f7fc fcb0 	bl	8003fb4 <__sinit>
 8007654:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007658:	0719      	lsls	r1, r3, #28
 800765a:	d422      	bmi.n	80076a2 <__swsetup_r+0x62>
 800765c:	06da      	lsls	r2, r3, #27
 800765e:	d407      	bmi.n	8007670 <__swsetup_r+0x30>
 8007660:	2209      	movs	r2, #9
 8007662:	602a      	str	r2, [r5, #0]
 8007664:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007668:	f04f 30ff 	mov.w	r0, #4294967295
 800766c:	81a3      	strh	r3, [r4, #12]
 800766e:	e033      	b.n	80076d8 <__swsetup_r+0x98>
 8007670:	0758      	lsls	r0, r3, #29
 8007672:	d512      	bpl.n	800769a <__swsetup_r+0x5a>
 8007674:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007676:	b141      	cbz	r1, 800768a <__swsetup_r+0x4a>
 8007678:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800767c:	4299      	cmp	r1, r3
 800767e:	d002      	beq.n	8007686 <__swsetup_r+0x46>
 8007680:	4628      	mov	r0, r5
 8007682:	f7fd fc15 	bl	8004eb0 <_free_r>
 8007686:	2300      	movs	r3, #0
 8007688:	6363      	str	r3, [r4, #52]	@ 0x34
 800768a:	89a3      	ldrh	r3, [r4, #12]
 800768c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007690:	81a3      	strh	r3, [r4, #12]
 8007692:	2300      	movs	r3, #0
 8007694:	6063      	str	r3, [r4, #4]
 8007696:	6923      	ldr	r3, [r4, #16]
 8007698:	6023      	str	r3, [r4, #0]
 800769a:	89a3      	ldrh	r3, [r4, #12]
 800769c:	f043 0308 	orr.w	r3, r3, #8
 80076a0:	81a3      	strh	r3, [r4, #12]
 80076a2:	6923      	ldr	r3, [r4, #16]
 80076a4:	b94b      	cbnz	r3, 80076ba <__swsetup_r+0x7a>
 80076a6:	89a3      	ldrh	r3, [r4, #12]
 80076a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80076ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076b0:	d003      	beq.n	80076ba <__swsetup_r+0x7a>
 80076b2:	4621      	mov	r1, r4
 80076b4:	4628      	mov	r0, r5
 80076b6:	f000 f882 	bl	80077be <__smakebuf_r>
 80076ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076be:	f013 0201 	ands.w	r2, r3, #1
 80076c2:	d00a      	beq.n	80076da <__swsetup_r+0x9a>
 80076c4:	2200      	movs	r2, #0
 80076c6:	60a2      	str	r2, [r4, #8]
 80076c8:	6962      	ldr	r2, [r4, #20]
 80076ca:	4252      	negs	r2, r2
 80076cc:	61a2      	str	r2, [r4, #24]
 80076ce:	6922      	ldr	r2, [r4, #16]
 80076d0:	b942      	cbnz	r2, 80076e4 <__swsetup_r+0xa4>
 80076d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80076d6:	d1c5      	bne.n	8007664 <__swsetup_r+0x24>
 80076d8:	bd38      	pop	{r3, r4, r5, pc}
 80076da:	0799      	lsls	r1, r3, #30
 80076dc:	bf58      	it	pl
 80076de:	6962      	ldrpl	r2, [r4, #20]
 80076e0:	60a2      	str	r2, [r4, #8]
 80076e2:	e7f4      	b.n	80076ce <__swsetup_r+0x8e>
 80076e4:	2000      	movs	r0, #0
 80076e6:	e7f7      	b.n	80076d8 <__swsetup_r+0x98>
 80076e8:	20000018 	.word	0x20000018

080076ec <_raise_r>:
 80076ec:	291f      	cmp	r1, #31
 80076ee:	b538      	push	{r3, r4, r5, lr}
 80076f0:	4605      	mov	r5, r0
 80076f2:	460c      	mov	r4, r1
 80076f4:	d904      	bls.n	8007700 <_raise_r+0x14>
 80076f6:	2316      	movs	r3, #22
 80076f8:	6003      	str	r3, [r0, #0]
 80076fa:	f04f 30ff 	mov.w	r0, #4294967295
 80076fe:	bd38      	pop	{r3, r4, r5, pc}
 8007700:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007702:	b112      	cbz	r2, 800770a <_raise_r+0x1e>
 8007704:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007708:	b94b      	cbnz	r3, 800771e <_raise_r+0x32>
 800770a:	4628      	mov	r0, r5
 800770c:	f000 f830 	bl	8007770 <_getpid_r>
 8007710:	4622      	mov	r2, r4
 8007712:	4601      	mov	r1, r0
 8007714:	4628      	mov	r0, r5
 8007716:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800771a:	f000 b817 	b.w	800774c <_kill_r>
 800771e:	2b01      	cmp	r3, #1
 8007720:	d00a      	beq.n	8007738 <_raise_r+0x4c>
 8007722:	1c59      	adds	r1, r3, #1
 8007724:	d103      	bne.n	800772e <_raise_r+0x42>
 8007726:	2316      	movs	r3, #22
 8007728:	6003      	str	r3, [r0, #0]
 800772a:	2001      	movs	r0, #1
 800772c:	e7e7      	b.n	80076fe <_raise_r+0x12>
 800772e:	2100      	movs	r1, #0
 8007730:	4620      	mov	r0, r4
 8007732:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007736:	4798      	blx	r3
 8007738:	2000      	movs	r0, #0
 800773a:	e7e0      	b.n	80076fe <_raise_r+0x12>

0800773c <raise>:
 800773c:	4b02      	ldr	r3, [pc, #8]	@ (8007748 <raise+0xc>)
 800773e:	4601      	mov	r1, r0
 8007740:	6818      	ldr	r0, [r3, #0]
 8007742:	f7ff bfd3 	b.w	80076ec <_raise_r>
 8007746:	bf00      	nop
 8007748:	20000018 	.word	0x20000018

0800774c <_kill_r>:
 800774c:	b538      	push	{r3, r4, r5, lr}
 800774e:	2300      	movs	r3, #0
 8007750:	4d06      	ldr	r5, [pc, #24]	@ (800776c <_kill_r+0x20>)
 8007752:	4604      	mov	r4, r0
 8007754:	4608      	mov	r0, r1
 8007756:	4611      	mov	r1, r2
 8007758:	602b      	str	r3, [r5, #0]
 800775a:	f7fa f896 	bl	800188a <_kill>
 800775e:	1c43      	adds	r3, r0, #1
 8007760:	d102      	bne.n	8007768 <_kill_r+0x1c>
 8007762:	682b      	ldr	r3, [r5, #0]
 8007764:	b103      	cbz	r3, 8007768 <_kill_r+0x1c>
 8007766:	6023      	str	r3, [r4, #0]
 8007768:	bd38      	pop	{r3, r4, r5, pc}
 800776a:	bf00      	nop
 800776c:	20000414 	.word	0x20000414

08007770 <_getpid_r>:
 8007770:	f7fa b884 	b.w	800187c <_getpid>

08007774 <__swhatbuf_r>:
 8007774:	b570      	push	{r4, r5, r6, lr}
 8007776:	460c      	mov	r4, r1
 8007778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800777c:	4615      	mov	r5, r2
 800777e:	2900      	cmp	r1, #0
 8007780:	461e      	mov	r6, r3
 8007782:	b096      	sub	sp, #88	@ 0x58
 8007784:	da0c      	bge.n	80077a0 <__swhatbuf_r+0x2c>
 8007786:	89a3      	ldrh	r3, [r4, #12]
 8007788:	2100      	movs	r1, #0
 800778a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800778e:	bf14      	ite	ne
 8007790:	2340      	movne	r3, #64	@ 0x40
 8007792:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007796:	2000      	movs	r0, #0
 8007798:	6031      	str	r1, [r6, #0]
 800779a:	602b      	str	r3, [r5, #0]
 800779c:	b016      	add	sp, #88	@ 0x58
 800779e:	bd70      	pop	{r4, r5, r6, pc}
 80077a0:	466a      	mov	r2, sp
 80077a2:	f000 f849 	bl	8007838 <_fstat_r>
 80077a6:	2800      	cmp	r0, #0
 80077a8:	dbed      	blt.n	8007786 <__swhatbuf_r+0x12>
 80077aa:	9901      	ldr	r1, [sp, #4]
 80077ac:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80077b0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80077b4:	4259      	negs	r1, r3
 80077b6:	4159      	adcs	r1, r3
 80077b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077bc:	e7eb      	b.n	8007796 <__swhatbuf_r+0x22>

080077be <__smakebuf_r>:
 80077be:	898b      	ldrh	r3, [r1, #12]
 80077c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077c2:	079d      	lsls	r5, r3, #30
 80077c4:	4606      	mov	r6, r0
 80077c6:	460c      	mov	r4, r1
 80077c8:	d507      	bpl.n	80077da <__smakebuf_r+0x1c>
 80077ca:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80077ce:	6023      	str	r3, [r4, #0]
 80077d0:	6123      	str	r3, [r4, #16]
 80077d2:	2301      	movs	r3, #1
 80077d4:	6163      	str	r3, [r4, #20]
 80077d6:	b003      	add	sp, #12
 80077d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077da:	466a      	mov	r2, sp
 80077dc:	ab01      	add	r3, sp, #4
 80077de:	f7ff ffc9 	bl	8007774 <__swhatbuf_r>
 80077e2:	9f00      	ldr	r7, [sp, #0]
 80077e4:	4605      	mov	r5, r0
 80077e6:	4639      	mov	r1, r7
 80077e8:	4630      	mov	r0, r6
 80077ea:	f7fd fbd3 	bl	8004f94 <_malloc_r>
 80077ee:	b948      	cbnz	r0, 8007804 <__smakebuf_r+0x46>
 80077f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077f4:	059a      	lsls	r2, r3, #22
 80077f6:	d4ee      	bmi.n	80077d6 <__smakebuf_r+0x18>
 80077f8:	f023 0303 	bic.w	r3, r3, #3
 80077fc:	f043 0302 	orr.w	r3, r3, #2
 8007800:	81a3      	strh	r3, [r4, #12]
 8007802:	e7e2      	b.n	80077ca <__smakebuf_r+0xc>
 8007804:	89a3      	ldrh	r3, [r4, #12]
 8007806:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800780a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800780e:	81a3      	strh	r3, [r4, #12]
 8007810:	9b01      	ldr	r3, [sp, #4]
 8007812:	6020      	str	r0, [r4, #0]
 8007814:	b15b      	cbz	r3, 800782e <__smakebuf_r+0x70>
 8007816:	4630      	mov	r0, r6
 8007818:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800781c:	f000 f81e 	bl	800785c <_isatty_r>
 8007820:	b128      	cbz	r0, 800782e <__smakebuf_r+0x70>
 8007822:	89a3      	ldrh	r3, [r4, #12]
 8007824:	f023 0303 	bic.w	r3, r3, #3
 8007828:	f043 0301 	orr.w	r3, r3, #1
 800782c:	81a3      	strh	r3, [r4, #12]
 800782e:	89a3      	ldrh	r3, [r4, #12]
 8007830:	431d      	orrs	r5, r3
 8007832:	81a5      	strh	r5, [r4, #12]
 8007834:	e7cf      	b.n	80077d6 <__smakebuf_r+0x18>
	...

08007838 <_fstat_r>:
 8007838:	b538      	push	{r3, r4, r5, lr}
 800783a:	2300      	movs	r3, #0
 800783c:	4d06      	ldr	r5, [pc, #24]	@ (8007858 <_fstat_r+0x20>)
 800783e:	4604      	mov	r4, r0
 8007840:	4608      	mov	r0, r1
 8007842:	4611      	mov	r1, r2
 8007844:	602b      	str	r3, [r5, #0]
 8007846:	f7fa f87f 	bl	8001948 <_fstat>
 800784a:	1c43      	adds	r3, r0, #1
 800784c:	d102      	bne.n	8007854 <_fstat_r+0x1c>
 800784e:	682b      	ldr	r3, [r5, #0]
 8007850:	b103      	cbz	r3, 8007854 <_fstat_r+0x1c>
 8007852:	6023      	str	r3, [r4, #0]
 8007854:	bd38      	pop	{r3, r4, r5, pc}
 8007856:	bf00      	nop
 8007858:	20000414 	.word	0x20000414

0800785c <_isatty_r>:
 800785c:	b538      	push	{r3, r4, r5, lr}
 800785e:	2300      	movs	r3, #0
 8007860:	4d05      	ldr	r5, [pc, #20]	@ (8007878 <_isatty_r+0x1c>)
 8007862:	4604      	mov	r4, r0
 8007864:	4608      	mov	r0, r1
 8007866:	602b      	str	r3, [r5, #0]
 8007868:	f7fa f87d 	bl	8001966 <_isatty>
 800786c:	1c43      	adds	r3, r0, #1
 800786e:	d102      	bne.n	8007876 <_isatty_r+0x1a>
 8007870:	682b      	ldr	r3, [r5, #0]
 8007872:	b103      	cbz	r3, 8007876 <_isatty_r+0x1a>
 8007874:	6023      	str	r3, [r4, #0]
 8007876:	bd38      	pop	{r3, r4, r5, pc}
 8007878:	20000414 	.word	0x20000414

0800787c <_init>:
 800787c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800787e:	bf00      	nop
 8007880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007882:	bc08      	pop	{r3}
 8007884:	469e      	mov	lr, r3
 8007886:	4770      	bx	lr

08007888 <_fini>:
 8007888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800788a:	bf00      	nop
 800788c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800788e:	bc08      	pop	{r3}
 8007890:	469e      	mov	lr, r3
 8007892:	4770      	bx	lr
