# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1650 0.001024 2048 90 120 18688 1.66138 5.72339 52.4062 59.8426 59.8999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1600 0.000256 4096 170 4190 73600 13.979 1086.01 419.235 1519.28 1519.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 350 6.4e-05 2048 90 840 108544 91.1492 28.3219 400.258 835.668 1355.58 1355.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 6.4e-05 512 230 1430 278528 13.1786 6.7072 244.739 209.058 473.86 474.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1650 0.001024 2048 90 120 18720 1.66643 6.69798 52.4794 60.8951 60.9542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1600 0.000256 4096 170 4190 73584 13.9871 1307.46 418.939 1740.44 1740.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 350 6.4e-05 2048 90 840 108288 91.3013 28.4522 269.402 834.543 1223.89 1224.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 6.4e-05 512 230 1430 278784 13.1687 6.72054 293.643 208.767 522.483 522.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1650 0.001024 2048 90 120 18720 1.67126 7.04432 52.4947 61.2632 61.3208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1600 0.000256 4096 170 4190 73600 13.9956 1356.89 419 1789.93 1789.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 350 6.4e-05 2048 90 840 107520 91.4079 28.3525 279.52 837.832 1237.3 1237.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 6.4e-05 512 230 1430 279040 13.2373 6.7256 307.162 209.988 537.303 537.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1650 0.001024 2048 90 120 18624 1.66461 6.49811 52.3272 60.5421 60.5997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1600 0.000256 4096 170 4190 73536 13.9756 1264.54 419.298 1697.86 1697.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 350 6.4e-05 2048 90 840 107520 90.8849 28.2076 261.393 833.223 1213.91 1214.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 6.4e-05 512 230 1430 276480 13.1791 6.68874 282.585 208.438 511.081 511.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1650 0.001024 2048 90 120 18700 1.66691 6.63328 52.4937 60.8457 60.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1600 0.000256 4096 170 4190 73600 13.9982 1280.17 419.097 1713.31 1713.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 350 6.4e-05 2048 90 840 105600 91.6004 28.2818 259.829 832.685 1212.59 1212.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 6.4e-05 512 230 1430 278400 13.1562 6.70118 288.41 208.326 516.78 516.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1650 0.001024 2048 90 120 18592 1.6601 6.70448 52.2832 60.7016 60.7561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1600 0.000256 4096 170 4190 73584 13.9905 1310.43 419.49 1743.96 1744.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 350 6.4e-05 2048 90 840 107520 91.3463 28.342 272.203 837.353 1229.44 1229.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 6.4e-05 512 230 1430 279552 13.166 6.72179 298.184 209.485 527.745 527.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1650 0.001024 2048 90 120 18600 1.6584 6.81786 52.29 60.8203 60.8762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1600 0.000256 4096 170 4190 73560 13.9849 1318.03 419.152 1751.21 1751.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 350 6.4e-05 2048 90 840 107520 91.3416 28.374 272.999 834.732 1227.63 1227.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 6.4e-05 512 230 1430 276480 13.3021 6.71882 296.616 208.828 525.649 525.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1650 0.001024 2048 90 120 18560 1.65674 6.60195 52.2431 60.5514 60.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1600 0.000256 4096 170 4190 73472 13.9891 1274.41 418.979 1707.43 1707.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 350 6.4e-05 2048 90 840 106496 91.2795 28.3477 261.853 836.014 1217.67 1217.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 6.4e-05 512 230 1430 278528 13.1612 6.70995 288.893 209.148 518.095 518.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1650 0.001024 2048 90 120 18432 1.65683 6.53974 52.0733 60.3251 60.3834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1600 0.000256 4096 170 4190 73344 13.9839 1289.94 418.631 1722.6 1722.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 350 6.4e-05 2048 90 840 104448 90.5472 27.9464 258.683 825.177 1202.54 1202.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 6.4e-05 512 230 1430 270336 13.2325 6.61914 282.553 206.439 509.031 509.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1650 0.001024 2048 90 120 18600 1.66742 7.09222 52.5405 61.3525 61.4093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1600 0.000256 4096 170 4190 73400 13.9839 1379.46 418.93 1812.42 1812.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 350 6.4e-05 2048 90 840 102400 91.1785 27.9701 271.221 825.103 1215.66 1215.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 6.4e-05 512 230 1430 275200 13.0057 6.62707 309.015 206.423 535.256 535.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1650 0.001024 2048 90 120 18432 1.6583 7.95885 52.208 61.8773 61.9356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1600 0.000256 4096 170 4190 73216 13.9796 1597.67 417.995 2029.69 2029.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 350 6.4e-05 2048 90 840 106496 91.2963 28.2767 330.198 835.755 1285.71 1285.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 6.4e-05 512 230 1430 278528 13.1746 6.71014 364.871 209.078 594.021 594.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1650 0.001024 2048 90 120 18752 1.66682 5.60835 52.4457 59.7729 59.8318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1600 0.000256 4096 170 4185 73664 13.9859 1117.09 419.021 1550.14 1550.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 350 6.4e-05 2048 90 840 108544 91.3503 28.4017 425.307 837.613 1382.88 1383.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1400 6.4e-05 512 230 1425 279552 13.205 6.7153 250.8 209.547 480.465 480.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1650 0.001024 2048 90 120 18760 1.66746 5.67901 52.5025 59.9 59.9574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1600 0.000256 4096 170 4185 73640 13.9858 1125.57 419.029 1558.63 1558.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 350 6.4e-05 2048 90 840 108800 91.5416 28.4959 435.142 837.853 1393.22 1393.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 6.4e-05 512 230 1425 279040 13.2842 6.73238 253.923 209.607 483.736 483.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1650 0.001024 2048 90 120 18720 1.66634 5.75078 52.4489 59.9192 59.9765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1600 0.000256 4096 170 4185 73632 13.99 1121.62 419.022 1554.68 1554.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 350 6.4e-05 2048 90 840 107520 91.4473 28.3145 391.385 836.456 1347.81 1347.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 6.4e-05 512 230 1425 279552 13.1787 6.71744 252.879 209.266 482.23 482.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1650 0.001024 2048 90 120 18704 1.66093 5.75146 52.4358 59.8999 59.9572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1600 0.000256 4096 170 4185 73640 13.9915 1142.1 419.458 1575.6 1575.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 350 6.4e-05 2048 90 840 107520 91.5584 28.3711 237.856 837.19 1195.16 1195.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 6.4e-05 512 230 1425 279552 13.2123 6.72768 259.747 209.436 489.307 489.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1650 0.001024 2048 90 120 18688 1.66128 6.09245 52.377 60.1841 60.2417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1600 0.000256 4096 170 4185 73600 13.9788 1110.95 418.979 1543.95 1544.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 350 6.4e-05 2048 90 840 106496 91.3088 28.2693 241.411 835.22 1196.4 1196.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 6.4e-05 512 230 1425 278528 13.1716 6.70534 250.492 208.941 479.504 479.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1650 0.001024 2048 90 120 18720 1.66576 6.70189 52.5182 60.9369 60.9946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1600 0.000256 4096 170 4185 73584 13.9836 1320.41 419.21 1753.65 1753.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 350 6.4e-05 2048 90 840 105984 91.6025 28.4453 270.56 835.094 1225.89 1226.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 6.4e-05 512 230 1425 278784 13.1573 6.71386 299.228 208.922 528.21 528.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1650 0.001024 2048 90 120 18720 1.66947 6.68848 52.5544 60.9652 61.0242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1600 0.000256 4096 170 4185 73600 13.986 1289.48 419.418 1722.93 1722.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 350 6.4e-05 2048 90 840 107520 91.4123 28.4014 267.851 838.693 1226.55 1226.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 6.4e-05 512 230 1425 279040 13.2377 6.72214 292.191 209.825 522.163 522.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1650 0.001024 2048 90 120 18624 1.65955 6.99357 52.2894 60.9935 61.0514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1600 0.000256 4096 170 4185 73536 13.9778 1368.52 418.827 1801.37 1801.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 350 6.4e-05 2048 90 840 104448 91.3918 28.2003 277.463 832.583 1229.83 1229.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 6.4e-05 512 230 1425 276480 13.1668 6.68262 308.003 208.291 536.329 536.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1650 0.001024 2048 90 120 18700 1.66742 7.31488 52.5431 61.5766 61.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1600 0.000256 4096 170 4185 73600 13.9924 1358.88 419.438 1792.36 1792.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 350 6.4e-05 2048 90 840 105600 91.5384 28.2866 278.35 833.437 1231.8 1231.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 6.4e-05 512 230 1425 275200 13.3045 6.7041 304.972 208.509 533.673 533.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1650 0.001024 2048 90 120 18592 1.65862 7.05622 52.2847 61.0514 61.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1600 0.000256 4096 170 4185 73584 13.9823 1368.85 419.465 1802.34 1802.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 350 6.4e-05 2048 90 840 107520 91.2514 28.33 285.458 837.349 1242.57 1242.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 6.4e-05 512 230 1425 279552 13.166 6.72154 311.898 209.482 541.458 541.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1650 0.001024 2048 90 120 18600 1.65901 7.13728 52.2843 61.1321 61.1898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1600 0.000256 4096 170 4185 73560 13.9858 1351.77 419.013 1784.81 1784.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 350 6.4e-05 2048 90 840 107520 91.3437 28.3271 280.788 834.607 1235.25 1235.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 6.4e-05 512 230 1425 276480 13.2972 6.71949 303.049 208.79 532.041 532.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1650 0.001024 2048 90 120 18560 1.65917 6.8433 52.1839 60.7389 60.7961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1600 0.000256 4096 170 4185 73472 13.9837 1293.45 418.5 1725.97 1726.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 350 6.4e-05 2048 90 840 106496 91.279 28.3075 266.413 835.117 1221.29 1221.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 6.4e-05 512 230 1425 278528 13.1697 6.70989 292.072 208.925 521.06 521.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1650 0.001024 2048 90 120 18432 1.65325 7.44864 52.0655 61.2186 61.2754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1600 0.000256 4096 170 4185 73344 13.9827 1503.48 418.563 1936.08 1936.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 350 6.4e-05 2048 90 840 98304 91.7008 27.8999 288.479 825.249 1233.51 1233.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 6.4e-05 512 230 1425 270336 13.2402 6.61939 332.167 206.413 558.628 558.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1650 0.001024 2048 90 120 18600 1.66662 7.58128 52.6524 61.952 62.0091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1600 0.000256 4096 170 4185 73400 14.0042 1517.62 418.949 1950.62 1950.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 350 6.4e-05 2048 90 840 102400 91.1627 27.9802 300.963 825.215 1245.52 1245.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 6.4e-05 512 230 1425 268800 13.361 6.63066 333.493 206.442 560.123 560.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1650 0.001024 2048 90 120 18432 1.66298 7.3305 52.1972 61.2423 61.3022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1600 0.000256 4096 170 4185 73216 13.976 1377.88 417.904 1809.82 1809.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 350 6.4e-05 2048 90 840 106496 91.2858 28.285 285.451 835.632 1240.85 1241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 6.4e-05 512 230 1425 278528 13.1707 6.70973 311.331 209.053 540.454 540.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1650 0.001024 2048 90 120 18752 1.66298 5.31456 52.5008 59.531 59.5877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1600 0.000256 4096 170 4200 73632 13.9869 1055 419.413 1488.45 1488.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 350 6.4e-05 2048 90 840 106496 91.6845 28.359 401.19 838.499 1359.92 1360.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 6.4e-05 512 230 1440 279552 13.1887 6.71546 239.659 209.76 469.52 469.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1650 0.001024 2048 90 120 18760 1.66707 5.97638 52.5526 60.2502 60.3075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1600 0.000256 4096 170 4200 73640 13.9899 1183.79 419.51 1617.34 1617.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 350 6.4e-05 2048 90 840 106240 92.0203 28.3812 432.586 838.633 1391.81 1391.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 6.4e-05 512 230 1440 279040 13.2847 6.7295 270.095 209.797 500.092 500.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1650 0.001024 2048 90 120 18720 1.66371 5.66477 52.463 59.8418 59.8979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1600 0.000256 4096 170 4200 73632 13.9899 1104.7 419.507 1538.24 1538.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 350 6.4e-05 2048 90 840 105984 91.9559 28.4218 364.389 837.241 1322.2 1322.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 6.4e-05 512 230 1440 279552 13.1822 6.72531 251.282 209.451 480.829 480.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1650 0.001024 2048 90 120 18704 1.66022 5.7832 52.3799 59.8753 59.9308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1600 0.000256 4096 170 4200 73584 13.9939 1119.51 418.806 1552.36 1552.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 350 6.4e-05 2048 90 840 105728 92.1666 28.3628 231.455 836.338 1188.51 1188.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 6.4e-05 512 230 1440 279552 13.2055 6.73043 255.935 209.223 485.287 485.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1650 0.001024 2048 90 120 18688 1.66243 5.76102 52.365 59.8412 59.8984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1600 0.000256 4096 170 4200 73600 13.9865 1072.38 418.96 1505.38 1505.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 350 6.4e-05 2048 90 840 104448 91.8187 28.3013 230.648 835.026 1185.99 1186.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 6.4e-05 512 230 1440 278528 13.1722 6.70874 245.201 208.891 474.162 474.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1650 0.001024 2048 90 120 18720 1.66707 7.14989 52.48 61.3504 61.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1600 0.000256 4096 170 4200 73584 13.9796 1386.32 418.988 1819.33 1819.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 350 6.4e-05 2048 90 840 103680 92.1165 28.5077 279.762 834.471 1235.05 1235.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 6.4e-05 512 230 1440 278784 13.1672 6.71504 316.691 208.763 545.524 545.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1650 0.001024 2048 90 120 18576 1.6649 5.24362 52.3341 59.2936 59.3514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1600 0.000256 4096 170 4200 73440 13.978 963.874 418.988 1396.89 1396.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 350 6.4e-05 2048 90 840 101376 91.7722 28.0105 191.471 829.273 1140.71 1140.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 6.4e-05 512 230 1440 276480 13.0418 6.65805 219.934 207.454 447.27 447.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1650 0.001024 2048 90 120 18720 1.67075 7.16368 52.5009 61.387 61.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1600 0.000256 4096 170 4200 73600 13.99 1336.35 419.099 1769.48 1769.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 350 6.4e-05 2048 90 840 104960 92.016 28.4119 271.128 837.919 1229.66 1229.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 6.4e-05 512 230 1440 279040 13.2332 6.72246 305.638 209.627 535.407 535.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1650 0.001024 2048 90 120 18560 1.66467 5.16928 52.2854 59.171 59.2313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1600 0.000256 4096 170 4200 73440 13.974 932.993 418.675 1365.69 1365.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 350 6.4e-05 2048 90 840 102400 92.4399 28.4262 186.387 838.141 1145.58 1145.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 6.4e-05 512 230 1440 276480 13.3433 6.71344 212.733 209.674 442.651 442.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1650 0.001024 2048 90 120 18624 1.66128 6.70045 52.326 60.7413 60.7983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1600 0.000256 4096 170 4200 73536 13.9862 1256.26 419.232 1689.52 1689.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 350 6.4e-05 2048 90 840 104448 91.3896 28.2524 253.971 833.169 1206.97 1207.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 6.4e-05 512 230 1440 276480 13.1631 6.68467 283.024 208.434 511.495 511.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1650 0.001024 2048 90 120 18432 1.65482 4.80966 52.0143 58.5304 58.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1600 0.000256 4096 170 4200 73344 13.9784 893.505 418.253 1325.78 1325.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 350 6.4e-05 2048 90 840 98304 91.7164 27.9516 172.191 824.314 1116.36 1116.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 6.4e-05 512 230 1440 270336 13.2491 6.61837 198.868 206.222 425.139 425.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1650 0.001024 2048 90 120 18700 1.6648 6.8096 52.4972 61.0267 61.0831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1600 0.000256 4096 170 4200 73500 13.9803 1307.24 418.659 1739.93 1739.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 350 6.4e-05 2048 90 840 102400 92.0839 28.3054 260.224 832.86 1213.65 1213.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 6.4e-05 512 230 1440 275200 13.3133 7.38918 293.675 208.35 522.912 523.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1650 0.001024 2048 90 120 18600 1.66688 5.10912 52.5082 59.3351 59.3925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1600 0.000256 4096 170 4200 73400 13.9837 919.675 418.74 1352.45 1352.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 350 6.4e-05 2048 90 840 96000 92.6014 27.9736 173.432 824.651 1118.85 1119.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 6.4e-05 512 230 1440 268800 13.3783 6.62938 203.734 206.299 430.234 430.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1650 0.001024 2048 90 120 18592 1.6583 8.31078 52.2462 62.2666 62.3247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1600 0.000256 4096 170 4200 73472 13.9835 1665.94 418.645 2098.61 2098.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 350 6.4e-05 2048 90 840 103936 92.0926 28.3716 338.09 836.822 1295.57 1295.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 6.4e-05 512 230 1440 279552 13.1696 6.72154 382.934 209.323 612.34 612.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1650 0.001024 2048 90 120 18368 1.65091 5.74848 51.98 59.432 59.4884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1600 0.000256 4096 170 4200 73248 13.9716 1089.9 418.28 1522.2 1522.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 350 6.4e-05 2048 90 840 100352 91.6296 27.9322 212.839 827.899 1160.48 1160.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 6.4e-05 512 230 1440 272384 13.2048 6.63891 246.006 207.115 473.151 473.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1650 0.001024 2048 90 120 18600 1.66035 8.1321 52.3331 62.1783 62.2346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1600 0.000256 4096 170 4200 73560 13.9858 1602.21 419.515 2035.75 2035.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 350 6.4e-05 2048 90 840 103680 92.162 28.33 322.324 835.405 1278.41 1278.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 6.4e-05 512 230 1440 276480 13.2932 6.71965 363.522 208.987 592.716 592.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1650 0.001024 2048 90 120 18480 1.66298 5.60333 52.2858 59.6059 59.6633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1600 0.000256 4096 170 4200 73440 13.9856 1084.02 419.124 1517.18 1517.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 350 6.4e-05 2048 90 840 99840 91.6362 27.9324 211.741 824.65 1156.14 1156.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 6.4e-05 512 230 1440 268800 13.3298 6.63286 238.9 206.3 465.352 465.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1650 0.001024 2048 90 120 18560 1.65888 7.8889 52.2496 61.8519 61.9088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1600 0.000256 4096 170 4200 73472 13.9878 1555.45 419.078 1988.56 1988.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 350 6.4e-05 2048 90 840 102400 92.2321 28.3482 308.64 836.104 1265.52 1265.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 6.4e-05 512 230 1440 278528 13.1629 6.70515 355.27 209.206 584.527 584.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1650 0.001024 2048 90 120 18432 1.66298 5.77331 52.248 59.7341 59.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1600 0.000256 4096 170 4200 73216 13.9798 1045.12 418.389 1477.54 1477.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 350 6.4e-05 2048 90 840 98304 93.3924 28.2625 201.307 836.484 1159.63 1159.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 6.4e-05 512 230 1440 278528 13.1706 6.71165 238.645 209.25 467.967 468.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1650 0.001024 2048 90 120 18432 1.65514 7.14973 52.0643 60.9236 60.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1600 0.000256 4096 170 4200 73344 13.9858 1364.91 418.64 1797.59 1797.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 350 6.4e-05 2048 90 840 98304 91.7185 27.9939 259.248 825.098 1204.25 1204.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 6.4e-05 512 230 1440 270336 13.2214 6.62016 298.086 206.42 524.534 524.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1650 0.001024 2048 90 120 18048 1.6384 5.27558 51.552 58.5188 58.5755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1600 0.000256 4096 170 4200 72960 13.963 946.311 417.647 1377.97 1378.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 350 6.4e-05 2048 90 840 98304 91.7925 27.9183 183.551 825.726 1129.17 1129.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 6.4e-05 512 230 1440 270336 13.2473 6.62464 211.26 206.564 437.881 438.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1650 0.001024 2048 90 120 18600 1.66742 7.69229 52.4973 61.9076 61.9653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1600 0.000256 4096 170 4200 73400 13.9848 1405.65 418.685 1838.38 1838.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 350 6.4e-05 2048 90 840 96000 92.5831 28.0168 263.204 824.532 1208.52 1208.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 6.4e-05 512 230 1440 268800 13.3738 6.63053 311.768 206.284 538.24 538.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1650 0.001024 2048 90 120 18400 1.67046 5.99453 52.5012 60.2179 60.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1600 0.000256 4096 170 4200 73200 13.9855 1014.04 418.674 1446.75 1446.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 350 6.4e-05 2048 90 840 89600 94.2279 28.0535 175.404 825.048 1122.92 1123.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 6.4e-05 512 230 1440 268800 13.3428 6.6329 224.397 206.399 450.959 451.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1650 0.001024 2048 90 120 18752 1.66557 5.39965 52.5083 59.6239 59.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1600 0.000256 4096 170 4200 73632 13.9852 1044.95 419.421 1478.4 1478.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 350 6.4e-05 2048 90 840 107520 91.445 28.4018 381.007 838.611 1339.65 1339.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 6.4e-05 512 230 1440 279552 13.177 6.71744 237.373 209.79 467.239 467.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1650 0.001024 2048 90 120 18760 1.66954 5.63814 52.5057 59.8679 59.9244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1600 0.000256 4096 170 4200 73640 13.9902 1101.17 419.172 1534.38 1534.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 350 6.4e-05 2048 90 840 107520 91.6625 28.4068 367.401 837.934 1325.6 1325.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 6.4e-05 512 230 1440 279040 13.2728 6.72973 251.198 209.623 481.007 481.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1650 0.001024 2048 90 120 18720 1.66394 5.56243 52.4147 59.6938 59.7524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1600 0.000256 4096 170 4200 73632 13.9879 1087.18 419.112 1520.33 1520.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 350 6.4e-05 2048 90 840 107520 91.3887 28.3312 374.864 836.469 1331.24 1331.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 6.4e-05 512 230 1440 278016 13.2529 6.71984 247.531 209.254 476.944 477.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1650 0.001024 2048 90 120 18624 1.66096 3.8704 52.3232 57.9078 57.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1600 0.000256 4096 170 4200 73536 13.9796 698.445 419.154 1131.62 1131.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 350 6.4e-05 2048 90 840 104448 91.5763 28.1636 365.63 837.741 1323.3 1323.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 6.4e-05 512 230 1440 276480 13.1684 6.68582 160.574 208.407 389.023 389.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1650 0.001024 2048 90 120 18704 1.66506 6.44506 52.3976 60.5601 60.6188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1600 0.000256 4096 170 4200 73584 13.9878 1256.79 418.953 1689.78 1689.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 350 6.4e-05 2048 90 840 107520 91.4968 28.4651 260.624 836.688 1217.47 1217.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 6.4e-05 512 230 1440 277760 13.3076 6.73363 286.62 209.363 516.222 516.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1650 0.001024 2048 90 120 18592 1.66058 4.40003 52.2826 58.3959 58.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1600 0.000256 4096 170 4200 73472 13.9784 787.552 418.94 1220.52 1220.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 350 6.4e-05 2048 90 840 107520 91.3275 28.3441 417.972 837.334 1375.17 1375.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 6.4e-05 512 230 1440 275968 13.3556 6.7233 179.89 209.47 409.624 409.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1650 0.001024 2048 90 120 18688 1.6631 6.22026 52.3702 60.3065 60.3668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1600 0.000256 4096 170 4200 73600 13.9793 1146.94 419.025 1579.99 1580.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 350 6.4e-05 2048 90 840 106496 91.2698 28.2624 250.759 835.12 1205.6 1205.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 6.4e-05 512 230 1440 278528 13.1717 6.70925 262.267 208.927 491.26 491.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1650 0.001024 2048 90 120 18560 1.65888 4.31536 52.2505 58.2758 58.3373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1600 0.000256 4096 170 4200 73472 13.994 730.686 419.102 1163.83 1163.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 350 6.4e-05 2048 90 840 106496 91.295 28.3472 169.363 836.147 1125.35 1125.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 6.4e-05 512 230 1440 278528 13.1738 6.7055 170.989 209.218 400.276 400.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1650 0.001024 2048 90 120 18720 1.66707 6.98611 52.4781 61.1828 61.2393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1600 0.000256 4096 170 4200 73584 13.9878 1330.68 418.987 1763.7 1763.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 350 6.4e-05 2048 90 840 105984 91.6036 28.5962 271.22 834.479 1226.08 1226.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 6.4e-05 512 230 1440 276480 13.2852 6.71712 301.372 208.764 530.327 530.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1650 0.001024 2048 90 120 18576 1.66211 5.07699 52.3323 59.1242 59.1814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1600 0.000256 4096 170 4200 73440 13.9878 930.394 419 1363.43 1363.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 350 6.4e-05 2048 90 840 101376 91.78 28.0455 182.464 829.275 1131.75 1131.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 6.4e-05 512 230 1440 271872 13.3105 6.656 208.277 207.458 435.883 436.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1650 0.001024 2048 90 120 18720 1.66989 6.75078 52.494 60.9657 61.0242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1600 0.000256 4096 170 4200 73600 13.9919 1263.8 419.005 1696.84 1696.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 350 6.4e-05 2048 90 840 107520 91.3727 28.338 260.035 837.888 1217.82 1217.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 6.4e-05 512 230 1440 279040 13.2294 6.72125 288.139 209.581 517.859 518.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1650 0.001024 2048 90 120 18560 1.66298 4.87424 52.2923 58.8821 58.9394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1600 0.000256 4096 170 4200 73440 13.9884 902.539 418.741 1335.31 1335.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 350 6.4e-05 2048 90 840 107520 91.2411 28.418 188.051 838.252 1146.15 1146.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 6.4e-05 512 230 1440 276480 13.3441 6.7151 205.47 209.704 435.417 435.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1650 0.001024 2048 90 120 18624 1.66115 8.17894 52.3306 62.2247 62.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1600 0.000256 4096 170 4200 73536 13.9838 1614.99 419.25 2048.27 2048.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 350 6.4e-05 2048 90 840 104448 91.3775 28.1805 326.389 833.337 1279.47 1279.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 6.4e-05 512 230 1440 276480 13.1628 6.68262 366.689 208.458 595.176 595.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1650 0.001024 2048 90 120 18432 1.65485 5.61792 52.0765 59.4004 59.4579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1600 0.000256 4096 170 4200 73344 13.9771 1037.78 418.73 1470.53 1470.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 350 6.4e-05 2048 90 840 98304 91.7181 27.9491 196.355 825.268 1141.48 1141.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 6.4e-05 512 230 1440 270336 13.2312 6.61398 233.498 206.457 459.987 460.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1650 0.001024 2048 90 120 18700 1.66694 8.08957 52.5435 62.3513 62.4086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1600 0.000256 4096 170 4200 73500 13.9854 1592.44 419.039 2025.51 2025.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 350 6.4e-05 2048 90 840 105600 91.4977 28.2621 324.001 833.533 1277.48 1277.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 6.4e-05 512 230 1440 275200 13.2983 6.69981 360.826 208.524 589.532 589.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1650 0.001024 2048 90 120 18600 1.66576 5.6071 52.4993 59.826 59.8819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1600 0.000256 4096 170 4200 73400 13.9837 1078.31 418.675 1511.01 1511.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 350 6.4e-05 2048 90 840 102400 91.1828 28.0414 214.21 824.533 1158.16 1158.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 6.4e-05 512 230 1440 268800 13.3628 6.62938 238.067 206.266 464.508 464.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1650 0.001024 2048 90 120 18592 1.65901 7.97082 52.2895 61.9705 62.0282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1600 0.000256 4096 170 4200 73472 13.9743 1559.09 418.987 1992.09 1992.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 350 6.4e-05 2048 90 840 107520 91.2812 28.3951 323.461 837.439 1280.76 1280.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 6.4e-05 512 230 1440 275968 13.3632 6.72522 352.809 209.498 582.579 582.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1650 0.001024 2048 90 120 18368 1.65219 5.67091 51.9338 59.3113 59.3685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1600 0.000256 4096 170 4200 73248 13.9779 1027.66 417.922 1459.61 1459.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 350 6.4e-05 2048 90 840 100352 91.6076 27.9545 200.404 827.189 1147.35 1147.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 6.4e-05 512 230 1440 272384 13.2022 6.64211 231.23 206.941 458.197 458.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1650 0.001024 2048 90 120 18600 1.65914 7.43629 52.3265 61.4739 61.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1600 0.000256 4096 170 4200 73560 13.9878 1509.59 419.644 1943.27 1943.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 350 6.4e-05 2048 90 840 103680 92.1824 28.3348 302.871 835.389 1258.96 1259.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 6.4e-05 512 230 1440 276480 13.2861 6.71667 346.089 208.957 575.235 575.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1650 0.001024 2048 90 120 18480 1.65888 5.21885 52.3242 59.2516 59.3121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1600 0.000256 4096 170 4200 73440 13.9858 974.809 419.422 1408.26 1408.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 350 6.4e-05 2048 90 840 99840 91.6677 28.0962 189.435 825.237 1134.62 1134.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 6.4e-05 512 230 1440 268800 13.331 6.62928 217.866 206.45 444.467 444.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1650 0.001024 2048 90 120 18560 1.65866 7.14138 52.2411 61.0943 61.1512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1600 0.000256 4096 170 4200 73472 13.986 1444.51 419.055 1877.6 1877.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 350 6.4e-05 2048 90 840 106496 91.2918 28.3417 298.435 836.046 1254.3 1254.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 6.4e-05 512 230 1440 278528 13.1607 6.7072 332.835 209.147 562.038 562.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1650 0.001024 2048 90 120 18432 1.66083 5.41149 52.1988 59.3226 59.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1600 0.000256 4096 170 4200 73216 13.9828 972.545 417.991 1404.56 1404.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 350 6.4e-05 2048 90 840 106496 91.2707 28.2747 200.449 835.756 1155.94 1156.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 6.4e-05 512 230 1440 278528 13.1752 6.70704 225.13 209.049 454.253 454.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1650 0.001024 2048 90 125 18720 1.65846 6.23002 52.4917 60.4331 60.4897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1600 0.000256 4096 170 4200 73632 13.9834 1174.52 419.377 1607.92 1607.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 350 6.4e-05 2048 90 850 108544 91.1902 28.3132 432.338 838.526 1390.55 1390.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 6.4e-05 512 230 1425 279552 13.1793 6.71552 266.254 209.767 496.101 496.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1650 0.001024 2048 90 125 18720 1.66502 5.65453 52.4653 59.8376 59.8958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1600 0.000256 4096 170 4200 73640 13.9871 1059.12 419.049 1492.2 1492.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 350 6.4e-05 2048 90 850 108800 91.4604 28.3791 363.249 837.708 1320.98 1321.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 6.4e-05 512 230 1425 279040 13.2786 6.7305 239.646 209.563 469.405 469.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1650 0.001024 2048 90 125 18640 1.65683 3.86784 52.4133 57.9892 58.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1600 0.000256 4096 170 4200 73600 13.9892 681.682 419.502 1115.22 1115.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 350 6.4e-05 2048 90 850 107520 91.6208 28.4303 360.066 838.769 1319.08 1319.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 6.4e-05 512 230 1425 279040 13.2417 6.72733 155.551 209.819 385.523 385.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1650 0.001024 2048 90 125 18720 1.6577 6.00058 52.504 60.2164 60.2731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1600 0.000256 4096 170 4200 73632 13.9922 1126.02 419.178 1559.24 1559.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 350 6.4e-05 2048 90 850 107520 91.4223 28.3996 380.746 836.599 1337.35 1337.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 6.4e-05 512 230 1425 278016 13.2599 6.72563 254.308 209.289 483.769 483.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1650 0.001024 2048 90 125 18624 1.66022 4.16768 52.3648 58.2452 58.3025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1600 0.000256 4096 170 4200 73536 13.9921 724.045 418.839 1156.93 1156.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 350 6.4e-05 2048 90 850 104448 91.4732 28.2427 342.037 832.466 1294.4 1294.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 6.4e-05 512 230 1425 276480 13.1624 6.68291 164.729 208.257 393.02 393.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1650 0.001024 2048 90 125 18704 1.65926 6.42253 52.4808 60.618 60.6733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1600 0.000256 4096 170 4200 73584 13.9817 1209.32 419.144 1642.49 1642.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 350 6.4e-05 2048 90 850 107520 91.4793 28.3982 254.215 836.616 1210.9 1211.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 6.4e-05 512 230 1425 277760 13.2929 6.72918 272.826 209.297 502.334 502.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1650 0.001024 2048 90 125 18592 1.6511 4.3928 52.3644 58.4597 58.5175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1600 0.000256 4096 170 4200 73472 13.9791 757.422 419.174 1190.62 1190.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 350 6.4e-05 2048 90 850 107520 91.3106 28.3259 406.86 837.44 1364.12 1364.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 6.4e-05 512 230 1425 275968 13.3575 6.72515 171.787 209.474 401.524 401.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1650 0.001024 2048 90 125 18688 1.65725 6.69766 52.495 60.9017 60.9607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1600 0.000256 4096 170 4200 73600 13.9899 1205.9 419.371 1639.31 1639.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 350 6.4e-05 2048 90 850 106496 91.2889 28.2934 261.657 835.83 1217.26 1217.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 6.4e-05 512 230 1425 278528 13.1653 6.70515 272.395 209.096 501.546 501.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1650 0.001024 2048 90 125 18560 1.65568 4.60986 52.2789 58.5945 58.6515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1600 0.000256 4096 170 4200 73472 13.9858 759.175 418.674 1191.88 1191.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 350 6.4e-05 2048 90 850 106496 91.2748 28.3374 176.291 835.371 1131.46 1131.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 6.4e-05 512 230 1425 278528 13.1712 6.70566 175.15 208.964 404.182 404.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1650 0.001024 2048 90 125 18648 1.65632 7.43424 52.4078 61.5491 61.6064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1600 0.000256 4096 170 4200 73584 13.9832 1331.39 419.286 1764.71 1764.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 350 6.4e-05 2048 90 850 105984 91.5325 28.332 273.54 835.074 1228.67 1228.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 6.4e-05 512 230 1425 276480 13.2748 6.71747 299.291 208.914 528.383 528.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1650 0.001024 2048 90 125 18576 1.65878 5.3007 52.8758 59.8875 59.9451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1600 0.000256 4096 170 4200 73440 14.0186 954.075 422.694 1390.84 1390.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 350 6.4e-05 2048 90 850 101376 91.735 28.0064 189.324 836.589 1145.84 1145.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 6.4e-05 512 230 1425 271872 13.3051 6.66269 212.067 209.288 441.515 441.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1650 0.001024 2048 90 125 18640 1.65869 7.12909 52.3669 61.2047 61.2624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1600 0.000256 4096 170 4200 73600 13.9895 1290.3 419.107 1723.45 1723.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 350 6.4e-05 2048 90 850 107520 91.3587 28.5875 270.367 838.017 1228.51 1228.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 6.4e-05 512 230 1425 279040 13.2301 6.72429 292.144 209.631 521.91 522.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1650 0.001024 2048 90 125 18560 1.6568 5.07085 52.4084 59.1882 59.2466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1600 0.000256 4096 170 4200 73440 13.9905 906.715 419.022 1339.78 1339.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 350 6.4e-05 2048 90 850 107520 91.2152 28.4514 191.452 838.823 1150.13 1150.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 6.4e-05 512 230 1425 276480 13.3438 6.71539 204.938 209.874 435.057 435.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1650 0.001024 2048 90 125 18624 1.65683 8.41728 52.3747 62.4989 62.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1600 0.000256 4096 170 4200 73536 13.9817 1572.79 418.908 2005.73 2005.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 350 6.4e-05 2048 90 850 104448 91.3744 28.1514 321.165 832.624 1273.5 1273.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 6.4e-05 512 230 1425 276480 13.1686 6.68467 355.749 208.295 584.085 584.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1650 0.001024 2048 90 125 18432 1.65683 5.80995 52.1439 59.6613 59.7211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1600 0.000256 4096 170 4200 73344 13.9815 1053.54 418.64 1486.2 1486.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 350 6.4e-05 2048 90 850 98304 91.7079 27.919 202.807 825.086 1147.71 1147.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 6.4e-05 512 230 1425 270336 13.2479 6.61565 233.168 206.416 459.633 459.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1650 0.001024 2048 90 125 18600 1.65917 8.46246 52.3548 62.5287 62.5886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1600 0.000256 4096 170 4200 73500 13.9858 1575.71 419.053 2008.79 2008.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 350 6.4e-05 2048 90 850 105600 91.4832 28.3341 324.099 833.513 1277.62 1277.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 6.4e-05 512 230 1425 275200 13.31 6.70835 354.424 208.517 583.153 583.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1650 0.001024 2048 90 125 18400 1.65274 5.75293 52.0931 59.5508 59.6104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1600 0.000256 4096 170 4200 73400 13.9821 1063.28 419.029 1496.33 1496.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 350 6.4e-05 2048 90 850 102400 91.1816 28.0166 213.36 825.196 1157.94 1158.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 6.4e-05 512 230 1425 268800 13.3511 6.63757 231.806 206.44 458.419 458.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1650 0.001024 2048 90 125 18592 1.65254 0 52.3629 54.0306 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1650 0.001024 2048 90 125 18368 1.64547 5.71392 52.024 59.4364 59.4926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1600 0.000256 4096 170 4200 73248 13.9793 998.482 417.985 1430.49 1430.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 350 6.4e-05 2048 90 850 100352 91.6244 27.9577 197.848 827.315 1144.93 1145.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 6.4e-05 512 230 1425 272384 13.2104 6.63747 223.887 206.971 450.89 451.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1650 0.001024 2048 90 125 18600 1.65482 7.66707 52.3714 61.7446 61.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1600 0.000256 4096 170 4200 73560 13.9919 1476.41 419.134 1909.58 1909.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 350 6.4e-05 2048 90 850 107520 91.3404 28.388 311.521 834.692 1266.13 1266.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 6.4e-05 512 230 1425 276480 13.2998 6.71744 332.928 208.836 561.966 562.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1650 0.001024 2048 90 125 18480 1.66093 5.39034 52.4173 59.5225 59.5791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1600 0.000256 4096 170 4200 73440 13.9874 978.866 419.5 1412.4 1412.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 350 6.4e-05 2048 90 850 99840 91.6212 28.0228 192.034 825.396 1137.26 1137.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 6.4e-05 512 230 1425 268800 13.3349 6.62672 217.214 206.492 443.86 444.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1650 0.001024 2048 90 125 18560 1.65453 7.5919 52.2852 61.5851 61.6408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1600 0.000256 4096 170 4200 73472 13.9837 1416.99 418.746 1849.77 1849.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 350 6.4e-05 2048 90 850 106496 91.2723 28.4041 294.972 835.51 1250.35 1250.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 6.4e-05 512 230 1425 278528 13.1686 6.7072 322.967 209.071 552.1 552.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1650 0.001024 2048 90 125 18432 1.65853 5.73456 52.3326 59.779 59.8364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1600 0.000256 4096 170 4200 73216 13.984 1001.69 418.38 1434.1 1434.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 350 6.4e-05 2048 90 850 106496 91.272 28.286 208.149 836.451 1164.35 1164.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 6.4e-05 512 230 1425 278528 13.1839 6.71021 228.231 209.246 457.561 457.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1650 0.001024 2048 90 128 18720 1.66886 5.65958 52.5372 59.917 59.9744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1600 0.000256 4096 170 4192 73664 13.9988 1029.85 419.447 1463.35 1463.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 350 6.4e-05 2048 90 864 108544 91.3073 28.3282 370.696 838.535 1329.07 1329.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 6.4e-05 512 230 1440 279552 13.1915 6.72112 234.754 209.737 464.591 464.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1650 0.001024 2048 90 128 18688 1.67101 3.88506 52.538 58.1454 58.2026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1600 0.000256 4096 170 4192 73600 13.9839 661.402 419.43 1094.86 1094.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 350 6.4e-05 2048 90 864 106496 91.5695 28.2715 368.058 835.722 1323.81 1323.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1400 6.4e-05 512 230 1440 278528 13.1597 6.70848 151.226 209.068 380.354 380.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1650 0.001024 2048 90 128 18720 1.66784 5.78122 52.5672 60.0673 60.1268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1600 0.000256 4096 170 4192 73640 13.9879 1053.74 419.422 1487.19 1487.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 350 6.4e-05 2048 90 864 107520 91.6462 28.3771 367.033 838.519 1325.76 1325.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 6.4e-05 512 230 1440 279040 13.2862 6.73229 240.292 209.771 470.264 470.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1650 0.001024 2048 90 128 18640 1.66502 3.92269 52.465 58.1024 58.1612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1600 0.000256 4096 170 4192 73600 13.9984 674.351 419.46 1107.86 1107.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 350 6.4e-05 2048 90 864 107520 91.6447 28.346 366.195 838.708 1325.08 1325.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 6.4e-05 512 230 1440 279040 13.2489 6.72826 155.875 209.818 385.857 386.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1650 0.001024 2048 90 128 18672 1.66499 6.31526 52.4251 60.4589 60.5216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1600 0.000256 4096 170 4192 73632 13.9926 1138.61 419.293 1571.94 1571.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 350 6.4e-05 2048 90 864 107520 91.3432 28.3259 404.073 836.587 1360.52 1360.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 6.4e-05 512 230 1440 278016 13.2402 6.7193 257.665 209.298 487.112 487.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1650 0.001024 2048 90 128 18624 1.66336 4.19818 52.4669 58.3804 58.4428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1600 0.000256 4096 170 4192 73536 13.9878 725.946 419.196 1159.17 1159.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 350 6.4e-05 2048 90 864 104448 91.4555 28.2236 360.047 833.271 1313.18 1313.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 6.4e-05 512 230 1440 276480 13.1732 6.68058 166.64 208.458 395.133 395.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1650 0.001024 2048 90 128 18704 1.66912 6.0808 52.5208 60.3218 60.3814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1600 0.000256 4096 170 4192 73640 13.9966 1120.94 419.144 1554.13 1554.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 350 6.4e-05 2048 90 864 107520 91.4866 28.3532 241.857 836.461 1198.34 1198.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 6.4e-05 512 230 1440 277760 13.2997 6.72768 254.363 209.256 483.83 483.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1650 0.001024 2048 90 128 18592 1.6591 4.03283 52.4056 58.1493 58.2085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1600 0.000256 4096 170 4192 73584 13.9899 713.385 419.421 1146.84 1146.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 350 6.4e-05 2048 90 864 107520 91.4276 28.362 355.228 837.206 1312.41 1312.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 6.4e-05 512 230 1440 275968 13.3603 6.72544 162.741 209.434 392.444 392.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1650 0.001024 2048 90 128 18480 1.65894 3.59699 52.2129 57.5202 57.5783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1600 0.000256 4096 170 4192 73416 13.9878 585.255 418.482 1017.77 1017.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 350 6.4e-05 2048 90 864 107520 91.5307 28.3846 350.734 836.715 1307.56 1307.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 6.4e-05 512 230 1440 274176 13.4989 6.73146 133.149 209.296 362.864 363.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1650 0.001024 2048 90 128 18688 1.66746 6.5495 52.5445 60.8175 60.8768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1600 0.000256 4096 170 4192 73600 13.9985 1081.48 419.339 1514.87 1514.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 350 6.4e-05 2048 90 864 106496 91.2315 28.3259 242.82 835.847 1198.42 1198.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 6.4e-05 512 230 1440 278528 13.1649 6.85814 248.261 209.105 477.583 477.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1650 0.001024 2048 90 128 18560 1.66461 4.49331 52.3718 58.5818 58.6402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1600 0.000256 4096 170 4192 73472 13.9927 689.408 418.984 1122.43 1122.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 350 6.4e-05 2048 90 864 106496 91.3332 28.2764 167.082 836.066 1122.95 1123.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 6.4e-05 512 230 1440 278528 13.1616 6.7072 159.976 209.171 389.203 389.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1650 0.001024 2048 90 128 18432 1.66154 3.83853 52.1538 57.7047 57.7628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1600 0.000256 4096 170 4192 73344 13.9783 575.465 418.492 1007.98 1008.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 350 6.4e-05 2048 90 864 98304 91.9166 27.9988 302.988 824.599 1247.69 1247.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 6.4e-05 512 230 1440 270336 13.2438 6.61462 130.928 206.261 357.23 357.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1650 0.001024 2048 90 128 18648 1.66502 8.70957 52.4498 62.877 62.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1600 0.000256 4096 170 4192 73584 13.9812 1615.44 419.227 2048.69 2048.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 350 6.4e-05 2048 90 864 105984 91.5617 28.5135 342.7 835.05 1298.01 1298.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 6.4e-05 512 230 1440 276480 13.3032 6.71152 364.597 208.9 593.696 593.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1650 0.001024 2048 90 128 18576 1.66342 5.7079 52.4591 59.8812 59.9429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1600 0.000256 4096 170 4192 73440 13.9913 1030.61 418.902 1463.55 1463.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 350 6.4e-05 2048 90 864 101376 91.7706 28.0363 206.593 829.186 1155.77 1155.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 6.4e-05 512 230 1440 271872 13.3076 6.65805 233.441 207.432 461.026 461.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1650 0.001024 2048 90 128 18360 1.65238 4.76806 52.0369 58.5103 58.5667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1600 0.000256 4096 170 4192 73440 13.9822 844.493 419 1277.52 1277.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 350 6.4e-05 2048 90 864 103680 92.1576 28.4321 175.523 834.977 1131.28 1131.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 6.4e-05 512 230 1440 276480 13.3 6.71949 196.629 208.884 425.718 425.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1650 0.001024 2048 90 128 18640 1.66685 8.22477 52.4557 62.3988 62.4561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1600 0.000256 4096 170 4192 73600 13.9837 1512.1 419.416 1945.54 1945.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 350 6.4e-05 2048 90 864 107520 91.346 28.3382 323.035 838.615 1281.52 1281.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 6.4e-05 512 230 1440 279040 13.2407 6.72547 346.8 209.835 576.788 576.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1650 0.001024 2048 90 128 18560 1.67117 5.72211 52.4208 59.8671 59.9245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1600 0.000256 4096 170 4192 73440 13.9792 1024.1 418.647 1456.78 1456.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 350 6.4e-05 2048 90 864 107520 91.2411 28.3126 219.71 838.158 1177.62 1177.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 6.4e-05 512 230 1440 276480 13.3454 6.71744 229.782 209.68 459.712 459.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1650 0.001024 2048 90 128 18480 1.66118 4.83501 52.4564 59.0038 59.0602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1600 0.000256 4096 170 4192 73440 13.988 858.339 419.381 1291.75 1291.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 350 6.4e-05 2048 90 864 99840 91.6576 27.972 169.728 825.272 1114.81 1114.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 6.4e-05 512 230 1440 268800 13.3362 6.81178 188.575 206.439 415.348 415.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1650 0.001024 2048 90 128 18624 1.6617 7.58547 52.4632 61.7638 61.8232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1600 0.000256 4096 170 4192 73536 13.984 1428.55 419.198 1861.78 1861.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 350 6.4e-05 2048 90 864 104448 91.3929 28.2685 298.42 833.265 1251.53 1251.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 512 230 1440 276480 13.1591 6.68234 327.203 208.454 555.692 555.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1650 0.001024 2048 90 128 18432 1.65888 5.29558 52.2046 59.2119 59.2685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1600 0.000256 4096 170 4192 73344 13.9795 924.76 418.694 1357.48 1357.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 350 6.4e-05 2048 90 864 98304 91.7162 27.9583 183.579 825.283 1128.72 1128.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 6.4e-05 512 230 1440 270336 13.2409 6.61811 208.43 206.459 434.935 435.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1650 0.001024 2048 90 128 18432 1.66502 4.86826 52.4004 58.9853 59.0438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1600 0.000256 4096 170 4192 73152 13.9734 804.067 417.667 1235.75 1235.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 350 6.4e-05 2048 90 864 92160 92.216 27.8088 151.64 816.291 1088.14 1088.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 6.4e-05 512 230 1440 267264 13.1588 6.5703 178.281 204.211 402.404 402.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1650 0.001024 2048 90 128 18600 1.66006 7.68819 52.4089 61.8111 61.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1600 0.000256 4096 170 4192 73600 13.9923 1413.88 419.574 1847.5 1847.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 350 6.4e-05 2048 90 864 105600 91.5157 28.3128 297.492 833.62 1251.13 1251.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 6.4e-05 512 230 1440 275200 13.3009 6.70925 319.641 208.552 548.389 548.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1650 0.001024 2048 90 128 18400 1.65501 5.64963 52.0822 59.444 59.4988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1600 0.000256 4096 170 4192 73400 13.9817 988.594 418.578 1421.2 1421.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 350 6.4e-05 2048 90 864 102400 91.2178 27.9719 200.927 824.413 1144.71 1144.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 6.4e-05 512 230 1440 268800 13.3596 6.63146 218.19 206.243 444.611 444.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1650 0.001024 2048 90 128 18300 1.65683 4.9623 52.139 58.8115 58.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1600 0.000256 4096 170 4192 73200 13.9787 813.269 418.497 1245.79 1245.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 350 6.4e-05 2048 90 864 96000 92.7132 28.0576 158.901 825.545 1105.4 1105.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 6.4e-05 512 230 1440 268800 13.3886 6.63142 181.433 206.529 408.168 408.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1650 0.001024 2048 90 128 18592 1.6591 7.34186 52.3746 61.4279 61.4899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1600 0.000256 4096 170 4192 73584 13.994 1374.67 419.182 1807.89 1807.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 350 6.4e-05 2048 90 864 107520 91.2972 28.3748 293.455 836.624 1249.94 1250.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 6.4e-05 512 230 1440 275968 13.3508 6.72768 310.32 209.307 539.895 540.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1650 0.001024 2048 90 128 18368 1.65725 5.18486 52.1196 59.0122 59.0688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1600 0.000256 4096 170 4192 73472 13.9824 958.257 419.548 1391.83 1391.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 350 6.4e-05 2048 90 864 100352 91.6672 27.99 191.544 828.104 1139.49 1139.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 6.4e-05 512 230 1440 272384 13.2061 6.80346 214.108 207.173 441.476 441.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1650 0.001024 2048 90 128 18144 1.64205 5.29693 51.77 58.7625 58.8223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1600 0.000256 4096 170 4192 73248 13.991 785.954 418.545 1218.54 1218.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 350 6.4e-05 2048 90 864 107520 91.3612 28.3391 171.782 837.233 1128.9 1129.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 6.4e-05 512 230 1440 268800 13.8185 6.72154 175.257 209.449 405.428 405.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1650 0.001024 2048 90 128 18600 1.66432 7.92986 52.4622 62.1105 62.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1600 0.000256 4096 170 4192 73560 13.9899 1359.39 419.46 1792.88 1792.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 350 6.4e-05 2048 90 864 103680 92.141 28.3364 277.476 835.423 1233.57 1233.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 6.4e-05 512 230 1440 276480 13.2874 6.71814 301.321 208.987 530.503 530.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1650 0.001024 2048 90 128 18480 1.66298 5.5905 52.4565 59.7644 59.8219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1600 0.000256 4096 170 4192 73440 13.9933 960.346 419.424 1393.81 1393.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 350 6.4e-05 2048 90 864 99840 91.6382 27.9265 192.802 825.326 1137.89 1138.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 6.4e-05 512 230 1440 268800 13.3329 6.62374 212.354 206.476 438.969 439.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1650 0.001024 2048 90 128 18360 1.66563 4.4585 52.4225 58.6007 58.6587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1600 0.000256 4096 170 4192 73080 13.9707 795.705 417.835 1227.56 1227.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 350 6.4e-05 2048 90 864 103680 92.1043 28.3589 165.908 835.342 1121.9 1122.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 6.4e-05 512 230 1440 276480 13.3068 6.72186 182.111 208.978 411.306 411.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1650 0.001024 2048 90 128 18560 1.66163 7.42934 52.3297 61.4726 61.5319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1600 0.000256 4096 170 4192 73472 13.9754 1349.08 418.64 1781.74 1781.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 350 6.4e-05 2048 90 864 106496 91.2807 28.4192 288.216 835.293 1243.4 1243.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 6.4e-05 512 230 1440 278528 13.1651 6.70854 309.433 208.974 538.472 538.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1650 0.001024 2048 90 128 18432 1.6664 6.13786 52.3346 60.1916 60.2517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1600 0.000256 4096 170 4192 73216 13.9738 910.851 417.999 1342.87 1342.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 350 6.4e-05 2048 90 864 106496 91.304 28.2972 195.365 835.749 1150.9 1151.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 6.4e-05 512 230 1440 278528 13.1578 6.7056 210.663 209.08 439.795 439.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1650 0.001024 2048 90 128 18048 1.64461 4.71274 51.6381 58.0488 58.1092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1600 0.000256 4096 170 4192 72960 13.9628 831.973 417.258 1263.24 1263.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 350 6.4e-05 2048 90 864 98304 91.7409 27.9952 164.715 824.981 1109.62 1109.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 6.4e-05 512 230 1440 270336 13.256 6.62387 183.563 206.392 410.02 410.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1650 0.001024 2048 90 120 18752 1.66659 5.38502 52.4654 59.5687 59.6296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1600 0.000256 4096 170 4200 73632 13.9824 1047.25 419.109 1480.39 1480.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 350 6.4e-05 2048 90 840 102400 92.6102 28.416 349.621 837.925 1308.77 1308.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 6.4e-05 512 230 1440 279552 13.2008 6.72029 240.31 209.621 470.04 470.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1650 0.001024 2048 90 120 18688 1.66438 3.72394 52.4151 57.8564 57.9154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1600 0.000256 4096 170 4200 73600 13.9796 669.814 419.368 1103.21 1103.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 350 6.4e-05 2048 90 840 100352 92.9196 28.3238 345.927 835.827 1303.2 1303.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 6.4e-05 512 230 1440 278528 13.1606 6.70714 154.327 209.091 383.479 383.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1650 0.001024 2048 90 120 18760 1.66822 5.98016 52.5353 60.2364 60.2916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1600 0.000256 4096 170 4200 73640 13.9878 1192.44 419.41 1625.88 1625.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 350 6.4e-05 2048 90 840 102400 92.7676 28.373 381.368 838.403 1341.11 1341.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 6.4e-05 512 230 1440 279040 13.2685 6.73299 270.495 209.748 500.431 500.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1650 0.001024 2048 90 120 18720 1.66893 4.21274 52.5046 58.4378 58.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1600 0.000256 4096 170 4200 73600 13.9858 754.067 419.179 1187.28 1187.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 350 6.4e-05 2048 90 840 102400 92.711 28.3384 378.513 838.056 1337.81 1337.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 6.4e-05 512 230 1440 279040 13.2372 6.7168 174.817 209.658 404.618 404.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1650 0.001024 2048 90 120 18600 1.65888 3.40787 52.2766 57.395 57.4525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1600 0.000256 4096 170 4200 73560 13.9899 617.653 419.067 1050.75 1050.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 350 6.4e-05 2048 90 840 99840 93.202 28.4852 366.547 834.552 1322.97 1323.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 6.4e-05 512 230 1440 276480 13.3008 6.71795 143.012 208.76 371.972 372.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1650 0.001024 2048 90 120 18720 1.66454 5.8585 52.4527 60.0265 60.0856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1600 0.000256 4096 170 4200 73632 13.99 1099.16 419.397 1532.6 1532.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 350 6.4e-05 2048 90 840 101376 92.7603 28.4078 217.911 837.053 1176.32 1176.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 6.4e-05 512 230 1440 278016 13.254 6.71702 250.83 209.405 480.394 480.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1650 0.001024 2048 90 120 18624 1.65942 3.86435 52.2823 57.861 57.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1600 0.000256 4096 170 4200 73536 13.9884 717.089 418.851 1149.97 1150.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 350 6.4e-05 2048 90 840 98304 92.9865 28.1638 298.482 832.478 1252.29 1252.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 6.4e-05 512 230 1440 276480 13.1736 6.68522 162.712 208.259 391.019 391.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1650 0.001024 2048 90 120 18576 1.66093 3.25821 52.2744 57.2461 57.3025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1600 0.000256 4096 170 4200 73440 13.9816 585.304 418.525 1017.85 1017.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 350 6.4e-05 2048 90 840 96768 92.8235 28.0504 292.609 828.338 1242.01 1242.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 6.4e-05 512 230 1440 271872 13.3137 6.65952 133.438 207.223 360.818 360.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1650 0.001024 2048 90 120 18704 1.66093 7.52669 52.4442 61.6813 61.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1600 0.000256 4096 170 4200 73584 13.9884 1554.21 419.301 1987.55 1987.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 350 6.4e-05 2048 90 840 100352 93.1809 28.3988 309.669 837.293 1268.73 1268.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 6.4e-05 512 230 1440 277760 13.3061 6.73056 354.082 209.464 583.767 583.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1650 0.001024 2048 90 120 18592 1.66032 5.13155 52.2398 59.0848 59.1401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1600 0.000256 4096 170 4200 73472 13.9775 983.902 418.595 1416.52 1416.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 350 6.4e-05 2048 90 840 100352 92.9966 28.4303 194.906 836.746 1153.26 1153.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 6.4e-05 512 230 1440 275968 13.3482 6.71962 227.319 209.293 456.863 457.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1650 0.001024 2048 90 120 18480 1.6553 4.1273 52.1314 57.968 58.0233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1600 0.000256 4096 170 4200 73416 13.9911 799.429 418.937 1232.4 1232.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 350 6.4e-05 2048 90 840 96768 94.3048 28.3581 434.094 837.617 1394.56 1394.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 6.4e-05 512 230 1440 274176 13.4988 6.72912 184.666 209.491 414.571 414.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1650 0.001024 2048 90 120 18688 1.65933 7.28688 52.4218 61.4193 61.4769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1600 0.000256 4096 170 4200 73600 13.9852 1436.13 419.418 1869.58 1869.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 350 6.4e-05 2048 90 840 100352 92.6883 28.3915 287.348 836.059 1244.67 1244.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 6.4e-05 512 230 1440 278528 13.1564 6.7072 332.94 209.12 562.11 562.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1650 0.001024 2048 90 120 18560 1.65898 5.06525 52.2482 59.0236 59.0812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1600 0.000256 4096 170 4200 73472 14.0001 877.912 419.073 1311.03 1311.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 350 6.4e-05 2048 90 840 98304 93.3082 28.2753 180.654 836.102 1138.53 1138.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 6.4e-05 512 230 1440 278528 13.1685 6.70925 206.576 209.17 435.802 435.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1650 0.001024 2048 90 120 18432 1.65302 4.41181 52.0722 58.1875 58.2447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1600 0.000256 4096 170 4200 73344 13.981 725.192 418.689 1157.91 1157.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 350 6.4e-05 2048 90 840 92160 93.422 27.9457 138.222 825.182 1084.96 1085.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 6.4e-05 512 230 1440 270336 13.233 6.61456 163.18 206.437 389.645 389.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1650 0.001024 2048 90 120 18720 1.66598 7.46627 52.4842 61.6689 61.7254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1600 0.000256 4096 170 4200 73584 13.9836 1491.3 419.022 1924.35 1924.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 350 6.4e-05 2048 90 840 99072 93.3014 28.332 288.783 834.535 1245.14 1245.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 6.4e-05 512 230 1440 276480 13.2859 6.71597 343.443 208.817 572.446 572.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1650 0.001024 2048 90 120 18576 1.66374 5.14458 52.3317 59.1945 59.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1600 0.000256 4096 170 4200 73440 13.982 972.786 418.982 1405.79 1405.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 350 6.4e-05 2048 90 840 96768 92.7618 28.113 184.805 829.278 1135.14 1135.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 6.4e-05 512 230 1440 271872 13.2991 6.65642 219.346 207.457 446.949 447.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1650 0.001024 2048 90 120 18576 1.66298 4.80666 52.4792 58.9989 59.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1600 0.000256 4096 170 4200 73440 13.9776 858.844 418.975 1291.84 1291.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 350 6.4e-05 2048 90 840 96768 94.0333 28.3874 163.903 834.853 1121.36 1121.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 6.4e-05 512 230 1440 276480 13.2908 6.72563 195.716 208.848 424.765 424.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1650 0.001024 2048 90 120 18432 1.66413 4.22355 52.2746 58.2153 58.2757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1600 0.000256 4096 170 4200 73152 13.9807 763.517 417.731 1195.28 1195.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 350 6.4e-05 2048 90 840 92160 92.2546 27.689 139.578 816.347 1076.06 1076.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 6.4e-05 512 230 1440 267264 13.1667 6.57203 170.427 204.224 394.576 394.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1650 0.001024 2048 90 120 18720 1.67072 7.48746 52.5484 61.7586 61.8168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1600 0.000256 4096 170 4200 73600 13.9905 1408.7 419.54 1842.28 1842.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 350 6.4e-05 2048 90 840 102400 92.5509 28.375 280.918 838.779 1240.81 1240.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 6.4e-05 512 230 1440 279040 13.2363 6.72285 324.11 209.89 554.152 554.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1650 0.001024 2048 90 120 18560 1.65936 5.55594 52.3242 59.5903 59.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1600 0.000256 4096 170 4200 73440 13.994 955.64 418.979 1388.66 1388.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 350 6.4e-05 2048 90 840 102400 92.4541 28.3279 190.705 838.735 1150.41 1150.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 6.4e-05 512 230 1440 276480 13.345 6.71325 220.169 209.819 450.233 450.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1650 0.001024 2048 90 120 18480 1.6608 4.95587 52.2837 58.9521 59.0111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1600 0.000256 4096 170 4200 73440 13.9923 802.121 419.105 1235.27 1235.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 350 6.4e-05 2048 90 840 92160 93.4392 27.945 144.929 824.601 1091.1 1091.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 6.4e-05 512 230 1440 268800 13.3314 6.62717 179.799 206.289 406.232 406.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1650 0.001024 2048 90 120 18240 1.65037 4.58957 51.8958 58.1892 58.2451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1600 0.000256 4096 170 4200 73280 13.9853 802.109 418.986 1235.13 1235.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 350 6.4e-05 2048 90 840 92160 93.4886 28.0076 143.057 825.448 1090.19 1090.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 6.4e-05 512 230 1440 266240 13.4667 6.62448 171.35 206.68 398.31 398.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1650 0.001024 2048 90 120 18624 1.65942 7.06509 52.2839 61.0611 61.1201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1600 0.000256 4096 170 4200 73536 13.9919 1334.71 418.853 1767.6 1767.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 350 6.4e-05 2048 90 840 98304 92.8355 28.2075 253.92 832.717 1207.87 1208.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 6.4e-05 512 230 1440 276480 13.1738 6.68854 300.054 208.268 528.366 528.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1650 0.001024 2048 90 120 18432 1.65478 5.25312 52.0196 58.9802 59.0377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1600 0.000256 4096 170 4200 73344 13.9805 943.53 418.298 1375.86 1375.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 350 6.4e-05 2048 90 840 92160 93.4025 28.0805 170.786 824.591 1117.06 1117.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 6.4e-05 512 230 1440 270336 13.2443 6.61709 209.406 206.242 435.696 435.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1650 0.001024 2048 90 120 18432 1.66294 4.25485 52.2824 58.2522 58.3105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1600 0.000256 4096 170 4200 73152 13.9698 775.236 417.825 1207.08 1207.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 350 6.4e-05 2048 90 840 92160 92.2257 27.7266 141.608 816.521 1078.27 1078.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 6.4e-05 512 230 1440 267264 13.1538 6.57203 172.779 204.296 396.984 397.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1650 0.001024 2048 90 120 18048 1.63808 5.11795 51.5097 58.3173 58.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1600 0.000256 4096 170 4200 72960 13.9667 725.8 417.311 1157.12 1157.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 350 6.4e-05 2048 90 840 86016 94.9362 27.9601 125.766 825.007 1073.85 1074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 6.4e-05 512 230 1440 270336 13.2469 6.62451 163.749 206.387 390.191 390.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1650 0.001024 2048 90 120 18700 1.66496 7.31027 52.4982 61.525 61.5833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1600 0.000256 4096 170 4200 73500 13.9774 1371.27 418.671 1803.97 1804.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 350 6.4e-05 2048 90 840 99200 92.9876 28.2685 265.833 832.82 1220.1 1220.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 6.4e-05 512 230 1440 275200 13.3115 6.70496 311.118 208.354 539.673 539.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1650 0.001024 2048 90 120 18600 1.66707 6.12813 52.5455 60.3935 60.4511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1600 0.000256 4096 170 4200 73400 13.9908 933.208 419.035 1366.28 1366.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 350 6.4e-05 2048 90 840 96000 92.5975 27.9818 176.772 825.194 1122.73 1122.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 6.4e-05 512 230 1440 268800 13.3591 6.62758 208.09 206.66 434.933 435.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1650 0.001024 2048 90 120 18300 1.65008 4.59053 51.9719 58.2659 58.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1600 0.000256 4096 170 4200 73200 13.9817 828.381 418.209 1260.62 1260.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 350 6.4e-05 2048 90 840 96000 92.7021 27.9937 153.509 824.901 1099.29 1099.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 6.4e-05 512 230 1440 268800 13.4074 6.63763 180.708 206.369 407.309 407.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1650 0.001024 2048 90 120 18400 1.66502 5.61725 52.5403 59.876 59.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1600 0.000256 4096 170 4200 73200 14.0048 740.29 418.992 1173.33 1173.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 350 6.4e-05 2048 90 840 89600 94.2209 28.2498 133.993 825.68 1082.33 1082.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 6.4e-05 512 230 1440 268800 13.3521 6.63142 166.044 206.56 392.765 392.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1650 0.001024 2048 90 144 18624 1.66707 7.05238 52.5472 61.3204 61.3762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1600 0.000256 4096 170 4224 73632 13.9741 1138.86 419.545 1572.43 1572.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 350 6.4e-05 2048 90 864 102400 92.5114 28.3075 386.478 838.572 1346.06 1346.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 6.4e-05 512 230 1440 278528 13.2356 6.71334 258.374 209.785 488.296 488.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1650 0.001024 2048 90 144 18560 1.66368 4.53027 52.4638 58.7094 58.7726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1600 0.000256 4096 170 4224 73600 13.9807 728.904 419.562 1162.49 1162.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 350 6.4e-05 2048 90 864 100352 92.8449 28.289 371.379 835.955 1328.65 1328.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1400 6.4e-05 512 230 1440 276480 13.271 6.70515 166.056 209.121 395.343 395.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1650 0.001024 2048 90 144 18528 1.66707 3.92566 52.4183 58.062 58.1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1600 0.000256 4096 170 4224 73536 13.9674 604.004 419.006 1037.02 1037.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 350 6.4e-05 2048 90 864 98304 92.9621 28.2019 372.643 832.513 1326.51 1326.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1400 6.4e-05 512 230 1440 276480 13.1642 6.68368 137.203 208.259 365.503 365.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1650 0.001024 2048 90 144 18600 1.66515 6.8047 52.4608 60.9839 61.0423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1600 0.000256 4096 170 4224 73600 13.953 1099.61 419.03 1532.64 1532.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 350 6.4e-05 2048 90 864 102400 92.7281 28.3783 350.223 837.833 1309.35 1309.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 6.4e-05 512 230 1440 277760 13.326 6.73114 250 209.599 479.843 479.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1650 0.001024 2048 90 144 18560 1.66707 4.69011 52.5074 58.9169 58.9763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1600 0.000256 4096 170 4224 73520 13.9626 719.641 419.213 1152.86 1152.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 350 6.4e-05 2048 90 864 102400 92.6602 28.3819 325.492 838.748 1285.48 1285.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 6.4e-05 512 230 1440 276480 13.3616 6.72339 162.791 209.818 392.875 393.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1650 0.001024 2048 90 144 18480 1.66032 3.78019 52.3983 57.8897 57.9462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1600 0.000256 4096 170 4224 73440 13.9368 583.491 418.989 1016.46 1016.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 350 6.4e-05 2048 90 864 99840 93.3112 28.359 335.36 835.394 1292.62 1292.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 6.4e-05 512 230 1440 276480 13.2967 6.72026 135.994 208.985 365.178 365.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1650 0.001024 2048 90 144 18576 1.66656 9.0417 52.4649 63.2257 63.2832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1600 0.000256 4096 170 4224 73584 13.9746 1519.67 419.377 1953.06 1953.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 350 6.4e-05 2048 90 864 101376 92.7584 28.3289 310.23 837.274 1268.78 1268.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 6.4e-05 512 230 1440 278016 13.2551 6.72358 343.988 209.449 573.613 573.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1650 0.001024 2048 90 144 18528 1.6665 5.7328 52.4572 59.91 59.9675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1600 0.000256 4096 170 4224 73536 13.9805 961.769 419.34 1395.14 1395.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 350 6.4e-05 2048 90 864 98304 92.9111 28.1613 414.386 833.203 1368.85 1368.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 6.4e-05 512 230 1440 276480 13.1616 6.68176 221.765 208.432 450.227 450.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1650 0.001024 2048 90 144 18432 1.66083 4.93597 52.2935 58.9439 59.0029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1600 0.000256 4096 170 4224 73440 13.971 775.315 418.788 1208.12 1208.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 350 6.4e-05 2048 90 864 96768 92.7543 28.0715 419.118 828.627 1368.77 1368.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 6.4e-05 512 230 1440 271872 13.3017 6.65805 178.03 207.29 405.474 405.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1650 0.001024 2048 90 144 18432 1.66694 4.59869 52.4672 58.7841 58.8391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1600 0.000256 4096 170 4224 73344 13.9654 654.11 418.865 1086.99 1087.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 350 6.4e-05 2048 90 864 92160 93.4118 28.0308 408.072 825.313 1355.02 1355.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 6.4e-05 512 230 1440 270336 13.2313 6.61482 149.396 206.461 375.886 376.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1650 0.001024 2048 90 144 18592 1.66502 8.52038 52.4776 62.7192 62.7773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1600 0.000256 4096 170 4224 73584 13.9592 1406.59 419.024 1839.62 1839.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 350 6.4e-05 2048 90 864 100352 93.16 28.3955 284.007 836.524 1242.28 1242.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 6.4e-05 512 230 1440 277760 13.2935 6.72848 320.383 209.267 549.852 550.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1650 0.001024 2048 90 144 18480 1.65949 5.82054 52.3369 59.8714 59.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1600 0.000256 4096 170 4224 73472 13.9725 891.058 418.787 1323.86 1323.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 350 6.4e-05 2048 90 864 100352 92.9934 28.3945 181.615 836.761 1139.97 1140.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 6.4e-05 512 230 1440 275968 13.3415 6.72608 209.662 209.332 439.251 439.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1650 0.001024 2048 90 144 18480 1.66368 4.53632 52.4852 58.7393 58.7968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1600 0.000256 4096 170 4224 73416 13.9651 733.589 418.788 1166.39 1166.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 350 6.4e-05 2048 90 864 96768 94.2678 28.3582 393.433 836.904 1353.16 1353.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 6.4e-05 512 230 1440 274176 13.5072 6.72768 169.094 209.37 398.885 399.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1650 0.001024 2048 90 144 18368 1.66019 4.3 52.3746 58.3886 58.4458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1600 0.000256 4096 170 4224 73248 13.9612 658.83 418.482 1091.32 1091.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 350 6.4e-05 2048 90 864 93184 93.5081 27.9769 369.279 828.042 1318.99 1319.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 6.4e-05 512 230 1440 272384 13.2108 6.6377 152.068 207.144 379.241 379.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1650 0.001024 2048 90 144 18560 1.66598 8.06883 52.4591 62.2465 62.3046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1600 0.000256 4096 170 4224 73600 13.9835 1317.28 419.504 1750.82 1750.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 350 6.4e-05 2048 90 864 100352 92.7056 28.2756 274.569 835.834 1231.57 1231.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 6.4e-05 512 230 1440 276480 13.2655 6.7113 308.577 209.102 537.844 537.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1650 0.001024 2048 90 144 18432 1.66397 5.75386 52.2493 59.7209 59.7767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1600 0.000256 4096 170 4224 73472 13.9674 834.009 418.913 1266.93 1266.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 350 6.4e-05 2048 90 864 98304 93.3205 28.4856 175.977 835.434 1133.4 1133.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 6.4e-05 512 230 1440 274432 13.3858 6.70349 197.199 208.996 426.468 426.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1650 0.001024 2048 90 144 18432 1.66554 5.18938 52.4238 59.3306 59.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1600 0.000256 4096 170 4224 73344 13.9653 686.191 418.54 1118.74 1118.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 350 6.4e-05 2048 90 864 92160 93.4171 27.9134 139.881 824.626 1086.02 1086.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 6.4e-05 512 230 1440 270336 13.2404 6.62301 156.249 206.297 382.592 382.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1650 0.001024 2048 90 144 18176 1.65325 5.04269 51.9446 58.6942 58.7571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1600 0.000256 4096 170 4224 73216 13.9682 610.3 418.515 1042.83 1042.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 350 6.4e-05 2048 90 864 98304 93.4482 28.2736 359.793 836.447 1318.15 1318.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 6.4e-05 512 230 1440 270336 13.6392 6.71334 137.801 209.248 367.583 367.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1650 0.001024 2048 90 144 18576 1.66502 8.52387 52.5268 62.7676 62.8193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1600 0.000256 4096 170 4224 73584 13.956 1357.34 419.465 1790.81 1790.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 350 6.4e-05 2048 90 864 99072 93.3115 28.321 264.297 835.165 1221.28 1221.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 6.4e-05 512 230 1440 276480 13.2929 6.71754 306.714 208.976 535.89 536.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1650 0.001024 2048 90 144 18432 1.66093 5.99654 52.3222 60.0324 60.0899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1600 0.000256 4096 170 4224 73440 13.9658 939.795 419.025 1372.83 1372.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 350 6.4e-05 2048 90 864 96768 92.7684 28.017 180.9 829.058 1130.93 1131.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 6.4e-05 512 230 1440 271872 13.3024 6.66253 210.561 207.407 438.111 438.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1650 0.001024 2048 90 144 18360 1.65984 5.17578 52.3235 59.2108 59.2674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1600 0.000256 4096 170 4224 73440 13.953 794.307 419.426 1227.73 1227.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 350 6.4e-05 2048 90 864 96768 93.9945 28.4498 154.484 835.455 1112.57 1112.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 6.4e-05 512 230 1440 276480 13.305 6.71744 181.616 209.002 410.826 410.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1650 0.001024 2048 90 144 18144 1.65114 4.88637 51.9502 58.5412 58.5977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1600 0.000256 4096 170 4224 73152 13.9715 793.416 418.351 1225.78 1225.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 350 6.4e-05 2048 90 864 92160 92.2072 27.6959 148.081 817.314 1085.49 1085.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 6.4e-05 512 230 1440 267264 13.1609 6.57568 174.389 204.463 398.776 398.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1650 0.001024 2048 90 144 18560 1.66557 8.58016 52.4562 62.7575 62.8139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1600 0.000256 4096 170 4224 73520 13.9674 1343.55 418.807 1776.37 1776.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 350 6.4e-05 2048 90 864 102400 92.5545 28.3916 270.507 837.93 1229.57 1229.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 6.4e-05 512 230 1440 276480 13.3649 6.72333 300.79 209.633 530.701 530.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1650 0.001024 2048 90 144 18400 1.66234 6.39786 52.2396 60.3531 60.4099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1600 0.000256 4096 170 4224 73440 13.9733 955.77 418.824 1388.61 1388.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 350 6.4e-05 2048 90 864 102400 92.4406 28.3258 194.263 838.152 1153.37 1153.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 6.4e-05 512 230 1440 276480 13.3419 6.72058 216.244 209.681 446.176 446.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1650 0.001024 2048 90 144 18240 1.65494 5.62957 52.0638 59.3984 59.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1600 0.000256 4096 170 4224 73200 13.9518 786.148 418.268 1218.41 1218.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 350 6.4e-05 2048 90 864 92160 93.5198 27.9283 145.833 825.266 1092.73 1092.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 6.4e-05 512 230 1440 268800 13.3461 6.62157 175.688 206.445 402.289 402.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1650 0.001024 2048 90 144 18240 1.66093 5.2872 52.2419 59.2418 59.2986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1600 0.000256 4096 170 4224 73280 14.0024 733.523 418.815 1166.39 1166.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 350 6.4e-05 2048 90 864 92160 93.4912 28.0248 137.279 824.854 1083.83 1083.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 6.4e-05 512 230 1440 266240 13.4658 6.62938 162.158 206.35 388.786 388.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1650 0.001024 2048 90 150 18592 1.66912 7.36653 52.5523 61.6423 61.7001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1600 0.000256 4096 170 4200 73632 13.9858 1176.49 419.375 1609.9 1609.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 350 6.4e-05 2048 90 850 104448 91.9998 28.3277 401.714 838.498 1360.73 1360.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 6.4e-05 512 230 1450 277504 13.2799 6.7096 269.262 209.8 499.236 499.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1650 0.001024 2048 90 150 18560 1.67136 4.96989 52.4987 59.1915 59.2486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1600 0.000256 4096 170 4200 73600 13.9816 749.272 418.92 1182.22 1182.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 350 6.4e-05 2048 90 850 102400 92.3577 28.3204 374.997 834.949 1330.81 1330.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1400 6.4e-05 512 230 1450 276480 13.2626 6.71059 173.987 208.875 403.019 403.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1650 0.001024 2048 90 150 18528 1.66771 4.3168 52.5104 58.5457 58.6022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1600 0.000256 4096 170 4200 73536 13.9864 614.504 418.847 1047.38 1047.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 350 6.4e-05 2048 90 850 101376 92.1956 28.2946 389.557 832.568 1342.81 1342.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1400 6.4e-05 512 230 1450 273408 13.3321 6.6815 141.961 208.256 370.423 370.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1650 0.001024 2048 90 150 18560 1.66352 7.03187 52.4872 61.2342 61.2908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1600 0.000256 4096 170 4200 73640 13.9933 1100.6 419.42 1534.06 1534.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 350 6.4e-05 2048 90 850 104960 92.2707 28.4077 353.394 838.473 1312.73 1312.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 6.4e-05 512 230 1450 277760 13.326 6.73808 254.545 209.751 484.542 484.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1650 0.001024 2048 90 150 18480 1.66502 4.84352 52.3465 58.9081 58.9644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1600 0.000256 4096 170 4200 73600 13.9941 705.111 419.17 1138.32 1138.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 350 6.4e-05 2048 90 850 104960 92.1136 28.3346 325.405 838.103 1284.15 1284.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 6.4e-05 512 230 1450 276480 13.3611 6.72755 162.667 209.651 392.594 392.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1650 0.001024 2048 90 150 18480 1.6617 3.9465 52.4908 58.1525 58.2101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1600 0.000256 4096 170 4200 73560 13.9881 586.705 419.498 1020.24 1020.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 350 6.4e-05 2048 90 850 103680 92.4902 28.3628 341.771 835.33 1298.15 1298.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 6.4e-05 512 230 1450 276480 13.298 6.71523 137.09 208.966 366.26 366.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1650 0.001024 2048 90 150 18400 1.6639 3.96083 52.3937 58.0695 58.1265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1600 0.000256 4096 170 4200 73440 13.9837 504.996 419.083 938.106 938.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 350 6.4e-05 2048 90 850 102400 92.7216 28.3832 332.912 839.003 1293.21 1293.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1400 6.4e-05 512 230 1450 276480 13.3538 6.71888 118.393 209.875 348.525 348.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1650 0.001024 2048 90 150 18576 1.67136 9.31203 52.5486 63.5833 63.6396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1600 0.000256 4096 170 4200 73632 13.9919 1489.34 419.592 1922.97 1923.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 350 6.4e-05 2048 90 850 104448 92.0715 28.3279 312.544 837.082 1270.21 1270.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 6.4e-05 512 230 1450 276480 13.3097 6.72154 338.891 209.411 568.52 568.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1650 0.001024 2048 90 150 18528 1.6671 5.8985 52.5172 60.1378 60.1982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1600 0.000256 4096 170 4200 73536 13.9956 932.455 418.913 1365.41 1365.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 350 6.4e-05 2048 90 850 101376 92.0439 28.2153 424.366 832.635 1377.44 1377.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 6.4e-05 512 230 1450 273408 13.3198 6.68349 214.84 208.289 443.317 443.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1650 0.001024 2048 90 150 18432 1.66445 4.96579 52.3801 59.0633 59.1213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1600 0.000256 4096 170 4200 73440 14 758.196 418.59 1190.83 1190.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 350 6.4e-05 2048 90 850 101376 91.764 28.0204 419.58 828.522 1368.08 1368.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 6.4e-05 512 230 1450 271872 13.3039 6.656 175.092 207.257 402.495 402.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1650 0.001024 2048 90 150 18432 1.6696 4.71814 53.0098 59.4508 59.5087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1600 0.000256 4096 170 4200 73344 13.9764 644.857 422.341 1081.22 1081.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 350 6.4e-05 2048 90 850 98304 91.74 28.0694 433.782 832.409 1386.19 1386.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 6.4e-05 512 230 1450 270336 13.2372 6.61507 148.722 208.243 377.002 377.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1650 0.001024 2048 90 150 18536 1.66269 8.72989 52.4733 62.9172 62.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1600 0.000256 4096 170 4200 73584 13.9811 1361.68 419.298 1795 1795.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 350 6.4e-05 2048 90 850 103936 92.2598 28.4244 287.768 837.279 1245.91 1246.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 6.4e-05 512 230 1450 275968 13.4019 6.73168 311.38 209.465 541.166 541.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1650 0.001024 2048 90 150 18480 1.6672 5.96461 52.424 60.1096 60.1682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1600 0.000256 4096 170 4200 73472 13.9868 869.581 418.617 1302.23 1302.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 350 6.4e-05 2048 90 850 103936 92.091 28.3404 184.472 836.621 1141.72 1141.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 6.4e-05 512 230 1450 275968 13.3583 6.72768 207.584 209.294 437.152 437.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1650 0.001024 2048 90 150 18312 1.65888 4.63667 52.1319 58.4804 58.5373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1600 0.000256 4096 170 4200 73416 13.98 713.918 418.662 1146.6 1146.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 350 6.4e-05 2048 90 850 102144 92.8056 28.5009 398.076 836.925 1356.5 1356.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 6.4e-05 512 230 1450 274176 13.502 6.72467 167.002 209.37 396.785 396.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1650 0.001024 2048 90 150 18368 1.66262 4.36208 52.4689 58.5452 58.6076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1600 0.000256 4096 170 4200 73248 13.9865 642.763 418.339 1075.13 1075.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 350 6.4e-05 2048 90 850 100352 91.6493 28.0134 382.218 828.041 1330.11 1330.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 6.4e-05 512 230 1450 272384 13.206 6.64077 149.136 207.141 376.306 376.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1650 0.001024 2048 90 150 18560 1.66701 8.36742 52.5108 62.597 62.6529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1600 0.000256 4096 170 4200 73600 13.9832 1311.28 419.035 1744.34 1744.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 350 6.4e-05 2048 90 850 102400 92.2148 28.2767 279.011 835.316 1235.01 1235.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 6.4e-05 512 230 1450 276480 13.2639 6.7087 312.423 208.971 541.549 541.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1650 0.001024 2048 90 150 18432 1.66656 6.08704 52.338 60.1441 60.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1600 0.000256 4096 170 4200 73472 13.9851 857.969 418.681 1290.68 1290.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 350 6.4e-05 2048 90 850 102400 92.188 28.3737 183.373 835.452 1139.58 1139.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 6.4e-05 512 230 1450 274432 13.3879 6.70918 199.317 208.966 428.563 428.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1650 0.001024 2048 90 150 18432 1.6705 5.55834 52.5029 59.7838 59.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1600 0.000256 4096 170 4200 73344 13.9773 701.44 418.271 1133.73 1133.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 350 6.4e-05 2048 90 850 98304 91.6846 27.9951 150.427 824.456 1094.76 1094.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 6.4e-05 512 230 1450 270336 13.2487 6.61504 163.657 206.229 389.938 390.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1650 0.001024 2048 90 150 18176 1.65683 5.21885 52.0392 58.9662 59.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1600 0.000256 4096 170 4200 73216 13.9756 612.2 418.35 1044.57 1044.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 350 6.4e-05 2048 90 850 98304 93.4063 28.2799 133.758 836.519 1092.15 1092.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 6.4e-05 512 230 1450 270336 13.6497 6.70605 142.167 209.23 371.933 372.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1650 0.001024 2048 90 150 18504 1.66221 9.14346 52.4149 63.2734 63.3303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1600 0.000256 4096 170 4200 73584 13.9862 1401.57 419.25 1834.85 1834.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 350 6.4e-05 2048 90 850 103680 92.1437 28.4843 288.798 835.145 1244.75 1244.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 6.4e-05 512 230 1450 276480 13.2833 6.7137 321.929 208.924 551.039 551.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1650 0.001024 2048 90 150 18432 1.66896 6.44298 52.4328 60.5978 60.6556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1600 0.000256 4096 170 4200 73440 13.9858 999.033 418.99 1432.05 1432.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 350 6.4e-05 2048 90 850 101376 91.7658 28.0208 201.893 829.425 1151.3 1151.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 6.4e-05 512 230 1450 271872 13.3146 6.66355 225.379 207.459 453.004 453.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1650 0.001024 2048 90 150 18360 1.66502 5.60643 52.3842 59.7089 59.7657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1600 0.000256 4096 170 4200 73440 13.9845 822.643 418.99 1255.66 1255.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 350 6.4e-05 2048 90 850 103680 92.1162 28.3775 170.658 835.017 1126.35 1126.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 6.4e-05 512 230 1450 276480 13.2907 6.71984 190.403 208.864 419.462 419.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1650 0.001024 2048 90 150 18144 1.65616 5.16787 52.0377 58.915 58.9775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1600 0.000256 4096 170 4200 73152 13.9736 774.609 418.163 1206.79 1206.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 350 6.4e-05 2048 90 850 92160 92.2403 27.757 145.486 817.314 1082.98 1083.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 6.4e-05 512 230 1450 267264 13.149 6.57578 174.072 204.434 398.415 398.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1650 0.001024 2048 90 150 18000 1.64454 6.17005 51.8462 59.7112 59.7677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1600 0.000256 4096 170 4200 73080 13.9674 707.551 418.181 1139.74 1139.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 350 6.4e-05 2048 90 850 103680 92.0864 28.4583 151.001 836.109 1107.84 1107.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 6.4e-05 512 230 1450 276480 13.3046 6.71773 166.12 209.126 395.45 395.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1650 0.001024 2048 90 150 18480 1.66448 8.95171 52.3369 63.0069 63.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1600 0.000256 4096 170 4200 73600 13.9957 1356.28 419.099 1789.42 1789.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 350 6.4e-05 2048 90 850 104960 91.9743 28.4101 283.12 837.913 1241.61 1241.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 6.4e-05 512 230 1450 276480 13.3702 6.72589 315.577 209.634 545.493 545.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1650 0.001024 2048 90 150 18400 1.6607 6.90355 52.3261 60.9426 61.0001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1600 0.000256 4096 170 4200 73440 13.9861 933.427 418.597 1366.06 1366.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 350 6.4e-05 2048 90 850 102400 92.45 28.3315 191.673 837.921 1150.56 1150.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 6.4e-05 512 230 1450 276480 13.35 6.7113 215.461 209.62 445.323 445.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1650 0.001024 2048 90 150 18240 1.6553 5.97024 52.124 59.8038 59.8611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1600 0.000256 4096 170 4200 73440 13.9867 801.476 419.113 1234.62 1234.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 350 6.4e-05 2048 90 850 99840 91.642 27.9458 158.826 824.628 1103.24 1103.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 6.4e-05 512 230 1450 268800 13.3472 6.6257 178.504 206.296 404.963 405.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1650 0.001024 2048 90 150 18240 1.66093 5.60333 52.3319 59.6466 59.7053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1600 0.000256 4096 170 4200 73280 13.9878 728.197 418.619 1160.85 1160.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 350 6.4e-05 2048 90 850 92160 93.4764 27.945 136.582 824.716 1082.91 1083.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 6.4e-05 512 230 1450 266240 13.482 6.62528 163.399 206.318 390.01 390.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1650 0.001024 2048 90 150 18000 1.64902 4.7113 51.9021 58.3134 58.3721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1600 0.000256 4096 170 4200 73200 13.987 702.12 418.627 1134.78 1134.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 350 6.4e-05 2048 90 850 89600 94.2668 27.9693 127.307 824.972 1074.7 1074.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 6.4e-05 512 230 1450 268800 13.3608 6.63232 157.434 206.379 383.99 384.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1650 0.001024 2048 90 120 18752 1.66502 5.82419 52.4629 60.0046 60.0623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1600 0.000256 4096 170 4200 73632 13.9916 1088.55 419.082 1521.68 1521.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 350 6.4e-05 2048 90 840 99328 93.4576 28.4836 345.641 837.911 1305.68 1305.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 6.4e-05 512 230 1440 278528 13.2396 6.71334 249.961 209.62 479.726 479.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1650 0.001024 2048 90 120 18688 1.66298 3.86851 52.4165 57.9989 58.0551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1600 0.000256 4096 170 4200 73600 13.9884 712.301 419.374 1145.71 1145.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 350 6.4e-05 2048 90 840 98304 93.5257 28.2856 326.565 835.892 1284.47 1284.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 6.4e-05 512 230 1440 276480 13.2687 6.7104 162.902 209.095 392.159 392.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1650 0.001024 2048 90 120 18624 1.66093 3.24189 52.3228 57.2783 57.3361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1600 0.000256 4096 170 4200 73536 13.9827 573.18 419.16 1006.37 1006.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 350 6.4e-05 2048 90 840 95232 93.9267 28.1912 331.478 833.09 1286.88 1287.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 6.4e-05 512 230 1440 276480 13.1717 6.68528 135.014 208.41 363.474 363.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1650 0.001024 2048 90 120 18560 1.65862 8.81869 52.1952 62.7244 62.7833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1600 0.000256 4096 170 4200 73472 13.9919 498.418 418.68 931.135 931.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 350 6.4e-05 2048 90 840 98304 93.5844 28.2911 338.587 835.339 1296 1296.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1400 6.4e-05 512 230 1440 274432 13.3765 6.7049 115.325 209.2 344.789 344.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1650 0.001024 2048 90 120 18760 1.66755 7.27862 52.5513 61.5485 61.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1600 0.000256 4096 170 4200 73640 13.9885 1490.27 419.5 1923.8 1923.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 350 6.4e-05 2048 90 840 99840 93.4602 28.3727 465.587 838.791 1426.39 1426.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 6.4e-05 512 230 1440 279040 13.2676 6.72944 338.967 209.797 568.949 569.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1650 0.001024 2048 90 120 18720 1.66941 4.6089 52.5081 58.8396 58.8967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1600 0.000256 4096 170 4200 73600 13.9861 933.733 419.204 1366.97 1367.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 350 6.4e-05 2048 90 840 99840 93.2899 28.3648 417.675 838.237 1377.76 1377.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 6.4e-05 512 230 1440 279040 13.2231 6.71949 218.148 209.653 447.929 448.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1650 0.001024 2048 90 120 18600 1.66093 4.14234 52.3357 58.1935 58.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1600 0.000256 4096 170 4200 73560 13.99 758.389 419.555 1191.98 1192.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 350 6.4e-05 2048 90 840 96000 94.2847 28.3382 426.028 835.607 1384.45 1384.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 6.4e-05 512 230 1440 276480 13.2964 6.71949 177.838 208.989 407.031 407.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1650 0.001024 2048 90 120 18560 1.65872 3.76125 52.291 57.7644 57.8226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1600 0.000256 4096 170 4200 73440 13.9838 642.173 418.927 1075.13 1075.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 350 6.4e-05 2048 90 840 97280 93.9737 28.3184 411.997 838.26 1372.74 1372.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1400 6.4e-05 512 230 1440 276480 13.3408 6.71571 151.409 209.7 381.351 381.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1650 0.001024 2048 90 120 18720 1.66458 7.15776 52.4208 61.2972 61.3543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1600 0.000256 4096 170 4200 73632 13.9901 1364.33 419.362 1797.73 1797.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 350 6.4e-05 2048 90 840 98304 93.7407 28.3475 269.317 836.576 1228.17 1228.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 6.4e-05 512 230 1440 278016 13.2421 6.72733 308.832 209.291 538.281 538.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1650 0.001024 2048 90 120 18624 1.66147 4.55341 52.3278 58.5933 58.6509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1600 0.000256 4096 170 4200 73536 13.9888 861.131 419.205 1294.37 1294.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 350 6.4e-05 2048 90 840 95232 93.7583 28.1969 359.535 833.182 1314.86 1315.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 6.4e-05 512 230 1440 276480 13.168 6.68262 205.568 208.436 434.04 434.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1650 0.001024 2048 90 120 18576 1.66 3.75066 52.2972 57.7601 57.8176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1600 0.000256 4096 170 4200 73440 13.9903 707.305 418.589 1139.93 1139.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 350 6.4e-05 2048 90 840 92160 94.2088 28.0325 338.468 828.486 1289.38 1289.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 6.4e-05 512 230 1440 271872 13.3147 6.65706 163.69 207.26 391.103 391.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1650 0.001024 2048 90 120 18432 1.65325 3.30589 52.0319 57.0429 57.1006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1600 0.000256 4096 170 4200 73344 13.9778 638.366 418.381 1070.77 1070.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 350 6.4e-05 2048 90 840 92160 93.4592 28.0282 335.8 824.581 1282.06 1282.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 6.4e-05 512 230 1440 270336 13.2474 6.61293 145.312 206.292 371.652 371.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1650 0.001024 2048 90 120 18480 1.66234 3.7305 52.282 57.7276 57.7868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1600 0.000256 4096 170 4200 73440 13.9884 553.724 419.143 986.898 986.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 350 6.4e-05 2048 90 840 92160 93.5399 27.9746 360.299 824.629 1306.63 1306.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 6.4e-05 512 230 1440 268800 13.3491 6.62614 126.651 206.294 353.107 353.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1650 0.001024 2048 90 120 18704 1.66502 6.50797 52.3878 60.6128 60.6705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1600 0.000256 4096 170 4200 73584 13.9839 1306.96 418.881 1739.87 1739.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 350 6.4e-05 2048 90 840 98560 93.8949 28.3678 257.511 841.28 1232.81 1232.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 6.4e-05 512 230 1440 277760 13.295 7.42208 305.513 209.262 535.675 535.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1650 0.001024 2048 90 120 18592 1.65888 4.29056 52.2921 58.2954 58.3504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1600 0.000256 4096 170 4200 73472 13.989 835.161 418.999 1268.2 1268.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 350 6.4e-05 2048 90 840 96768 94.0735 28.3602 162.651 837.434 1122.7 1122.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 6.4e-05 512 230 1440 275968 13.3588 6.72515 194.352 209.498 424.12 424.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1650 0.001024 2048 90 120 18480 1.65514 4.29494 52.1299 58.1328 58.1911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1600 0.000256 4096 170 4200 73416 13.9868 697.666 418.908 1130.61 1130.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 350 6.4e-05 2048 90 840 96768 94.2398 28.4732 138.504 837.397 1098.8 1098.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 6.4e-05 512 230 1440 274176 13.499 6.73059 162.867 209.484 392.757 392.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1650 0.001024 2048 90 120 18368 1.65046 3.78486 51.9395 57.4282 57.4848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1600 0.000256 4096 170 4200 73248 13.9754 612.72 418.015 1044.75 1044.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 350 6.4e-05 2048 90 840 93184 93.5026 28.0063 317.067 827.332 1266.1 1266.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 6.4e-05 512 230 1440 272384 13.2059 6.63962 141.729 206.965 368.72 368.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1650 0.001024 2048 90 120 18480 1.66093 2.8656 52.4417 57.0215 57.0757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1600 0.000256 4096 170 4200 73360 13.9897 541.765 419.289 975.091 975.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 350 6.4e-05 2048 90 840 89600 93.4799 27.8016 302.828 818.658 1242.96 1243.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 6.4e-05 512 230 1440 268800 13.1457 6.58736 123.934 204.803 348.66 348.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1650 0.001024 2048 90 120 18688 1.66118 6.6048 52.4142 60.7329 60.7894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1600 0.000256 4096 170 4200 73600 13.9868 1185.75 419.403 1619.19 1619.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 350 6.4e-05 2048 90 840 98304 93.288 28.4122 245.065 835.84 1202.79 1202.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 6.4e-05 512 230 1440 276480 13.2615 6.71264 283.776 209.099 513.036 513.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1650 0.001024 2048 90 120 18560 1.66093 5.01462 52.1963 58.9242 58.9823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1600 0.000256 4096 170 4200 73472 13.9878 795.052 418.667 1227.75 1227.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 350 6.4e-05 2048 90 840 98304 93.3021 28.3725 168.076 835.295 1125.23 1125.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 6.4e-05 512 230 1440 274432 13.3812 6.71376 185.714 208.963 414.953 415.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1650 0.001024 2048 90 120 18432 1.65242 3.85434 52.0647 57.625 57.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1600 0.000256 4096 170 4200 73344 13.9831 656.625 418.641 1089.29 1089.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 350 6.4e-05 2048 90 840 92160 93.4299 27.9163 132.263 825.107 1078.91 1079.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 6.4e-05 512 230 1440 270336 13.2471 6.61709 150.933 206.412 377.394 377.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1650 0.001024 2048 90 120 18432 1.65872 4.44483 52.2003 58.3558 58.4134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1600 0.000256 4096 170 4200 73216 13.9715 583.794 418.005 1015.82 1015.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 350 6.4e-05 2048 90 840 98304 93.4044 28.2853 132.319 835.675 1089.87 1090.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 6.4e-05 512 230 1440 270336 13.6388 6.70784 134.608 209.059 364.2 364.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1650 0.001024 2048 90 120 18240 1.65069 3.59142 51.8503 57.1473 57.2044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1600 0.000256 4096 170 4200 73280 13.9918 536.222 418.694 968.958 969.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 350 6.4e-05 2048 90 840 92160 93.5454 27.9077 291.034 824.797 1237.47 1237.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 6.4e-05 512 230 1440 266240 13.4809 6.62077 122.259 206.338 348.881 349.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1650 0.001024 2048 90 128 18720 1.66659 6.07533 52.5083 60.303 60.3592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1600 0.000256 4096 170 4224 73632 13.9756 1077.9 419.256 1511.18 1511.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 350 6.4e-05 2048 90 896 102400 92.6267 28.3046 364.587 837.901 1323.61 1323.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 6.4e-05 512 230 1472 278528 13.2497 6.71347 248.557 209.614 478.32 478.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1650 0.001024 2048 90 128 18688 1.66957 4.03053 52.4972 58.2513 58.3102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1600 0.000256 4096 170 4224 73600 13.9792 691.021 419.15 1124.2 1124.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 350 6.4e-05 2048 90 896 100352 92.953 28.3347 340.726 835.105 1297.32 1297.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 6.4e-05 512 230 1472 276480 13.2596 6.70928 158.791 208.923 387.867 388.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1650 0.001024 2048 90 128 18624 1.6671 3.39664 52.462 57.5778 57.6341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1600 0.000256 4096 170 4224 73536 13.9714 567.229 419.385 1000.63 1000.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 350 6.4e-05 2048 90 896 98304 93.1268 28.2091 347.975 833.267 1302.76 1302.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 6.4e-05 512 230 1472 276480 13.1666 6.68058 133.107 208.453 361.599 361.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1650 0.001024 2048 90 128 18560 1.66061 3.34019 52.3356 57.3885 57.4483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1600 0.000256 4096 170 4224 73472 13.9707 492.27 418.882 925.168 925.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 350 6.4e-05 2048 90 896 98304 93.6135 28.2952 345.669 835.517 1303.29 1303.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1400 6.4e-05 512 230 1472 274432 13.3871 6.70915 113.455 208.998 342.743 342.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1650 0.001024 2048 90 128 18720 1.66912 7.54797 52.57 61.8388 61.8951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1600 0.000256 4096 170 4224 73600 13.9606 1445.83 419.424 1879.26 1879.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 350 6.4e-05 2048 90 896 102400 92.7284 28.422 484.849 838.622 1444.82 1444.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 6.4e-05 512 230 1472 279040 13.2679 6.72704 328.414 209.858 558.45 558.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1650 0.001024 2048 90 128 18640 1.66531 4.74986 52.4676 58.9334 58.9915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1600 0.000256 4096 170 4224 73520 13.9636 883.879 419.195 1317.08 1317.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 350 6.4e-05 2048 90 896 102400 92.5517 28.354 436.651 838.699 1396.44 1396.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 6.4e-05 512 230 1472 279040 13.2342 6.72358 210.344 209.816 440.307 440.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1650 0.001024 2048 90 128 18600 1.66333 4.15539 52.4531 58.3253 58.3823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1600 0.000256 4096 170 4224 73440 13.9407 730.546 418.906 1163.44 1163.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 350 6.4e-05 2048 90 896 99840 93.1267 28.3404 448.254 835.224 1405.13 1405.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 6.4e-05 512 230 1472 276480 13.2949 6.71744 170.408 208.939 399.544 399.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1650 0.001024 2048 90 128 18560 1.66678 3.90144 52.4221 58.0413 58.0992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1600 0.000256 4096 170 4224 73440 13.9748 627.324 418.875 1060.22 1060.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 350 6.4e-05 2048 90 896 102400 92.469 28.3112 452.558 838.28 1411.81 1411.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 6.4e-05 512 230 1472 276480 13.3583 6.71744 148.015 209.701 377.976 378.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1650 0.001024 2048 90 128 18400 1.66093 3.25661 52.1207 57.0922 57.1501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1600 0.000256 4096 170 4224 73400 13.9735 571.674 419.071 1004.76 1004.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 350 6.4e-05 2048 90 896 96000 92.6199 27.967 441.558 825.029 1387.36 1387.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 6.4e-05 512 230 1472 268800 13.364 6.63306 130.473 206.391 357.043 357.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1650 0.001024 2048 90 128 18672 1.6673 7.38304 52.3982 61.5037 61.5608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1600 0.000256 4096 170 4224 73584 13.9711 1328.87 418.871 1761.76 1761.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 350 6.4e-05 2048 90 896 101376 92.7601 28.3899 284.056 836.29 1241.69 1241.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 6.4e-05 512 230 1472 278016 13.2372 6.72362 300.725 209.203 530.078 530.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1650 0.001024 2048 90 128 18624 1.66429 4.68496 52.4007 58.8019 58.8588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1600 0.000256 4096 170 4224 73536 13.9752 829.3 418.898 1262.22 1262.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 350 6.4e-05 2048 90 896 98304 92.9089 28.214 378.291 832.281 1331.89 1332.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 6.4e-05 512 230 1472 276480 13.1634 6.68467 199.881 208.213 428.132 428.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1650 0.001024 2048 90 128 18576 1.66499 3.85907 52.4231 57.9994 58.0559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1600 0.000256 4096 170 4224 73440 13.9712 686.231 418.797 1119.04 1119.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 350 6.4e-05 2048 90 896 96768 92.7896 28.0392 363.172 828.624 1312.82 1312.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 6.4e-05 512 230 1472 271872 13.3122 6.66166 158.218 207.29 385.673 385.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1650 0.001024 2048 90 128 18432 1.66074 3.46883 52.2027 57.383 57.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1600 0.000256 4096 170 4224 73344 13.9649 610.421 418.859 1043.29 1043.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 350 6.4e-05 2048 90 896 92160 93.4755 27.9039 341.527 825.274 1288.37 1288.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 6.4e-05 512 230 1472 270336 13.2312 6.61229 138.382 206.454 364.866 365.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1650 0.001024 2048 90 128 18480 1.66221 3.73965 52.4674 57.923 57.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1600 0.000256 4096 170 4224 73200 13.9633 534.243 418.342 966.594 966.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 350 6.4e-05 2048 90 896 92160 93.5288 27.9347 369.098 825.407 1316.16 1316.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 6.4e-05 512 230 1472 268800 13.3478 6.63155 122.636 206.491 349.29 349.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1650 0.001024 2048 90 128 18704 1.66653 6.71728 52.5172 60.9553 61.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1600 0.000256 4096 170 4224 73584 13.9612 1258.51 418.998 1691.52 1691.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 350 6.4e-05 2048 90 896 102144 92.783 28.3996 268.448 836.413 1226.24 1226.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 6.4e-05 512 230 1472 277760 13.3092 6.728 291.858 209.254 521.337 521.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1650 0.001024 2048 90 128 18592 1.65683 4.3977 52.4058 58.5114 58.5673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1600 0.000256 4096 170 4224 73472 13.9601 796.803 419.003 1229.81 1229.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 350 6.4e-05 2048 90 896 100352 92.987 28.3459 169.647 837.184 1128.35 1128.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 6.4e-05 512 230 1472 275968 13.3662 6.71754 186.864 209.434 416.564 416.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1650 0.001024 2048 90 128 18480 1.6545 4.34611 52.2051 58.2593 58.3148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1600 0.000256 4096 170 4224 73416 13.9653 673.415 418.628 1106.05 1106.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 350 6.4e-05 2048 90 896 102144 92.7471 28.3796 146.772 836.58 1104.67 1104.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 6.4e-05 512 230 1472 274176 13.5028 6.72864 156.349 209.281 386.048 386.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1650 0.001024 2048 90 128 18368 1.65478 3.86963 52.0699 57.6468 57.7039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1600 0.000256 4096 170 4224 73248 13.9646 590.094 418.124 1022.23 1022.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 350 6.4e-05 2048 90 896 93184 93.5822 27.9532 322.251 827.331 1271.3 1271.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 6.4e-05 512 230 1472 272384 13.2207 6.63962 136.887 206.974 363.904 364.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1650 0.001024 2048 90 128 18480 1.66614 2.91226 52.5567 57.1876 57.2446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1600 0.000256 4096 170 4224 73360 13.9571 523.252 419.324 956.578 956.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 350 6.4e-05 2048 90 896 89600 93.4976 27.7688 309.559 818.608 1249.62 1249.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 6.4e-05 512 230 1472 268800 13.1422 6.58838 119.81 204.745 344.47 344.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1650 0.001024 2048 90 128 18688 1.67117 6.96694 52.5007 61.1885 61.2469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1600 0.000256 4096 170 4224 73600 13.9719 1189.81 419.155 1622.98 1623.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 350 6.4e-05 2048 90 896 100352 92.718 28.2872 262.093 835.284 1218.57 1218.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 6.4e-05 512 230 1472 276480 13.2684 6.70832 281.738 208.925 510.828 510.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1650 0.001024 2048 90 128 18560 1.6616 5.22272 52.33 59.2657 59.3236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1600 0.000256 4096 170 4224 73472 13.9672 775.711 418.817 1208.54 1208.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 350 6.4e-05 2048 90 896 98304 93.3135 28.3734 174.638 835.457 1131.97 1132.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 6.4e-05 512 230 1472 274432 13.3719 6.7089 181.953 208.973 411.192 411.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1650 0.001024 2048 90 128 18432 1.66074 4.00176 52.1558 57.8704 57.9261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1600 0.000256 4096 170 4224 73344 13.9696 637.954 418.472 1070.44 1070.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 350 6.4e-05 2048 90 896 92160 93.3622 27.906 136.852 824.489 1082.79 1082.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 6.4e-05 512 230 1472 270336 13.2568 6.61478 146.884 206.266 373.202 373.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1650 0.001024 2048 90 128 18432 1.66278 4.62358 52.3299 58.6675 58.7244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1600 0.000256 4096 170 4224 73216 13.9658 569.229 418.127 1001.37 1001.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 350 6.4e-05 2048 90 896 98304 93.3703 28.2652 135.37 835.657 1092.85 1093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 6.4e-05 512 230 1472 270336 13.6387 6.7072 131.675 209.052 361.265 361.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1650 0.001024 2048 90 128 18240 1.65274 3.81862 52.0211 57.5434 57.6061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1600 0.000256 4096 170 4224 73280 13.9644 525.468 419.144 958.62 958.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 350 6.4e-05 2048 90 896 92160 93.453 27.9394 117.618 825.576 1064.77 1064.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 6.4e-05 512 230 1472 266240 13.4706 6.62323 119.56 206.495 346.333 346.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1650 0.001024 2048 90 128 18048 1.64182 4.36762 51.6784 57.7406 57.7964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1600 0.000256 4096 170 4224 72960 13.9408 478.945 417.781 910.714 910.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 350 6.4e-05 2048 90 896 86016 95.0134 28.117 277.252 825.77 1226.38 1226.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 6.4e-05 512 230 1472 270336 13.2569 6.61914 111.893 206.544 338.496 338.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1650 0.001024 2048 90 128 18736 1.6671 8.94582 52.5424 63.2087 63.2666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1600 0.000256 4096 170 4224 73648 13.9796 1074.55 419.532 1508.1 1508.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 350 6.4e-05 2048 90 896 84992 96.8418 28.3774 361.786 838.437 1325.64 1325.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1400 6.4e-05 512 230 1536 279040 13.2461 6.72566 255.737 209.748 485.643 485.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1650 0.001024 2048 90 128 18720 1.66867 6.61504 52.5717 60.9079 60.9649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1600 0.000256 4096 170 4224 73632 13.9765 1195.81 419.503 1629.34 1629.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 350 6.4e-05 2048 90 896 84992 96.4985 28.3225 335.372 838.483 1298.87 1299.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1400 6.4e-05 512 230 1536 278528 13.2476 6.71536 278.737 209.77 508.655 508.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1650 0.001024 2048 90 128 18688 1.66707 4.87043 52.5452 59.1341 59.1931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1600 0.000256 4096 170 4224 73600 13.9799 776.795 419.506 1210.33 1210.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 350 6.4e-05 2048 90 896 83968 96.5796 28.2915 313.749 835.826 1274.64 1274.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1400 6.4e-05 512 230 1536 276480 13.268 6.70925 189.279 209.096 418.538 418.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1650 0.001024 2048 90 128 18624 1.66662 3.67843 52.4568 57.855 57.9133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1600 0.000256 4096 170 4224 73536 13.9674 632.789 419.337 1066.14 1066.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 350 6.4e-05 2048 90 896 82944 96.4181 28.1743 303.863 833.216 1261.86 1262.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1400 6.4e-05 512 230 1536 276480 13.1763 6.68262 154.593 208.433 383.071 383.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1650 0.001024 2048 90 128 18560 1.66106 4.28646 52.3311 58.3326 58.3923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1600 0.000256 4096 170 4224 73472 13.9735 565.004 418.808 997.832 997.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 350 6.4e-05 2048 90 896 81920 96.9169 28.4607 299.75 835.323 1260.64 1260.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1400 6.4e-05 512 230 1536 274432 13.3978 6.70662 136.543 208.967 365.797 365.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1650 0.001024 2048 90 128 18560 1.66502 3.26592 52.4619 57.4486 57.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1600 0.000256 4096 170 4224 73440 13.973 518.458 419.209 951.685 951.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 350 6.4e-05 2048 90 896 81920 97.2107 28.3221 303.929 838.954 1268.61 1268.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1400 6.4e-05 512 230 1536 276480 13.3627 6.71389 127.023 209.869 357.167 357.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1650 0.001024 2048 90 128 18432 1.65974 3.66134 52.156 57.5306 57.5877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1600 0.000256 4096 170 4224 73344 13.9571 477.918 418.464 910.384 910.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 350 6.4e-05 2048 90 896 79872 96.1547 27.9572 305.803 824.527 1254.63 1254.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1400 6.4e-05 512 230 1536 270336 13.2514 6.61645 114.161 206.256 340.476 340.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1650 0.001024 2048 90 128 18368 1.65661 3.98746 52.11 57.8035 57.8611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1600 0.000256 4096 170 4224 73248 13.9653 449.165 418.432 881.608 881.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 350 6.4e-05 2048 90 896 78848 96.5064 27.976 300.706 827.965 1253.34 1253.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1400 6.4e-05 512 230 1536 272384 13.2178 6.63552 108.151 207.123 335.316 335.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1650 0.001024 2048 90 128 18432 1.66304 4.3479 52.331 58.3935 58.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1600 0.000256 4096 170 4224 73216 13.9633 425.482 418.12 857.613 857.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 350 6.4e-05 2048 90 896 81920 96.9378 28.414 311.927 835.659 1273.14 1273.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1400 6.4e-05 512 230 1536 270336 13.6543 6.70938 102.341 209.049 331.947 332.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1650 0.001024 2048 90 120 18368 1.65066 8.74163 51.945 62.3892 62.4493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1600 0.000256 4096 170 4200 73248 13.9812 414.646 418.004 846.676 846.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 350 6.4e-05 2048 90 840 93184 93.7537 27.9124 351.715 827.354 1300.92 1301.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1400 6.4e-05 512 230 1440 272384 13.2145 6.64166 95.1205 206.974 322.135 322.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1650 0.001024 2048 90 128 18368 1.65648 8.85674 52.1209 62.685 62.7404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1600 0.000256 4096 170 4224 73248 13.9578 406.835 418.527 839.363 839.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 350 6.4e-05 2048 90 896 93184 93.7383 27.9154 358.491 828.22 1308.55 1308.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1400 6.4e-05 512 230 1472 272384 13.2076 6.63974 93.8728 207.17 321.075 321.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1650 0.001024 2048 90 150 18200 1.65539 10.8503 52.1546 64.7141 64.7721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1600 0.000256 4096 170 4200 73360 13.9854 416.543 419.13 849.706 849.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 350 6.4e-05 2048 90 850 89600 93.6893 27.744 341.925 818.369 1281.92 1282.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1400 6.4e-05 512 230 1450 268800 13.142 6.59414 95.3655 204.73 320.02 320.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1650 0.001024 2048 90 144 18200 1.65178 10.3737 52.0263 64.1043 64.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1600 0.000256 4096 170 4224 73360 13.9528 417.706 419.025 850.73 850.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 350 6.4e-05 2048 90 864 89600 93.6806 27.7504 345.775 817.899 1285.3 1285.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1400 6.4e-05 512 230 1440 268800 13.152 6.58659 93.7404 204.605 318.269 318.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1650 0.001024 2048 90 128 18560 1.66182 9.00096 52.3739 63.0894 63.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1600 0.000256 4096 170 4192 73472 13.986 475.003 419.011 908.046 908.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 350 6.4e-05 2048 90 864 106496 91.6858 28.2757 395.15 836.097 1351.4 1351.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1400 6.4e-05 512 230 1440 278528 13.1639 6.7073 109.454 209.141 338.656 338.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1650 0.001024 2048 90 128 18240 1.66269 13.0905 52.4629 67.2691 67.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1600 0.000256 4096 170 4192 72960 13.9704 718.643 418.154 1150.81 1150.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 350 6.4e-05 2048 90 864 92160 93.4548 27.9272 495.283 826.028 1442.88 1443.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1400 6.4e-05 512 230 1440 261120 13.8179 6.62733 155.571 206.646 382.855 383.01
