// Seed: 3619659380
module module_0 (
    output tri0  id_0,
    output wor   id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  tri   id_4
);
  logic [-1 : -1] id_6;
endmodule
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    input wire id_4,
    input uwire id_5,
    output wor id_6,
    input tri0 id_7,
    input tri id_8,
    output tri1 id_9,
    input wire id_10,
    output wire id_11,
    input tri id_12,
    input tri1 id_13,
    output logic id_14,
    input tri0 id_15,
    input supply1 id_16,
    input uwire id_17,
    input wor id_18,
    input supply0 id_19,
    output tri0 id_20,
    output supply0 id_21,
    input wor id_22,
    input tri1 id_23,
    input supply0 id_24,
    input tri1 id_25,
    input tri1 id_26,
    input wor module_1,
    input supply1 id_28,
    input wor id_29,
    output wire id_30,
    input uwire id_31,
    input supply0 id_32,
    input tri0 id_33,
    output tri0 id_34,
    input wire id_35,
    output wand id_36
);
  wire id_38, id_39, id_40;
  module_0 modCall_1 (
      id_6,
      id_30,
      id_36,
      id_4,
      id_33
  );
  assign modCall_1.id_1 = 0;
  always @(posedge {id_39,
    -1
  })
  begin : LABEL_0
    id_14 = id_4 != 1;
  end
endmodule
