
---------- Begin Simulation Statistics ----------
final_tick                                59228018500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142076                       # Simulator instruction rate (inst/s)
host_mem_usage                                 721796                       # Number of bytes of host memory used
host_op_rate                                   143671                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   703.85                       # Real time elapsed on the host
host_tick_rate                               84148856                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122355                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059228                       # Number of seconds simulated
sim_ticks                                 59228018500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122355                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.184560                       # CPI: cycles per instruction
system.cpu.discardedOps                        957456                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2690619                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.844195                       # IPC: instructions per cycle
system.cpu.numCycles                        118456037                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111255     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138347     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383147      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122355                       # Class of committed instruction
system.cpu.tickCycles                       115765418                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           20                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5799                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          226                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        20608                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        43744                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              4                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6510453                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5100688                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            345877                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4087919                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4081918                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.853202                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  313249                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          674708                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102862                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           571846                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        34897                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43844263                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43844263                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43852845                       # number of overall hits
system.cpu.dcache.overall_hits::total        43852845                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        25635                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          25635                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        25749                       # number of overall misses
system.cpu.dcache.overall_misses::total         25749                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    780957000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    780957000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    780957000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    780957000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43869898                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43869898                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43878594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43878594                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000584                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000584                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000587                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000587                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30464.482153                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30464.482153                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30329.605033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30329.605033                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          332                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   110.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18299                       # number of writebacks
system.cpu.dcache.writebacks::total             18299                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4358                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4358                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        21277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        21277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        21379                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21379                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    547356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    547356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    554879500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    554879500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000485                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000485                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000487                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000487                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25725.243220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25725.243220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25954.417887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25954.417887                       # average overall mshr miss latency
system.cpu.dcache.replacements                  19332                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37540360                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37540360                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    114497000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    114497000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37545007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37545007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24638.906822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24638.906822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4538                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4538                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    104513000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    104513000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23030.630234                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23030.630234                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6303903                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6303903                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        20988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    666460000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    666460000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003318                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003318                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31754.335811                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31754.335811                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4249                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4249                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    442843000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    442843000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002647                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002647                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26455.761993                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26455.761993                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8582                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8582                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          114                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          114                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8696                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8696                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013109                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013109                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          102                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          102                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7523500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7523500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011730                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011730                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 73759.803922                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73759.803922                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  59228018500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2015.901185                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43874556                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21380                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2052.130776                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2015.901185                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          715                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          585                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         351052788                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        351052788                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59228018500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59228018500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59228018500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48898239                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40555788                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6265768                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     17138781                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17138781                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17138781                       # number of overall hits
system.cpu.icache.overall_hits::total        17138781                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1772                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1772                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1772                       # number of overall misses
system.cpu.icache.overall_misses::total          1772                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    110683000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    110683000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    110683000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    110683000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17140553                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17140553                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17140553                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17140553                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000103                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000103                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000103                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000103                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62462.189616                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62462.189616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62462.189616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62462.189616                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1260                       # number of writebacks
system.cpu.icache.writebacks::total              1260                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1772                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1772                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1772                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1772                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    108911000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108911000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    108911000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108911000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000103                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000103                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61462.189616                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61462.189616                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61462.189616                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61462.189616                       # average overall mshr miss latency
system.cpu.icache.replacements                   1260                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17138781                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17138781                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1772                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1772                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    110683000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    110683000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17140553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17140553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000103                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000103                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62462.189616                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62462.189616                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    108911000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108911000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61462.189616                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61462.189616                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  59228018500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.742622                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17140553                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1772                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9672.998307                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.742622                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          68563984                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         68563984                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59228018500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59228018500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59228018500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  59228018500                       # Cumulative time (in ticks) in various power states
system.cpu.thread28265.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread28265.numOps               101122355                       # Number of Ops committed
system.cpu.thread28265.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  454                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16909                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17363                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 454                       # number of overall hits
system.l2.overall_hits::.cpu.data               16909                       # number of overall hits
system.l2.overall_hits::total                   17363                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1318                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4471                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5789                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1318                       # number of overall misses
system.l2.overall_misses::.cpu.data              4471                       # number of overall misses
system.l2.overall_misses::total                  5789                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    101415500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    345144500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        446560000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    101415500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    345144500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       446560000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            21380                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                23152                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           21380                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               23152                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.743792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.209121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.250043                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.743792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.209121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.250043                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76946.509863                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77196.264818                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77139.402315                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76946.509863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77196.264818                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77139.402315                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5779                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5779                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     88124500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    300019500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    388144000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     88124500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    300019500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    388144000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.742664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.208746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.249611                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.742664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.208746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.249611                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66963.905775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67223.728434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67164.561343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66963.905775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67223.728434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67164.561343                       # average overall mshr miss latency
system.l2.replacements                             24                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18299                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18299                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1209                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1209                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1209                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1209                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             13070                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13070                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3669                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    280499000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     280499000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.219189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.219189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76451.076588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76451.076588                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    243809000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    243809000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.219189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.219189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66451.076588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66451.076588                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    101415500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    101415500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.743792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.743792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76946.509863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76946.509863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     88124500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     88124500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.742664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.742664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66963.905775                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66963.905775                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     64645500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     64645500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4641                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4641                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.172808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.172808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80605.361596                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80605.361596                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     56210500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     56210500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.171084                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.171084                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70794.080605                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70794.080605                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  59228018500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5542.613478                       # Cycle average of tags in use
system.l2.tags.total_refs                       43508                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5779                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.528638                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1289.013510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4253.599968                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.157350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.519238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.676589                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5755                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5754                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.702515                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    353923                       # Number of tag accesses
system.l2.tags.data_accesses                   353923                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59228018500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000575500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26760                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5779                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5779                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5779                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  369856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      6.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   55983820000                       # Total gap between requests
system.mem_ctrls.avgGap                    9685782.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        84224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       285632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1422029.676714577246                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4822582.406669572927                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1316                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4463                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks            1                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     34250500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    116667000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26026.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26140.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        84224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       285632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        369856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        84224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        84224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total           64                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1316                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4463                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5779                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total             1                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1422030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4822582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          6244612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1422030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1422030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks         1081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total            1081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks         1081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1422030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4822582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         6245693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5779                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                42561250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              28895000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          150917500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7364.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26114.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4554                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1225                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   301.923265                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   200.969571                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   294.470652                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          314     25.63%     25.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          416     33.96%     59.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          162     13.22%     72.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          126     10.29%     83.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           35      2.86%     85.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           16      1.31%     87.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           17      1.39%     88.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           16      1.31%     89.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          123     10.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1225                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                369856                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                6.244612                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  59228018500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4391100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2333925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       21112980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4674951840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1561357110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21428732160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27692879115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.563829                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  55695106250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1977560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1555352250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4355400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2314950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       20149080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4674951840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1624901850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21375220800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27701893920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.716034                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  55555459750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1977560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1694998750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  59228018500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2110                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               19                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3669                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3669                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2110                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        11578                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  11578                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       369920                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  369920                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5779                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5779    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5779                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  59228018500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             7027500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           30655500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18300                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1260                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16739                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1772                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4641                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4804                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        62092                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 66896                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       194048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2539456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                2733504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              24                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            23176                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010614                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.102480                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  22930     98.94%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    246      1.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              23176                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  59228018500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           41431000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2658998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          32073992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
