///////////////////////////////////////////////////////////////////////////////
//             Copyright ///////////////////////////////////
//                        All Rights Reserved
///////////////////////////////////////////////////////////////////////////////
// $Author:  $
//
//
// Description :
//          This file was generated by SV TB Gen Version 1.2
//            on 18 Dec 2023 13:08:26
//////////////////////////////////////////////////////////////////////////////
// This software contains concepts confidential to ////////////////
// /////////. and is only made available within the terms of a written
// agreement.
///////////////////////////////////////////////////////////////////////////////

interface dut_if();

  logic rst;
  logic clk;
  logic rxs;
  logic txs;

  modport dut_conn(
    input rst,
    input clk,
    input rxs,
    output txs
  );

  modport tb_conn(
    output rst,
    output clk,
    output rxs,
    input txs
  );

endinterface
