#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f9af5304160 .scope module, "tb_mux" "tb_mux" 2 1;
 .timescale 0 0;
v0x7f9af53147d0_0 .var "D", 3 0;
v0x7f9af5314880_0 .net "Y", 0 0, v0x7f9af5314620_0;  1 drivers
v0x7f9af5314930_0 .var "sel", 1 0;
S_0x7f9af53042e0 .scope module, "uut" "mux" 2 6, 3 1 0, S_0x7f9af5304160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 1 "Y";
v0x7f9af5304560_0 .net "D", 3 0, v0x7f9af53147d0_0;  1 drivers
v0x7f9af5314620_0 .var "Y", 0 0;
v0x7f9af53146c0_0 .net "sel", 1 0, v0x7f9af5314930_0;  1 drivers
E_0x7f9af5304500 .event anyedge, v0x7f9af53146c0_0, v0x7f9af5304560_0;
    .scope S_0x7f9af53042e0;
T_0 ;
    %wait E_0x7f9af5304500;
    %load/vec4 v0x7f9af53146c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x7f9af5304560_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7f9af5314620_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x7f9af5304560_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7f9af5314620_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7f9af5304560_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7f9af5314620_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7f9af5304560_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7f9af5314620_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9af5304160;
T_1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9af53147d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9af5314930_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 15 "$display", "Test 1: sel = %b, D = %b, Y = %b (Expected: %b)", v0x7f9af5314930_0, v0x7f9af53147d0_0, v0x7f9af5314880_0, &PV<v0x7f9af53147d0_0, 0, 1> {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9af5314930_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 18 "$display", "Test 1: sel = %b, D = %b, Y = %b (Expected: %b)", v0x7f9af5314930_0, v0x7f9af53147d0_0, v0x7f9af5314880_0, &PV<v0x7f9af53147d0_0, 1, 1> {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9af5314930_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 21 "$display", "Test 1: sel = %b, D = %b, Y = %b (Expected: %b)", v0x7f9af5314930_0, v0x7f9af53147d0_0, v0x7f9af5314880_0, &PV<v0x7f9af53147d0_0, 2, 1> {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9af5314930_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 24 "$display", "Test 1: sel = %b, D = %b, Y = %b (Expected: %b)", v0x7f9af5314930_0, v0x7f9af53147d0_0, v0x7f9af5314880_0, &PV<v0x7f9af53147d0_0, 3, 1> {0 0 0};
    %vpi_call 2 26 "$display", "\012 Sim over!" {0 0 0};
    %vpi_call 2 28 "$stop" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "mux.v";
