$ Start of Compile
#Tue Nov 07 18:47:56 2006

Synplicity VHDL Compiler, version 3.4.1, Build 137R, built Apr  7 2006
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

@N:"D:\Designs\GA_eval\vhd\top_ga_tsp.vhd":50:7:50:12|Top entity is set to ga_tsp.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 07 18:47:56 2006

$ Start of Compile
#Sat Nov 18 23:18:46 2006

Synplicity VHDL Compiler, version 3.4.1, Build 137R, built Apr  7 2006
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

@I:: "D:\Designs\GA_eval\vhd\arith_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\dhga_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\rom_pkg.vhd"
@I:: "D:\Designs\GA_eval\vhd\init_generation_rom_p.vhd"
@I:: "D:\Designs\GA_eval\vhd\coordinates_rom_p.vhd"
@I:: "D:\Designs\GA_eval\vhd\delay_regs.vhd"
@I:: "D:\Designs\GA_eval\vhd\rng_128.vhd"
@I:: "D:\Designs\GA_eval\vhd\spram.vhd"
@I:: "D:\Designs\GA_eval\vhd\srom.vhd"
@I:: "D:\Designs\GA_eval\vhd\crossover_TSP.vhd"
@I:: "D:\Designs\GA_eval\vhd\control_tsp.vhd"
@I:: "D:\Designs\GA_eval\vhd\selection.vhd"
@I:: "D:\Designs\GA_eval\vhd\mutation_tsp.vhd"
@I:: "D:\Designs\GA_eval\vhd\fitness_calc_TSP.vhd"
@I:: "D:\Designs\GA_eval\vhd\fix_elite_tsp.vhd"
@I:: "D:\Designs\GA_eval\vhd\top_fit_eval_tsp.vhd"
@I:: "D:\Designs\GA_eval\vhd\top_ga_tsp.vhd"
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 18 23:18:47 2006

