# vsim -c -coverage test_toplevel -do "run 1000ns; coverage report -memory -cvg -details -file coverage_rep.txt;exit" 
# Start time: 20:18:41 on Apr 11,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: test-toplevel.sv(40): (vopt-2244) Variable 'cg_mult' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: test-toplevel.sv(41): (vopt-2244) Variable 'cg_add' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Warning: test-toplevel.sv(19): (vopt-2958) Implicit wire 'clk' does not have any driver.
# ** Note: (vopt-143) Recognized 1 FSM in module "ex1_1(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Sim
# //  Version 2021.4_2 linux Dec  4 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_toplevel(fast)
# Loading work.toplevel_property(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(behavioral)#1
# run 1000ns
#          5  rst=0 clk=1 validi=1 DIN=1 valido=x DOUT=x
#         15  rst=1 clk=1 validi=1 DIN=1 valido=0 DOUT=1
#         25  rst=0 clk=1 validi=1 DIN=1 valido=0 DOUT=x
#         35  rst=0 clk=1 validi=0 DIN=2 valido=0 DOUT=1
#         45  rst=0 clk=1 validi=1 DIN=3 valido=0 DOUT=2
#         55  rst=0 clk=1 validi=0 DIN=4 valido=0 DOUT=3
#         65  rst=0 clk=1 validi=1 DIN=5 valido=0 DOUT=4
#         75  rst=0 clk=1 validi=1 DIN=6 valido=0 DOUT=5
#         85  rst=0 clk=1 validi=0 DIN=7 valido=0 DOUT=6
#         95  rst=0 clk=1 validi=0 DIN=8 valido=0 DOUT=7
#        105  rst=0 clk=1 validi=1 DIN=9 valido=0 DOUT=8
#        115  rst=0 clk=1 validi=1 DIN=10 valido=0 DOUT=9
#        125  rst=0 clk=1 validi=1 DIN=11 valido=0 DOUT=10
#        135  rst=0 clk=1 validi=0 DIN=12 valido=1 DOUT=11
#        145  rst=0 clk=1 validi=1 DIN=13 valido=1 DOUT=11
#        155  rst=0 clk=1 validi=1 DIN=14 valido=0 DOUT=13
#        165  rst=0 clk=1 validi=1 DIN=15 valido=0 DOUT=14
#        175  rst=0 clk=1 validi=1 DIN=16 valido=1 DOUT=15
#        185  rst=0 clk=1 validi=1 DIN=17 valido=1 DOUT=15
#        195  rst=0 clk=1 validi=0 DIN=18 valido=1 DOUT=15
#        205  rst=0 clk=1 validi=1 DIN=19 valido=1 DOUT=15
#        215  rst=0 clk=1 validi=1 DIN=20 valido=0 DOUT=19
#        225  rst=0 clk=1 validi=1 DIN=21 valido=0 DOUT=20
#        235  rst=0 clk=1 validi=1 DIN=22 valido=1 DOUT=21
#        245  rst=0 clk=1 validi=0 DIN=23 valido=1 DOUT=21
#        255  rst=0 clk=1 validi=0 DIN=24 valido=1 DOUT=21
#        265  rst=0 clk=1 validi=1 DIN=25 valido=0 DOUT=24
#        275  rst=0 clk=1 validi=1 DIN=26 valido=0 DOUT=25
#        285  rst=0 clk=1 validi=1 DIN=27 valido=0 DOUT=26
#        295  rst=0 clk=1 validi=1 DIN=28 valido=1 DOUT=27
#        305  rst=0 clk=1 validi=1 DIN=29 valido=1 DOUT=27
#        315  rst=0 clk=1 validi=1 DIN=30 valido=1 DOUT=27
#        325  rst=0 clk=1 validi=0 DIN=31 valido=1 DOUT=27
# Coverage (cg_add) = 2.50 %
# Coverage (cg_mult) = 2.50 %
#        335  rst=0 clk=1 validi=0 DIN=31 valido=1 DOUT=27
# ** Note: Data structure takes 5265256 bytes of memory
#          Process time 0.03 seconds
#          $finish    : test-toplevel.sv(64)
#    Time: 335 ns  Iteration: 1  Instance: /test_toplevel
# End time: 20:18:42 on Apr 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
