{
   "ActiveEmotionalView":"Color Coded",
   "Addressing View_Layers":"/axi_timebase_wdt_0_wdt_reset:false|/reset_rtl_0_1:false|/clk_wiz_1_clk_out1:false|/axi_timer_0_interrupt:false|/rst_clk_wiz_1_100M_mb_reset:false|/axi_timebase_wdt_0_wdt_interrupt:false|/clk_wiz_1_clk_out2:false|/rst_clk_wiz_1_100M_peripheral_reset:false|/fit_timer_0_Interrupt:false|/clk_100MHz_1:false|/mdm_1_debug_sys_rst:false|/rst_clk_wiz_1_100M_peripheral_aresetn:false|/rst_clk_wiz_1_100M_bus_struct_reset:false|",
   "Addressing View_ScaleFactor":"0.574419",
   "Addressing View_TopLeft":"-124,0",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 10 -x 3450 -y 1450 -defaultsOSRD
preplace port uart_rtl_0 -pg 1 -lvl 10 -x 3450 -y 1320 -defaultsOSRD
preplace port Pmod_out_0 -pg 1 -lvl 10 -x 3450 -y 1000 -defaultsOSRD
preplace port PmodOLEDrgb_out_0 -pg 1 -lvl 10 -x 3450 -y 830 -defaultsOSRD
preplace port gpio_rtl_1 -pg 1 -lvl 10 -x 3450 -y 1480 -defaultsOSRD
preplace port sysreset_n -pg 1 -lvl 0 -x -150 -y 1230 -defaultsOSRD
preplace port sysclk -pg 1 -lvl 0 -x -150 -y 1320 -defaultsOSRD
preplace port RGB2_Red_0 -pg 1 -lvl 10 -x 3450 -y 140 -defaultsOSRD
preplace port RGB1_Blue_0 -pg 1 -lvl 10 -x 3450 -y 110 -defaultsOSRD
preplace port RGB1_Green_0 -pg 1 -lvl 10 -x 3450 -y 80 -defaultsOSRD
preplace port RGB1_Red_0 -pg 1 -lvl 10 -x 3450 -y 50 -defaultsOSRD
preplace port dp_0 -pg 1 -lvl 10 -x 3450 -y 260 -defaultsOSRD
preplace port RGB2_Blue_0 -pg 1 -lvl 10 -x 3450 -y 200 -defaultsOSRD
preplace port RGB2_Green_0 -pg 1 -lvl 10 -x 3450 -y 170 -defaultsOSRD
preplace port btnC_0 -pg 1 -lvl 0 -x -150 -y 200 -defaultsOSRD
preplace port btnL_0 -pg 1 -lvl 0 -x -150 -y 170 -defaultsOSRD
preplace port btnR_0 -pg 1 -lvl 0 -x -150 -y 140 -defaultsOSRD
preplace port btnD_0 -pg 1 -lvl 0 -x -150 -y 110 -defaultsOSRD
preplace port btnU_0 -pg 1 -lvl 0 -x -150 -y 80 -defaultsOSRD
preplace portBus seg_0 -pg 1 -lvl 10 -x 3450 -y 230 -defaultsOSRD
preplace portBus sw_0 -pg 1 -lvl 0 -x -150 -y 230 -defaultsOSRD
preplace portBus an_0 -pg 1 -lvl 10 -x 3450 -y 290 -defaultsOSRD
preplace portBus led_0 -pg 1 -lvl 10 -x 3450 -y 20 -defaultsOSRD
preplace portBus dina_0 -pg 1 -lvl 0 -x -150 -y 340 -defaultsOSRD
preplace portBus wea_0 -pg 1 -lvl 0 -x -150 -y 370 -defaultsOSRD
preplace portBus signal_waveform_0 -pg 1 -lvl 10 -x 3450 -y 510 -defaultsOSRD
preplace portBus addra_0 -pg 1 -lvl 0 -x -150 -y 310 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 6 -x 1960 -y 1180 -swap {0 1 2 3 16 5 6 7 8 9 10 11 12 13 14 15 25 17 18 19 20 21 22 23 24 4 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 56 55} -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 2950 -y 1470 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22} -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 8 -x 2950 -y 1330 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21 23} -defaultsOSRD
preplace inst axi_timebase_wdt_0 -pg 1 -lvl 8 -x 2950 -y 1170 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 18 20 22 23 21} -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 8 -x 2950 -y 650 -defaultsOSRD
preplace inst PmodENC_0 -pg 1 -lvl 8 -x 2950 -y 1020 -defaultsOSRD
preplace inst PmodOLEDrgb_0 -pg 1 -lvl 8 -x 2950 -y 850 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 68 65 66 67} -defaultsOSRD
preplace inst nexys4io_0 -pg 1 -lvl 8 -x 2950 -y 150 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 7 -x 2490 -y 1210 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 7 -x 2490 -y 720 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 5 -x 1080 -y 1160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 25 24 22 26 23} -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 5 -x 1080 -y 1410 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x -30 -y 1320 -swap {0 2 1 4 3} -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 280 -y 1290 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 9 -x 3290 -y 370 -defaultsOSRD
preplace inst fit_timer_0 -pg 1 -lvl 3 -x 590 -y 1190 -swap {1 0 2} -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 4 -x 800 -y 1210 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 6 -x 1960 -y 810 -defaultsOSRD
preplace inst signal_generator_0 -pg 1 -lvl 8 -x 2950 -y 450 -defaultsOSRD
preplace netloc clk_wiz_1_locked 1 1 1 N 1330
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 4 480 1300 NJ 1300 920 1280 1240
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 5 470J 1290 NJ 1290 NJ 1290 NJ 1290 2210
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 6 NJ 1330 NJ 1330 910 900 1230J 900 2240 350 2760
preplace netloc mdm_1_debug_sys_rst 1 1 5 100 1490 NJ 1490 NJ 1490 NJ 1490 1230
preplace netloc reset_rtl_0_1 1 0 2 NJ 1230 70J
preplace netloc clk_100MHz_1 1 0 1 NJ 1320
preplace netloc axi_timebase_wdt_0_wdt_reset 1 1 8 90 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 NJ 1550 3110
preplace netloc axi_timer_0_generateout0 1 7 2 2790 0 3110
preplace netloc clk_wiz_1_clk_out2 1 1 7 60J 1030 NJ 1030 NJ 1030 NJ 1030 NJ 1030 2200J 1090 2790
preplace netloc clk_wiz_1_clk_out1 1 1 8 80 1190 490 1310 NJ 1310 930 1270 1220 720 2220 360 2730 300 3170
preplace netloc nexys4io_0_seg 1 8 2 NJ 200 3420J
preplace netloc sw_0_1 1 0 8 -120J 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ
preplace netloc nexys4io_0_RGB2_Red 1 8 2 NJ 140 NJ
preplace netloc nexys4io_0_RGB1_Blue 1 8 2 3160J 110 NJ
preplace netloc nexys4io_0_RGB1_Green 1 8 2 3170J 80 NJ
preplace netloc nexys4io_0_RGB1_Red 1 8 2 3160J 50 NJ
preplace netloc nexys4io_0_dp 1 8 2 NJ 220 3410J
preplace netloc nexys4io_0_RGB2_Blue 1 8 2 NJ 180 3430J
preplace netloc nexys4io_0_RGB2_Green 1 8 2 NJ 160 3430J
preplace netloc btnC_0_1 1 0 8 -130J 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ
preplace netloc btnL_0_1 1 0 8 -130J 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ
preplace netloc btnR_0_1 1 0 8 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ
preplace netloc btnD_0_1 1 0 8 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 2790J
preplace netloc nexys4io_0_an 1 8 2 3160J 230 3400J
preplace netloc btnU_0_1 1 0 8 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 2760J
preplace netloc nexys4io_0_led 1 8 2 3140J 20 NJ
preplace netloc signal_generator_0_addr 1 8 1 3180 410n
preplace netloc dina_0_1 1 0 9 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 2720J 330 3150J
preplace netloc wea_0_1 1 0 9 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 2190J 320 NJ 320 3160J
preplace netloc blk_mem_gen_0_doutb 1 7 2 2790 340 3140J
preplace netloc signal_generator_0_signal_waveform 1 8 2 3160J 510 NJ
preplace netloc addra_0_1 1 0 9 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ
preplace netloc rst_clk_wiz_1_100M_peripheral_reset 1 2 1 460 1180n
preplace netloc microblaze_0_intr 1 4 1 900 1130n
preplace netloc axi_timer_0_interrupt 1 3 6 690 -20 NJ -20 NJ -20 NJ -20 NJ -20 3130
preplace netloc axi_timebase_wdt_0_wdt_interrupt 1 3 6 700 -10 NJ -10 NJ -10 NJ -10 NJ -10 3120
preplace netloc fit_timer_0_Interrupt 1 3 1 N 1190
preplace netloc axi_dynclk_0_PXL_CLK_O 1 6 2 2210J 380 2770
preplace netloc axi_dynclk_0_LOCKED_O 1 6 2 2200 370 2780J
preplace netloc microblaze_0_axi_periph_M03_AXI 1 7 1 2720 670n
preplace netloc PmodOLEDrgb_0_PmodOLEDrgb_out 1 8 2 3170J 830 NJ
preplace netloc axi_gpio_0_GPIO2 1 8 2 NJ 1480 NJ
preplace netloc microblaze_0_axi_periph_M10_AXI 1 7 1 2750 400n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 7 1 2740 600n
preplace netloc microblaze_0_axi_periph_M08_AXI 1 7 1 2710 770n
preplace netloc microblaze_0_axi_periph_M07_AXI 1 7 1 2690 750n
preplace netloc microblaze_0_axi_periph_M02_AXI 1 7 1 2700 650n
preplace netloc axi_gpio_0_GPIO 1 8 2 3150J 1450 NJ
preplace netloc axi_uartlite_0_UART 1 8 2 NJ 1320 NJ
preplace netloc microblaze_0_mdm_axi 1 4 4 940 1050 1230J 1080 NJ 1080 2660
preplace netloc microblaze_0_axi_periph_M05_AXI 1 7 1 2680 710n
preplace netloc microblaze_0_axi_periph_M06_AXI 1 7 1 2710 60n
preplace netloc microblaze_0_dlmb_1 1 6 1 N 1180
preplace netloc microblaze_0_ilmb_1 1 6 1 N 1200
preplace netloc PmodENC_0_Pmod_out 1 8 2 3170J 1000 NJ
preplace netloc microblaze_0_debug 1 5 1 1230 1170n
preplace netloc microblaze_0_intc_axi 1 4 4 930 1040 NJ 1040 2190J 1060 2650
preplace netloc microblaze_0_axi_periph_M09_AXI 1 7 1 2670 790n
preplace netloc microblaze_0_axi_dp 1 6 1 2230 440n
preplace netloc microblaze_0_interrupt 1 5 1 1230 1150n
preplace netloc microblaze_0_axi_periph_M11_AXI 1 5 3 1240 1070 NJ 1070 2640
levelinfo -pg 1 -150 -30 280 590 800 1080 1960 2490 2950 3290 3450
pagesize -pg 1 -db -bbox -sgen -300 -140 3660 1560
",
   "Color Coded_ScaleFactor":"0.637991",
   "Color Coded_TopLeft":"1951,194",
   "Default View_ScaleFactor":"0.316667",
   "Default View_TopLeft":"-344,0",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/axi_timebase_wdt_0_wdt_reset:false|/reset_rtl_0_1:false|/clk_wiz_1_clk_out1:false|/axi_timer_0_interrupt:false|/rst_clk_wiz_1_100M_mb_reset:false|/axi_timebase_wdt_0_wdt_interrupt:false|/clk_wiz_1_clk_out2:false|/rst_clk_wiz_1_100M_peripheral_reset:false|/fit_timer_0_Interrupt:false|/clk_100MHz_1:false|/mdm_1_debug_sys_rst:false|/rst_clk_wiz_1_100M_peripheral_aresetn:false|/rst_clk_wiz_1_100M_bus_struct_reset:false|",
   "Interfaces View_ScaleFactor":"0.574419",
   "Interfaces View_TopLeft":"-174,0",
   "No Loops_Layers":"/axi_timebase_wdt_0_wdt_reset:true|/reset_rtl_0_1:true|/clk_wiz_1_clk_out1:true|/axi_timer_0_interrupt:true|/rst_clk_wiz_1_100M_mb_reset:true|/axi_timebase_wdt_0_wdt_interrupt:true|/clk_wiz_1_clk_out2:true|/rst_clk_wiz_1_100M_peripheral_reset:true|/fit_timer_0_Interrupt:true|/clk_100MHz_1:true|/mdm_1_debug_sys_rst:true|/rst_clk_wiz_1_100M_peripheral_aresetn:true|/rst_clk_wiz_1_100M_bus_struct_reset:true|",
   "No Loops_ScaleFactor":"0.228704",
   "No Loops_TopLeft":"-1146,0",
   "Reduced Jogs_Layers":"/axi_timebase_wdt_0_wdt_reset:true|/reset_rtl_0_1:true|/clk_wiz_1_clk_out1:true|/axi_timer_0_interrupt:true|/rst_clk_wiz_1_100M_mb_reset:true|/axi_timebase_wdt_0_wdt_interrupt:true|/clk_wiz_1_clk_out2:true|/rst_clk_wiz_1_100M_peripheral_reset:true|/fit_timer_0_Interrupt:true|/clk_100MHz_1:true|/mdm_1_debug_sys_rst:true|/rst_clk_wiz_1_100M_peripheral_aresetn:true|/rst_clk_wiz_1_100M_bus_struct_reset:true|",
   "Reduced Jogs_ScaleFactor":"0.2375",
   "Reduced Jogs_TopLeft":"-981,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 10 -x 3040 -y 1460 -defaultsOSRD
preplace port uart_rtl_0 -pg 1 -lvl 10 -x 3040 -y 1330 -defaultsOSRD
preplace port Pmod_out_0 -pg 1 -lvl 10 -x 3040 -y 1000 -defaultsOSRD
preplace port PmodOLEDrgb_out_0 -pg 1 -lvl 10 -x 3040 -y 830 -defaultsOSRD
preplace port gpio_rtl_1 -pg 1 -lvl 10 -x 3040 -y 1490 -defaultsOSRD
preplace port sysreset_n -pg 1 -lvl 0 -x -20 -y 1240 -defaultsOSRD
preplace port sysclk -pg 1 -lvl 0 -x -20 -y 1330 -defaultsOSRD
preplace port RGB2_Red_0 -pg 1 -lvl 10 -x 3040 -y 140 -defaultsOSRD
preplace port RGB1_Blue_0 -pg 1 -lvl 10 -x 3040 -y 110 -defaultsOSRD
preplace port RGB1_Green_0 -pg 1 -lvl 10 -x 3040 -y 80 -defaultsOSRD
preplace port RGB1_Red_0 -pg 1 -lvl 10 -x 3040 -y 50 -defaultsOSRD
preplace port dp_0 -pg 1 -lvl 10 -x 3040 -y 260 -defaultsOSRD
preplace port RGB2_Blue_0 -pg 1 -lvl 10 -x 3040 -y 200 -defaultsOSRD
preplace port RGB2_Green_0 -pg 1 -lvl 10 -x 3040 -y 170 -defaultsOSRD
preplace port btnC_0 -pg 1 -lvl 0 -x -20 -y 200 -defaultsOSRD
preplace port btnL_0 -pg 1 -lvl 0 -x -20 -y 170 -defaultsOSRD
preplace port btnR_0 -pg 1 -lvl 0 -x -20 -y 140 -defaultsOSRD
preplace port btnD_0 -pg 1 -lvl 0 -x -20 -y 110 -defaultsOSRD
preplace port btnU_0 -pg 1 -lvl 0 -x -20 -y 80 -defaultsOSRD
preplace portBus seg_0 -pg 1 -lvl 10 -x 3040 -y 230 -defaultsOSRD
preplace portBus sw_0 -pg 1 -lvl 0 -x -20 -y 230 -defaultsOSRD
preplace portBus an_0 -pg 1 -lvl 10 -x 3040 -y 290 -defaultsOSRD
preplace portBus led_0 -pg 1 -lvl 10 -x 3040 -y 20 -defaultsOSRD
preplace portBus dina_0 -pg 1 -lvl 0 -x -20 -y 340 -defaultsOSRD
preplace portBus wea_0 -pg 1 -lvl 0 -x -20 -y 370 -defaultsOSRD
preplace portBus signal_waveform_0 -pg 1 -lvl 10 -x 3040 -y 510 -defaultsOSRD
preplace portBus addra_0 -pg 1 -lvl 0 -x -20 -y 310 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 6 -x 1670 -y 1180 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 2560 -y 1480 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 8 -x 2560 -y 1340 -defaultsOSRD
preplace inst axi_timebase_wdt_0 -pg 1 -lvl 8 -x 2560 -y 1150 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 8 -x 2560 -y 630 -defaultsOSRD
preplace inst PmodENC_0 -pg 1 -lvl 8 -x 2560 -y 1000 -defaultsOSRD
preplace inst PmodOLEDrgb_0 -pg 1 -lvl 8 -x 2560 -y 830 -defaultsOSRD
preplace inst nexys4io_0 -pg 1 -lvl 8 -x 2560 -y 150 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 7 -x 2140 -y 1190 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 7 -x 2140 -y 720 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 5 -x 1250 -y 1170 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 5 -x 1250 -y 1460 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 110 -y 1330 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 410 -y 1320 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 9 -x 2880 -y 370 -defaultsOSRD
preplace inst fit_timer_0 -pg 1 -lvl 3 -x 730 -y 1240 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 4 -x 960 -y 1250 -defaultsOSRD
preplace inst signal_generator_0 -pg 1 -lvl 8 -x 2560 -y 450 -defaultsOSRD
preplace netloc clk_wiz_1_locked 1 1 1 N 1360
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 4 610 1310 840J 1170 1080 1280 1420
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 5 590J 1350 NJ 1350 NJ 1350 NJ 1350 1920
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 6 610J 1370 NJ 1370 1070 980 NJ 980 1920 400 2390
preplace netloc mdm_1_debug_sys_rst 1 1 5 230 1420 NJ 1420 NJ 1420 1100J 1380 1390
preplace netloc reset_rtl_0_1 1 0 2 NJ 1240 210J
preplace netloc clk_100MHz_1 1 0 1 NJ 1330
preplace netloc axi_timebase_wdt_0_wdt_reset 1 1 8 230 1220 620J 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 2300J 1250 2720
preplace netloc axi_timer_0_generateout0 1 7 2 2400 300 2730
preplace netloc clk_wiz_1_clk_out2 1 1 7 220J 1050 NJ 1050 NJ 1050 NJ 1050 NJ 1050 NJ 1050 2400
preplace netloc clk_wiz_1_clk_out1 1 1 8 200 1210 630 1170 830J 1360 1090 1290 1410 1270 1910 390 2380 330 2760
preplace netloc nexys4io_0_seg 1 8 2 NJ 200 3010J
preplace netloc sw_0_1 1 0 8 10J 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ
preplace netloc nexys4io_0_RGB2_Red 1 8 2 NJ 140 NJ
preplace netloc nexys4io_0_RGB1_Blue 1 8 2 2730J 110 NJ
preplace netloc nexys4io_0_RGB1_Green 1 8 2 2770J 80 NJ
preplace netloc nexys4io_0_RGB1_Red 1 8 2 2730J 50 NJ
preplace netloc nexys4io_0_dp 1 8 2 NJ 220 3000J
preplace netloc nexys4io_0_RGB2_Blue 1 8 2 NJ 180 3020J
preplace netloc nexys4io_0_RGB2_Green 1 8 2 NJ 160 3020J
preplace netloc btnC_0_1 1 0 8 0J 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ
preplace netloc btnL_0_1 1 0 8 0J 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ
preplace netloc btnR_0_1 1 0 8 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ
preplace netloc btnD_0_1 1 0 8 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 2390J
preplace netloc nexys4io_0_an 1 8 2 2730J 230 2990J
preplace netloc btnU_0_1 1 0 8 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 2390J
preplace netloc nexys4io_0_led 1 8 2 2720J 20 NJ
preplace netloc signal_generator_0_addr 1 8 1 2770 410n
preplace netloc dina_0_1 1 0 9 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 2770J
preplace netloc wea_0_1 1 0 9 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 NJ 370 2370J 360 2750J
preplace netloc blk_mem_gen_0_doutb 1 7 2 2400 350 2740J
preplace netloc signal_generator_0_signal_waveform 1 8 2 2750J 510 NJ
preplace netloc addra_0_1 1 0 9 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ 310 NJ
preplace netloc rst_clk_wiz_1_100M_peripheral_reset 1 2 1 600 1250n
preplace netloc microblaze_0_intr 1 4 1 1060 1180n
preplace netloc axi_timer_0_interrupt 1 3 6 860 320 NJ 320 NJ 320 NJ 320 NJ 320 2720
preplace netloc axi_timebase_wdt_0_wdt_interrupt 1 3 6 860 1330 1080J 1320 NJ 1320 NJ 1320 2310J 1260 2760
preplace netloc fit_timer_0_Interrupt 1 3 1 850 1230n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 7 1 2360 680n
preplace netloc PmodOLEDrgb_0_PmodOLEDrgb_out 1 8 2 NJ 830 NJ
preplace netloc axi_gpio_0_GPIO2 1 8 2 NJ 1490 NJ
preplace netloc microblaze_0_axi_periph_M10_AXI 1 7 1 2370 420n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 7 1 2350 580n
preplace netloc microblaze_0_axi_periph_M08_AXI 1 7 1 N 780
preplace netloc microblaze_0_axi_periph_M07_AXI 1 7 1 2330 760n
preplace netloc microblaze_0_axi_periph_M02_AXI 1 7 1 2340 660n
preplace netloc axi_gpio_0_GPIO 1 8 2 2740J 1460 NJ
preplace netloc axi_uartlite_0_UART 1 8 2 NJ 1330 NJ
preplace netloc microblaze_0_mdm_axi 1 4 4 1110 1330 NJ 1330 NJ 1330 2290
preplace netloc microblaze_0_axi_periph_M05_AXI 1 7 1 2320 720n
preplace netloc microblaze_0_axi_periph_M06_AXI 1 7 1 2310 60n
preplace netloc microblaze_0_dlmb_1 1 6 1 N 1160
preplace netloc microblaze_0_ilmb_1 1 6 1 N 1180
preplace netloc PmodENC_0_Pmod_out 1 8 2 NJ 1000 NJ
preplace netloc microblaze_0_debug 1 5 1 1400 1170n
preplace netloc microblaze_0_intc_axi 1 4 4 1090 1060 NJ 1060 NJ 1060 2300
preplace netloc microblaze_0_axi_periph_M09_AXI 1 7 1 N 800
preplace netloc microblaze_0_axi_dp 1 6 1 1900 460n
preplace netloc microblaze_0_interrupt 1 5 1 1390 1150n
levelinfo -pg 1 -20 110 410 730 960 1250 1670 2140 2560 2880 3040
pagesize -pg 1 -db -bbox -sgen -170 0 3250 1560
"
}
{
   "da_axi4_cnt":"11",
   "da_board_cnt":"7",
   "da_clkrst_cnt":"32",
   "da_mb_cnt":"1"
}
