Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Jun 10 10:37:14 2021
| Host         : imdea-System running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu28drffvg1517-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs                   |  78510 |     0 |    425280 | 18.46 |
|   LUT as Logic             |  64479 |     0 |    425280 | 15.16 |
|   LUT as Memory            |  14031 |     0 |    213600 |  6.57 |
|     LUT as Distributed RAM |   3332 |     0 |           |       |
|     LUT as Shift Register  |  10699 |     0 |           |       |
| CLB Registers              | 120550 |     0 |    850560 | 14.17 |
|   Register as Flip Flop    | 120549 |     0 |    850560 | 14.17 |
|   Register as Latch        |      0 |     0 |    850560 |  0.00 |
|   Register as AND/OR       |      1 |     0 |    850560 | <0.01 |
| CARRY8                     |   1660 |     0 |     53160 |  3.12 |
| F7 Muxes                   |   1010 |     0 |    212640 |  0.47 |
| F8 Muxes                   |      0 |     0 |    106320 |  0.00 |
| F9 Muxes                   |      0 |     0 |     53160 |  0.00 |
+----------------------------+--------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 1      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 125    |          Yes |           - |          Set |
| 550    |          Yes |           - |        Reset |
| 1519   |          Yes |         Set |            - |
| 118355 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Available | Util% |
+--------------------------------------------+--------+-------+-----------+-------+
| CLB                                        |  17798 |     0 |     53160 | 33.48 |
|   CLBL                                     |   8689 |     0 |           |       |
|   CLBM                                     |   9109 |     0 |           |       |
| LUT as Logic                               |  64479 |     0 |    425280 | 15.16 |
|   using O5 output only                     |   1135 |       |           |       |
|   using O6 output only                     |  40248 |       |           |       |
|   using O5 and O6                          |  23096 |       |           |       |
| LUT as Memory                              |  14031 |     0 |    213600 |  6.57 |
|   LUT as Distributed RAM                   |   3332 |     0 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |      4 |       |           |       |
|     using O5 and O6                        |   3328 |       |           |       |
|   LUT as Shift Register                    |  10699 |     0 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |   9572 |       |           |       |
|     using O5 and O6                        |   1127 |       |           |       |
| CLB Registers                              | 120550 |     0 |    850560 | 14.17 |
|   Register driven from within the CLB      |  58704 |       |           |       |
|   Register driven from outside the CLB     |  61846 |       |           |       |
|     LUT in front of the register is unused |  45822 |       |           |       |
|     LUT in front of the register is used   |  16024 |       |           |       |
| Unique Control Sets                        |   2789 |       |    106320 |  2.62 |
+--------------------------------------------+--------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  722 |     0 |      1080 | 66.85 |
|   RAMB36/FIFO*    |  708 |     0 |      1080 | 65.56 |
|     RAMB36E2 only |  708 |       |           |       |
|   RAMB18          |   28 |     0 |      2160 |  1.30 |
|     RAMB18E2 only |   28 |       |           |       |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  275 |     0 |      4272 |  6.44 |
|   DSP48E2 only |  275 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  134 |   134 |       347 | 38.62 |
| HPIOB_M          |   67 |    67 |       138 | 48.55 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |   16 |       |           |       |
|   BIDIR          |   48 |       |           |       |
| HPIOB_S          |   64 |    64 |       138 | 46.38 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |   21 |       |           |       |
|   BIDIR          |   40 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    3 |     3 |        23 | 13.04 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |   11 |    11 |       192 |  5.73 |
|   DIFFINBUF      |   11 |    11 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |   22 |     0 |        64 | 34.38 |
| BITSLICE_RX_TX   |  105 |   105 |       416 | 25.24 |
|   RXTX_BITSLICE  |  105 |   105 |           |       |
| BITSLICE_TX      |   22 |     0 |        64 | 34.38 |
| RIU_OR           |   11 |     0 |        32 | 34.38 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   10 |     0 |       696 |  1.44 |
|   BUFGCE             |    9 |     0 |       216 |  4.17 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       312 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    3 |     0 |        16 | 18.75 |
| MMCM                 |    2 |     1 |         8 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| FE              |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| HSADC           |    4 |     4 |         4 | 100.00 |
| HSDAC           |    2 |     2 |         4 |  50.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+--------+---------------------+
|     Ref Name     |  Used  | Functional Category |
+------------------+--------+---------------------+
| FDRE             | 118355 |            Register |
| LUT3             |  30281 |                 CLB |
| LUT6             |  18130 |                 CLB |
| LUT2             |  14132 |                 CLB |
| LUT4             |  12612 |                 CLB |
| LUT5             |  11289 |                 CLB |
| SRL16E           |   6234 |                 CLB |
| RAMD32           |   5624 |                 CLB |
| SRLC32E          |   5592 |                 CLB |
| CARRY8           |   1660 |                 CLB |
| FDSE             |   1519 |            Register |
| LUT1             |   1131 |                 CLB |
| RAMS32           |   1036 |                 CLB |
| MUXF7            |   1010 |                 CLB |
| RAMB36E2         |    708 |           Block Ram |
| FDCE             |    550 |            Register |
| DSP48E2          |    275 |          Arithmetic |
| FDPE             |    125 |            Register |
| RXTX_BITSLICE    |    105 |                 I/O |
| IBUFCTRL         |     84 |              Others |
| INBUF            |     73 |                 I/O |
| OBUFT_DCIEN      |     72 |                 I/O |
| OBUF             |     39 |                 I/O |
| RAMB18E2         |     28 |           Block Ram |
| TX_BITSLICE_TRI  |     22 |                 I/O |
| BITSLICE_CONTROL |     22 |                 I/O |
| OBUFT            |     16 |                 I/O |
| RIU_OR           |     11 |                 I/O |
| DIFFINBUF        |     11 |                 I/O |
| INV              |      9 |                 CLB |
| BUFGCE           |      9 |               Clock |
| HPIO_VREF        |      8 |                 I/O |
| HSADC            |      4 |            Advanced |
| PLLE4_ADV        |      3 |               Clock |
| MMCME4_ADV       |      2 |               Clock |
| HSDAC            |      2 |            Advanced |
| PS8              |      1 |            Advanced |
| BUFG_PS          |      1 |               Clock |
| BSCANE2          |      1 |       Configuration |
| AND2B1L          |      1 |              Others |
+------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0        |    1 |
| design_1_xbar_3                     |    1 |
| design_1_util_vector_logic_2_9      |    1 |
| design_1_util_vector_logic_2_8      |    1 |
| design_1_util_vector_logic_2_7      |    1 |
| design_1_util_vector_logic_2_6      |    1 |
| design_1_util_vector_logic_2_5      |    1 |
| design_1_util_vector_logic_2_4      |    1 |
| design_1_util_vector_logic_2_3      |    1 |
| design_1_util_vector_logic_2_10     |    1 |
| design_1_util_vector_logic_2_1      |    1 |
| design_1_util_vector_logic_2_0      |    1 |
| design_1_util_vector_logic_1_9      |    1 |
| design_1_util_vector_logic_1_5      |    1 |
| design_1_util_vector_logic_1_46     |    1 |
| design_1_util_vector_logic_1_35     |    1 |
| design_1_util_vector_logic_1_34     |    1 |
| design_1_util_vector_logic_1_33     |    1 |
| design_1_util_vector_logic_1_32     |    1 |
| design_1_util_vector_logic_1_31     |    1 |
| design_1_util_vector_logic_1_30     |    1 |
| design_1_util_vector_logic_1_3      |    1 |
| design_1_util_vector_logic_1_29     |    1 |
| design_1_util_vector_logic_1_28     |    1 |
| design_1_util_vector_logic_1_27     |    1 |
| design_1_util_vector_logic_1_26     |    1 |
| design_1_util_vector_logic_1_25     |    1 |
| design_1_util_vector_logic_1_24     |    1 |
| design_1_util_vector_logic_1_22     |    1 |
| design_1_util_vector_logic_1_2      |    1 |
| design_1_util_vector_logic_1_15     |    1 |
| design_1_util_vector_logic_1_14     |    1 |
| design_1_util_vector_logic_1_13     |    1 |
| design_1_util_vector_logic_1_12     |    1 |
| design_1_util_vector_logic_1_11     |    1 |
| design_1_util_vector_logic_1_10     |    1 |
| design_1_util_vector_logic_1_1      |    1 |
| design_1_util_vector_logic_1_0      |    1 |
| design_1_util_vector_logic_0_9      |    1 |
| design_1_util_vector_logic_0_8      |    1 |
| design_1_util_vector_logic_0_7      |    1 |
| design_1_util_vector_logic_0_47     |    1 |
| design_1_util_vector_logic_0_46     |    1 |
| design_1_util_vector_logic_0_35     |    1 |
| design_1_util_vector_logic_0_34     |    1 |
| design_1_util_vector_logic_0_33     |    1 |
| design_1_util_vector_logic_0_32     |    1 |
| design_1_util_vector_logic_0_31     |    1 |
| design_1_util_vector_logic_0_30     |    1 |
| design_1_util_vector_logic_0_29     |    1 |
| design_1_util_vector_logic_0_28     |    1 |
| design_1_util_vector_logic_0_23     |    1 |
| design_1_util_vector_logic_0_20     |    1 |
| design_1_util_vector_logic_0_19     |    1 |
| design_1_util_vector_logic_0_18     |    1 |
| design_1_util_vector_logic_0_17     |    1 |
| design_1_util_vector_logic_0_16     |    1 |
| design_1_util_vector_logic_0_12     |    1 |
| design_1_util_vector_logic_0_10     |    1 |
| design_1_util_ds_buf_0_3            |    1 |
| design_1_util_ds_buf_0_2            |    1 |
| design_1_usp_rf_data_converter_0_0  |    1 |
| design_1_tlast_gen_v1_0_3_0         |    1 |
| design_1_tlast_gen_v1_0_1_0         |    1 |
| design_1_tlast_gen_v1_0_0_9         |    1 |
| design_1_tlast_gen_v1_0_0_8         |    1 |
| design_1_tier2_xbar_3_0             |    1 |
| design_1_tier2_xbar_2_0             |    1 |
| design_1_tier2_xbar_1_0             |    1 |
| design_1_tier2_xbar_0_0             |    1 |
| design_1_sync_1_8                   |    1 |
| design_1_sync_1_7                   |    1 |
| design_1_sync_1_6                   |    1 |
| design_1_sync_1_5                   |    1 |
| design_1_sync_1_4                   |    1 |
| design_1_sync_1_3                   |    1 |
| design_1_sync_1_2                   |    1 |
| design_1_sync_1_0                   |    1 |
| design_1_sync_0_8                   |    1 |
| design_1_sync_0_7                   |    1 |
| design_1_sync_0_6                   |    1 |
| design_1_sync_0_5                   |    1 |
| design_1_sync_0_4                   |    1 |
| design_1_sync_0_3                   |    1 |
| design_1_sync_0_27                  |    1 |
| design_1_sync_0_26                  |    1 |
| design_1_sync_0_25                  |    1 |
| design_1_sync_0_24                  |    1 |
| design_1_sync_0_23                  |    1 |
| design_1_sync_0_22                  |    1 |
| design_1_sync_0_21                  |    1 |
| design_1_sync_0_20                  |    1 |
| design_1_sync_0_19                  |    1 |
| design_1_sync_0_18                  |    1 |
| design_1_sync_0_17                  |    1 |
| design_1_sync_0_16                  |    1 |
| design_1_sync_0_15                  |    1 |
| design_1_sync_0_14                  |    1 |
| design_1_sync_0_13                  |    1 |
| design_1_sync_0_12                  |    1 |
| design_1_sync_0_1                   |    1 |
| design_1_sync_0_0                   |    1 |
| design_1_smartconnect_0_0           |    1 |
| design_1_rst_ps8_0_96M_1            |    1 |
| design_1_rst_ps8_0_96M_0            |    1 |
| design_1_rst_ps8_0_96M1_0           |    1 |
| design_1_rst_ddr4_0_333M_1          |    1 |
| design_1_packet_detector_11AD_0_3   |    1 |
| design_1_packet_detector_11AD_0_2   |    1 |
| design_1_packet_detector_11AD_0_1   |    1 |
| design_1_packet_detector_11AD_0_0   |    1 |
| design_1_packet_counter_0_4         |    1 |
| design_1_packet_counter_0_3         |    1 |
| design_1_packet_counter_0_2         |    1 |
| design_1_packet_counter_0_1         |    1 |
| design_1_idle_packet_0_7            |    1 |
| design_1_idle_packet_0_6            |    1 |
| design_1_idle_packet_0_5            |    1 |
| design_1_idle_packet_0_4            |    1 |
| design_1_idle_packet_0_3            |    1 |
| design_1_idle_packet_0_2            |    1 |
| design_1_idle_packet_0_1            |    1 |
| design_1_idle_packet_0_0            |    1 |
| design_1_ddr_writer_0_7             |    1 |
| design_1_ddr4_0_0_phy               |    1 |
| design_1_ddr4_0_0                   |    1 |
| design_1_clk_wiz_0_0                |    1 |
| design_1_boundary_detector_0_0      |    1 |
| design_1_axis_register_slice_1_3    |    1 |
| design_1_axis_register_slice_1_2    |    1 |
| design_1_axis_register_slice_0_8    |    1 |
| design_1_axis_register_slice_0_5    |    1 |
| design_1_axis_register_slice_0_4    |    1 |
| design_1_axis_register_slice_0_30   |    1 |
| design_1_axis_register_slice_0_29   |    1 |
| design_1_axis_register_slice_0_28   |    1 |
| design_1_axis_register_slice_0_27   |    1 |
| design_1_axis_register_slice_0_26   |    1 |
| design_1_axis_register_slice_0_25   |    1 |
| design_1_axis_register_slice_0_24   |    1 |
| design_1_axis_register_slice_0_23   |    1 |
| design_1_axis_register_slice_0_20   |    1 |
| design_1_axis_register_slice_0_19   |    1 |
| design_1_axis_register_slice_0_18   |    1 |
| design_1_axis_register_slice_0_17   |    1 |
| design_1_axis_register_slice_0_16   |    1 |
| design_1_axis_register_slice_0_15   |    1 |
| design_1_axis_register_slice_0_14   |    1 |
| design_1_axis_register_slice_0_1    |    1 |
| design_1_axis_register_slice_0_0    |    1 |
| design_1_axis_dwidth_converter_3_3  |    1 |
| design_1_axis_dwidth_converter_3_2  |    1 |
| design_1_axis_dwidth_converter_3_1  |    1 |
| design_1_axis_dwidth_converter_3_0  |    1 |
| design_1_axis_dwidth_converter_2_0  |    1 |
| design_1_axis_dwidth_converter_1_3  |    1 |
| design_1_axis_dwidth_converter_0_9  |    1 |
| design_1_axis_dwidth_converter_0_7  |    1 |
| design_1_axis_dwidth_converter_0_6  |    1 |
| design_1_axis_dwidth_converter_0_5  |    1 |
| design_1_axis_dwidth_converter_0_11 |    1 |
| design_1_axis_dwidth_converter_0_10 |    1 |
| design_1_axis_data_fifo_3_0         |    1 |
| design_1_axis_data_fifo_2_8         |    1 |
| design_1_axis_data_fifo_2_7         |    1 |
| design_1_axis_data_fifo_2_6         |    1 |
| design_1_axis_data_fifo_2_5         |    1 |
| design_1_axis_data_fifo_2_4         |    1 |
| design_1_axis_data_fifo_2_3         |    1 |
| design_1_axis_data_fifo_2_0         |    1 |
| design_1_axis_data_fifo_1_7         |    1 |
| design_1_axis_data_fifo_1_6         |    1 |
| design_1_axis_data_fifo_1_5         |    1 |
| design_1_axis_data_fifo_1_4         |    1 |
| design_1_axis_data_fifo_1_2         |    1 |
| design_1_axis_data_fifo_1_10        |    1 |
| design_1_axis_data_fifo_1_1         |    1 |
| design_1_axis_data_fifo_1_0         |    1 |
| design_1_axis_data_fifo_0_9         |    1 |
| design_1_axis_data_fifo_0_8         |    1 |
| design_1_axis_data_fifo_0_7         |    1 |
| design_1_axis_data_fifo_0_6         |    1 |
| design_1_axis_data_fifo_0_5         |    1 |
| design_1_axis_data_fifo_0_4         |    1 |
| design_1_axis_data_fifo_0_3         |    1 |
| design_1_axis_data_fifo_0_2         |    1 |
| design_1_axis_data_fifo_0_13        |    1 |
| design_1_axis_data_fifo_0_10        |    1 |
| design_1_axis_data_fifo_0_1         |    1 |
| design_1_axis_data_fifo_0_0         |    1 |
| design_1_axis_combiner_3_0          |    1 |
| design_1_axis_combiner_1_0          |    1 |
| design_1_axis_combiner_0_4          |    1 |
| design_1_axis_combiner_0_1          |    1 |
| design_1_axis_broadcaster_0_8       |    1 |
| design_1_axis_broadcaster_0_7       |    1 |
| design_1_axis_broadcaster_0_6       |    1 |
| design_1_axis_broadcaster_0_5       |    1 |
| design_1_axis_broadcaster_0_4       |    1 |
| design_1_axis_broadcaster_0_3       |    1 |
| design_1_axis_broadcaster_0_2       |    1 |
| design_1_axis_broadcaster_0_1       |    1 |
| design_1_axis_broadcaster_0_0       |    1 |
| design_1_axi_register_slice_1_0     |    1 |
| design_1_axi_register_slice_0_3     |    1 |
| design_1_axi_register_slice_0_2     |    1 |
| design_1_axi_register_slice_0_1     |    1 |
| design_1_axi_register_slice_0_0     |    1 |
| design_1_axi_dma_0_0                |    1 |
| design_1_auto_pc_0                  |    1 |
| design_1_auto_ds_0                  |    1 |
| design_1_adc_strm_mux_0_7           |    1 |
| design_1_adc_strm_mux_0_6           |    1 |
| design_1_adc_strm_mux_0_5           |    1 |
| design_1_adc_strm_mux_0_4           |    1 |
| design_1_adc_strm_mux_0_3           |    1 |
| design_1_adc_strm_mux_0_2           |    1 |
| design_1_adc_strm_mux_0_1           |    1 |
| design_1_adc_strm_mux_0_0           |    1 |
| design_1_adc_channel_mux_0_0        |    1 |
| design_1_SIVERS_gpio_0_1            |    1 |
| design_1_SIVERS_gpio_0_0            |    1 |
| dbg_hub                             |    1 |
+-------------------------------------+------+


