# ECC-IN-VERILOG


Verilog Implementation of Hamming Code for  Error Control Coding 



Simulation Waveform
  ![Alt text](https://github.com/sajalsas/ECC-IN-VERILOG/blob/7d288eeb143a88b4c7862ebe57088786339229b6/SIMULATION%20WAVEFORM.png)


Schematic
![Alt text](https://github.com/sajalsas/ECC-IN-VERILOG/blob/821424c72101972d755033c102b590b3599fd3ab/Schematic.png)
