{
  "module_name": "t4fw_api.h",
  "hash_id": "72357b63bdbf9270212ee2674374117416c1f6fb39dfaf462f9f0b669c67192c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/chelsio/cxgb4/t4fw_api.h",
  "human_readable_source": " \n\n#ifndef _T4FW_INTERFACE_H_\n#define _T4FW_INTERFACE_H_\n\nenum fw_retval {\n\tFW_SUCCESS\t\t= 0,\t \n\tFW_EPERM\t\t= 1,\t \n\tFW_ENOENT\t\t= 2,\t \n\tFW_EIO\t\t\t= 5,\t \n\tFW_ENOEXEC\t\t= 8,\t \n\tFW_EAGAIN\t\t= 11,\t \n\tFW_ENOMEM\t\t= 12,\t \n\tFW_EFAULT\t\t= 14,\t \n\tFW_EBUSY\t\t= 16,\t \n\tFW_EEXIST\t\t= 17,\t \n\tFW_ENODEV\t\t= 19,\t \n\tFW_EINVAL\t\t= 22,\t \n\tFW_ENOSPC\t\t= 28,\t \n\tFW_ENOSYS\t\t= 38,\t \n\tFW_ENODATA\t\t= 61,\t \n\tFW_EPROTO\t\t= 71,\t \n\tFW_EADDRINUSE\t\t= 98,\t \n\tFW_EADDRNOTAVAIL\t= 99,\t \n\tFW_ENETDOWN\t\t= 100,\t \n\tFW_ENETUNREACH\t\t= 101,\t \n\tFW_ENOBUFS\t\t= 105,\t \n\tFW_ETIMEDOUT\t\t= 110,\t \n\tFW_EINPROGRESS\t\t= 115,\t \n\tFW_SCSI_ABORT_REQUESTED\t= 128,\t \n\tFW_SCSI_ABORT_TIMEDOUT\t= 129,\t \n\tFW_SCSI_ABORTED\t\t= 130,\t \n\tFW_SCSI_CLOSE_REQUESTED\t= 131,\t \n\tFW_ERR_LINK_DOWN\t= 132,\t \n\tFW_RDEV_NOT_READY\t= 133,\t \n\tFW_ERR_RDEV_LOST\t= 134,\t \n\tFW_ERR_RDEV_LOGO\t= 135,\t \n\tFW_FCOE_NO_XCHG\t\t= 136,\t \n\tFW_SCSI_RSP_ERR\t\t= 137,\t \n\tFW_ERR_RDEV_IMPL_LOGO\t= 138,\t \n\tFW_SCSI_UNDER_FLOW_ERR  = 139,\t \n\tFW_SCSI_OVER_FLOW_ERR   = 140,\t \n\tFW_SCSI_DDP_ERR\t\t= 141,\t \n\tFW_SCSI_TASK_ERR\t= 142,\t \n};\n\n#define FW_T4VF_SGE_BASE_ADDR      0x0000\n#define FW_T4VF_MPS_BASE_ADDR      0x0100\n#define FW_T4VF_PL_BASE_ADDR       0x0200\n#define FW_T4VF_MBDATA_BASE_ADDR   0x0240\n#define FW_T4VF_CIM_BASE_ADDR      0x0300\n\nenum fw_wr_opcodes {\n\tFW_FILTER_WR                   = 0x02,\n\tFW_ULPTX_WR                    = 0x04,\n\tFW_TP_WR                       = 0x05,\n\tFW_ETH_TX_PKT_WR               = 0x08,\n\tFW_ETH_TX_EO_WR                = 0x1c,\n\tFW_OFLD_CONNECTION_WR          = 0x2f,\n\tFW_FLOWC_WR                    = 0x0a,\n\tFW_OFLD_TX_DATA_WR             = 0x0b,\n\tFW_CMD_WR                      = 0x10,\n\tFW_ETH_TX_PKT_VM_WR            = 0x11,\n\tFW_RI_RES_WR                   = 0x0c,\n\tFW_RI_INIT_WR                  = 0x0d,\n\tFW_RI_RDMA_WRITE_WR            = 0x14,\n\tFW_RI_SEND_WR                  = 0x15,\n\tFW_RI_RDMA_READ_WR             = 0x16,\n\tFW_RI_RECV_WR                  = 0x17,\n\tFW_RI_BIND_MW_WR               = 0x18,\n\tFW_RI_FR_NSMR_WR               = 0x19,\n\tFW_RI_FR_NSMR_TPTE_WR\t       = 0x20,\n\tFW_RI_RDMA_WRITE_CMPL_WR       = 0x21,\n\tFW_RI_INV_LSTAG_WR             = 0x1a,\n\tFW_ISCSI_TX_DATA_WR\t       = 0x45,\n\tFW_PTP_TX_PKT_WR               = 0x46,\n\tFW_TLSTX_DATA_WR\t       = 0x68,\n\tFW_CRYPTO_LOOKASIDE_WR         = 0X6d,\n\tFW_LASTC2E_WR                  = 0x70,\n\tFW_FILTER2_WR\t\t       = 0x77\n};\n\nstruct fw_wr_hdr {\n\t__be32 hi;\n\t__be32 lo;\n};\n\n \n#define FW_WR_OP_S\t24\n#define FW_WR_OP_M      0xff\n#define FW_WR_OP_V(x)   ((x) << FW_WR_OP_S)\n#define FW_WR_OP_G(x)   (((x) >> FW_WR_OP_S) & FW_WR_OP_M)\n\n \n#define FW_WR_ATOMIC_S\t\t23\n#define FW_WR_ATOMIC_V(x)\t((x) << FW_WR_ATOMIC_S)\n\n \n#define FW_WR_FLUSH_S     22\n#define FW_WR_FLUSH_V(x)  ((x) << FW_WR_FLUSH_S)\n\n \n#define FW_WR_COMPL_S     21\n#define FW_WR_COMPL_V(x)  ((x) << FW_WR_COMPL_S)\n#define FW_WR_COMPL_F     FW_WR_COMPL_V(1U)\n\n \n#define FW_WR_IMMDLEN_S 0\n#define FW_WR_IMMDLEN_M 0xff\n#define FW_WR_IMMDLEN_V(x)      ((x) << FW_WR_IMMDLEN_S)\n\n \n#define FW_WR_EQUIQ_S           31\n#define FW_WR_EQUIQ_V(x)        ((x) << FW_WR_EQUIQ_S)\n#define FW_WR_EQUIQ_F           FW_WR_EQUIQ_V(1U)\n\n \n#define FW_WR_EQUEQ_S           30\n#define FW_WR_EQUEQ_V(x)        ((x) << FW_WR_EQUEQ_S)\n#define FW_WR_EQUEQ_F           FW_WR_EQUEQ_V(1U)\n\n \n#define FW_WR_FLOWID_S          8\n#define FW_WR_FLOWID_V(x)       ((x) << FW_WR_FLOWID_S)\n\n \n#define FW_WR_LEN16_S           0\n#define FW_WR_LEN16_V(x)        ((x) << FW_WR_LEN16_S)\n\n#define HW_TPL_FR_MT_PR_IV_P_FC         0X32B\n#define HW_TPL_FR_MT_PR_OV_P_FC         0X327\n\n \nenum fw_filter_wr_cookie {\n\tFW_FILTER_WR_SUCCESS,\n\tFW_FILTER_WR_FLT_ADDED,\n\tFW_FILTER_WR_FLT_DELETED,\n\tFW_FILTER_WR_SMT_TBL_FULL,\n\tFW_FILTER_WR_EINVAL,\n};\n\nstruct fw_filter_wr {\n\t__be32 op_pkd;\n\t__be32 len16_pkd;\n\t__be64 r3;\n\t__be32 tid_to_iq;\n\t__be32 del_filter_to_l2tix;\n\t__be16 ethtype;\n\t__be16 ethtypem;\n\t__u8   frag_to_ovlan_vldm;\n\t__u8   smac_sel;\n\t__be16 rx_chan_rx_rpl_iq;\n\t__be32 maci_to_matchtypem;\n\t__u8   ptcl;\n\t__u8   ptclm;\n\t__u8   ttyp;\n\t__u8   ttypm;\n\t__be16 ivlan;\n\t__be16 ivlanm;\n\t__be16 ovlan;\n\t__be16 ovlanm;\n\t__u8   lip[16];\n\t__u8   lipm[16];\n\t__u8   fip[16];\n\t__u8   fipm[16];\n\t__be16 lp;\n\t__be16 lpm;\n\t__be16 fp;\n\t__be16 fpm;\n\t__be16 r7;\n\t__u8   sma[6];\n};\n\nstruct fw_filter2_wr {\n\t__be32 op_pkd;\n\t__be32 len16_pkd;\n\t__be64 r3;\n\t__be32 tid_to_iq;\n\t__be32 del_filter_to_l2tix;\n\t__be16 ethtype;\n\t__be16 ethtypem;\n\t__u8   frag_to_ovlan_vldm;\n\t__u8   smac_sel;\n\t__be16 rx_chan_rx_rpl_iq;\n\t__be32 maci_to_matchtypem;\n\t__u8   ptcl;\n\t__u8   ptclm;\n\t__u8   ttyp;\n\t__u8   ttypm;\n\t__be16 ivlan;\n\t__be16 ivlanm;\n\t__be16 ovlan;\n\t__be16 ovlanm;\n\t__u8   lip[16];\n\t__u8   lipm[16];\n\t__u8   fip[16];\n\t__u8   fipm[16];\n\t__be16 lp;\n\t__be16 lpm;\n\t__be16 fp;\n\t__be16 fpm;\n\t__be16 r7;\n\t__u8   sma[6];\n\t__be16 r8;\n\t__u8   filter_type_swapmac;\n\t__u8   natmode_to_ulp_type;\n\t__be16 newlport;\n\t__be16 newfport;\n\t__u8   newlip[16];\n\t__u8   newfip[16];\n\t__be32 natseqcheck;\n\t__be32 r9;\n\t__be64 r10;\n\t__be64 r11;\n\t__be64 r12;\n\t__be64 r13;\n};\n\n#define FW_FILTER_WR_TID_S      12\n#define FW_FILTER_WR_TID_M      0xfffff\n#define FW_FILTER_WR_TID_V(x)   ((x) << FW_FILTER_WR_TID_S)\n#define FW_FILTER_WR_TID_G(x)   \\\n\t(((x) >> FW_FILTER_WR_TID_S) & FW_FILTER_WR_TID_M)\n\n#define FW_FILTER_WR_RQTYPE_S           11\n#define FW_FILTER_WR_RQTYPE_M           0x1\n#define FW_FILTER_WR_RQTYPE_V(x)        ((x) << FW_FILTER_WR_RQTYPE_S)\n#define FW_FILTER_WR_RQTYPE_G(x)        \\\n\t(((x) >> FW_FILTER_WR_RQTYPE_S) & FW_FILTER_WR_RQTYPE_M)\n#define FW_FILTER_WR_RQTYPE_F   FW_FILTER_WR_RQTYPE_V(1U)\n\n#define FW_FILTER_WR_NOREPLY_S          10\n#define FW_FILTER_WR_NOREPLY_M          0x1\n#define FW_FILTER_WR_NOREPLY_V(x)       ((x) << FW_FILTER_WR_NOREPLY_S)\n#define FW_FILTER_WR_NOREPLY_G(x)       \\\n\t(((x) >> FW_FILTER_WR_NOREPLY_S) & FW_FILTER_WR_NOREPLY_M)\n#define FW_FILTER_WR_NOREPLY_F  FW_FILTER_WR_NOREPLY_V(1U)\n\n#define FW_FILTER_WR_IQ_S       0\n#define FW_FILTER_WR_IQ_M       0x3ff\n#define FW_FILTER_WR_IQ_V(x)    ((x) << FW_FILTER_WR_IQ_S)\n#define FW_FILTER_WR_IQ_G(x)    \\\n\t(((x) >> FW_FILTER_WR_IQ_S) & FW_FILTER_WR_IQ_M)\n\n#define FW_FILTER_WR_DEL_FILTER_S       31\n#define FW_FILTER_WR_DEL_FILTER_M       0x1\n#define FW_FILTER_WR_DEL_FILTER_V(x)    ((x) << FW_FILTER_WR_DEL_FILTER_S)\n#define FW_FILTER_WR_DEL_FILTER_G(x)    \\\n\t(((x) >> FW_FILTER_WR_DEL_FILTER_S) & FW_FILTER_WR_DEL_FILTER_M)\n#define FW_FILTER_WR_DEL_FILTER_F       FW_FILTER_WR_DEL_FILTER_V(1U)\n\n#define FW_FILTER_WR_RPTTID_S           25\n#define FW_FILTER_WR_RPTTID_M           0x1\n#define FW_FILTER_WR_RPTTID_V(x)        ((x) << FW_FILTER_WR_RPTTID_S)\n#define FW_FILTER_WR_RPTTID_G(x)        \\\n\t(((x) >> FW_FILTER_WR_RPTTID_S) & FW_FILTER_WR_RPTTID_M)\n#define FW_FILTER_WR_RPTTID_F   FW_FILTER_WR_RPTTID_V(1U)\n\n#define FW_FILTER_WR_DROP_S     24\n#define FW_FILTER_WR_DROP_M     0x1\n#define FW_FILTER_WR_DROP_V(x)  ((x) << FW_FILTER_WR_DROP_S)\n#define FW_FILTER_WR_DROP_G(x)  \\\n\t(((x) >> FW_FILTER_WR_DROP_S) & FW_FILTER_WR_DROP_M)\n#define FW_FILTER_WR_DROP_F     FW_FILTER_WR_DROP_V(1U)\n\n#define FW_FILTER_WR_DIRSTEER_S         23\n#define FW_FILTER_WR_DIRSTEER_M         0x1\n#define FW_FILTER_WR_DIRSTEER_V(x)      ((x) << FW_FILTER_WR_DIRSTEER_S)\n#define FW_FILTER_WR_DIRSTEER_G(x)      \\\n\t(((x) >> FW_FILTER_WR_DIRSTEER_S) & FW_FILTER_WR_DIRSTEER_M)\n#define FW_FILTER_WR_DIRSTEER_F FW_FILTER_WR_DIRSTEER_V(1U)\n\n#define FW_FILTER_WR_MASKHASH_S         22\n#define FW_FILTER_WR_MASKHASH_M         0x1\n#define FW_FILTER_WR_MASKHASH_V(x)      ((x) << FW_FILTER_WR_MASKHASH_S)\n#define FW_FILTER_WR_MASKHASH_G(x)      \\\n\t(((x) >> FW_FILTER_WR_MASKHASH_S) & FW_FILTER_WR_MASKHASH_M)\n#define FW_FILTER_WR_MASKHASH_F FW_FILTER_WR_MASKHASH_V(1U)\n\n#define FW_FILTER_WR_DIRSTEERHASH_S     21\n#define FW_FILTER_WR_DIRSTEERHASH_M     0x1\n#define FW_FILTER_WR_DIRSTEERHASH_V(x)  ((x) << FW_FILTER_WR_DIRSTEERHASH_S)\n#define FW_FILTER_WR_DIRSTEERHASH_G(x)  \\\n\t(((x) >> FW_FILTER_WR_DIRSTEERHASH_S) & FW_FILTER_WR_DIRSTEERHASH_M)\n#define FW_FILTER_WR_DIRSTEERHASH_F     FW_FILTER_WR_DIRSTEERHASH_V(1U)\n\n#define FW_FILTER_WR_LPBK_S     20\n#define FW_FILTER_WR_LPBK_M     0x1\n#define FW_FILTER_WR_LPBK_V(x)  ((x) << FW_FILTER_WR_LPBK_S)\n#define FW_FILTER_WR_LPBK_G(x)  \\\n\t(((x) >> FW_FILTER_WR_LPBK_S) & FW_FILTER_WR_LPBK_M)\n#define FW_FILTER_WR_LPBK_F     FW_FILTER_WR_LPBK_V(1U)\n\n#define FW_FILTER_WR_DMAC_S     19\n#define FW_FILTER_WR_DMAC_M     0x1\n#define FW_FILTER_WR_DMAC_V(x)  ((x) << FW_FILTER_WR_DMAC_S)\n#define FW_FILTER_WR_DMAC_G(x)  \\\n\t(((x) >> FW_FILTER_WR_DMAC_S) & FW_FILTER_WR_DMAC_M)\n#define FW_FILTER_WR_DMAC_F     FW_FILTER_WR_DMAC_V(1U)\n\n#define FW_FILTER_WR_SMAC_S     18\n#define FW_FILTER_WR_SMAC_M     0x1\n#define FW_FILTER_WR_SMAC_V(x)  ((x) << FW_FILTER_WR_SMAC_S)\n#define FW_FILTER_WR_SMAC_G(x)  \\\n\t(((x) >> FW_FILTER_WR_SMAC_S) & FW_FILTER_WR_SMAC_M)\n#define FW_FILTER_WR_SMAC_F     FW_FILTER_WR_SMAC_V(1U)\n\n#define FW_FILTER_WR_INSVLAN_S          17\n#define FW_FILTER_WR_INSVLAN_M          0x1\n#define FW_FILTER_WR_INSVLAN_V(x)       ((x) << FW_FILTER_WR_INSVLAN_S)\n#define FW_FILTER_WR_INSVLAN_G(x)       \\\n\t(((x) >> FW_FILTER_WR_INSVLAN_S) & FW_FILTER_WR_INSVLAN_M)\n#define FW_FILTER_WR_INSVLAN_F  FW_FILTER_WR_INSVLAN_V(1U)\n\n#define FW_FILTER_WR_RMVLAN_S           16\n#define FW_FILTER_WR_RMVLAN_M           0x1\n#define FW_FILTER_WR_RMVLAN_V(x)        ((x) << FW_FILTER_WR_RMVLAN_S)\n#define FW_FILTER_WR_RMVLAN_G(x)        \\\n\t(((x) >> FW_FILTER_WR_RMVLAN_S) & FW_FILTER_WR_RMVLAN_M)\n#define FW_FILTER_WR_RMVLAN_F   FW_FILTER_WR_RMVLAN_V(1U)\n\n#define FW_FILTER_WR_HITCNTS_S          15\n#define FW_FILTER_WR_HITCNTS_M          0x1\n#define FW_FILTER_WR_HITCNTS_V(x)       ((x) << FW_FILTER_WR_HITCNTS_S)\n#define FW_FILTER_WR_HITCNTS_G(x)       \\\n\t(((x) >> FW_FILTER_WR_HITCNTS_S) & FW_FILTER_WR_HITCNTS_M)\n#define FW_FILTER_WR_HITCNTS_F  FW_FILTER_WR_HITCNTS_V(1U)\n\n#define FW_FILTER_WR_TXCHAN_S           13\n#define FW_FILTER_WR_TXCHAN_M           0x3\n#define FW_FILTER_WR_TXCHAN_V(x)        ((x) << FW_FILTER_WR_TXCHAN_S)\n#define FW_FILTER_WR_TXCHAN_G(x)        \\\n\t(((x) >> FW_FILTER_WR_TXCHAN_S) & FW_FILTER_WR_TXCHAN_M)\n\n#define FW_FILTER_WR_PRIO_S     12\n#define FW_FILTER_WR_PRIO_M     0x1\n#define FW_FILTER_WR_PRIO_V(x)  ((x) << FW_FILTER_WR_PRIO_S)\n#define FW_FILTER_WR_PRIO_G(x)  \\\n\t(((x) >> FW_FILTER_WR_PRIO_S) & FW_FILTER_WR_PRIO_M)\n#define FW_FILTER_WR_PRIO_F     FW_FILTER_WR_PRIO_V(1U)\n\n#define FW_FILTER_WR_L2TIX_S    0\n#define FW_FILTER_WR_L2TIX_M    0xfff\n#define FW_FILTER_WR_L2TIX_V(x) ((x) << FW_FILTER_WR_L2TIX_S)\n#define FW_FILTER_WR_L2TIX_G(x) \\\n\t(((x) >> FW_FILTER_WR_L2TIX_S) & FW_FILTER_WR_L2TIX_M)\n\n#define FW_FILTER_WR_FRAG_S     7\n#define FW_FILTER_WR_FRAG_M     0x1\n#define FW_FILTER_WR_FRAG_V(x)  ((x) << FW_FILTER_WR_FRAG_S)\n#define FW_FILTER_WR_FRAG_G(x)  \\\n\t(((x) >> FW_FILTER_WR_FRAG_S) & FW_FILTER_WR_FRAG_M)\n#define FW_FILTER_WR_FRAG_F     FW_FILTER_WR_FRAG_V(1U)\n\n#define FW_FILTER_WR_FRAGM_S    6\n#define FW_FILTER_WR_FRAGM_M    0x1\n#define FW_FILTER_WR_FRAGM_V(x) ((x) << FW_FILTER_WR_FRAGM_S)\n#define FW_FILTER_WR_FRAGM_G(x) \\\n\t(((x) >> FW_FILTER_WR_FRAGM_S) & FW_FILTER_WR_FRAGM_M)\n#define FW_FILTER_WR_FRAGM_F    FW_FILTER_WR_FRAGM_V(1U)\n\n#define FW_FILTER_WR_IVLAN_VLD_S        5\n#define FW_FILTER_WR_IVLAN_VLD_M        0x1\n#define FW_FILTER_WR_IVLAN_VLD_V(x)     ((x) << FW_FILTER_WR_IVLAN_VLD_S)\n#define FW_FILTER_WR_IVLAN_VLD_G(x)     \\\n\t(((x) >> FW_FILTER_WR_IVLAN_VLD_S) & FW_FILTER_WR_IVLAN_VLD_M)\n#define FW_FILTER_WR_IVLAN_VLD_F        FW_FILTER_WR_IVLAN_VLD_V(1U)\n\n#define FW_FILTER_WR_OVLAN_VLD_S        4\n#define FW_FILTER_WR_OVLAN_VLD_M        0x1\n#define FW_FILTER_WR_OVLAN_VLD_V(x)     ((x) << FW_FILTER_WR_OVLAN_VLD_S)\n#define FW_FILTER_WR_OVLAN_VLD_G(x)     \\\n\t(((x) >> FW_FILTER_WR_OVLAN_VLD_S) & FW_FILTER_WR_OVLAN_VLD_M)\n#define FW_FILTER_WR_OVLAN_VLD_F        FW_FILTER_WR_OVLAN_VLD_V(1U)\n\n#define FW_FILTER_WR_IVLAN_VLDM_S       3\n#define FW_FILTER_WR_IVLAN_VLDM_M       0x1\n#define FW_FILTER_WR_IVLAN_VLDM_V(x)    ((x) << FW_FILTER_WR_IVLAN_VLDM_S)\n#define FW_FILTER_WR_IVLAN_VLDM_G(x)    \\\n\t(((x) >> FW_FILTER_WR_IVLAN_VLDM_S) & FW_FILTER_WR_IVLAN_VLDM_M)\n#define FW_FILTER_WR_IVLAN_VLDM_F       FW_FILTER_WR_IVLAN_VLDM_V(1U)\n\n#define FW_FILTER_WR_OVLAN_VLDM_S       2\n#define FW_FILTER_WR_OVLAN_VLDM_M       0x1\n#define FW_FILTER_WR_OVLAN_VLDM_V(x)    ((x) << FW_FILTER_WR_OVLAN_VLDM_S)\n#define FW_FILTER_WR_OVLAN_VLDM_G(x)    \\\n\t(((x) >> FW_FILTER_WR_OVLAN_VLDM_S) & FW_FILTER_WR_OVLAN_VLDM_M)\n#define FW_FILTER_WR_OVLAN_VLDM_F       FW_FILTER_WR_OVLAN_VLDM_V(1U)\n\n#define FW_FILTER_WR_RX_CHAN_S          15\n#define FW_FILTER_WR_RX_CHAN_M          0x1\n#define FW_FILTER_WR_RX_CHAN_V(x)       ((x) << FW_FILTER_WR_RX_CHAN_S)\n#define FW_FILTER_WR_RX_CHAN_G(x)       \\\n\t(((x) >> FW_FILTER_WR_RX_CHAN_S) & FW_FILTER_WR_RX_CHAN_M)\n#define FW_FILTER_WR_RX_CHAN_F  FW_FILTER_WR_RX_CHAN_V(1U)\n\n#define FW_FILTER_WR_RX_RPL_IQ_S        0\n#define FW_FILTER_WR_RX_RPL_IQ_M        0x3ff\n#define FW_FILTER_WR_RX_RPL_IQ_V(x)     ((x) << FW_FILTER_WR_RX_RPL_IQ_S)\n#define FW_FILTER_WR_RX_RPL_IQ_G(x)     \\\n\t(((x) >> FW_FILTER_WR_RX_RPL_IQ_S) & FW_FILTER_WR_RX_RPL_IQ_M)\n\n#define FW_FILTER2_WR_FILTER_TYPE_S\t1\n#define FW_FILTER2_WR_FILTER_TYPE_M\t0x1\n#define FW_FILTER2_WR_FILTER_TYPE_V(x)\t((x) << FW_FILTER2_WR_FILTER_TYPE_S)\n#define FW_FILTER2_WR_FILTER_TYPE_G(x)  \\\n\t(((x) >> FW_FILTER2_WR_FILTER_TYPE_S) & FW_FILTER2_WR_FILTER_TYPE_M)\n#define FW_FILTER2_WR_FILTER_TYPE_F\tFW_FILTER2_WR_FILTER_TYPE_V(1U)\n\n#define FW_FILTER2_WR_NATMODE_S\t\t5\n#define FW_FILTER2_WR_NATMODE_M\t\t0x7\n#define FW_FILTER2_WR_NATMODE_V(x)\t((x) << FW_FILTER2_WR_NATMODE_S)\n#define FW_FILTER2_WR_NATMODE_G(x)      \\\n\t(((x) >> FW_FILTER2_WR_NATMODE_S) & FW_FILTER2_WR_NATMODE_M)\n\n#define FW_FILTER2_WR_NATFLAGCHECK_S\t4\n#define FW_FILTER2_WR_NATFLAGCHECK_M\t0x1\n#define FW_FILTER2_WR_NATFLAGCHECK_V(x)\t((x) << FW_FILTER2_WR_NATFLAGCHECK_S)\n#define FW_FILTER2_WR_NATFLAGCHECK_G(x) \\\n\t(((x) >> FW_FILTER2_WR_NATFLAGCHECK_S) & FW_FILTER2_WR_NATFLAGCHECK_M)\n#define FW_FILTER2_WR_NATFLAGCHECK_F\tFW_FILTER2_WR_NATFLAGCHECK_V(1U)\n\n#define FW_FILTER2_WR_ULP_TYPE_S\t0\n#define FW_FILTER2_WR_ULP_TYPE_M\t0xf\n#define FW_FILTER2_WR_ULP_TYPE_V(x)\t((x) << FW_FILTER2_WR_ULP_TYPE_S)\n#define FW_FILTER2_WR_ULP_TYPE_G(x)     \\\n\t(((x) >> FW_FILTER2_WR_ULP_TYPE_S) & FW_FILTER2_WR_ULP_TYPE_M)\n\n#define FW_FILTER_WR_MACI_S     23\n#define FW_FILTER_WR_MACI_M     0x1ff\n#define FW_FILTER_WR_MACI_V(x)  ((x) << FW_FILTER_WR_MACI_S)\n#define FW_FILTER_WR_MACI_G(x)  \\\n\t(((x) >> FW_FILTER_WR_MACI_S) & FW_FILTER_WR_MACI_M)\n\n#define FW_FILTER_WR_MACIM_S    14\n#define FW_FILTER_WR_MACIM_M    0x1ff\n#define FW_FILTER_WR_MACIM_V(x) ((x) << FW_FILTER_WR_MACIM_S)\n#define FW_FILTER_WR_MACIM_G(x) \\\n\t(((x) >> FW_FILTER_WR_MACIM_S) & FW_FILTER_WR_MACIM_M)\n\n#define FW_FILTER_WR_FCOE_S     13\n#define FW_FILTER_WR_FCOE_M     0x1\n#define FW_FILTER_WR_FCOE_V(x)  ((x) << FW_FILTER_WR_FCOE_S)\n#define FW_FILTER_WR_FCOE_G(x)  \\\n\t(((x) >> FW_FILTER_WR_FCOE_S) & FW_FILTER_WR_FCOE_M)\n#define FW_FILTER_WR_FCOE_F     FW_FILTER_WR_FCOE_V(1U)\n\n#define FW_FILTER_WR_FCOEM_S    12\n#define FW_FILTER_WR_FCOEM_M    0x1\n#define FW_FILTER_WR_FCOEM_V(x) ((x) << FW_FILTER_WR_FCOEM_S)\n#define FW_FILTER_WR_FCOEM_G(x) \\\n\t(((x) >> FW_FILTER_WR_FCOEM_S) & FW_FILTER_WR_FCOEM_M)\n#define FW_FILTER_WR_FCOEM_F    FW_FILTER_WR_FCOEM_V(1U)\n\n#define FW_FILTER_WR_PORT_S     9\n#define FW_FILTER_WR_PORT_M     0x7\n#define FW_FILTER_WR_PORT_V(x)  ((x) << FW_FILTER_WR_PORT_S)\n#define FW_FILTER_WR_PORT_G(x)  \\\n\t(((x) >> FW_FILTER_WR_PORT_S) & FW_FILTER_WR_PORT_M)\n\n#define FW_FILTER_WR_PORTM_S    6\n#define FW_FILTER_WR_PORTM_M    0x7\n#define FW_FILTER_WR_PORTM_V(x) ((x) << FW_FILTER_WR_PORTM_S)\n#define FW_FILTER_WR_PORTM_G(x) \\\n\t(((x) >> FW_FILTER_WR_PORTM_S) & FW_FILTER_WR_PORTM_M)\n\n#define FW_FILTER_WR_MATCHTYPE_S        3\n#define FW_FILTER_WR_MATCHTYPE_M        0x7\n#define FW_FILTER_WR_MATCHTYPE_V(x)     ((x) << FW_FILTER_WR_MATCHTYPE_S)\n#define FW_FILTER_WR_MATCHTYPE_G(x)     \\\n\t(((x) >> FW_FILTER_WR_MATCHTYPE_S) & FW_FILTER_WR_MATCHTYPE_M)\n\n#define FW_FILTER_WR_MATCHTYPEM_S       0\n#define FW_FILTER_WR_MATCHTYPEM_M       0x7\n#define FW_FILTER_WR_MATCHTYPEM_V(x)    ((x) << FW_FILTER_WR_MATCHTYPEM_S)\n#define FW_FILTER_WR_MATCHTYPEM_G(x)    \\\n\t(((x) >> FW_FILTER_WR_MATCHTYPEM_S) & FW_FILTER_WR_MATCHTYPEM_M)\n\nstruct fw_ulptx_wr {\n\t__be32 op_to_compl;\n\t__be32 flowid_len16;\n\tu64 cookie;\n};\n\n#define FW_ULPTX_WR_DATA_S      28\n#define FW_ULPTX_WR_DATA_M      0x1\n#define FW_ULPTX_WR_DATA_V(x)   ((x) << FW_ULPTX_WR_DATA_S)\n#define FW_ULPTX_WR_DATA_G(x)   \\\n\t(((x) >> FW_ULPTX_WR_DATA_S) & FW_ULPTX_WR_DATA_M)\n#define FW_ULPTX_WR_DATA_F      FW_ULPTX_WR_DATA_V(1U)\n\nstruct fw_tp_wr {\n\t__be32 op_to_immdlen;\n\t__be32 flowid_len16;\n\tu64 cookie;\n};\n\nstruct fw_eth_tx_pkt_wr {\n\t__be32 op_immdlen;\n\t__be32 equiq_to_len16;\n\t__be64 r3;\n};\n\nenum fw_eth_tx_eo_type {\n\tFW_ETH_TX_EO_TYPE_UDPSEG = 0,\n\tFW_ETH_TX_EO_TYPE_TCPSEG,\n};\n\nstruct fw_eth_tx_eo_wr {\n\t__be32 op_immdlen;\n\t__be32 equiq_to_len16;\n\t__be64 r3;\n\tunion fw_eth_tx_eo {\n\t\tstruct fw_eth_tx_eo_udpseg {\n\t\t\t__u8   type;\n\t\t\t__u8   ethlen;\n\t\t\t__be16 iplen;\n\t\t\t__u8   udplen;\n\t\t\t__u8   rtplen;\n\t\t\t__be16 r4;\n\t\t\t__be16 mss;\n\t\t\t__be16 schedpktsize;\n\t\t\t__be32 plen;\n\t\t} udpseg;\n\t\tstruct fw_eth_tx_eo_tcpseg {\n\t\t\t__u8   type;\n\t\t\t__u8   ethlen;\n\t\t\t__be16 iplen;\n\t\t\t__u8   tcplen;\n\t\t\t__u8   tsclk_tsoff;\n\t\t\t__be16 r4;\n\t\t\t__be16 mss;\n\t\t\t__be16 r5;\n\t\t\t__be32 plen;\n\t\t} tcpseg;\n\t} u;\n};\n\n#define FW_ETH_TX_EO_WR_IMMDLEN_S\t0\n#define FW_ETH_TX_EO_WR_IMMDLEN_M\t0x1ff\n#define FW_ETH_TX_EO_WR_IMMDLEN_V(x)\t((x) << FW_ETH_TX_EO_WR_IMMDLEN_S)\n#define FW_ETH_TX_EO_WR_IMMDLEN_G(x)\t\\\n\t(((x) >> FW_ETH_TX_EO_WR_IMMDLEN_S) & FW_ETH_TX_EO_WR_IMMDLEN_M)\n\nstruct fw_ofld_connection_wr {\n\t__be32 op_compl;\n\t__be32 len16_pkd;\n\t__u64  cookie;\n\t__be64 r2;\n\t__be64 r3;\n\tstruct fw_ofld_connection_le {\n\t\t__be32 version_cpl;\n\t\t__be32 filter;\n\t\t__be32 r1;\n\t\t__be16 lport;\n\t\t__be16 pport;\n\t\tunion fw_ofld_connection_leip {\n\t\t\tstruct fw_ofld_connection_le_ipv4 {\n\t\t\t\t__be32 pip;\n\t\t\t\t__be32 lip;\n\t\t\t\t__be64 r0;\n\t\t\t\t__be64 r1;\n\t\t\t\t__be64 r2;\n\t\t\t} ipv4;\n\t\t\tstruct fw_ofld_connection_le_ipv6 {\n\t\t\t\t__be64 pip_hi;\n\t\t\t\t__be64 pip_lo;\n\t\t\t\t__be64 lip_hi;\n\t\t\t\t__be64 lip_lo;\n\t\t\t} ipv6;\n\t\t} u;\n\t} le;\n\tstruct fw_ofld_connection_tcb {\n\t\t__be32 t_state_to_astid;\n\t\t__be16 cplrxdataack_cplpassacceptrpl;\n\t\t__be16 rcv_adv;\n\t\t__be32 rcv_nxt;\n\t\t__be32 tx_max;\n\t\t__be64 opt0;\n\t\t__be32 opt2;\n\t\t__be32 r1;\n\t\t__be64 r2;\n\t\t__be64 r3;\n\t} tcb;\n};\n\n#define FW_OFLD_CONNECTION_WR_VERSION_S                31\n#define FW_OFLD_CONNECTION_WR_VERSION_M                0x1\n#define FW_OFLD_CONNECTION_WR_VERSION_V(x)     \\\n\t((x) << FW_OFLD_CONNECTION_WR_VERSION_S)\n#define FW_OFLD_CONNECTION_WR_VERSION_G(x)     \\\n\t(((x) >> FW_OFLD_CONNECTION_WR_VERSION_S) & \\\n\tFW_OFLD_CONNECTION_WR_VERSION_M)\n#define FW_OFLD_CONNECTION_WR_VERSION_F        \\\n\tFW_OFLD_CONNECTION_WR_VERSION_V(1U)\n\n#define FW_OFLD_CONNECTION_WR_CPL_S    30\n#define FW_OFLD_CONNECTION_WR_CPL_M    0x1\n#define FW_OFLD_CONNECTION_WR_CPL_V(x) ((x) << FW_OFLD_CONNECTION_WR_CPL_S)\n#define FW_OFLD_CONNECTION_WR_CPL_G(x) \\\n\t(((x) >> FW_OFLD_CONNECTION_WR_CPL_S) & FW_OFLD_CONNECTION_WR_CPL_M)\n#define FW_OFLD_CONNECTION_WR_CPL_F    FW_OFLD_CONNECTION_WR_CPL_V(1U)\n\n#define FW_OFLD_CONNECTION_WR_T_STATE_S                28\n#define FW_OFLD_CONNECTION_WR_T_STATE_M                0xf\n#define FW_OFLD_CONNECTION_WR_T_STATE_V(x)     \\\n\t((x) << FW_OFLD_CONNECTION_WR_T_STATE_S)\n#define FW_OFLD_CONNECTION_WR_T_STATE_G(x)     \\\n\t(((x) >> FW_OFLD_CONNECTION_WR_T_STATE_S) & \\\n\tFW_OFLD_CONNECTION_WR_T_STATE_M)\n\n#define FW_OFLD_CONNECTION_WR_RCV_SCALE_S      24\n#define FW_OFLD_CONNECTION_WR_RCV_SCALE_M      0xf\n#define FW_OFLD_CONNECTION_WR_RCV_SCALE_V(x)   \\\n\t((x) << FW_OFLD_CONNECTION_WR_RCV_SCALE_S)\n#define FW_OFLD_CONNECTION_WR_RCV_SCALE_G(x)   \\\n\t(((x) >> FW_OFLD_CONNECTION_WR_RCV_SCALE_S) & \\\n\tFW_OFLD_CONNECTION_WR_RCV_SCALE_M)\n\n#define FW_OFLD_CONNECTION_WR_ASTID_S          0\n#define FW_OFLD_CONNECTION_WR_ASTID_M          0xffffff\n#define FW_OFLD_CONNECTION_WR_ASTID_V(x)       \\\n\t((x) << FW_OFLD_CONNECTION_WR_ASTID_S)\n#define FW_OFLD_CONNECTION_WR_ASTID_G(x)       \\\n\t(((x) >> FW_OFLD_CONNECTION_WR_ASTID_S) & FW_OFLD_CONNECTION_WR_ASTID_M)\n\n#define FW_OFLD_CONNECTION_WR_CPLRXDATAACK_S   15\n#define FW_OFLD_CONNECTION_WR_CPLRXDATAACK_M   0x1\n#define FW_OFLD_CONNECTION_WR_CPLRXDATAACK_V(x)        \\\n\t((x) << FW_OFLD_CONNECTION_WR_CPLRXDATAACK_S)\n#define FW_OFLD_CONNECTION_WR_CPLRXDATAACK_G(x)        \\\n\t(((x) >> FW_OFLD_CONNECTION_WR_CPLRXDATAACK_S) & \\\n\tFW_OFLD_CONNECTION_WR_CPLRXDATAACK_M)\n#define FW_OFLD_CONNECTION_WR_CPLRXDATAACK_F   \\\n\tFW_OFLD_CONNECTION_WR_CPLRXDATAACK_V(1U)\n\n#define FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_S       14\n#define FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_M       0x1\n#define FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_V(x)    \\\n\t((x) << FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_S)\n#define FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_G(x)    \\\n\t(((x) >> FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_S) & \\\n\tFW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_M)\n#define FW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_F       \\\n\tFW_OFLD_CONNECTION_WR_CPLPASSACCEPTRPL_V(1U)\n\nenum fw_flowc_mnem_tcpstate {\n\tFW_FLOWC_MNEM_TCPSTATE_CLOSED   = 0,  \n\tFW_FLOWC_MNEM_TCPSTATE_LISTEN   = 1,  \n\tFW_FLOWC_MNEM_TCPSTATE_SYNSENT  = 2,  \n\tFW_FLOWC_MNEM_TCPSTATE_SYNRECEIVED = 3,  \n\tFW_FLOWC_MNEM_TCPSTATE_ESTABLISHED = 4,  \n\tFW_FLOWC_MNEM_TCPSTATE_CLOSEWAIT = 5,  \n\tFW_FLOWC_MNEM_TCPSTATE_FINWAIT1 = 6,  \n\tFW_FLOWC_MNEM_TCPSTATE_CLOSING  = 7,  \n\tFW_FLOWC_MNEM_TCPSTATE_LASTACK  = 8,  \n\tFW_FLOWC_MNEM_TCPSTATE_FINWAIT2 = 9,  \n\tFW_FLOWC_MNEM_TCPSTATE_TIMEWAIT = 10,  \n};\n\nenum fw_flowc_mnem_eostate {\n\tFW_FLOWC_MNEM_EOSTATE_ESTABLISHED = 1,  \n\t \n\tFW_FLOWC_MNEM_EOSTATE_CLOSING = 2,\n};\n\nenum fw_flowc_mnem {\n\tFW_FLOWC_MNEM_PFNVFN,\t\t \n\tFW_FLOWC_MNEM_CH,\n\tFW_FLOWC_MNEM_PORT,\n\tFW_FLOWC_MNEM_IQID,\n\tFW_FLOWC_MNEM_SNDNXT,\n\tFW_FLOWC_MNEM_RCVNXT,\n\tFW_FLOWC_MNEM_SNDBUF,\n\tFW_FLOWC_MNEM_MSS,\n\tFW_FLOWC_MNEM_TXDATAPLEN_MAX,\n\tFW_FLOWC_MNEM_TCPSTATE,\n\tFW_FLOWC_MNEM_EOSTATE,\n\tFW_FLOWC_MNEM_SCHEDCLASS,\n\tFW_FLOWC_MNEM_DCBPRIO,\n\tFW_FLOWC_MNEM_SND_SCALE,\n\tFW_FLOWC_MNEM_RCV_SCALE,\n\tFW_FLOWC_MNEM_ULD_MODE,\n\tFW_FLOWC_MNEM_MAX,\n};\n\nstruct fw_flowc_mnemval {\n\tu8 mnemonic;\n\tu8 r4[3];\n\t__be32 val;\n};\n\nstruct fw_flowc_wr {\n\t__be32 op_to_nparams;\n\t__be32 flowid_len16;\n\tstruct fw_flowc_mnemval mnemval[];\n};\n\n#define FW_FLOWC_WR_NPARAMS_S           0\n#define FW_FLOWC_WR_NPARAMS_V(x)        ((x) << FW_FLOWC_WR_NPARAMS_S)\n\nstruct fw_ofld_tx_data_wr {\n\t__be32 op_to_immdlen;\n\t__be32 flowid_len16;\n\t__be32 plen;\n\t__be32 tunnel_to_proxy;\n};\n\n#define FW_OFLD_TX_DATA_WR_ALIGNPLD_S   30\n#define FW_OFLD_TX_DATA_WR_ALIGNPLD_V(x) ((x) << FW_OFLD_TX_DATA_WR_ALIGNPLD_S)\n#define FW_OFLD_TX_DATA_WR_ALIGNPLD_F   FW_OFLD_TX_DATA_WR_ALIGNPLD_V(1U)\n\n#define FW_OFLD_TX_DATA_WR_SHOVE_S      29\n#define FW_OFLD_TX_DATA_WR_SHOVE_V(x)   ((x) << FW_OFLD_TX_DATA_WR_SHOVE_S)\n#define FW_OFLD_TX_DATA_WR_SHOVE_F      FW_OFLD_TX_DATA_WR_SHOVE_V(1U)\n\n#define FW_OFLD_TX_DATA_WR_TUNNEL_S     19\n#define FW_OFLD_TX_DATA_WR_TUNNEL_V(x)  ((x) << FW_OFLD_TX_DATA_WR_TUNNEL_S)\n\n#define FW_OFLD_TX_DATA_WR_SAVE_S       18\n#define FW_OFLD_TX_DATA_WR_SAVE_V(x)    ((x) << FW_OFLD_TX_DATA_WR_SAVE_S)\n\n#define FW_OFLD_TX_DATA_WR_FLUSH_S      17\n#define FW_OFLD_TX_DATA_WR_FLUSH_V(x)   ((x) << FW_OFLD_TX_DATA_WR_FLUSH_S)\n#define FW_OFLD_TX_DATA_WR_FLUSH_F      FW_OFLD_TX_DATA_WR_FLUSH_V(1U)\n\n#define FW_OFLD_TX_DATA_WR_URGENT_S     16\n#define FW_OFLD_TX_DATA_WR_URGENT_V(x)  ((x) << FW_OFLD_TX_DATA_WR_URGENT_S)\n\n#define FW_OFLD_TX_DATA_WR_MORE_S       15\n#define FW_OFLD_TX_DATA_WR_MORE_V(x)    ((x) << FW_OFLD_TX_DATA_WR_MORE_S)\n\n#define FW_OFLD_TX_DATA_WR_ULPMODE_S    10\n#define FW_OFLD_TX_DATA_WR_ULPMODE_V(x) ((x) << FW_OFLD_TX_DATA_WR_ULPMODE_S)\n\n#define FW_OFLD_TX_DATA_WR_ULPSUBMODE_S         6\n#define FW_OFLD_TX_DATA_WR_ULPSUBMODE_V(x)      \\\n\t((x) << FW_OFLD_TX_DATA_WR_ULPSUBMODE_S)\n\nstruct fw_cmd_wr {\n\t__be32 op_dma;\n\t__be32 len16_pkd;\n\t__be64 cookie_daddr;\n};\n\n#define FW_CMD_WR_DMA_S         17\n#define FW_CMD_WR_DMA_V(x)      ((x) << FW_CMD_WR_DMA_S)\n\nstruct fw_eth_tx_pkt_vm_wr {\n\t__be32 op_immdlen;\n\t__be32 equiq_to_len16;\n\t__be32 r3[2];\n\tstruct_group(firmware,\n\t\tu8 ethmacdst[ETH_ALEN];\n\t\tu8 ethmacsrc[ETH_ALEN];\n\t\t__be16 ethtype;\n\t\t__be16 vlantci;\n\t);\n};\n\n#define FW_CMD_MAX_TIMEOUT 10000\n\n \n#define FW_CMD_HELLO_TIMEOUT\t(3 * FW_CMD_MAX_TIMEOUT)\n#define FW_CMD_HELLO_RETRIES\t3\n\n\nenum fw_cmd_opcodes {\n\tFW_LDST_CMD                    = 0x01,\n\tFW_RESET_CMD                   = 0x03,\n\tFW_HELLO_CMD                   = 0x04,\n\tFW_BYE_CMD                     = 0x05,\n\tFW_INITIALIZE_CMD              = 0x06,\n\tFW_CAPS_CONFIG_CMD             = 0x07,\n\tFW_PARAMS_CMD                  = 0x08,\n\tFW_PFVF_CMD                    = 0x09,\n\tFW_IQ_CMD                      = 0x10,\n\tFW_EQ_MNGT_CMD                 = 0x11,\n\tFW_EQ_ETH_CMD                  = 0x12,\n\tFW_EQ_CTRL_CMD                 = 0x13,\n\tFW_EQ_OFLD_CMD                 = 0x21,\n\tFW_VI_CMD                      = 0x14,\n\tFW_VI_MAC_CMD                  = 0x15,\n\tFW_VI_RXMODE_CMD               = 0x16,\n\tFW_VI_ENABLE_CMD               = 0x17,\n\tFW_ACL_MAC_CMD                 = 0x18,\n\tFW_ACL_VLAN_CMD                = 0x19,\n\tFW_VI_STATS_CMD                = 0x1a,\n\tFW_PORT_CMD                    = 0x1b,\n\tFW_PORT_STATS_CMD              = 0x1c,\n\tFW_PORT_LB_STATS_CMD           = 0x1d,\n\tFW_PORT_TRACE_CMD              = 0x1e,\n\tFW_PORT_TRACE_MMAP_CMD         = 0x1f,\n\tFW_RSS_IND_TBL_CMD             = 0x20,\n\tFW_RSS_GLB_CONFIG_CMD          = 0x22,\n\tFW_RSS_VI_CONFIG_CMD           = 0x23,\n\tFW_SCHED_CMD                   = 0x24,\n\tFW_DEVLOG_CMD                  = 0x25,\n\tFW_CLIP_CMD                    = 0x28,\n\tFW_PTP_CMD                     = 0x3e,\n\tFW_HMA_CMD                     = 0x3f,\n\tFW_LASTC2E_CMD                 = 0x40,\n\tFW_ERROR_CMD                   = 0x80,\n\tFW_DEBUG_CMD                   = 0x81,\n};\n\nenum fw_cmd_cap {\n\tFW_CMD_CAP_PF                  = 0x01,\n\tFW_CMD_CAP_DMAQ                = 0x02,\n\tFW_CMD_CAP_PORT                = 0x04,\n\tFW_CMD_CAP_PORTPROMISC         = 0x08,\n\tFW_CMD_CAP_PORTSTATS           = 0x10,\n\tFW_CMD_CAP_VF                  = 0x80,\n};\n\n \nstruct fw_cmd_hdr {\n\t__be32 hi;\n\t__be32 lo;\n};\n\n#define FW_CMD_OP_S             24\n#define FW_CMD_OP_M             0xff\n#define FW_CMD_OP_V(x)          ((x) << FW_CMD_OP_S)\n#define FW_CMD_OP_G(x)          (((x) >> FW_CMD_OP_S) & FW_CMD_OP_M)\n\n#define FW_CMD_REQUEST_S        23\n#define FW_CMD_REQUEST_V(x)     ((x) << FW_CMD_REQUEST_S)\n#define FW_CMD_REQUEST_F        FW_CMD_REQUEST_V(1U)\n\n#define FW_CMD_READ_S           22\n#define FW_CMD_READ_V(x)        ((x) << FW_CMD_READ_S)\n#define FW_CMD_READ_F           FW_CMD_READ_V(1U)\n\n#define FW_CMD_WRITE_S          21\n#define FW_CMD_WRITE_V(x)       ((x) << FW_CMD_WRITE_S)\n#define FW_CMD_WRITE_F          FW_CMD_WRITE_V(1U)\n\n#define FW_CMD_EXEC_S           20\n#define FW_CMD_EXEC_V(x)        ((x) << FW_CMD_EXEC_S)\n#define FW_CMD_EXEC_F           FW_CMD_EXEC_V(1U)\n\n#define FW_CMD_RAMASK_S         20\n#define FW_CMD_RAMASK_V(x)      ((x) << FW_CMD_RAMASK_S)\n\n#define FW_CMD_RETVAL_S         8\n#define FW_CMD_RETVAL_M         0xff\n#define FW_CMD_RETVAL_V(x)      ((x) << FW_CMD_RETVAL_S)\n#define FW_CMD_RETVAL_G(x)      (((x) >> FW_CMD_RETVAL_S) & FW_CMD_RETVAL_M)\n\n#define FW_CMD_LEN16_S          0\n#define FW_CMD_LEN16_V(x)       ((x) << FW_CMD_LEN16_S)\n\n#define FW_LEN16(fw_struct)\tFW_CMD_LEN16_V(sizeof(fw_struct) / 16)\n\nenum fw_ldst_addrspc {\n\tFW_LDST_ADDRSPC_FIRMWARE  = 0x0001,\n\tFW_LDST_ADDRSPC_SGE_EGRC  = 0x0008,\n\tFW_LDST_ADDRSPC_SGE_INGC  = 0x0009,\n\tFW_LDST_ADDRSPC_SGE_FLMC  = 0x000a,\n\tFW_LDST_ADDRSPC_SGE_CONMC = 0x000b,\n\tFW_LDST_ADDRSPC_TP_PIO    = 0x0010,\n\tFW_LDST_ADDRSPC_TP_TM_PIO = 0x0011,\n\tFW_LDST_ADDRSPC_TP_MIB    = 0x0012,\n\tFW_LDST_ADDRSPC_MDIO      = 0x0018,\n\tFW_LDST_ADDRSPC_MPS       = 0x0020,\n\tFW_LDST_ADDRSPC_FUNC      = 0x0028,\n\tFW_LDST_ADDRSPC_FUNC_PCIE = 0x0029,\n\tFW_LDST_ADDRSPC_I2C       = 0x0038,\n};\n\nenum fw_ldst_mps_fid {\n\tFW_LDST_MPS_ATRB,\n\tFW_LDST_MPS_RPLC\n};\n\nenum fw_ldst_func_access_ctl {\n\tFW_LDST_FUNC_ACC_CTL_VIID,\n\tFW_LDST_FUNC_ACC_CTL_FID\n};\n\nenum fw_ldst_func_mod_index {\n\tFW_LDST_FUNC_MPS\n};\n\nstruct fw_ldst_cmd {\n\t__be32 op_to_addrspace;\n\t__be32 cycles_to_len16;\n\tunion fw_ldst {\n\t\tstruct fw_ldst_addrval {\n\t\t\t__be32 addr;\n\t\t\t__be32 val;\n\t\t} addrval;\n\t\tstruct fw_ldst_idctxt {\n\t\t\t__be32 physid;\n\t\t\t__be32 msg_ctxtflush;\n\t\t\t__be32 ctxt_data7;\n\t\t\t__be32 ctxt_data6;\n\t\t\t__be32 ctxt_data5;\n\t\t\t__be32 ctxt_data4;\n\t\t\t__be32 ctxt_data3;\n\t\t\t__be32 ctxt_data2;\n\t\t\t__be32 ctxt_data1;\n\t\t\t__be32 ctxt_data0;\n\t\t} idctxt;\n\t\tstruct fw_ldst_mdio {\n\t\t\t__be16 paddr_mmd;\n\t\t\t__be16 raddr;\n\t\t\t__be16 vctl;\n\t\t\t__be16 rval;\n\t\t} mdio;\n\t\tstruct fw_ldst_cim_rq {\n\t\t\tu8 req_first64[8];\n\t\t\tu8 req_second64[8];\n\t\t\tu8 resp_first64[8];\n\t\t\tu8 resp_second64[8];\n\t\t\t__be32 r3[2];\n\t\t} cim_rq;\n\t\tunion fw_ldst_mps {\n\t\t\tstruct fw_ldst_mps_rplc {\n\t\t\t\t__be16 fid_idx;\n\t\t\t\t__be16 rplcpf_pkd;\n\t\t\t\t__be32 rplc255_224;\n\t\t\t\t__be32 rplc223_192;\n\t\t\t\t__be32 rplc191_160;\n\t\t\t\t__be32 rplc159_128;\n\t\t\t\t__be32 rplc127_96;\n\t\t\t\t__be32 rplc95_64;\n\t\t\t\t__be32 rplc63_32;\n\t\t\t\t__be32 rplc31_0;\n\t\t\t} rplc;\n\t\t\tstruct fw_ldst_mps_atrb {\n\t\t\t\t__be16 fid_mpsid;\n\t\t\t\t__be16 r2[3];\n\t\t\t\t__be32 r3[2];\n\t\t\t\t__be32 r4;\n\t\t\t\t__be32 atrb;\n\t\t\t\t__be16 vlan[16];\n\t\t\t} atrb;\n\t\t} mps;\n\t\tstruct fw_ldst_func {\n\t\t\tu8 access_ctl;\n\t\t\tu8 mod_index;\n\t\t\t__be16 ctl_id;\n\t\t\t__be32 offset;\n\t\t\t__be64 data0;\n\t\t\t__be64 data1;\n\t\t} func;\n\t\tstruct fw_ldst_pcie {\n\t\t\tu8 ctrl_to_fn;\n\t\t\tu8 bnum;\n\t\t\tu8 r;\n\t\t\tu8 ext_r;\n\t\t\tu8 select_naccess;\n\t\t\tu8 pcie_fn;\n\t\t\t__be16 nset_pkd;\n\t\t\t__be32 data[12];\n\t\t} pcie;\n\t\tstruct fw_ldst_i2c_deprecated {\n\t\t\tu8 pid_pkd;\n\t\t\tu8 base;\n\t\t\tu8 boffset;\n\t\t\tu8 data;\n\t\t\t__be32 r9;\n\t\t} i2c_deprecated;\n\t\tstruct fw_ldst_i2c {\n\t\t\tu8 pid;\n\t\t\tu8 did;\n\t\t\tu8 boffset;\n\t\t\tu8 blen;\n\t\t\t__be32 r9;\n\t\t\t__u8   data[48];\n\t\t} i2c;\n\t\tstruct fw_ldst_le {\n\t\t\t__be32 index;\n\t\t\t__be32 r9;\n\t\t\tu8 val[33];\n\t\t\tu8 r11[7];\n\t\t} le;\n\t} u;\n};\n\n#define FW_LDST_CMD_ADDRSPACE_S\t\t0\n#define FW_LDST_CMD_ADDRSPACE_V(x)\t((x) << FW_LDST_CMD_ADDRSPACE_S)\n\n#define FW_LDST_CMD_MSG_S       31\n#define FW_LDST_CMD_MSG_V(x)\t((x) << FW_LDST_CMD_MSG_S)\n\n#define FW_LDST_CMD_CTXTFLUSH_S\t\t30\n#define FW_LDST_CMD_CTXTFLUSH_V(x)\t((x) << FW_LDST_CMD_CTXTFLUSH_S)\n#define FW_LDST_CMD_CTXTFLUSH_F\t\tFW_LDST_CMD_CTXTFLUSH_V(1U)\n\n#define FW_LDST_CMD_PADDR_S     8\n#define FW_LDST_CMD_PADDR_V(x)\t((x) << FW_LDST_CMD_PADDR_S)\n\n#define FW_LDST_CMD_MMD_S       0\n#define FW_LDST_CMD_MMD_V(x)\t((x) << FW_LDST_CMD_MMD_S)\n\n#define FW_LDST_CMD_FID_S       15\n#define FW_LDST_CMD_FID_V(x)\t((x) << FW_LDST_CMD_FID_S)\n\n#define FW_LDST_CMD_IDX_S\t0\n#define FW_LDST_CMD_IDX_V(x)\t((x) << FW_LDST_CMD_IDX_S)\n\n#define FW_LDST_CMD_RPLCPF_S    0\n#define FW_LDST_CMD_RPLCPF_V(x)\t((x) << FW_LDST_CMD_RPLCPF_S)\n\n#define FW_LDST_CMD_LC_S        4\n#define FW_LDST_CMD_LC_V(x)     ((x) << FW_LDST_CMD_LC_S)\n#define FW_LDST_CMD_LC_F\tFW_LDST_CMD_LC_V(1U)\n\n#define FW_LDST_CMD_FN_S        0\n#define FW_LDST_CMD_FN_V(x)\t((x) << FW_LDST_CMD_FN_S)\n\n#define FW_LDST_CMD_NACCESS_S           0\n#define FW_LDST_CMD_NACCESS_V(x)\t((x) << FW_LDST_CMD_NACCESS_S)\n\nstruct fw_reset_cmd {\n\t__be32 op_to_write;\n\t__be32 retval_len16;\n\t__be32 val;\n\t__be32 halt_pkd;\n};\n\n#define FW_RESET_CMD_HALT_S\t31\n#define FW_RESET_CMD_HALT_M     0x1\n#define FW_RESET_CMD_HALT_V(x)\t((x) << FW_RESET_CMD_HALT_S)\n#define FW_RESET_CMD_HALT_G(x)  \\\n\t(((x) >> FW_RESET_CMD_HALT_S) & FW_RESET_CMD_HALT_M)\n#define FW_RESET_CMD_HALT_F\tFW_RESET_CMD_HALT_V(1U)\n\nenum fw_hellow_cmd {\n\tfw_hello_cmd_stage_os\t\t= 0x0\n};\n\nstruct fw_hello_cmd {\n\t__be32 op_to_write;\n\t__be32 retval_len16;\n\t__be32 err_to_clearinit;\n\t__be32 fwrev;\n};\n\n#define FW_HELLO_CMD_ERR_S      31\n#define FW_HELLO_CMD_ERR_V(x)   ((x) << FW_HELLO_CMD_ERR_S)\n#define FW_HELLO_CMD_ERR_F\tFW_HELLO_CMD_ERR_V(1U)\n\n#define FW_HELLO_CMD_INIT_S     30\n#define FW_HELLO_CMD_INIT_V(x)  ((x) << FW_HELLO_CMD_INIT_S)\n#define FW_HELLO_CMD_INIT_F\tFW_HELLO_CMD_INIT_V(1U)\n\n#define FW_HELLO_CMD_MASTERDIS_S\t29\n#define FW_HELLO_CMD_MASTERDIS_V(x)\t((x) << FW_HELLO_CMD_MASTERDIS_S)\n\n#define FW_HELLO_CMD_MASTERFORCE_S      28\n#define FW_HELLO_CMD_MASTERFORCE_V(x)\t((x) << FW_HELLO_CMD_MASTERFORCE_S)\n\n#define FW_HELLO_CMD_MBMASTER_S\t\t24\n#define FW_HELLO_CMD_MBMASTER_M\t\t0xfU\n#define FW_HELLO_CMD_MBMASTER_V(x)\t((x) << FW_HELLO_CMD_MBMASTER_S)\n#define FW_HELLO_CMD_MBMASTER_G(x)\t\\\n\t(((x) >> FW_HELLO_CMD_MBMASTER_S) & FW_HELLO_CMD_MBMASTER_M)\n\n#define FW_HELLO_CMD_MBASYNCNOTINT_S    23\n#define FW_HELLO_CMD_MBASYNCNOTINT_V(x)\t((x) << FW_HELLO_CMD_MBASYNCNOTINT_S)\n\n#define FW_HELLO_CMD_MBASYNCNOT_S       20\n#define FW_HELLO_CMD_MBASYNCNOT_V(x)\t((x) << FW_HELLO_CMD_MBASYNCNOT_S)\n\n#define FW_HELLO_CMD_STAGE_S\t\t17\n#define FW_HELLO_CMD_STAGE_V(x)\t\t((x) << FW_HELLO_CMD_STAGE_S)\n\n#define FW_HELLO_CMD_CLEARINIT_S        16\n#define FW_HELLO_CMD_CLEARINIT_V(x)     ((x) << FW_HELLO_CMD_CLEARINIT_S)\n#define FW_HELLO_CMD_CLEARINIT_F\tFW_HELLO_CMD_CLEARINIT_V(1U)\n\nstruct fw_bye_cmd {\n\t__be32 op_to_write;\n\t__be32 retval_len16;\n\t__be64 r3;\n};\n\nstruct fw_initialize_cmd {\n\t__be32 op_to_write;\n\t__be32 retval_len16;\n\t__be64 r3;\n};\n\nenum fw_caps_config_hm {\n\tFW_CAPS_CONFIG_HM_PCIE\t\t= 0x00000001,\n\tFW_CAPS_CONFIG_HM_PL\t\t= 0x00000002,\n\tFW_CAPS_CONFIG_HM_SGE\t\t= 0x00000004,\n\tFW_CAPS_CONFIG_HM_CIM\t\t= 0x00000008,\n\tFW_CAPS_CONFIG_HM_ULPTX\t\t= 0x00000010,\n\tFW_CAPS_CONFIG_HM_TP\t\t= 0x00000020,\n\tFW_CAPS_CONFIG_HM_ULPRX\t\t= 0x00000040,\n\tFW_CAPS_CONFIG_HM_PMRX\t\t= 0x00000080,\n\tFW_CAPS_CONFIG_HM_PMTX\t\t= 0x00000100,\n\tFW_CAPS_CONFIG_HM_MC\t\t= 0x00000200,\n\tFW_CAPS_CONFIG_HM_LE\t\t= 0x00000400,\n\tFW_CAPS_CONFIG_HM_MPS\t\t= 0x00000800,\n\tFW_CAPS_CONFIG_HM_XGMAC\t\t= 0x00001000,\n\tFW_CAPS_CONFIG_HM_CPLSWITCH\t= 0x00002000,\n\tFW_CAPS_CONFIG_HM_T4DBG\t\t= 0x00004000,\n\tFW_CAPS_CONFIG_HM_MI\t\t= 0x00008000,\n\tFW_CAPS_CONFIG_HM_I2CM\t\t= 0x00010000,\n\tFW_CAPS_CONFIG_HM_NCSI\t\t= 0x00020000,\n\tFW_CAPS_CONFIG_HM_SMB\t\t= 0x00040000,\n\tFW_CAPS_CONFIG_HM_MA\t\t= 0x00080000,\n\tFW_CAPS_CONFIG_HM_EDRAM\t\t= 0x00100000,\n\tFW_CAPS_CONFIG_HM_PMU\t\t= 0x00200000,\n\tFW_CAPS_CONFIG_HM_UART\t\t= 0x00400000,\n\tFW_CAPS_CONFIG_HM_SF\t\t= 0x00800000,\n};\n\nenum fw_caps_config_nbm {\n\tFW_CAPS_CONFIG_NBM_IPMI\t\t= 0x00000001,\n\tFW_CAPS_CONFIG_NBM_NCSI\t\t= 0x00000002,\n};\n\nenum fw_caps_config_link {\n\tFW_CAPS_CONFIG_LINK_PPP\t\t= 0x00000001,\n\tFW_CAPS_CONFIG_LINK_QFC\t\t= 0x00000002,\n\tFW_CAPS_CONFIG_LINK_DCBX\t= 0x00000004,\n};\n\nenum fw_caps_config_switch {\n\tFW_CAPS_CONFIG_SWITCH_INGRESS\t= 0x00000001,\n\tFW_CAPS_CONFIG_SWITCH_EGRESS\t= 0x00000002,\n};\n\nenum fw_caps_config_nic {\n\tFW_CAPS_CONFIG_NIC\t\t= 0x00000001,\n\tFW_CAPS_CONFIG_NIC_VM\t\t= 0x00000002,\n\tFW_CAPS_CONFIG_NIC_HASHFILTER\t= 0x00000020,\n\tFW_CAPS_CONFIG_NIC_ETHOFLD\t= 0x00000040,\n};\n\nenum fw_caps_config_ofld {\n\tFW_CAPS_CONFIG_OFLD\t\t= 0x00000001,\n};\n\nenum fw_caps_config_rdma {\n\tFW_CAPS_CONFIG_RDMA_RDDP\t= 0x00000001,\n\tFW_CAPS_CONFIG_RDMA_RDMAC\t= 0x00000002,\n};\n\nenum fw_caps_config_iscsi {\n\tFW_CAPS_CONFIG_ISCSI_INITIATOR_PDU = 0x00000001,\n\tFW_CAPS_CONFIG_ISCSI_TARGET_PDU = 0x00000002,\n\tFW_CAPS_CONFIG_ISCSI_INITIATOR_CNXOFLD = 0x00000004,\n\tFW_CAPS_CONFIG_ISCSI_TARGET_CNXOFLD = 0x00000008,\n};\n\nenum fw_caps_config_crypto {\n\tFW_CAPS_CONFIG_CRYPTO_LOOKASIDE = 0x00000001,\n\tFW_CAPS_CONFIG_TLS_INLINE = 0x00000002,\n\tFW_CAPS_CONFIG_IPSEC_INLINE = 0x00000004,\n\tFW_CAPS_CONFIG_TLS_HW = 0x00000008,\n};\n\nenum fw_caps_config_fcoe {\n\tFW_CAPS_CONFIG_FCOE_INITIATOR\t= 0x00000001,\n\tFW_CAPS_CONFIG_FCOE_TARGET\t= 0x00000002,\n\tFW_CAPS_CONFIG_FCOE_CTRL_OFLD\t= 0x00000004,\n};\n\nenum fw_memtype_cf {\n\tFW_MEMTYPE_CF_EDC0\t\t= 0x0,\n\tFW_MEMTYPE_CF_EDC1\t\t= 0x1,\n\tFW_MEMTYPE_CF_EXTMEM\t\t= 0x2,\n\tFW_MEMTYPE_CF_FLASH\t\t= 0x4,\n\tFW_MEMTYPE_CF_INTERNAL\t\t= 0x5,\n\tFW_MEMTYPE_CF_EXTMEM1           = 0x6,\n\tFW_MEMTYPE_CF_HMA\t\t= 0x7,\n};\n\nstruct fw_caps_config_cmd {\n\t__be32 op_to_write;\n\t__be32 cfvalid_to_len16;\n\t__be32 r2;\n\t__be32 hwmbitmap;\n\t__be16 nbmcaps;\n\t__be16 linkcaps;\n\t__be16 switchcaps;\n\t__be16 r3;\n\t__be16 niccaps;\n\t__be16 ofldcaps;\n\t__be16 rdmacaps;\n\t__be16 cryptocaps;\n\t__be16 iscsicaps;\n\t__be16 fcoecaps;\n\t__be32 cfcsum;\n\t__be32 finiver;\n\t__be32 finicsum;\n};\n\n#define FW_CAPS_CONFIG_CMD_CFVALID_S    27\n#define FW_CAPS_CONFIG_CMD_CFVALID_V(x) ((x) << FW_CAPS_CONFIG_CMD_CFVALID_S)\n#define FW_CAPS_CONFIG_CMD_CFVALID_F    FW_CAPS_CONFIG_CMD_CFVALID_V(1U)\n\n#define FW_CAPS_CONFIG_CMD_MEMTYPE_CF_S\t\t24\n#define FW_CAPS_CONFIG_CMD_MEMTYPE_CF_V(x)\t\\\n\t((x) << FW_CAPS_CONFIG_CMD_MEMTYPE_CF_S)\n\n#define FW_CAPS_CONFIG_CMD_MEMADDR64K_CF_S      16\n#define FW_CAPS_CONFIG_CMD_MEMADDR64K_CF_V(x)\t\\\n\t((x) << FW_CAPS_CONFIG_CMD_MEMADDR64K_CF_S)\n\n \nenum fw_params_mnem {\n\tFW_PARAMS_MNEM_DEV\t\t= 1,\t \n\tFW_PARAMS_MNEM_PFVF\t\t= 2,\t \n\tFW_PARAMS_MNEM_REG\t\t= 3,\t \n\tFW_PARAMS_MNEM_DMAQ\t\t= 4,\t \n\tFW_PARAMS_MNEM_CHNET            = 5,     \n\tFW_PARAMS_MNEM_LAST\n};\n\n \n\n#define FW_PARAMS_PARAM_FILTER_MODE_S 16\n#define FW_PARAMS_PARAM_FILTER_MODE_M 0xffff\n#define FW_PARAMS_PARAM_FILTER_MODE_V(x)          \\\n\t((x) << FW_PARAMS_PARAM_FILTER_MODE_S)\n#define FW_PARAMS_PARAM_FILTER_MODE_G(x)          \\\n\t(((x) >> FW_PARAMS_PARAM_FILTER_MODE_S) & \\\n\tFW_PARAMS_PARAM_FILTER_MODE_M)\n\n#define FW_PARAMS_PARAM_FILTER_MASK_S 0\n#define FW_PARAMS_PARAM_FILTER_MASK_M 0xffff\n#define FW_PARAMS_PARAM_FILTER_MASK_V(x)          \\\n\t((x) << FW_PARAMS_PARAM_FILTER_MASK_S)\n#define FW_PARAMS_PARAM_FILTER_MASK_G(x)          \\\n\t(((x) >> FW_PARAMS_PARAM_FILTER_MASK_S) & \\\n\tFW_PARAMS_PARAM_FILTER_MASK_M)\n\nenum fw_params_param_dev {\n\tFW_PARAMS_PARAM_DEV_CCLK\t= 0x00,  \n\tFW_PARAMS_PARAM_DEV_PORTVEC\t= 0x01,  \n\tFW_PARAMS_PARAM_DEV_NTID\t= 0x02,  \n\tFW_PARAMS_PARAM_DEV_FLOWC_BUFFIFO_SZ = 0x03,\n\tFW_PARAMS_PARAM_DEV_INTVER_NIC\t= 0x04,\n\tFW_PARAMS_PARAM_DEV_INTVER_VNIC = 0x05,\n\tFW_PARAMS_PARAM_DEV_INTVER_OFLD = 0x06,\n\tFW_PARAMS_PARAM_DEV_INTVER_RI\t= 0x07,\n\tFW_PARAMS_PARAM_DEV_INTVER_ISCSIPDU = 0x08,\n\tFW_PARAMS_PARAM_DEV_INTVER_ISCSI = 0x09,\n\tFW_PARAMS_PARAM_DEV_INTVER_FCOE = 0x0A,\n\tFW_PARAMS_PARAM_DEV_FWREV = 0x0B,\n\tFW_PARAMS_PARAM_DEV_TPREV = 0x0C,\n\tFW_PARAMS_PARAM_DEV_CF = 0x0D,\n\tFW_PARAMS_PARAM_DEV_PHYFW = 0x0F,\n\tFW_PARAMS_PARAM_DEV_DIAG = 0x11,\n\tFW_PARAMS_PARAM_DEV_MAXORDIRD_QP = 0x13,  \n\tFW_PARAMS_PARAM_DEV_MAXIRD_ADAPTER = 0x14,  \n\tFW_PARAMS_PARAM_DEV_ULPTX_MEMWRITE_DSGL = 0x17,\n\tFW_PARAMS_PARAM_DEV_FWCACHE = 0x18,\n\tFW_PARAMS_PARAM_DEV_SCFGREV = 0x1A,\n\tFW_PARAMS_PARAM_DEV_VPDREV = 0x1B,\n\tFW_PARAMS_PARAM_DEV_RI_FR_NSMR_TPTE_WR\t= 0x1C,\n\tFW_PARAMS_PARAM_DEV_FILTER2_WR  = 0x1D,\n\tFW_PARAMS_PARAM_DEV_MPSBGMAP\t= 0x1E,\n\tFW_PARAMS_PARAM_DEV_TPCHMAP     = 0x1F,\n\tFW_PARAMS_PARAM_DEV_HMA_SIZE\t= 0x20,\n\tFW_PARAMS_PARAM_DEV_RDMA_WRITE_WITH_IMM = 0x21,\n\tFW_PARAMS_PARAM_DEV_PPOD_EDRAM  = 0x23,\n\tFW_PARAMS_PARAM_DEV_RI_WRITE_CMPL_WR    = 0x24,\n\tFW_PARAMS_PARAM_DEV_HPFILTER_REGION_SUPPORT = 0x26,\n\tFW_PARAMS_PARAM_DEV_OPAQUE_VIID_SMT_EXTN = 0x27,\n\tFW_PARAMS_PARAM_DEV_HASHFILTER_WITH_OFLD = 0x28,\n\tFW_PARAMS_PARAM_DEV_DBQ_TIMER\t= 0x29,\n\tFW_PARAMS_PARAM_DEV_DBQ_TIMERTICK = 0x2A,\n\tFW_PARAMS_PARAM_DEV_NUM_TM_CLASS = 0x2B,\n\tFW_PARAMS_PARAM_DEV_FILTER = 0x2E,\n\tFW_PARAMS_PARAM_DEV_KTLS_HW = 0x31,\n};\n\n \nenum fw_params_param_pfvf {\n\tFW_PARAMS_PARAM_PFVF_RWXCAPS\t= 0x00,\n\tFW_PARAMS_PARAM_PFVF_ROUTE_START = 0x01,\n\tFW_PARAMS_PARAM_PFVF_ROUTE_END = 0x02,\n\tFW_PARAMS_PARAM_PFVF_CLIP_START = 0x03,\n\tFW_PARAMS_PARAM_PFVF_CLIP_END = 0x04,\n\tFW_PARAMS_PARAM_PFVF_FILTER_START = 0x05,\n\tFW_PARAMS_PARAM_PFVF_FILTER_END = 0x06,\n\tFW_PARAMS_PARAM_PFVF_SERVER_START = 0x07,\n\tFW_PARAMS_PARAM_PFVF_SERVER_END = 0x08,\n\tFW_PARAMS_PARAM_PFVF_TDDP_START = 0x09,\n\tFW_PARAMS_PARAM_PFVF_TDDP_END = 0x0A,\n\tFW_PARAMS_PARAM_PFVF_ISCSI_START = 0x0B,\n\tFW_PARAMS_PARAM_PFVF_ISCSI_END = 0x0C,\n\tFW_PARAMS_PARAM_PFVF_STAG_START = 0x0D,\n\tFW_PARAMS_PARAM_PFVF_STAG_END = 0x0E,\n\tFW_PARAMS_PARAM_PFVF_RQ_START = 0x1F,\n\tFW_PARAMS_PARAM_PFVF_RQ_END\t= 0x10,\n\tFW_PARAMS_PARAM_PFVF_PBL_START = 0x11,\n\tFW_PARAMS_PARAM_PFVF_PBL_END\t= 0x12,\n\tFW_PARAMS_PARAM_PFVF_L2T_START = 0x13,\n\tFW_PARAMS_PARAM_PFVF_L2T_END = 0x14,\n\tFW_PARAMS_PARAM_PFVF_SQRQ_START = 0x15,\n\tFW_PARAMS_PARAM_PFVF_SQRQ_END\t= 0x16,\n\tFW_PARAMS_PARAM_PFVF_CQ_START\t= 0x17,\n\tFW_PARAMS_PARAM_PFVF_CQ_END\t= 0x18,\n\tFW_PARAMS_PARAM_PFVF_SRQ_START  = 0x19,\n\tFW_PARAMS_PARAM_PFVF_SRQ_END    = 0x1A,\n\tFW_PARAMS_PARAM_PFVF_SCHEDCLASS_ETH = 0x20,\n\tFW_PARAMS_PARAM_PFVF_VIID       = 0x24,\n\tFW_PARAMS_PARAM_PFVF_CPMASK     = 0x25,\n\tFW_PARAMS_PARAM_PFVF_OCQ_START  = 0x26,\n\tFW_PARAMS_PARAM_PFVF_OCQ_END    = 0x27,\n\tFW_PARAMS_PARAM_PFVF_CONM_MAP   = 0x28,\n\tFW_PARAMS_PARAM_PFVF_IQFLINT_START = 0x29,\n\tFW_PARAMS_PARAM_PFVF_IQFLINT_END = 0x2A,\n\tFW_PARAMS_PARAM_PFVF_EQ_START\t= 0x2B,\n\tFW_PARAMS_PARAM_PFVF_EQ_END\t= 0x2C,\n\tFW_PARAMS_PARAM_PFVF_ACTIVE_FILTER_START = 0x2D,\n\tFW_PARAMS_PARAM_PFVF_ACTIVE_FILTER_END = 0x2E,\n\tFW_PARAMS_PARAM_PFVF_ETHOFLD_START = 0x2F,\n\tFW_PARAMS_PARAM_PFVF_ETHOFLD_END = 0x30,\n\tFW_PARAMS_PARAM_PFVF_CPLFW4MSG_ENCAP = 0x31,\n\tFW_PARAMS_PARAM_PFVF_HPFILTER_START = 0x32,\n\tFW_PARAMS_PARAM_PFVF_HPFILTER_END = 0x33,\n\tFW_PARAMS_PARAM_PFVF_TLS_START = 0x34,\n\tFW_PARAMS_PARAM_PFVF_TLS_END = 0x35,\n\tFW_PARAMS_PARAM_PFVF_RAWF_START = 0x36,\n\tFW_PARAMS_PARAM_PFVF_RAWF_END = 0x37,\n\tFW_PARAMS_PARAM_PFVF_NCRYPTO_LOOKASIDE = 0x39,\n\tFW_PARAMS_PARAM_PFVF_PORT_CAPS32 = 0x3A,\n\tFW_PARAMS_PARAM_PFVF_PPOD_EDRAM_START = 0x3B,\n\tFW_PARAMS_PARAM_PFVF_PPOD_EDRAM_END = 0x3C,\n\tFW_PARAMS_PARAM_PFVF_LINK_STATE = 0x40,\n};\n\n \nenum vf_link_states {\n\tFW_VF_LINK_STATE_AUTO\t\t= 0x00,\n\tFW_VF_LINK_STATE_ENABLE\t\t= 0x01,\n\tFW_VF_LINK_STATE_DISABLE\t= 0x02,\n};\n\n \nenum fw_params_param_dmaq {\n\tFW_PARAMS_PARAM_DMAQ_IQ_DCAEN_DCACPU = 0x00,\n\tFW_PARAMS_PARAM_DMAQ_IQ_INTCNTTHRESH = 0x01,\n\tFW_PARAMS_PARAM_DMAQ_EQ_CMPLIQID_MNGT = 0x10,\n\tFW_PARAMS_PARAM_DMAQ_EQ_CMPLIQID_CTRL = 0x11,\n\tFW_PARAMS_PARAM_DMAQ_EQ_SCHEDCLASS_ETH = 0x12,\n\tFW_PARAMS_PARAM_DMAQ_EQ_DCBPRIO_ETH = 0x13,\n\tFW_PARAMS_PARAM_DMAQ_EQ_TIMERIX\t= 0x15,\n\tFW_PARAMS_PARAM_DMAQ_CONM_CTXT = 0x20,\n};\n\nenum fw_params_param_dev_ktls_hw {\n\tFW_PARAMS_PARAM_DEV_KTLS_HW_DISABLE      = 0x00,\n\tFW_PARAMS_PARAM_DEV_KTLS_HW_ENABLE       = 0x01,\n\tFW_PARAMS_PARAM_DEV_KTLS_HW_USER_ENABLE  = 0x01,\n};\n\nenum fw_params_param_dev_phyfw {\n\tFW_PARAMS_PARAM_DEV_PHYFW_DOWNLOAD = 0x00,\n\tFW_PARAMS_PARAM_DEV_PHYFW_VERSION = 0x01,\n};\n\nenum fw_params_param_dev_diag {\n\tFW_PARAM_DEV_DIAG_TMP\t\t= 0x00,\n\tFW_PARAM_DEV_DIAG_VDD\t\t= 0x01,\n\tFW_PARAM_DEV_DIAG_MAXTMPTHRESH\t= 0x02,\n};\n\nenum fw_params_param_dev_filter {\n\tFW_PARAM_DEV_FILTER_VNIC_MODE   = 0x00,\n\tFW_PARAM_DEV_FILTER_MODE_MASK   = 0x01,\n};\n\nenum fw_params_param_dev_fwcache {\n\tFW_PARAM_DEV_FWCACHE_FLUSH      = 0x00,\n\tFW_PARAM_DEV_FWCACHE_FLUSHINV   = 0x01,\n};\n\n#define FW_PARAMS_MNEM_S\t24\n#define FW_PARAMS_MNEM_V(x)\t((x) << FW_PARAMS_MNEM_S)\n\n#define FW_PARAMS_PARAM_X_S     16\n#define FW_PARAMS_PARAM_X_V(x)\t((x) << FW_PARAMS_PARAM_X_S)\n\n#define FW_PARAMS_PARAM_Y_S\t8\n#define FW_PARAMS_PARAM_Y_M\t0xffU\n#define FW_PARAMS_PARAM_Y_V(x)\t((x) << FW_PARAMS_PARAM_Y_S)\n#define FW_PARAMS_PARAM_Y_G(x)\t(((x) >> FW_PARAMS_PARAM_Y_S) &\\\n\t\tFW_PARAMS_PARAM_Y_M)\n\n#define FW_PARAMS_PARAM_Z_S\t0\n#define FW_PARAMS_PARAM_Z_M\t0xffu\n#define FW_PARAMS_PARAM_Z_V(x)\t((x) << FW_PARAMS_PARAM_Z_S)\n#define FW_PARAMS_PARAM_Z_G(x)\t(((x) >> FW_PARAMS_PARAM_Z_S) &\\\n\t\tFW_PARAMS_PARAM_Z_M)\n\n#define FW_PARAMS_PARAM_XYZ_S\t\t0\n#define FW_PARAMS_PARAM_XYZ_V(x)\t((x) << FW_PARAMS_PARAM_XYZ_S)\n\n#define FW_PARAMS_PARAM_YZ_S\t\t0\n#define FW_PARAMS_PARAM_YZ_V(x)\t\t((x) << FW_PARAMS_PARAM_YZ_S)\n\nstruct fw_params_cmd {\n\t__be32 op_to_vfn;\n\t__be32 retval_len16;\n\tstruct fw_params_param {\n\t\t__be32 mnem;\n\t\t__be32 val;\n\t} param[7];\n};\n\n#define FW_PARAMS_CMD_PFN_S     8\n#define FW_PARAMS_CMD_PFN_V(x)\t((x) << FW_PARAMS_CMD_PFN_S)\n\n#define FW_PARAMS_CMD_VFN_S     0\n#define FW_PARAMS_CMD_VFN_V(x)\t((x) << FW_PARAMS_CMD_VFN_S)\n\nstruct fw_pfvf_cmd {\n\t__be32 op_to_vfn;\n\t__be32 retval_len16;\n\t__be32 niqflint_niq;\n\t__be32 type_to_neq;\n\t__be32 tc_to_nexactf;\n\t__be32 r_caps_to_nethctrl;\n\t__be16 nricq;\n\t__be16 nriqp;\n\t__be32 r4;\n};\n\n#define FW_PFVF_CMD_PFN_S\t8\n#define FW_PFVF_CMD_PFN_V(x)\t((x) << FW_PFVF_CMD_PFN_S)\n\n#define FW_PFVF_CMD_VFN_S       0\n#define FW_PFVF_CMD_VFN_V(x)\t((x) << FW_PFVF_CMD_VFN_S)\n\n#define FW_PFVF_CMD_NIQFLINT_S          20\n#define FW_PFVF_CMD_NIQFLINT_M          0xfff\n#define FW_PFVF_CMD_NIQFLINT_V(x)\t((x) << FW_PFVF_CMD_NIQFLINT_S)\n#define FW_PFVF_CMD_NIQFLINT_G(x)\t\\\n\t(((x) >> FW_PFVF_CMD_NIQFLINT_S) & FW_PFVF_CMD_NIQFLINT_M)\n\n#define FW_PFVF_CMD_NIQ_S       0\n#define FW_PFVF_CMD_NIQ_M       0xfffff\n#define FW_PFVF_CMD_NIQ_V(x)\t((x) << FW_PFVF_CMD_NIQ_S)\n#define FW_PFVF_CMD_NIQ_G(x)\t\\\n\t(((x) >> FW_PFVF_CMD_NIQ_S) & FW_PFVF_CMD_NIQ_M)\n\n#define FW_PFVF_CMD_TYPE_S      31\n#define FW_PFVF_CMD_TYPE_M      0x1\n#define FW_PFVF_CMD_TYPE_V(x)   ((x) << FW_PFVF_CMD_TYPE_S)\n#define FW_PFVF_CMD_TYPE_G(x)\t\\\n\t(((x) >> FW_PFVF_CMD_TYPE_S) & FW_PFVF_CMD_TYPE_M)\n#define FW_PFVF_CMD_TYPE_F      FW_PFVF_CMD_TYPE_V(1U)\n\n#define FW_PFVF_CMD_CMASK_S     24\n#define FW_PFVF_CMD_CMASK_M\t0xf\n#define FW_PFVF_CMD_CMASK_V(x)\t((x) << FW_PFVF_CMD_CMASK_S)\n#define FW_PFVF_CMD_CMASK_G(x)\t\\\n\t(((x) >> FW_PFVF_CMD_CMASK_S) & FW_PFVF_CMD_CMASK_M)\n\n#define FW_PFVF_CMD_PMASK_S     20\n#define FW_PFVF_CMD_PMASK_M\t0xf\n#define FW_PFVF_CMD_PMASK_V(x)\t((x) << FW_PFVF_CMD_PMASK_S)\n#define FW_PFVF_CMD_PMASK_G(x) \\\n\t(((x) >> FW_PFVF_CMD_PMASK_S) & FW_PFVF_CMD_PMASK_M)\n\n#define FW_PFVF_CMD_NEQ_S       0\n#define FW_PFVF_CMD_NEQ_M       0xfffff\n#define FW_PFVF_CMD_NEQ_V(x)\t((x) << FW_PFVF_CMD_NEQ_S)\n#define FW_PFVF_CMD_NEQ_G(x)\t\\\n\t(((x) >> FW_PFVF_CMD_NEQ_S) & FW_PFVF_CMD_NEQ_M)\n\n#define FW_PFVF_CMD_TC_S        24\n#define FW_PFVF_CMD_TC_M        0xff\n#define FW_PFVF_CMD_TC_V(x)\t((x) << FW_PFVF_CMD_TC_S)\n#define FW_PFVF_CMD_TC_G(x)\t(((x) >> FW_PFVF_CMD_TC_S) & FW_PFVF_CMD_TC_M)\n\n#define FW_PFVF_CMD_NVI_S       16\n#define FW_PFVF_CMD_NVI_M       0xff\n#define FW_PFVF_CMD_NVI_V(x)\t((x) << FW_PFVF_CMD_NVI_S)\n#define FW_PFVF_CMD_NVI_G(x)\t(((x) >> FW_PFVF_CMD_NVI_S) & FW_PFVF_CMD_NVI_M)\n\n#define FW_PFVF_CMD_NEXACTF_S           0\n#define FW_PFVF_CMD_NEXACTF_M           0xffff\n#define FW_PFVF_CMD_NEXACTF_V(x)\t((x) << FW_PFVF_CMD_NEXACTF_S)\n#define FW_PFVF_CMD_NEXACTF_G(x)\t\\\n\t(((x) >> FW_PFVF_CMD_NEXACTF_S) & FW_PFVF_CMD_NEXACTF_M)\n\n#define FW_PFVF_CMD_R_CAPS_S    24\n#define FW_PFVF_CMD_R_CAPS_M    0xff\n#define FW_PFVF_CMD_R_CAPS_V(x) ((x) << FW_PFVF_CMD_R_CAPS_S)\n#define FW_PFVF_CMD_R_CAPS_G(x) \\\n\t(((x) >> FW_PFVF_CMD_R_CAPS_S) & FW_PFVF_CMD_R_CAPS_M)\n\n#define FW_PFVF_CMD_WX_CAPS_S           16\n#define FW_PFVF_CMD_WX_CAPS_M           0xff\n#define FW_PFVF_CMD_WX_CAPS_V(x)\t((x) << FW_PFVF_CMD_WX_CAPS_S)\n#define FW_PFVF_CMD_WX_CAPS_G(x)\t\\\n\t(((x) >> FW_PFVF_CMD_WX_CAPS_S) & FW_PFVF_CMD_WX_CAPS_M)\n\n#define FW_PFVF_CMD_NETHCTRL_S          0\n#define FW_PFVF_CMD_NETHCTRL_M          0xffff\n#define FW_PFVF_CMD_NETHCTRL_V(x)\t((x) << FW_PFVF_CMD_NETHCTRL_S)\n#define FW_PFVF_CMD_NETHCTRL_G(x)\t\\\n\t(((x) >> FW_PFVF_CMD_NETHCTRL_S) & FW_PFVF_CMD_NETHCTRL_M)\n\nenum fw_iq_type {\n\tFW_IQ_TYPE_FL_INT_CAP,\n\tFW_IQ_TYPE_NO_FL_INT_CAP\n};\n\nenum fw_iq_iqtype {\n\tFW_IQ_IQTYPE_OTHER,\n\tFW_IQ_IQTYPE_NIC,\n\tFW_IQ_IQTYPE_OFLD,\n};\n\nstruct fw_iq_cmd {\n\t__be32 op_to_vfn;\n\t__be32 alloc_to_len16;\n\t__be16 physiqid;\n\t__be16 iqid;\n\t__be16 fl0id;\n\t__be16 fl1id;\n\t__be32 type_to_iqandstindex;\n\t__be16 iqdroprss_to_iqesize;\n\t__be16 iqsize;\n\t__be64 iqaddr;\n\t__be32 iqns_to_fl0congen;\n\t__be16 fl0dcaen_to_fl0cidxfthresh;\n\t__be16 fl0size;\n\t__be64 fl0addr;\n\t__be32 fl1cngchmap_to_fl1congen;\n\t__be16 fl1dcaen_to_fl1cidxfthresh;\n\t__be16 fl1size;\n\t__be64 fl1addr;\n};\n\n#define FW_IQ_CMD_PFN_S\t\t8\n#define FW_IQ_CMD_PFN_V(x)\t((x) << FW_IQ_CMD_PFN_S)\n\n#define FW_IQ_CMD_VFN_S\t\t0\n#define FW_IQ_CMD_VFN_V(x)\t((x) << FW_IQ_CMD_VFN_S)\n\n#define FW_IQ_CMD_ALLOC_S\t31\n#define FW_IQ_CMD_ALLOC_V(x)\t((x) << FW_IQ_CMD_ALLOC_S)\n#define FW_IQ_CMD_ALLOC_F\tFW_IQ_CMD_ALLOC_V(1U)\n\n#define FW_IQ_CMD_FREE_S\t30\n#define FW_IQ_CMD_FREE_V(x)\t((x) << FW_IQ_CMD_FREE_S)\n#define FW_IQ_CMD_FREE_F\tFW_IQ_CMD_FREE_V(1U)\n\n#define FW_IQ_CMD_MODIFY_S\t29\n#define FW_IQ_CMD_MODIFY_V(x)\t((x) << FW_IQ_CMD_MODIFY_S)\n#define FW_IQ_CMD_MODIFY_F\tFW_IQ_CMD_MODIFY_V(1U)\n\n#define FW_IQ_CMD_IQSTART_S\t28\n#define FW_IQ_CMD_IQSTART_V(x)\t((x) << FW_IQ_CMD_IQSTART_S)\n#define FW_IQ_CMD_IQSTART_F\tFW_IQ_CMD_IQSTART_V(1U)\n\n#define FW_IQ_CMD_IQSTOP_S\t27\n#define FW_IQ_CMD_IQSTOP_V(x)\t((x) << FW_IQ_CMD_IQSTOP_S)\n#define FW_IQ_CMD_IQSTOP_F\tFW_IQ_CMD_IQSTOP_V(1U)\n\n#define FW_IQ_CMD_TYPE_S\t29\n#define FW_IQ_CMD_TYPE_V(x)\t((x) << FW_IQ_CMD_TYPE_S)\n\n#define FW_IQ_CMD_IQASYNCH_S\t28\n#define FW_IQ_CMD_IQASYNCH_V(x)\t((x) << FW_IQ_CMD_IQASYNCH_S)\n\n#define FW_IQ_CMD_VIID_S\t16\n#define FW_IQ_CMD_VIID_V(x)\t((x) << FW_IQ_CMD_VIID_S)\n\n#define FW_IQ_CMD_IQANDST_S\t15\n#define FW_IQ_CMD_IQANDST_V(x)\t((x) << FW_IQ_CMD_IQANDST_S)\n\n#define FW_IQ_CMD_IQANUS_S\t14\n#define FW_IQ_CMD_IQANUS_V(x)\t((x) << FW_IQ_CMD_IQANUS_S)\n\n#define FW_IQ_CMD_IQANUD_S\t12\n#define FW_IQ_CMD_IQANUD_V(x)\t((x) << FW_IQ_CMD_IQANUD_S)\n\n#define FW_IQ_CMD_IQANDSTINDEX_S\t0\n#define FW_IQ_CMD_IQANDSTINDEX_V(x)\t((x) << FW_IQ_CMD_IQANDSTINDEX_S)\n\n#define FW_IQ_CMD_IQDROPRSS_S\t\t15\n#define FW_IQ_CMD_IQDROPRSS_V(x)\t((x) << FW_IQ_CMD_IQDROPRSS_S)\n#define FW_IQ_CMD_IQDROPRSS_F\tFW_IQ_CMD_IQDROPRSS_V(1U)\n\n#define FW_IQ_CMD_IQGTSMODE_S\t\t14\n#define FW_IQ_CMD_IQGTSMODE_V(x)\t((x) << FW_IQ_CMD_IQGTSMODE_S)\n#define FW_IQ_CMD_IQGTSMODE_F\t\tFW_IQ_CMD_IQGTSMODE_V(1U)\n\n#define FW_IQ_CMD_IQPCIECH_S\t12\n#define FW_IQ_CMD_IQPCIECH_V(x)\t((x) << FW_IQ_CMD_IQPCIECH_S)\n\n#define FW_IQ_CMD_IQDCAEN_S\t11\n#define FW_IQ_CMD_IQDCAEN_V(x)\t((x) << FW_IQ_CMD_IQDCAEN_S)\n\n#define FW_IQ_CMD_IQDCACPU_S\t6\n#define FW_IQ_CMD_IQDCACPU_V(x)\t((x) << FW_IQ_CMD_IQDCACPU_S)\n\n#define FW_IQ_CMD_IQINTCNTTHRESH_S\t4\n#define FW_IQ_CMD_IQINTCNTTHRESH_V(x)\t((x) << FW_IQ_CMD_IQINTCNTTHRESH_S)\n\n#define FW_IQ_CMD_IQO_S\t\t3\n#define FW_IQ_CMD_IQO_V(x)\t((x) << FW_IQ_CMD_IQO_S)\n#define FW_IQ_CMD_IQO_F\t\tFW_IQ_CMD_IQO_V(1U)\n\n#define FW_IQ_CMD_IQCPRIO_S\t2\n#define FW_IQ_CMD_IQCPRIO_V(x)\t((x) << FW_IQ_CMD_IQCPRIO_S)\n\n#define FW_IQ_CMD_IQESIZE_S\t0\n#define FW_IQ_CMD_IQESIZE_V(x)\t((x) << FW_IQ_CMD_IQESIZE_S)\n\n#define FW_IQ_CMD_IQNS_S\t31\n#define FW_IQ_CMD_IQNS_V(x)\t((x) << FW_IQ_CMD_IQNS_S)\n\n#define FW_IQ_CMD_IQRO_S\t30\n#define FW_IQ_CMD_IQRO_V(x)\t((x) << FW_IQ_CMD_IQRO_S)\n\n#define FW_IQ_CMD_IQFLINTIQHSEN_S\t28\n#define FW_IQ_CMD_IQFLINTIQHSEN_V(x)\t((x) << FW_IQ_CMD_IQFLINTIQHSEN_S)\n\n#define FW_IQ_CMD_IQFLINTCONGEN_S\t27\n#define FW_IQ_CMD_IQFLINTCONGEN_V(x)\t((x) << FW_IQ_CMD_IQFLINTCONGEN_S)\n#define FW_IQ_CMD_IQFLINTCONGEN_F\tFW_IQ_CMD_IQFLINTCONGEN_V(1U)\n\n#define FW_IQ_CMD_IQFLINTISCSIC_S\t26\n#define FW_IQ_CMD_IQFLINTISCSIC_V(x)\t((x) << FW_IQ_CMD_IQFLINTISCSIC_S)\n\n#define FW_IQ_CMD_IQTYPE_S\t\t24\n#define FW_IQ_CMD_IQTYPE_M\t\t0x3\n#define FW_IQ_CMD_IQTYPE_V(x)\t\t((x) << FW_IQ_CMD_IQTYPE_S)\n#define FW_IQ_CMD_IQTYPE_G(x)\t\t\\\n\t(((x) >> FW_IQ_CMD_IQTYPE_S) & FW_IQ_CMD_IQTYPE_M)\n\n#define FW_IQ_CMD_FL0CNGCHMAP_S\t\t20\n#define FW_IQ_CMD_FL0CNGCHMAP_V(x)\t((x) << FW_IQ_CMD_FL0CNGCHMAP_S)\n\n#define FW_IQ_CMD_FL0CACHELOCK_S\t15\n#define FW_IQ_CMD_FL0CACHELOCK_V(x)\t((x) << FW_IQ_CMD_FL0CACHELOCK_S)\n\n#define FW_IQ_CMD_FL0DBP_S\t14\n#define FW_IQ_CMD_FL0DBP_V(x)\t((x) << FW_IQ_CMD_FL0DBP_S)\n\n#define FW_IQ_CMD_FL0DATANS_S\t\t13\n#define FW_IQ_CMD_FL0DATANS_V(x)\t((x) << FW_IQ_CMD_FL0DATANS_S)\n\n#define FW_IQ_CMD_FL0DATARO_S\t\t12\n#define FW_IQ_CMD_FL0DATARO_V(x)\t((x) << FW_IQ_CMD_FL0DATARO_S)\n#define FW_IQ_CMD_FL0DATARO_F\t\tFW_IQ_CMD_FL0DATARO_V(1U)\n\n#define FW_IQ_CMD_FL0CONGCIF_S\t\t11\n#define FW_IQ_CMD_FL0CONGCIF_V(x)\t((x) << FW_IQ_CMD_FL0CONGCIF_S)\n#define FW_IQ_CMD_FL0CONGCIF_F\t\tFW_IQ_CMD_FL0CONGCIF_V(1U)\n\n#define FW_IQ_CMD_FL0ONCHIP_S\t\t10\n#define FW_IQ_CMD_FL0ONCHIP_V(x)\t((x) << FW_IQ_CMD_FL0ONCHIP_S)\n\n#define FW_IQ_CMD_FL0STATUSPGNS_S\t9\n#define FW_IQ_CMD_FL0STATUSPGNS_V(x)\t((x) << FW_IQ_CMD_FL0STATUSPGNS_S)\n\n#define FW_IQ_CMD_FL0STATUSPGRO_S\t8\n#define FW_IQ_CMD_FL0STATUSPGRO_V(x)\t((x) << FW_IQ_CMD_FL0STATUSPGRO_S)\n\n#define FW_IQ_CMD_FL0FETCHNS_S\t\t7\n#define FW_IQ_CMD_FL0FETCHNS_V(x)\t((x) << FW_IQ_CMD_FL0FETCHNS_S)\n\n#define FW_IQ_CMD_FL0FETCHRO_S\t\t6\n#define FW_IQ_CMD_FL0FETCHRO_V(x)\t((x) << FW_IQ_CMD_FL0FETCHRO_S)\n#define FW_IQ_CMD_FL0FETCHRO_F\t\tFW_IQ_CMD_FL0FETCHRO_V(1U)\n\n#define FW_IQ_CMD_FL0HOSTFCMODE_S\t4\n#define FW_IQ_CMD_FL0HOSTFCMODE_V(x)\t((x) << FW_IQ_CMD_FL0HOSTFCMODE_S)\n\n#define FW_IQ_CMD_FL0CPRIO_S\t3\n#define FW_IQ_CMD_FL0CPRIO_V(x)\t((x) << FW_IQ_CMD_FL0CPRIO_S)\n\n#define FW_IQ_CMD_FL0PADEN_S\t2\n#define FW_IQ_CMD_FL0PADEN_V(x)\t((x) << FW_IQ_CMD_FL0PADEN_S)\n#define FW_IQ_CMD_FL0PADEN_F\tFW_IQ_CMD_FL0PADEN_V(1U)\n\n#define FW_IQ_CMD_FL0PACKEN_S\t\t1\n#define FW_IQ_CMD_FL0PACKEN_V(x)\t((x) << FW_IQ_CMD_FL0PACKEN_S)\n#define FW_IQ_CMD_FL0PACKEN_F\t\tFW_IQ_CMD_FL0PACKEN_V(1U)\n\n#define FW_IQ_CMD_FL0CONGEN_S\t\t0\n#define FW_IQ_CMD_FL0CONGEN_V(x)\t((x) << FW_IQ_CMD_FL0CONGEN_S)\n#define FW_IQ_CMD_FL0CONGEN_F\t\tFW_IQ_CMD_FL0CONGEN_V(1U)\n\n#define FW_IQ_CMD_FL0DCAEN_S\t15\n#define FW_IQ_CMD_FL0DCAEN_V(x)\t((x) << FW_IQ_CMD_FL0DCAEN_S)\n\n#define FW_IQ_CMD_FL0DCACPU_S\t\t10\n#define FW_IQ_CMD_FL0DCACPU_V(x)\t((x) << FW_IQ_CMD_FL0DCACPU_S)\n\n#define FW_IQ_CMD_FL0FBMIN_S\t7\n#define FW_IQ_CMD_FL0FBMIN_V(x)\t((x) << FW_IQ_CMD_FL0FBMIN_S)\n\n#define FW_IQ_CMD_FL0FBMAX_S\t4\n#define FW_IQ_CMD_FL0FBMAX_V(x)\t((x) << FW_IQ_CMD_FL0FBMAX_S)\n\n#define FW_IQ_CMD_FL0CIDXFTHRESHO_S\t3\n#define FW_IQ_CMD_FL0CIDXFTHRESHO_V(x)\t((x) << FW_IQ_CMD_FL0CIDXFTHRESHO_S)\n#define FW_IQ_CMD_FL0CIDXFTHRESHO_F\tFW_IQ_CMD_FL0CIDXFTHRESHO_V(1U)\n\n#define FW_IQ_CMD_FL0CIDXFTHRESH_S\t0\n#define FW_IQ_CMD_FL0CIDXFTHRESH_V(x)\t((x) << FW_IQ_CMD_FL0CIDXFTHRESH_S)\n\n#define FW_IQ_CMD_FL1CNGCHMAP_S\t\t20\n#define FW_IQ_CMD_FL1CNGCHMAP_V(x)\t((x) << FW_IQ_CMD_FL1CNGCHMAP_S)\n\n#define FW_IQ_CMD_FL1CACHELOCK_S\t15\n#define FW_IQ_CMD_FL1CACHELOCK_V(x)\t((x) << FW_IQ_CMD_FL1CACHELOCK_S)\n\n#define FW_IQ_CMD_FL1DBP_S\t14\n#define FW_IQ_CMD_FL1DBP_V(x)\t((x) << FW_IQ_CMD_FL1DBP_S)\n\n#define FW_IQ_CMD_FL1DATANS_S\t\t13\n#define FW_IQ_CMD_FL1DATANS_V(x)\t((x) << FW_IQ_CMD_FL1DATANS_S)\n\n#define FW_IQ_CMD_FL1DATARO_S\t\t12\n#define FW_IQ_CMD_FL1DATARO_V(x)\t((x) << FW_IQ_CMD_FL1DATARO_S)\n\n#define FW_IQ_CMD_FL1CONGCIF_S\t\t11\n#define FW_IQ_CMD_FL1CONGCIF_V(x)\t((x) << FW_IQ_CMD_FL1CONGCIF_S)\n\n#define FW_IQ_CMD_FL1ONCHIP_S\t\t10\n#define FW_IQ_CMD_FL1ONCHIP_V(x)\t((x) << FW_IQ_CMD_FL1ONCHIP_S)\n\n#define FW_IQ_CMD_FL1STATUSPGNS_S\t9\n#define FW_IQ_CMD_FL1STATUSPGNS_V(x)\t((x) << FW_IQ_CMD_FL1STATUSPGNS_S)\n\n#define FW_IQ_CMD_FL1STATUSPGRO_S\t8\n#define FW_IQ_CMD_FL1STATUSPGRO_V(x)\t((x) << FW_IQ_CMD_FL1STATUSPGRO_S)\n\n#define FW_IQ_CMD_FL1FETCHNS_S\t\t7\n#define FW_IQ_CMD_FL1FETCHNS_V(x)\t((x) << FW_IQ_CMD_FL1FETCHNS_S)\n\n#define FW_IQ_CMD_FL1FETCHRO_S\t\t6\n#define FW_IQ_CMD_FL1FETCHRO_V(x)\t((x) << FW_IQ_CMD_FL1FETCHRO_S)\n\n#define FW_IQ_CMD_FL1HOSTFCMODE_S\t4\n#define FW_IQ_CMD_FL1HOSTFCMODE_V(x)\t((x) << FW_IQ_CMD_FL1HOSTFCMODE_S)\n\n#define FW_IQ_CMD_FL1CPRIO_S\t3\n#define FW_IQ_CMD_FL1CPRIO_V(x)\t((x) << FW_IQ_CMD_FL1CPRIO_S)\n\n#define FW_IQ_CMD_FL1PADEN_S\t2\n#define FW_IQ_CMD_FL1PADEN_V(x)\t((x) << FW_IQ_CMD_FL1PADEN_S)\n#define FW_IQ_CMD_FL1PADEN_F\tFW_IQ_CMD_FL1PADEN_V(1U)\n\n#define FW_IQ_CMD_FL1PACKEN_S\t\t1\n#define FW_IQ_CMD_FL1PACKEN_V(x)\t((x) << FW_IQ_CMD_FL1PACKEN_S)\n#define FW_IQ_CMD_FL1PACKEN_F\tFW_IQ_CMD_FL1PACKEN_V(1U)\n\n#define FW_IQ_CMD_FL1CONGEN_S\t\t0\n#define FW_IQ_CMD_FL1CONGEN_V(x)\t((x) << FW_IQ_CMD_FL1CONGEN_S)\n#define FW_IQ_CMD_FL1CONGEN_F\tFW_IQ_CMD_FL1CONGEN_V(1U)\n\n#define FW_IQ_CMD_FL1DCAEN_S\t15\n#define FW_IQ_CMD_FL1DCAEN_V(x)\t((x) << FW_IQ_CMD_FL1DCAEN_S)\n\n#define FW_IQ_CMD_FL1DCACPU_S\t\t10\n#define FW_IQ_CMD_FL1DCACPU_V(x)\t((x) << FW_IQ_CMD_FL1DCACPU_S)\n\n#define FW_IQ_CMD_FL1FBMIN_S\t7\n#define FW_IQ_CMD_FL1FBMIN_V(x)\t((x) << FW_IQ_CMD_FL1FBMIN_S)\n\n#define FW_IQ_CMD_FL1FBMAX_S\t4\n#define FW_IQ_CMD_FL1FBMAX_V(x)\t((x) << FW_IQ_CMD_FL1FBMAX_S)\n\n#define FW_IQ_CMD_FL1CIDXFTHRESHO_S\t3\n#define FW_IQ_CMD_FL1CIDXFTHRESHO_V(x)\t((x) << FW_IQ_CMD_FL1CIDXFTHRESHO_S)\n#define FW_IQ_CMD_FL1CIDXFTHRESHO_F\tFW_IQ_CMD_FL1CIDXFTHRESHO_V(1U)\n\n#define FW_IQ_CMD_FL1CIDXFTHRESH_S\t0\n#define FW_IQ_CMD_FL1CIDXFTHRESH_V(x)\t((x) << FW_IQ_CMD_FL1CIDXFTHRESH_S)\n\nstruct fw_eq_eth_cmd {\n\t__be32 op_to_vfn;\n\t__be32 alloc_to_len16;\n\t__be32 eqid_pkd;\n\t__be32 physeqid_pkd;\n\t__be32 fetchszm_to_iqid;\n\t__be32 dcaen_to_eqsize;\n\t__be64 eqaddr;\n\t__be32 autoequiqe_to_viid;\n\t__be32 timeren_timerix;\n\t__be64 r9;\n};\n\n#define FW_EQ_ETH_CMD_PFN_S\t8\n#define FW_EQ_ETH_CMD_PFN_V(x)\t((x) << FW_EQ_ETH_CMD_PFN_S)\n\n#define FW_EQ_ETH_CMD_VFN_S\t0\n#define FW_EQ_ETH_CMD_VFN_V(x)\t((x) << FW_EQ_ETH_CMD_VFN_S)\n\n#define FW_EQ_ETH_CMD_ALLOC_S\t\t31\n#define FW_EQ_ETH_CMD_ALLOC_V(x)\t((x) << FW_EQ_ETH_CMD_ALLOC_S)\n#define FW_EQ_ETH_CMD_ALLOC_F\tFW_EQ_ETH_CMD_ALLOC_V(1U)\n\n#define FW_EQ_ETH_CMD_FREE_S\t30\n#define FW_EQ_ETH_CMD_FREE_V(x)\t((x) << FW_EQ_ETH_CMD_FREE_S)\n#define FW_EQ_ETH_CMD_FREE_F\tFW_EQ_ETH_CMD_FREE_V(1U)\n\n#define FW_EQ_ETH_CMD_MODIFY_S\t\t29\n#define FW_EQ_ETH_CMD_MODIFY_V(x)\t((x) << FW_EQ_ETH_CMD_MODIFY_S)\n#define FW_EQ_ETH_CMD_MODIFY_F\tFW_EQ_ETH_CMD_MODIFY_V(1U)\n\n#define FW_EQ_ETH_CMD_EQSTART_S\t\t28\n#define FW_EQ_ETH_CMD_EQSTART_V(x)\t((x) << FW_EQ_ETH_CMD_EQSTART_S)\n#define FW_EQ_ETH_CMD_EQSTART_F\tFW_EQ_ETH_CMD_EQSTART_V(1U)\n\n#define FW_EQ_ETH_CMD_EQSTOP_S\t\t27\n#define FW_EQ_ETH_CMD_EQSTOP_V(x)\t((x) << FW_EQ_ETH_CMD_EQSTOP_S)\n#define FW_EQ_ETH_CMD_EQSTOP_F\tFW_EQ_ETH_CMD_EQSTOP_V(1U)\n\n#define FW_EQ_ETH_CMD_EQID_S\t0\n#define FW_EQ_ETH_CMD_EQID_M\t0xfffff\n#define FW_EQ_ETH_CMD_EQID_V(x)\t((x) << FW_EQ_ETH_CMD_EQID_S)\n#define FW_EQ_ETH_CMD_EQID_G(x)\t\\\n\t(((x) >> FW_EQ_ETH_CMD_EQID_S) & FW_EQ_ETH_CMD_EQID_M)\n\n#define FW_EQ_ETH_CMD_PHYSEQID_S\t0\n#define FW_EQ_ETH_CMD_PHYSEQID_M\t0xfffff\n#define FW_EQ_ETH_CMD_PHYSEQID_V(x)\t((x) << FW_EQ_ETH_CMD_PHYSEQID_S)\n#define FW_EQ_ETH_CMD_PHYSEQID_G(x)\t\\\n\t(((x) >> FW_EQ_ETH_CMD_PHYSEQID_S) & FW_EQ_ETH_CMD_PHYSEQID_M)\n\n#define FW_EQ_ETH_CMD_FETCHSZM_S\t26\n#define FW_EQ_ETH_CMD_FETCHSZM_V(x)\t((x) << FW_EQ_ETH_CMD_FETCHSZM_S)\n#define FW_EQ_ETH_CMD_FETCHSZM_F\tFW_EQ_ETH_CMD_FETCHSZM_V(1U)\n\n#define FW_EQ_ETH_CMD_STATUSPGNS_S\t25\n#define FW_EQ_ETH_CMD_STATUSPGNS_V(x)\t((x) << FW_EQ_ETH_CMD_STATUSPGNS_S)\n\n#define FW_EQ_ETH_CMD_STATUSPGRO_S\t24\n#define FW_EQ_ETH_CMD_STATUSPGRO_V(x)\t((x) << FW_EQ_ETH_CMD_STATUSPGRO_S)\n\n#define FW_EQ_ETH_CMD_FETCHNS_S\t\t23\n#define FW_EQ_ETH_CMD_FETCHNS_V(x)\t((x) << FW_EQ_ETH_CMD_FETCHNS_S)\n\n#define FW_EQ_ETH_CMD_FETCHRO_S\t\t22\n#define FW_EQ_ETH_CMD_FETCHRO_V(x)\t((x) << FW_EQ_ETH_CMD_FETCHRO_S)\n#define FW_EQ_ETH_CMD_FETCHRO_F\t\tFW_EQ_ETH_CMD_FETCHRO_V(1U)\n\n#define FW_EQ_ETH_CMD_HOSTFCMODE_S\t20\n#define FW_EQ_ETH_CMD_HOSTFCMODE_V(x)\t((x) << FW_EQ_ETH_CMD_HOSTFCMODE_S)\n\n#define FW_EQ_ETH_CMD_CPRIO_S\t\t19\n#define FW_EQ_ETH_CMD_CPRIO_V(x)\t((x) << FW_EQ_ETH_CMD_CPRIO_S)\n\n#define FW_EQ_ETH_CMD_ONCHIP_S\t\t18\n#define FW_EQ_ETH_CMD_ONCHIP_V(x)\t((x) << FW_EQ_ETH_CMD_ONCHIP_S)\n\n#define FW_EQ_ETH_CMD_PCIECHN_S\t\t16\n#define FW_EQ_ETH_CMD_PCIECHN_V(x)\t((x) << FW_EQ_ETH_CMD_PCIECHN_S)\n\n#define FW_EQ_ETH_CMD_IQID_S\t0\n#define FW_EQ_ETH_CMD_IQID_V(x)\t((x) << FW_EQ_ETH_CMD_IQID_S)\n\n#define FW_EQ_ETH_CMD_DCAEN_S\t\t31\n#define FW_EQ_ETH_CMD_DCAEN_V(x)\t((x) << FW_EQ_ETH_CMD_DCAEN_S)\n\n#define FW_EQ_ETH_CMD_DCACPU_S\t\t26\n#define FW_EQ_ETH_CMD_DCACPU_V(x)\t((x) << FW_EQ_ETH_CMD_DCACPU_S)\n\n#define FW_EQ_ETH_CMD_FBMIN_S\t\t23\n#define FW_EQ_ETH_CMD_FBMIN_V(x)\t((x) << FW_EQ_ETH_CMD_FBMIN_S)\n\n#define FW_EQ_ETH_CMD_FBMAX_S\t\t20\n#define FW_EQ_ETH_CMD_FBMAX_V(x)\t((x) << FW_EQ_ETH_CMD_FBMAX_S)\n\n#define FW_EQ_ETH_CMD_CIDXFTHRESHO_S\t19\n#define FW_EQ_ETH_CMD_CIDXFTHRESHO_V(x)\t((x) << FW_EQ_ETH_CMD_CIDXFTHRESHO_S)\n\n#define FW_EQ_ETH_CMD_CIDXFTHRESH_S\t16\n#define FW_EQ_ETH_CMD_CIDXFTHRESH_V(x)\t((x) << FW_EQ_ETH_CMD_CIDXFTHRESH_S)\n\n#define FW_EQ_ETH_CMD_EQSIZE_S\t\t0\n#define FW_EQ_ETH_CMD_EQSIZE_V(x)\t((x) << FW_EQ_ETH_CMD_EQSIZE_S)\n\n#define FW_EQ_ETH_CMD_AUTOEQUIQE_S\t31\n#define FW_EQ_ETH_CMD_AUTOEQUIQE_V(x)\t((x) << FW_EQ_ETH_CMD_AUTOEQUIQE_S)\n#define FW_EQ_ETH_CMD_AUTOEQUIQE_F\tFW_EQ_ETH_CMD_AUTOEQUIQE_V(1U)\n\n#define FW_EQ_ETH_CMD_AUTOEQUEQE_S\t30\n#define FW_EQ_ETH_CMD_AUTOEQUEQE_V(x)\t((x) << FW_EQ_ETH_CMD_AUTOEQUEQE_S)\n#define FW_EQ_ETH_CMD_AUTOEQUEQE_F\tFW_EQ_ETH_CMD_AUTOEQUEQE_V(1U)\n\n#define FW_EQ_ETH_CMD_VIID_S\t16\n#define FW_EQ_ETH_CMD_VIID_V(x)\t((x) << FW_EQ_ETH_CMD_VIID_S)\n\n#define FW_EQ_ETH_CMD_TIMEREN_S\t\t3\n#define FW_EQ_ETH_CMD_TIMEREN_M\t\t0x1\n#define FW_EQ_ETH_CMD_TIMEREN_V(x)\t((x) << FW_EQ_ETH_CMD_TIMEREN_S)\n#define FW_EQ_ETH_CMD_TIMEREN_G(x)\t\\\n    (((x) >> FW_EQ_ETH_CMD_TIMEREN_S) & FW_EQ_ETH_CMD_TIMEREN_M)\n#define FW_EQ_ETH_CMD_TIMEREN_F\tFW_EQ_ETH_CMD_TIMEREN_V(1U)\n\n#define FW_EQ_ETH_CMD_TIMERIX_S\t\t0\n#define FW_EQ_ETH_CMD_TIMERIX_M\t\t0x7\n#define FW_EQ_ETH_CMD_TIMERIX_V(x)\t((x) << FW_EQ_ETH_CMD_TIMERIX_S)\n#define FW_EQ_ETH_CMD_TIMERIX_G(x)\t\\\n    (((x) >> FW_EQ_ETH_CMD_TIMERIX_S) & FW_EQ_ETH_CMD_TIMERIX_M)\n\nstruct fw_eq_ctrl_cmd {\n\t__be32 op_to_vfn;\n\t__be32 alloc_to_len16;\n\t__be32 cmpliqid_eqid;\n\t__be32 physeqid_pkd;\n\t__be32 fetchszm_to_iqid;\n\t__be32 dcaen_to_eqsize;\n\t__be64 eqaddr;\n};\n\n#define FW_EQ_CTRL_CMD_PFN_S\t8\n#define FW_EQ_CTRL_CMD_PFN_V(x)\t((x) << FW_EQ_CTRL_CMD_PFN_S)\n\n#define FW_EQ_CTRL_CMD_VFN_S\t0\n#define FW_EQ_CTRL_CMD_VFN_V(x)\t((x) << FW_EQ_CTRL_CMD_VFN_S)\n\n#define FW_EQ_CTRL_CMD_ALLOC_S\t\t31\n#define FW_EQ_CTRL_CMD_ALLOC_V(x)\t((x) << FW_EQ_CTRL_CMD_ALLOC_S)\n#define FW_EQ_CTRL_CMD_ALLOC_F\t\tFW_EQ_CTRL_CMD_ALLOC_V(1U)\n\n#define FW_EQ_CTRL_CMD_FREE_S\t\t30\n#define FW_EQ_CTRL_CMD_FREE_V(x)\t((x) << FW_EQ_CTRL_CMD_FREE_S)\n#define FW_EQ_CTRL_CMD_FREE_F\t\tFW_EQ_CTRL_CMD_FREE_V(1U)\n\n#define FW_EQ_CTRL_CMD_MODIFY_S\t\t29\n#define FW_EQ_CTRL_CMD_MODIFY_V(x)\t((x) << FW_EQ_CTRL_CMD_MODIFY_S)\n#define FW_EQ_CTRL_CMD_MODIFY_F\t\tFW_EQ_CTRL_CMD_MODIFY_V(1U)\n\n#define FW_EQ_CTRL_CMD_EQSTART_S\t28\n#define FW_EQ_CTRL_CMD_EQSTART_V(x)\t((x) << FW_EQ_CTRL_CMD_EQSTART_S)\n#define FW_EQ_CTRL_CMD_EQSTART_F\tFW_EQ_CTRL_CMD_EQSTART_V(1U)\n\n#define FW_EQ_CTRL_CMD_EQSTOP_S\t\t27\n#define FW_EQ_CTRL_CMD_EQSTOP_V(x)\t((x) << FW_EQ_CTRL_CMD_EQSTOP_S)\n#define FW_EQ_CTRL_CMD_EQSTOP_F\t\tFW_EQ_CTRL_CMD_EQSTOP_V(1U)\n\n#define FW_EQ_CTRL_CMD_CMPLIQID_S\t20\n#define FW_EQ_CTRL_CMD_CMPLIQID_V(x)\t((x) << FW_EQ_CTRL_CMD_CMPLIQID_S)\n\n#define FW_EQ_CTRL_CMD_EQID_S\t\t0\n#define FW_EQ_CTRL_CMD_EQID_M\t\t0xfffff\n#define FW_EQ_CTRL_CMD_EQID_V(x)\t((x) << FW_EQ_CTRL_CMD_EQID_S)\n#define FW_EQ_CTRL_CMD_EQID_G(x)\t\\\n\t(((x) >> FW_EQ_CTRL_CMD_EQID_S) & FW_EQ_CTRL_CMD_EQID_M)\n\n#define FW_EQ_CTRL_CMD_PHYSEQID_S\t0\n#define FW_EQ_CTRL_CMD_PHYSEQID_M\t0xfffff\n#define FW_EQ_CTRL_CMD_PHYSEQID_G(x)\t\\\n\t(((x) >> FW_EQ_CTRL_CMD_PHYSEQID_S) & FW_EQ_CTRL_CMD_PHYSEQID_M)\n\n#define FW_EQ_CTRL_CMD_FETCHSZM_S\t26\n#define FW_EQ_CTRL_CMD_FETCHSZM_V(x)\t((x) << FW_EQ_CTRL_CMD_FETCHSZM_S)\n#define FW_EQ_CTRL_CMD_FETCHSZM_F\tFW_EQ_CTRL_CMD_FETCHSZM_V(1U)\n\n#define FW_EQ_CTRL_CMD_STATUSPGNS_S\t25\n#define FW_EQ_CTRL_CMD_STATUSPGNS_V(x)\t((x) << FW_EQ_CTRL_CMD_STATUSPGNS_S)\n#define FW_EQ_CTRL_CMD_STATUSPGNS_F\tFW_EQ_CTRL_CMD_STATUSPGNS_V(1U)\n\n#define FW_EQ_CTRL_CMD_STATUSPGRO_S\t24\n#define FW_EQ_CTRL_CMD_STATUSPGRO_V(x)\t((x) << FW_EQ_CTRL_CMD_STATUSPGRO_S)\n#define FW_EQ_CTRL_CMD_STATUSPGRO_F\tFW_EQ_CTRL_CMD_STATUSPGRO_V(1U)\n\n#define FW_EQ_CTRL_CMD_FETCHNS_S\t23\n#define FW_EQ_CTRL_CMD_FETCHNS_V(x)\t((x) << FW_EQ_CTRL_CMD_FETCHNS_S)\n#define FW_EQ_CTRL_CMD_FETCHNS_F\tFW_EQ_CTRL_CMD_FETCHNS_V(1U)\n\n#define FW_EQ_CTRL_CMD_FETCHRO_S\t22\n#define FW_EQ_CTRL_CMD_FETCHRO_V(x)\t((x) << FW_EQ_CTRL_CMD_FETCHRO_S)\n#define FW_EQ_CTRL_CMD_FETCHRO_F\tFW_EQ_CTRL_CMD_FETCHRO_V(1U)\n\n#define FW_EQ_CTRL_CMD_HOSTFCMODE_S\t20\n#define FW_EQ_CTRL_CMD_HOSTFCMODE_V(x)\t((x) << FW_EQ_CTRL_CMD_HOSTFCMODE_S)\n\n#define FW_EQ_CTRL_CMD_CPRIO_S\t\t19\n#define FW_EQ_CTRL_CMD_CPRIO_V(x)\t((x) << FW_EQ_CTRL_CMD_CPRIO_S)\n\n#define FW_EQ_CTRL_CMD_ONCHIP_S\t\t18\n#define FW_EQ_CTRL_CMD_ONCHIP_V(x)\t((x) << FW_EQ_CTRL_CMD_ONCHIP_S)\n\n#define FW_EQ_CTRL_CMD_PCIECHN_S\t16\n#define FW_EQ_CTRL_CMD_PCIECHN_V(x)\t((x) << FW_EQ_CTRL_CMD_PCIECHN_S)\n\n#define FW_EQ_CTRL_CMD_IQID_S\t\t0\n#define FW_EQ_CTRL_CMD_IQID_V(x)\t((x) << FW_EQ_CTRL_CMD_IQID_S)\n\n#define FW_EQ_CTRL_CMD_DCAEN_S\t\t31\n#define FW_EQ_CTRL_CMD_DCAEN_V(x)\t((x) << FW_EQ_CTRL_CMD_DCAEN_S)\n\n#define FW_EQ_CTRL_CMD_DCACPU_S\t\t26\n#define FW_EQ_CTRL_CMD_DCACPU_V(x)\t((x) << FW_EQ_CTRL_CMD_DCACPU_S)\n\n#define FW_EQ_CTRL_CMD_FBMIN_S\t\t23\n#define FW_EQ_CTRL_CMD_FBMIN_V(x)\t((x) << FW_EQ_CTRL_CMD_FBMIN_S)\n\n#define FW_EQ_CTRL_CMD_FBMAX_S\t\t20\n#define FW_EQ_CTRL_CMD_FBMAX_V(x)\t((x) << FW_EQ_CTRL_CMD_FBMAX_S)\n\n#define FW_EQ_CTRL_CMD_CIDXFTHRESHO_S\t\t19\n#define FW_EQ_CTRL_CMD_CIDXFTHRESHO_V(x)\t\\\n\t((x) << FW_EQ_CTRL_CMD_CIDXFTHRESHO_S)\n\n#define FW_EQ_CTRL_CMD_CIDXFTHRESH_S\t16\n#define FW_EQ_CTRL_CMD_CIDXFTHRESH_V(x)\t((x) << FW_EQ_CTRL_CMD_CIDXFTHRESH_S)\n\n#define FW_EQ_CTRL_CMD_EQSIZE_S\t\t0\n#define FW_EQ_CTRL_CMD_EQSIZE_V(x)\t((x) << FW_EQ_CTRL_CMD_EQSIZE_S)\n\nstruct fw_eq_ofld_cmd {\n\t__be32 op_to_vfn;\n\t__be32 alloc_to_len16;\n\t__be32 eqid_pkd;\n\t__be32 physeqid_pkd;\n\t__be32 fetchszm_to_iqid;\n\t__be32 dcaen_to_eqsize;\n\t__be64 eqaddr;\n};\n\n#define FW_EQ_OFLD_CMD_PFN_S\t8\n#define FW_EQ_OFLD_CMD_PFN_V(x)\t((x) << FW_EQ_OFLD_CMD_PFN_S)\n\n#define FW_EQ_OFLD_CMD_VFN_S\t0\n#define FW_EQ_OFLD_CMD_VFN_V(x)\t((x) << FW_EQ_OFLD_CMD_VFN_S)\n\n#define FW_EQ_OFLD_CMD_ALLOC_S\t\t31\n#define FW_EQ_OFLD_CMD_ALLOC_V(x)\t((x) << FW_EQ_OFLD_CMD_ALLOC_S)\n#define FW_EQ_OFLD_CMD_ALLOC_F\t\tFW_EQ_OFLD_CMD_ALLOC_V(1U)\n\n#define FW_EQ_OFLD_CMD_FREE_S\t\t30\n#define FW_EQ_OFLD_CMD_FREE_V(x)\t((x) << FW_EQ_OFLD_CMD_FREE_S)\n#define FW_EQ_OFLD_CMD_FREE_F\t\tFW_EQ_OFLD_CMD_FREE_V(1U)\n\n#define FW_EQ_OFLD_CMD_MODIFY_S\t\t29\n#define FW_EQ_OFLD_CMD_MODIFY_V(x)\t((x) << FW_EQ_OFLD_CMD_MODIFY_S)\n#define FW_EQ_OFLD_CMD_MODIFY_F\t\tFW_EQ_OFLD_CMD_MODIFY_V(1U)\n\n#define FW_EQ_OFLD_CMD_EQSTART_S\t28\n#define FW_EQ_OFLD_CMD_EQSTART_V(x)\t((x) << FW_EQ_OFLD_CMD_EQSTART_S)\n#define FW_EQ_OFLD_CMD_EQSTART_F\tFW_EQ_OFLD_CMD_EQSTART_V(1U)\n\n#define FW_EQ_OFLD_CMD_EQSTOP_S\t\t27\n#define FW_EQ_OFLD_CMD_EQSTOP_V(x)\t((x) << FW_EQ_OFLD_CMD_EQSTOP_S)\n#define FW_EQ_OFLD_CMD_EQSTOP_F\t\tFW_EQ_OFLD_CMD_EQSTOP_V(1U)\n\n#define FW_EQ_OFLD_CMD_EQID_S\t\t0\n#define FW_EQ_OFLD_CMD_EQID_M\t\t0xfffff\n#define FW_EQ_OFLD_CMD_EQID_V(x)\t((x) << FW_EQ_OFLD_CMD_EQID_S)\n#define FW_EQ_OFLD_CMD_EQID_G(x)\t\\\n\t(((x) >> FW_EQ_OFLD_CMD_EQID_S) & FW_EQ_OFLD_CMD_EQID_M)\n\n#define FW_EQ_OFLD_CMD_PHYSEQID_S\t0\n#define FW_EQ_OFLD_CMD_PHYSEQID_M\t0xfffff\n#define FW_EQ_OFLD_CMD_PHYSEQID_G(x)\t\\\n\t(((x) >> FW_EQ_OFLD_CMD_PHYSEQID_S) & FW_EQ_OFLD_CMD_PHYSEQID_M)\n\n#define FW_EQ_OFLD_CMD_FETCHSZM_S\t26\n#define FW_EQ_OFLD_CMD_FETCHSZM_V(x)\t((x) << FW_EQ_OFLD_CMD_FETCHSZM_S)\n\n#define FW_EQ_OFLD_CMD_STATUSPGNS_S\t25\n#define FW_EQ_OFLD_CMD_STATUSPGNS_V(x)\t((x) << FW_EQ_OFLD_CMD_STATUSPGNS_S)\n\n#define FW_EQ_OFLD_CMD_STATUSPGRO_S\t24\n#define FW_EQ_OFLD_CMD_STATUSPGRO_V(x)\t((x) << FW_EQ_OFLD_CMD_STATUSPGRO_S)\n\n#define FW_EQ_OFLD_CMD_FETCHNS_S\t23\n#define FW_EQ_OFLD_CMD_FETCHNS_V(x)\t((x) << FW_EQ_OFLD_CMD_FETCHNS_S)\n\n#define FW_EQ_OFLD_CMD_FETCHRO_S\t22\n#define FW_EQ_OFLD_CMD_FETCHRO_V(x)\t((x) << FW_EQ_OFLD_CMD_FETCHRO_S)\n#define FW_EQ_OFLD_CMD_FETCHRO_F\tFW_EQ_OFLD_CMD_FETCHRO_V(1U)\n\n#define FW_EQ_OFLD_CMD_HOSTFCMODE_S\t20\n#define FW_EQ_OFLD_CMD_HOSTFCMODE_V(x)\t((x) << FW_EQ_OFLD_CMD_HOSTFCMODE_S)\n\n#define FW_EQ_OFLD_CMD_CPRIO_S\t\t19\n#define FW_EQ_OFLD_CMD_CPRIO_V(x)\t((x) << FW_EQ_OFLD_CMD_CPRIO_S)\n\n#define FW_EQ_OFLD_CMD_ONCHIP_S\t\t18\n#define FW_EQ_OFLD_CMD_ONCHIP_V(x)\t((x) << FW_EQ_OFLD_CMD_ONCHIP_S)\n\n#define FW_EQ_OFLD_CMD_PCIECHN_S\t16\n#define FW_EQ_OFLD_CMD_PCIECHN_V(x)\t((x) << FW_EQ_OFLD_CMD_PCIECHN_S)\n\n#define FW_EQ_OFLD_CMD_IQID_S\t\t0\n#define FW_EQ_OFLD_CMD_IQID_V(x)\t((x) << FW_EQ_OFLD_CMD_IQID_S)\n\n#define FW_EQ_OFLD_CMD_DCAEN_S\t\t31\n#define FW_EQ_OFLD_CMD_DCAEN_V(x)\t((x) << FW_EQ_OFLD_CMD_DCAEN_S)\n\n#define FW_EQ_OFLD_CMD_DCACPU_S\t\t26\n#define FW_EQ_OFLD_CMD_DCACPU_V(x)\t((x) << FW_EQ_OFLD_CMD_DCACPU_S)\n\n#define FW_EQ_OFLD_CMD_FBMIN_S\t\t23\n#define FW_EQ_OFLD_CMD_FBMIN_V(x)\t((x) << FW_EQ_OFLD_CMD_FBMIN_S)\n\n#define FW_EQ_OFLD_CMD_FBMAX_S\t\t20\n#define FW_EQ_OFLD_CMD_FBMAX_V(x)\t((x) << FW_EQ_OFLD_CMD_FBMAX_S)\n\n#define FW_EQ_OFLD_CMD_CIDXFTHRESHO_S\t\t19\n#define FW_EQ_OFLD_CMD_CIDXFTHRESHO_V(x)\t\\\n\t((x) << FW_EQ_OFLD_CMD_CIDXFTHRESHO_S)\n\n#define FW_EQ_OFLD_CMD_CIDXFTHRESH_S\t16\n#define FW_EQ_OFLD_CMD_CIDXFTHRESH_V(x)\t((x) << FW_EQ_OFLD_CMD_CIDXFTHRESH_S)\n\n#define FW_EQ_OFLD_CMD_EQSIZE_S\t\t0\n#define FW_EQ_OFLD_CMD_EQSIZE_V(x)\t((x) << FW_EQ_OFLD_CMD_EQSIZE_S)\n\n \n\n#define FW_VIID_PFN_S           8\n#define FW_VIID_PFN_M           0x7\n#define FW_VIID_PFN_G(x)        (((x) >> FW_VIID_PFN_S) & FW_VIID_PFN_M)\n\n#define FW_VIID_VIVLD_S\t\t7\n#define FW_VIID_VIVLD_M\t\t0x1\n#define FW_VIID_VIVLD_G(x)\t(((x) >> FW_VIID_VIVLD_S) & FW_VIID_VIVLD_M)\n\n#define FW_VIID_VIN_S\t\t0\n#define FW_VIID_VIN_M\t\t0x7F\n#define FW_VIID_VIN_G(x)\t(((x) >> FW_VIID_VIN_S) & FW_VIID_VIN_M)\n\nstruct fw_vi_cmd {\n\t__be32 op_to_vfn;\n\t__be32 alloc_to_len16;\n\t__be16 type_viid;\n\tu8 mac[6];\n\tu8 portid_pkd;\n\tu8 nmac;\n\tu8 nmac0[6];\n\t__be16 rsssize_pkd;\n\tu8 nmac1[6];\n\t__be16 idsiiq_pkd;\n\tu8 nmac2[6];\n\t__be16 idseiq_pkd;\n\tu8 nmac3[6];\n\t__be64 r9;\n\t__be64 r10;\n};\n\n#define FW_VI_CMD_PFN_S\t\t8\n#define FW_VI_CMD_PFN_V(x)\t((x) << FW_VI_CMD_PFN_S)\n\n#define FW_VI_CMD_VFN_S\t\t0\n#define FW_VI_CMD_VFN_V(x)\t((x) << FW_VI_CMD_VFN_S)\n\n#define FW_VI_CMD_ALLOC_S\t31\n#define FW_VI_CMD_ALLOC_V(x)\t((x) << FW_VI_CMD_ALLOC_S)\n#define FW_VI_CMD_ALLOC_F\tFW_VI_CMD_ALLOC_V(1U)\n\n#define FW_VI_CMD_FREE_S\t30\n#define FW_VI_CMD_FREE_V(x)\t((x) << FW_VI_CMD_FREE_S)\n#define FW_VI_CMD_FREE_F\tFW_VI_CMD_FREE_V(1U)\n\n#define FW_VI_CMD_VFVLD_S\t24\n#define FW_VI_CMD_VFVLD_M\t0x1\n#define FW_VI_CMD_VFVLD_V(x)\t((x) << FW_VI_CMD_VFVLD_S)\n#define FW_VI_CMD_VFVLD_G(x)\t\\\n\t(((x) >> FW_VI_CMD_VFVLD_S) & FW_VI_CMD_VFVLD_M)\n#define FW_VI_CMD_VFVLD_F\tFW_VI_CMD_VFVLD_V(1U)\n\n#define FW_VI_CMD_VIN_S\t\t16\n#define FW_VI_CMD_VIN_M\t\t0xff\n#define FW_VI_CMD_VIN_V(x)\t((x) << FW_VI_CMD_VIN_S)\n#define FW_VI_CMD_VIN_G(x)\t\\\n\t(((x) >> FW_VI_CMD_VIN_S) & FW_VI_CMD_VIN_M)\n\n#define FW_VI_CMD_VIID_S\t0\n#define FW_VI_CMD_VIID_M\t0xfff\n#define FW_VI_CMD_VIID_V(x)\t((x) << FW_VI_CMD_VIID_S)\n#define FW_VI_CMD_VIID_G(x)\t(((x) >> FW_VI_CMD_VIID_S) & FW_VI_CMD_VIID_M)\n\n#define FW_VI_CMD_PORTID_S\t4\n#define FW_VI_CMD_PORTID_M\t0xf\n#define FW_VI_CMD_PORTID_V(x)\t((x) << FW_VI_CMD_PORTID_S)\n#define FW_VI_CMD_PORTID_G(x)\t\\\n\t(((x) >> FW_VI_CMD_PORTID_S) & FW_VI_CMD_PORTID_M)\n\n#define FW_VI_CMD_RSSSIZE_S\t0\n#define FW_VI_CMD_RSSSIZE_M\t0x7ff\n#define FW_VI_CMD_RSSSIZE_G(x)\t\\\n\t(((x) >> FW_VI_CMD_RSSSIZE_S) & FW_VI_CMD_RSSSIZE_M)\n\n \n#define FW_VI_MAC_ADD_MAC\t\t0x3FF\n#define FW_VI_MAC_ADD_PERSIST_MAC\t0x3FE\n#define FW_VI_MAC_MAC_BASED_FREE\t0x3FD\n#define FW_VI_MAC_ID_BASED_FREE\t\t0x3FC\n#define FW_CLS_TCAM_NUM_ENTRIES\t\t336\n\nenum fw_vi_mac_smac {\n\tFW_VI_MAC_MPS_TCAM_ENTRY,\n\tFW_VI_MAC_MPS_TCAM_ONLY,\n\tFW_VI_MAC_SMT_ONLY,\n\tFW_VI_MAC_SMT_AND_MPSTCAM\n};\n\nenum fw_vi_mac_result {\n\tFW_VI_MAC_R_SUCCESS,\n\tFW_VI_MAC_R_F_NONEXISTENT_NOMEM,\n\tFW_VI_MAC_R_SMAC_FAIL,\n\tFW_VI_MAC_R_F_ACL_CHECK\n};\n\nenum fw_vi_mac_entry_types {\n\tFW_VI_MAC_TYPE_EXACTMAC,\n\tFW_VI_MAC_TYPE_HASHVEC,\n\tFW_VI_MAC_TYPE_RAW,\n\tFW_VI_MAC_TYPE_EXACTMAC_VNI,\n};\n\nstruct fw_vi_mac_cmd {\n\t__be32 op_to_viid;\n\t__be32 freemacs_to_len16;\n\tunion fw_vi_mac {\n\t\tstruct fw_vi_mac_exact {\n\t\t\t__be16 valid_to_idx;\n\t\t\tu8 macaddr[6];\n\t\t} exact[7];\n\t\tstruct fw_vi_mac_hash {\n\t\t\t__be64 hashvec;\n\t\t} hash;\n\t\tstruct fw_vi_mac_raw {\n\t\t\t__be32 raw_idx_pkd;\n\t\t\t__be32 data0_pkd;\n\t\t\t__be32 data1[2];\n\t\t\t__be64 data0m_pkd;\n\t\t\t__be32 data1m[2];\n\t\t} raw;\n\t\tstruct fw_vi_mac_vni {\n\t\t\t__be16 valid_to_idx;\n\t\t\t__u8 macaddr[6];\n\t\t\t__be16 r7;\n\t\t\t__u8 macaddr_mask[6];\n\t\t\t__be32 lookup_type_to_vni;\n\t\t\t__be32 vni_mask_pkd;\n\t\t} exact_vni[2];\n\t} u;\n};\n\n#define FW_VI_MAC_CMD_SMTID_S\t\t12\n#define FW_VI_MAC_CMD_SMTID_M\t\t0xff\n#define FW_VI_MAC_CMD_SMTID_V(x)\t((x) << FW_VI_MAC_CMD_SMTID_S)\n#define FW_VI_MAC_CMD_SMTID_G(x)\t\\\n\t(((x) >> FW_VI_MAC_CMD_SMTID_S) & FW_VI_MAC_CMD_SMTID_M)\n\n#define FW_VI_MAC_CMD_VIID_S\t0\n#define FW_VI_MAC_CMD_VIID_V(x)\t((x) << FW_VI_MAC_CMD_VIID_S)\n\n#define FW_VI_MAC_CMD_FREEMACS_S\t31\n#define FW_VI_MAC_CMD_FREEMACS_V(x)\t((x) << FW_VI_MAC_CMD_FREEMACS_S)\n\n#define FW_VI_MAC_CMD_ENTRY_TYPE_S      23\n#define FW_VI_MAC_CMD_ENTRY_TYPE_M      0x7\n#define FW_VI_MAC_CMD_ENTRY_TYPE_V(x)   ((x) << FW_VI_MAC_CMD_ENTRY_TYPE_S)\n#define FW_VI_MAC_CMD_ENTRY_TYPE_G(x)\t\\\n\t(((x) >> FW_VI_MAC_CMD_ENTRY_TYPE_S) & FW_VI_MAC_CMD_ENTRY_TYPE_M)\n\n#define FW_VI_MAC_CMD_HASHVECEN_S\t23\n#define FW_VI_MAC_CMD_HASHVECEN_V(x)\t((x) << FW_VI_MAC_CMD_HASHVECEN_S)\n#define FW_VI_MAC_CMD_HASHVECEN_F\tFW_VI_MAC_CMD_HASHVECEN_V(1U)\n\n#define FW_VI_MAC_CMD_HASHUNIEN_S\t22\n#define FW_VI_MAC_CMD_HASHUNIEN_V(x)\t((x) << FW_VI_MAC_CMD_HASHUNIEN_S)\n\n#define FW_VI_MAC_CMD_VALID_S\t\t15\n#define FW_VI_MAC_CMD_VALID_V(x)\t((x) << FW_VI_MAC_CMD_VALID_S)\n#define FW_VI_MAC_CMD_VALID_F\tFW_VI_MAC_CMD_VALID_V(1U)\n\n#define FW_VI_MAC_CMD_PRIO_S\t12\n#define FW_VI_MAC_CMD_PRIO_V(x)\t((x) << FW_VI_MAC_CMD_PRIO_S)\n\n#define FW_VI_MAC_CMD_SMAC_RESULT_S\t10\n#define FW_VI_MAC_CMD_SMAC_RESULT_M\t0x3\n#define FW_VI_MAC_CMD_SMAC_RESULT_V(x)\t((x) << FW_VI_MAC_CMD_SMAC_RESULT_S)\n#define FW_VI_MAC_CMD_SMAC_RESULT_G(x)\t\\\n\t(((x) >> FW_VI_MAC_CMD_SMAC_RESULT_S) & FW_VI_MAC_CMD_SMAC_RESULT_M)\n\n#define FW_VI_MAC_CMD_IDX_S\t0\n#define FW_VI_MAC_CMD_IDX_M\t0x3ff\n#define FW_VI_MAC_CMD_IDX_V(x)\t((x) << FW_VI_MAC_CMD_IDX_S)\n#define FW_VI_MAC_CMD_IDX_G(x)\t\\\n\t(((x) >> FW_VI_MAC_CMD_IDX_S) & FW_VI_MAC_CMD_IDX_M)\n\n#define FW_VI_MAC_CMD_RAW_IDX_S         16\n#define FW_VI_MAC_CMD_RAW_IDX_M         0xffff\n#define FW_VI_MAC_CMD_RAW_IDX_V(x)      ((x) << FW_VI_MAC_CMD_RAW_IDX_S)\n#define FW_VI_MAC_CMD_RAW_IDX_G(x)      \\\n\t(((x) >> FW_VI_MAC_CMD_RAW_IDX_S) & FW_VI_MAC_CMD_RAW_IDX_M)\n\n#define FW_VI_MAC_CMD_LOOKUP_TYPE_S\t31\n#define FW_VI_MAC_CMD_LOOKUP_TYPE_M\t0x1\n#define FW_VI_MAC_CMD_LOOKUP_TYPE_V(x)\t((x) << FW_VI_MAC_CMD_LOOKUP_TYPE_S)\n#define FW_VI_MAC_CMD_LOOKUP_TYPE_G(x)\t\\\n\t(((x) >> FW_VI_MAC_CMD_LOOKUP_TYPE_S) & FW_VI_MAC_CMD_LOOKUP_TYPE_M)\n#define FW_VI_MAC_CMD_LOOKUP_TYPE_F\tFW_VI_MAC_CMD_LOOKUP_TYPE_V(1U)\n\n#define FW_VI_MAC_CMD_DIP_HIT_S\t\t30\n#define FW_VI_MAC_CMD_DIP_HIT_M\t\t0x1\n#define FW_VI_MAC_CMD_DIP_HIT_V(x)\t((x) << FW_VI_MAC_CMD_DIP_HIT_S)\n#define FW_VI_MAC_CMD_DIP_HIT_G(x)\t\\\n\t(((x) >> FW_VI_MAC_CMD_DIP_HIT_S) & FW_VI_MAC_CMD_DIP_HIT_M)\n#define FW_VI_MAC_CMD_DIP_HIT_F\t\tFW_VI_MAC_CMD_DIP_HIT_V(1U)\n\n#define FW_VI_MAC_CMD_VNI_S\t\t0\n#define FW_VI_MAC_CMD_VNI_M\t\t0xffffff\n#define FW_VI_MAC_CMD_VNI_V(x)\t\t((x) << FW_VI_MAC_CMD_VNI_S)\n#define FW_VI_MAC_CMD_VNI_G(x)\t\t\\\n\t(((x) >> FW_VI_MAC_CMD_VNI_S) & FW_VI_MAC_CMD_VNI_M)\n\n#define FW_VI_MAC_CMD_VNI_MASK_S\t0\n#define FW_VI_MAC_CMD_VNI_MASK_M\t0xffffff\n#define FW_VI_MAC_CMD_VNI_MASK_V(x)\t((x) << FW_VI_MAC_CMD_VNI_MASK_S)\n#define FW_VI_MAC_CMD_VNI_MASK_G(x)\t\\\n\t(((x) >> FW_VI_MAC_CMD_VNI_MASK_S) & FW_VI_MAC_CMD_VNI_MASK_M)\n\n#define FW_RXMODE_MTU_NO_CHG\t65535\n\nstruct fw_vi_rxmode_cmd {\n\t__be32 op_to_viid;\n\t__be32 retval_len16;\n\t__be32 mtu_to_vlanexen;\n\t__be32 r4_lo;\n};\n\n#define FW_VI_RXMODE_CMD_VIID_S\t\t0\n#define FW_VI_RXMODE_CMD_VIID_V(x)\t((x) << FW_VI_RXMODE_CMD_VIID_S)\n\n#define FW_VI_RXMODE_CMD_MTU_S\t\t16\n#define FW_VI_RXMODE_CMD_MTU_M\t\t0xffff\n#define FW_VI_RXMODE_CMD_MTU_V(x)\t((x) << FW_VI_RXMODE_CMD_MTU_S)\n\n#define FW_VI_RXMODE_CMD_PROMISCEN_S\t14\n#define FW_VI_RXMODE_CMD_PROMISCEN_M\t0x3\n#define FW_VI_RXMODE_CMD_PROMISCEN_V(x)\t((x) << FW_VI_RXMODE_CMD_PROMISCEN_S)\n\n#define FW_VI_RXMODE_CMD_ALLMULTIEN_S\t\t12\n#define FW_VI_RXMODE_CMD_ALLMULTIEN_M\t\t0x3\n#define FW_VI_RXMODE_CMD_ALLMULTIEN_V(x)\t\\\n\t((x) << FW_VI_RXMODE_CMD_ALLMULTIEN_S)\n\n#define FW_VI_RXMODE_CMD_BROADCASTEN_S\t\t10\n#define FW_VI_RXMODE_CMD_BROADCASTEN_M\t\t0x3\n#define FW_VI_RXMODE_CMD_BROADCASTEN_V(x)\t\\\n\t((x) << FW_VI_RXMODE_CMD_BROADCASTEN_S)\n\n#define FW_VI_RXMODE_CMD_VLANEXEN_S\t8\n#define FW_VI_RXMODE_CMD_VLANEXEN_M\t0x3\n#define FW_VI_RXMODE_CMD_VLANEXEN_V(x)\t((x) << FW_VI_RXMODE_CMD_VLANEXEN_S)\n\nstruct fw_vi_enable_cmd {\n\t__be32 op_to_viid;\n\t__be32 ien_to_len16;\n\t__be16 blinkdur;\n\t__be16 r3;\n\t__be32 r4;\n};\n\n#define FW_VI_ENABLE_CMD_VIID_S         0\n#define FW_VI_ENABLE_CMD_VIID_V(x)      ((x) << FW_VI_ENABLE_CMD_VIID_S)\n\n#define FW_VI_ENABLE_CMD_IEN_S\t\t31\n#define FW_VI_ENABLE_CMD_IEN_V(x)\t((x) << FW_VI_ENABLE_CMD_IEN_S)\n\n#define FW_VI_ENABLE_CMD_EEN_S\t\t30\n#define FW_VI_ENABLE_CMD_EEN_V(x)\t((x) << FW_VI_ENABLE_CMD_EEN_S)\n\n#define FW_VI_ENABLE_CMD_LED_S\t\t29\n#define FW_VI_ENABLE_CMD_LED_V(x)\t((x) << FW_VI_ENABLE_CMD_LED_S)\n#define FW_VI_ENABLE_CMD_LED_F\tFW_VI_ENABLE_CMD_LED_V(1U)\n\n#define FW_VI_ENABLE_CMD_DCB_INFO_S\t28\n#define FW_VI_ENABLE_CMD_DCB_INFO_V(x)\t((x) << FW_VI_ENABLE_CMD_DCB_INFO_S)\n\n \n#define VI_VF_NUM_STATS\t16\nenum fw_vi_stats_vf_index {\n\tFW_VI_VF_STAT_TX_BCAST_BYTES_IX,\n\tFW_VI_VF_STAT_TX_BCAST_FRAMES_IX,\n\tFW_VI_VF_STAT_TX_MCAST_BYTES_IX,\n\tFW_VI_VF_STAT_TX_MCAST_FRAMES_IX,\n\tFW_VI_VF_STAT_TX_UCAST_BYTES_IX,\n\tFW_VI_VF_STAT_TX_UCAST_FRAMES_IX,\n\tFW_VI_VF_STAT_TX_DROP_FRAMES_IX,\n\tFW_VI_VF_STAT_TX_OFLD_BYTES_IX,\n\tFW_VI_VF_STAT_TX_OFLD_FRAMES_IX,\n\tFW_VI_VF_STAT_RX_BCAST_BYTES_IX,\n\tFW_VI_VF_STAT_RX_BCAST_FRAMES_IX,\n\tFW_VI_VF_STAT_RX_MCAST_BYTES_IX,\n\tFW_VI_VF_STAT_RX_MCAST_FRAMES_IX,\n\tFW_VI_VF_STAT_RX_UCAST_BYTES_IX,\n\tFW_VI_VF_STAT_RX_UCAST_FRAMES_IX,\n\tFW_VI_VF_STAT_RX_ERR_FRAMES_IX\n};\n\n \n#define VI_PF_NUM_STATS\t17\nenum fw_vi_stats_pf_index {\n\tFW_VI_PF_STAT_TX_BCAST_BYTES_IX,\n\tFW_VI_PF_STAT_TX_BCAST_FRAMES_IX,\n\tFW_VI_PF_STAT_TX_MCAST_BYTES_IX,\n\tFW_VI_PF_STAT_TX_MCAST_FRAMES_IX,\n\tFW_VI_PF_STAT_TX_UCAST_BYTES_IX,\n\tFW_VI_PF_STAT_TX_UCAST_FRAMES_IX,\n\tFW_VI_PF_STAT_TX_OFLD_BYTES_IX,\n\tFW_VI_PF_STAT_TX_OFLD_FRAMES_IX,\n\tFW_VI_PF_STAT_RX_BYTES_IX,\n\tFW_VI_PF_STAT_RX_FRAMES_IX,\n\tFW_VI_PF_STAT_RX_BCAST_BYTES_IX,\n\tFW_VI_PF_STAT_RX_BCAST_FRAMES_IX,\n\tFW_VI_PF_STAT_RX_MCAST_BYTES_IX,\n\tFW_VI_PF_STAT_RX_MCAST_FRAMES_IX,\n\tFW_VI_PF_STAT_RX_UCAST_BYTES_IX,\n\tFW_VI_PF_STAT_RX_UCAST_FRAMES_IX,\n\tFW_VI_PF_STAT_RX_ERR_FRAMES_IX\n};\n\nstruct fw_vi_stats_cmd {\n\t__be32 op_to_viid;\n\t__be32 retval_len16;\n\tunion fw_vi_stats {\n\t\tstruct fw_vi_stats_ctl {\n\t\t\t__be16 nstats_ix;\n\t\t\t__be16 r6;\n\t\t\t__be32 r7;\n\t\t\t__be64 stat0;\n\t\t\t__be64 stat1;\n\t\t\t__be64 stat2;\n\t\t\t__be64 stat3;\n\t\t\t__be64 stat4;\n\t\t\t__be64 stat5;\n\t\t} ctl;\n\t\tstruct fw_vi_stats_pf {\n\t\t\t__be64 tx_bcast_bytes;\n\t\t\t__be64 tx_bcast_frames;\n\t\t\t__be64 tx_mcast_bytes;\n\t\t\t__be64 tx_mcast_frames;\n\t\t\t__be64 tx_ucast_bytes;\n\t\t\t__be64 tx_ucast_frames;\n\t\t\t__be64 tx_offload_bytes;\n\t\t\t__be64 tx_offload_frames;\n\t\t\t__be64 rx_pf_bytes;\n\t\t\t__be64 rx_pf_frames;\n\t\t\t__be64 rx_bcast_bytes;\n\t\t\t__be64 rx_bcast_frames;\n\t\t\t__be64 rx_mcast_bytes;\n\t\t\t__be64 rx_mcast_frames;\n\t\t\t__be64 rx_ucast_bytes;\n\t\t\t__be64 rx_ucast_frames;\n\t\t\t__be64 rx_err_frames;\n\t\t} pf;\n\t\tstruct fw_vi_stats_vf {\n\t\t\t__be64 tx_bcast_bytes;\n\t\t\t__be64 tx_bcast_frames;\n\t\t\t__be64 tx_mcast_bytes;\n\t\t\t__be64 tx_mcast_frames;\n\t\t\t__be64 tx_ucast_bytes;\n\t\t\t__be64 tx_ucast_frames;\n\t\t\t__be64 tx_drop_frames;\n\t\t\t__be64 tx_offload_bytes;\n\t\t\t__be64 tx_offload_frames;\n\t\t\t__be64 rx_bcast_bytes;\n\t\t\t__be64 rx_bcast_frames;\n\t\t\t__be64 rx_mcast_bytes;\n\t\t\t__be64 rx_mcast_frames;\n\t\t\t__be64 rx_ucast_bytes;\n\t\t\t__be64 rx_ucast_frames;\n\t\t\t__be64 rx_err_frames;\n\t\t} vf;\n\t} u;\n};\n\n#define FW_VI_STATS_CMD_VIID_S\t\t0\n#define FW_VI_STATS_CMD_VIID_V(x)\t((x) << FW_VI_STATS_CMD_VIID_S)\n\n#define FW_VI_STATS_CMD_NSTATS_S\t12\n#define FW_VI_STATS_CMD_NSTATS_V(x)\t((x) << FW_VI_STATS_CMD_NSTATS_S)\n\n#define FW_VI_STATS_CMD_IX_S\t0\n#define FW_VI_STATS_CMD_IX_V(x)\t((x) << FW_VI_STATS_CMD_IX_S)\n\nstruct fw_acl_mac_cmd {\n\t__be32 op_to_vfn;\n\t__be32 en_to_len16;\n\tu8 nmac;\n\tu8 r3[7];\n\t__be16 r4;\n\tu8 macaddr0[6];\n\t__be16 r5;\n\tu8 macaddr1[6];\n\t__be16 r6;\n\tu8 macaddr2[6];\n\t__be16 r7;\n\tu8 macaddr3[6];\n};\n\n#define FW_ACL_MAC_CMD_PFN_S\t8\n#define FW_ACL_MAC_CMD_PFN_V(x)\t((x) << FW_ACL_MAC_CMD_PFN_S)\n\n#define FW_ACL_MAC_CMD_VFN_S\t0\n#define FW_ACL_MAC_CMD_VFN_V(x)\t((x) << FW_ACL_MAC_CMD_VFN_S)\n\n#define FW_ACL_MAC_CMD_EN_S\t31\n#define FW_ACL_MAC_CMD_EN_V(x)\t((x) << FW_ACL_MAC_CMD_EN_S)\n\nstruct fw_acl_vlan_cmd {\n\t__be32 op_to_vfn;\n\t__be32 en_to_len16;\n\tu8 nvlan;\n\tu8 dropnovlan_fm;\n\tu8 r3_lo[6];\n\t__be16 vlanid[16];\n};\n\n#define FW_ACL_VLAN_CMD_PFN_S\t\t8\n#define FW_ACL_VLAN_CMD_PFN_V(x)\t((x) << FW_ACL_VLAN_CMD_PFN_S)\n\n#define FW_ACL_VLAN_CMD_VFN_S\t\t0\n#define FW_ACL_VLAN_CMD_VFN_V(x)\t((x) << FW_ACL_VLAN_CMD_VFN_S)\n\n#define FW_ACL_VLAN_CMD_EN_S\t\t31\n#define FW_ACL_VLAN_CMD_EN_M\t\t0x1\n#define FW_ACL_VLAN_CMD_EN_V(x)\t\t((x) << FW_ACL_VLAN_CMD_EN_S)\n#define FW_ACL_VLAN_CMD_EN_G(x)         \\\n\t(((x) >> S_FW_ACL_VLAN_CMD_EN_S) & FW_ACL_VLAN_CMD_EN_M)\n#define FW_ACL_VLAN_CMD_EN_F            FW_ACL_VLAN_CMD_EN_V(1U)\n\n#define FW_ACL_VLAN_CMD_DROPNOVLAN_S\t7\n#define FW_ACL_VLAN_CMD_DROPNOVLAN_V(x)\t((x) << FW_ACL_VLAN_CMD_DROPNOVLAN_S)\n#define FW_ACL_VLAN_CMD_DROPNOVLAN_F    FW_ACL_VLAN_CMD_DROPNOVLAN_V(1U)\n\n#define FW_ACL_VLAN_CMD_FM_S\t\t6\n#define FW_ACL_VLAN_CMD_FM_M\t\t0x1\n#define FW_ACL_VLAN_CMD_FM_V(x)         ((x) << FW_ACL_VLAN_CMD_FM_S)\n#define FW_ACL_VLAN_CMD_FM_G(x)         \\\n\t(((x) >> FW_ACL_VLAN_CMD_FM_S) & FW_ACL_VLAN_CMD_FM_M)\n#define FW_ACL_VLAN_CMD_FM_F            FW_ACL_VLAN_CMD_FM_V(1U)\n\n \nenum fw_port_cap {\n\tFW_PORT_CAP_SPEED_100M\t\t= 0x0001,\n\tFW_PORT_CAP_SPEED_1G\t\t= 0x0002,\n\tFW_PORT_CAP_SPEED_25G\t\t= 0x0004,\n\tFW_PORT_CAP_SPEED_10G\t\t= 0x0008,\n\tFW_PORT_CAP_SPEED_40G\t\t= 0x0010,\n\tFW_PORT_CAP_SPEED_100G\t\t= 0x0020,\n\tFW_PORT_CAP_FC_RX\t\t= 0x0040,\n\tFW_PORT_CAP_FC_TX\t\t= 0x0080,\n\tFW_PORT_CAP_ANEG\t\t= 0x0100,\n\tFW_PORT_CAP_MDIAUTO\t\t= 0x0200,\n\tFW_PORT_CAP_MDISTRAIGHT\t\t= 0x0400,\n\tFW_PORT_CAP_FEC_RS\t\t= 0x0800,\n\tFW_PORT_CAP_FEC_BASER_RS\t= 0x1000,\n\tFW_PORT_CAP_FORCE_PAUSE\t\t= 0x2000,\n\tFW_PORT_CAP_802_3_PAUSE\t\t= 0x4000,\n\tFW_PORT_CAP_802_3_ASM_DIR\t= 0x8000,\n};\n\n#define FW_PORT_CAP_SPEED_S     0\n#define FW_PORT_CAP_SPEED_M     0x3f\n#define FW_PORT_CAP_SPEED_V(x)  ((x) << FW_PORT_CAP_SPEED_S)\n#define FW_PORT_CAP_SPEED_G(x) \\\n\t(((x) >> FW_PORT_CAP_SPEED_S) & FW_PORT_CAP_SPEED_M)\n\nenum fw_port_mdi {\n\tFW_PORT_CAP_MDI_UNCHANGED,\n\tFW_PORT_CAP_MDI_AUTO,\n\tFW_PORT_CAP_MDI_F_STRAIGHT,\n\tFW_PORT_CAP_MDI_F_CROSSOVER\n};\n\n#define FW_PORT_CAP_MDI_S 9\n#define FW_PORT_CAP_MDI_V(x) ((x) << FW_PORT_CAP_MDI_S)\n\n \n#define\tFW_PORT_CAP32_SPEED_100M\t0x00000001UL\n#define\tFW_PORT_CAP32_SPEED_1G\t\t0x00000002UL\n#define\tFW_PORT_CAP32_SPEED_10G\t\t0x00000004UL\n#define\tFW_PORT_CAP32_SPEED_25G\t\t0x00000008UL\n#define\tFW_PORT_CAP32_SPEED_40G\t\t0x00000010UL\n#define\tFW_PORT_CAP32_SPEED_50G\t\t0x00000020UL\n#define\tFW_PORT_CAP32_SPEED_100G\t0x00000040UL\n#define\tFW_PORT_CAP32_SPEED_200G\t0x00000080UL\n#define\tFW_PORT_CAP32_SPEED_400G\t0x00000100UL\n#define\tFW_PORT_CAP32_SPEED_RESERVED1\t0x00000200UL\n#define\tFW_PORT_CAP32_SPEED_RESERVED2\t0x00000400UL\n#define\tFW_PORT_CAP32_SPEED_RESERVED3\t0x00000800UL\n#define\tFW_PORT_CAP32_RESERVED1\t\t0x0000f000UL\n#define\tFW_PORT_CAP32_FC_RX\t\t0x00010000UL\n#define\tFW_PORT_CAP32_FC_TX\t\t0x00020000UL\n#define\tFW_PORT_CAP32_802_3_PAUSE\t0x00040000UL\n#define\tFW_PORT_CAP32_802_3_ASM_DIR\t0x00080000UL\n#define\tFW_PORT_CAP32_ANEG\t\t0x00100000UL\n#define\tFW_PORT_CAP32_MDIAUTO\t\t0x00200000UL\n#define\tFW_PORT_CAP32_MDISTRAIGHT\t0x00400000UL\n#define\tFW_PORT_CAP32_FEC_RS\t\t0x00800000UL\n#define\tFW_PORT_CAP32_FEC_BASER_RS\t0x01000000UL\n#define\tFW_PORT_CAP32_FEC_RESERVED1\t0x02000000UL\n#define\tFW_PORT_CAP32_FEC_RESERVED2\t0x04000000UL\n#define\tFW_PORT_CAP32_FEC_RESERVED3\t0x08000000UL\n#define FW_PORT_CAP32_FORCE_PAUSE\t0x10000000UL\n#define FW_PORT_CAP32_RESERVED2\t\t0xe0000000UL\n\n#define FW_PORT_CAP32_SPEED_S\t0\n#define FW_PORT_CAP32_SPEED_M\t0xfff\n#define FW_PORT_CAP32_SPEED_V(x)\t((x) << FW_PORT_CAP32_SPEED_S)\n#define FW_PORT_CAP32_SPEED_G(x) \\\n\t(((x) >> FW_PORT_CAP32_SPEED_S) & FW_PORT_CAP32_SPEED_M)\n\n#define FW_PORT_CAP32_FC_S\t16\n#define FW_PORT_CAP32_FC_M\t0x3\n#define FW_PORT_CAP32_FC_V(x)\t((x) << FW_PORT_CAP32_FC_S)\n#define FW_PORT_CAP32_FC_G(x) \\\n\t(((x) >> FW_PORT_CAP32_FC_S) & FW_PORT_CAP32_FC_M)\n\n#define FW_PORT_CAP32_802_3_S\t18\n#define FW_PORT_CAP32_802_3_M\t0x3\n#define FW_PORT_CAP32_802_3_V(x)\t((x) << FW_PORT_CAP32_802_3_S)\n#define FW_PORT_CAP32_802_3_G(x) \\\n\t(((x) >> FW_PORT_CAP32_802_3_S) & FW_PORT_CAP32_802_3_M)\n\n#define FW_PORT_CAP32_ANEG_S\t20\n#define FW_PORT_CAP32_ANEG_M\t0x1\n#define FW_PORT_CAP32_ANEG_V(x)\t((x) << FW_PORT_CAP32_ANEG_S)\n#define FW_PORT_CAP32_ANEG_G(x) \\\n\t(((x) >> FW_PORT_CAP32_ANEG_S) & FW_PORT_CAP32_ANEG_M)\n\nenum fw_port_mdi32 {\n\tFW_PORT_CAP32_MDI_UNCHANGED,\n\tFW_PORT_CAP32_MDI_AUTO,\n\tFW_PORT_CAP32_MDI_F_STRAIGHT,\n\tFW_PORT_CAP32_MDI_F_CROSSOVER\n};\n\n#define FW_PORT_CAP32_MDI_S 21\n#define FW_PORT_CAP32_MDI_M 3\n#define FW_PORT_CAP32_MDI_V(x) ((x) << FW_PORT_CAP32_MDI_S)\n#define FW_PORT_CAP32_MDI_G(x) \\\n\t(((x) >> FW_PORT_CAP32_MDI_S) & FW_PORT_CAP32_MDI_M)\n\n#define FW_PORT_CAP32_FEC_S\t23\n#define FW_PORT_CAP32_FEC_M\t0x1f\n#define FW_PORT_CAP32_FEC_V(x)\t((x) << FW_PORT_CAP32_FEC_S)\n#define FW_PORT_CAP32_FEC_G(x) \\\n\t(((x) >> FW_PORT_CAP32_FEC_S) & FW_PORT_CAP32_FEC_M)\n\n \n#define CAP32_SPEED(__cap32) \\\n\t(FW_PORT_CAP32_SPEED_V(FW_PORT_CAP32_SPEED_M) & __cap32)\n\n#define CAP32_FEC(__cap32) \\\n\t(FW_PORT_CAP32_FEC_V(FW_PORT_CAP32_FEC_M) & __cap32)\n\nenum fw_port_action {\n\tFW_PORT_ACTION_L1_CFG\t\t= 0x0001,\n\tFW_PORT_ACTION_L2_CFG\t\t= 0x0002,\n\tFW_PORT_ACTION_GET_PORT_INFO\t= 0x0003,\n\tFW_PORT_ACTION_L2_PPP_CFG\t= 0x0004,\n\tFW_PORT_ACTION_L2_DCB_CFG\t= 0x0005,\n\tFW_PORT_ACTION_DCB_READ_TRANS\t= 0x0006,\n\tFW_PORT_ACTION_DCB_READ_RECV\t= 0x0007,\n\tFW_PORT_ACTION_DCB_READ_DET\t= 0x0008,\n\tFW_PORT_ACTION_L1_CFG32\t\t= 0x0009,\n\tFW_PORT_ACTION_GET_PORT_INFO32\t= 0x000a,\n\tFW_PORT_ACTION_LOW_PWR_TO_NORMAL = 0x0010,\n\tFW_PORT_ACTION_L1_LOW_PWR_EN\t= 0x0011,\n\tFW_PORT_ACTION_L2_WOL_MODE_EN\t= 0x0012,\n\tFW_PORT_ACTION_LPBK_TO_NORMAL\t= 0x0020,\n\tFW_PORT_ACTION_L1_LPBK\t\t= 0x0021,\n\tFW_PORT_ACTION_L1_PMA_LPBK\t= 0x0022,\n\tFW_PORT_ACTION_L1_PCS_LPBK\t= 0x0023,\n\tFW_PORT_ACTION_L1_PHYXS_CSIDE_LPBK = 0x0024,\n\tFW_PORT_ACTION_L1_PHYXS_ESIDE_LPBK = 0x0025,\n\tFW_PORT_ACTION_PHY_RESET\t= 0x0040,\n\tFW_PORT_ACTION_PMA_RESET\t= 0x0041,\n\tFW_PORT_ACTION_PCS_RESET\t= 0x0042,\n\tFW_PORT_ACTION_PHYXS_RESET\t= 0x0043,\n\tFW_PORT_ACTION_DTEXS_REEST\t= 0x0044,\n\tFW_PORT_ACTION_AN_RESET\t\t= 0x0045\n};\n\nenum fw_port_l2cfg_ctlbf {\n\tFW_PORT_L2_CTLBF_OVLAN0\t= 0x01,\n\tFW_PORT_L2_CTLBF_OVLAN1\t= 0x02,\n\tFW_PORT_L2_CTLBF_OVLAN2\t= 0x04,\n\tFW_PORT_L2_CTLBF_OVLAN3\t= 0x08,\n\tFW_PORT_L2_CTLBF_IVLAN\t= 0x10,\n\tFW_PORT_L2_CTLBF_TXIPG\t= 0x20\n};\n\nenum fw_port_dcb_versions {\n\tFW_PORT_DCB_VER_UNKNOWN,\n\tFW_PORT_DCB_VER_CEE1D0,\n\tFW_PORT_DCB_VER_CEE1D01,\n\tFW_PORT_DCB_VER_IEEE,\n\tFW_PORT_DCB_VER_AUTO = 7\n};\n\nenum fw_port_dcb_cfg {\n\tFW_PORT_DCB_CFG_PG\t= 0x01,\n\tFW_PORT_DCB_CFG_PFC\t= 0x02,\n\tFW_PORT_DCB_CFG_APPL\t= 0x04\n};\n\nenum fw_port_dcb_cfg_rc {\n\tFW_PORT_DCB_CFG_SUCCESS\t= 0x0,\n\tFW_PORT_DCB_CFG_ERROR\t= 0x1\n};\n\nenum fw_port_dcb_type {\n\tFW_PORT_DCB_TYPE_PGID\t\t= 0x00,\n\tFW_PORT_DCB_TYPE_PGRATE\t\t= 0x01,\n\tFW_PORT_DCB_TYPE_PRIORATE\t= 0x02,\n\tFW_PORT_DCB_TYPE_PFC\t\t= 0x03,\n\tFW_PORT_DCB_TYPE_APP_ID\t\t= 0x04,\n\tFW_PORT_DCB_TYPE_CONTROL\t= 0x05,\n};\n\nenum fw_port_dcb_feature_state {\n\tFW_PORT_DCB_FEATURE_STATE_PENDING = 0x0,\n\tFW_PORT_DCB_FEATURE_STATE_SUCCESS = 0x1,\n\tFW_PORT_DCB_FEATURE_STATE_ERROR\t= 0x2,\n\tFW_PORT_DCB_FEATURE_STATE_TIMEOUT = 0x3,\n};\n\nstruct fw_port_cmd {\n\t__be32 op_to_portid;\n\t__be32 action_to_len16;\n\tunion fw_port {\n\t\tstruct fw_port_l1cfg {\n\t\t\t__be32 rcap;\n\t\t\t__be32 r;\n\t\t} l1cfg;\n\t\tstruct fw_port_l2cfg {\n\t\t\t__u8   ctlbf;\n\t\t\t__u8   ovlan3_to_ivlan0;\n\t\t\t__be16 ivlantype;\n\t\t\t__be16 txipg_force_pinfo;\n\t\t\t__be16 mtu;\n\t\t\t__be16 ovlan0mask;\n\t\t\t__be16 ovlan0type;\n\t\t\t__be16 ovlan1mask;\n\t\t\t__be16 ovlan1type;\n\t\t\t__be16 ovlan2mask;\n\t\t\t__be16 ovlan2type;\n\t\t\t__be16 ovlan3mask;\n\t\t\t__be16 ovlan3type;\n\t\t} l2cfg;\n\t\tstruct fw_port_info {\n\t\t\t__be32 lstatus_to_modtype;\n\t\t\t__be16 pcap;\n\t\t\t__be16 acap;\n\t\t\t__be16 mtu;\n\t\t\t__u8   cbllen;\n\t\t\t__u8   auxlinfo;\n\t\t\t__u8   dcbxdis_pkd;\n\t\t\t__u8   r8_lo;\n\t\t\t__be16 lpacap;\n\t\t\t__be64 r9;\n\t\t} info;\n\t\tstruct fw_port_diags {\n\t\t\t__u8   diagop;\n\t\t\t__u8   r[3];\n\t\t\t__be32 diagval;\n\t\t} diags;\n\t\tunion fw_port_dcb {\n\t\t\tstruct fw_port_dcb_pgid {\n\t\t\t\t__u8   type;\n\t\t\t\t__u8   apply_pkd;\n\t\t\t\t__u8   r10_lo[2];\n\t\t\t\t__be32 pgid;\n\t\t\t\t__be64 r11;\n\t\t\t} pgid;\n\t\t\tstruct fw_port_dcb_pgrate {\n\t\t\t\t__u8   type;\n\t\t\t\t__u8   apply_pkd;\n\t\t\t\t__u8   r10_lo[5];\n\t\t\t\t__u8   num_tcs_supported;\n\t\t\t\t__u8   pgrate[8];\n\t\t\t\t__u8   tsa[8];\n\t\t\t} pgrate;\n\t\t\tstruct fw_port_dcb_priorate {\n\t\t\t\t__u8   type;\n\t\t\t\t__u8   apply_pkd;\n\t\t\t\t__u8   r10_lo[6];\n\t\t\t\t__u8   strict_priorate[8];\n\t\t\t} priorate;\n\t\t\tstruct fw_port_dcb_pfc {\n\t\t\t\t__u8   type;\n\t\t\t\t__u8   pfcen;\n\t\t\t\t__u8   r10[5];\n\t\t\t\t__u8   max_pfc_tcs;\n\t\t\t\t__be64 r11;\n\t\t\t} pfc;\n\t\t\tstruct fw_port_app_priority {\n\t\t\t\t__u8   type;\n\t\t\t\t__u8   r10[2];\n\t\t\t\t__u8   idx;\n\t\t\t\t__u8   user_prio_map;\n\t\t\t\t__u8   sel_field;\n\t\t\t\t__be16 protocolid;\n\t\t\t\t__be64 r12;\n\t\t\t} app_priority;\n\t\t\tstruct fw_port_dcb_control {\n\t\t\t\t__u8   type;\n\t\t\t\t__u8   all_syncd_pkd;\n\t\t\t\t__be16 dcb_version_to_app_state;\n\t\t\t\t__be32 r11;\n\t\t\t\t__be64 r12;\n\t\t\t} control;\n\t\t} dcb;\n\t\tstruct fw_port_l1cfg32 {\n\t\t\t__be32 rcap32;\n\t\t\t__be32 r;\n\t\t} l1cfg32;\n\t\tstruct fw_port_info32 {\n\t\t\t__be32 lstatus32_to_cbllen32;\n\t\t\t__be32 auxlinfo32_mtu32;\n\t\t\t__be32 linkattr32;\n\t\t\t__be32 pcaps32;\n\t\t\t__be32 acaps32;\n\t\t\t__be32 lpacaps32;\n\t\t} info32;\n\t} u;\n};\n\n#define FW_PORT_CMD_READ_S\t22\n#define FW_PORT_CMD_READ_V(x)\t((x) << FW_PORT_CMD_READ_S)\n#define FW_PORT_CMD_READ_F\tFW_PORT_CMD_READ_V(1U)\n\n#define FW_PORT_CMD_PORTID_S\t0\n#define FW_PORT_CMD_PORTID_M\t0xf\n#define FW_PORT_CMD_PORTID_V(x)\t((x) << FW_PORT_CMD_PORTID_S)\n#define FW_PORT_CMD_PORTID_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_PORTID_S) & FW_PORT_CMD_PORTID_M)\n\n#define FW_PORT_CMD_ACTION_S\t16\n#define FW_PORT_CMD_ACTION_M\t0xffff\n#define FW_PORT_CMD_ACTION_V(x)\t((x) << FW_PORT_CMD_ACTION_S)\n#define FW_PORT_CMD_ACTION_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_ACTION_S) & FW_PORT_CMD_ACTION_M)\n\n#define FW_PORT_CMD_OVLAN3_S\t7\n#define FW_PORT_CMD_OVLAN3_V(x)\t((x) << FW_PORT_CMD_OVLAN3_S)\n\n#define FW_PORT_CMD_OVLAN2_S\t6\n#define FW_PORT_CMD_OVLAN2_V(x)\t((x) << FW_PORT_CMD_OVLAN2_S)\n\n#define FW_PORT_CMD_OVLAN1_S\t5\n#define FW_PORT_CMD_OVLAN1_V(x)\t((x) << FW_PORT_CMD_OVLAN1_S)\n\n#define FW_PORT_CMD_OVLAN0_S\t4\n#define FW_PORT_CMD_OVLAN0_V(x)\t((x) << FW_PORT_CMD_OVLAN0_S)\n\n#define FW_PORT_CMD_IVLAN0_S\t3\n#define FW_PORT_CMD_IVLAN0_V(x)\t((x) << FW_PORT_CMD_IVLAN0_S)\n\n#define FW_PORT_CMD_TXIPG_S\t3\n#define FW_PORT_CMD_TXIPG_V(x)\t((x) << FW_PORT_CMD_TXIPG_S)\n\n#define FW_PORT_CMD_LSTATUS_S           31\n#define FW_PORT_CMD_LSTATUS_M           0x1\n#define FW_PORT_CMD_LSTATUS_V(x)        ((x) << FW_PORT_CMD_LSTATUS_S)\n#define FW_PORT_CMD_LSTATUS_G(x)        \\\n\t(((x) >> FW_PORT_CMD_LSTATUS_S) & FW_PORT_CMD_LSTATUS_M)\n#define FW_PORT_CMD_LSTATUS_F   FW_PORT_CMD_LSTATUS_V(1U)\n\n#define FW_PORT_CMD_LSPEED_S\t24\n#define FW_PORT_CMD_LSPEED_M\t0x3f\n#define FW_PORT_CMD_LSPEED_V(x)\t((x) << FW_PORT_CMD_LSPEED_S)\n#define FW_PORT_CMD_LSPEED_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_LSPEED_S) & FW_PORT_CMD_LSPEED_M)\n\n#define FW_PORT_CMD_TXPAUSE_S\t\t23\n#define FW_PORT_CMD_TXPAUSE_V(x)\t((x) << FW_PORT_CMD_TXPAUSE_S)\n#define FW_PORT_CMD_TXPAUSE_F\tFW_PORT_CMD_TXPAUSE_V(1U)\n\n#define FW_PORT_CMD_RXPAUSE_S\t\t22\n#define FW_PORT_CMD_RXPAUSE_V(x)\t((x) << FW_PORT_CMD_RXPAUSE_S)\n#define FW_PORT_CMD_RXPAUSE_F\tFW_PORT_CMD_RXPAUSE_V(1U)\n\n#define FW_PORT_CMD_MDIOCAP_S\t\t21\n#define FW_PORT_CMD_MDIOCAP_V(x)\t((x) << FW_PORT_CMD_MDIOCAP_S)\n#define FW_PORT_CMD_MDIOCAP_F\tFW_PORT_CMD_MDIOCAP_V(1U)\n\n#define FW_PORT_CMD_MDIOADDR_S\t\t16\n#define FW_PORT_CMD_MDIOADDR_M\t\t0x1f\n#define FW_PORT_CMD_MDIOADDR_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_MDIOADDR_S) & FW_PORT_CMD_MDIOADDR_M)\n\n#define FW_PORT_CMD_LPTXPAUSE_S\t\t15\n#define FW_PORT_CMD_LPTXPAUSE_V(x)\t((x) << FW_PORT_CMD_LPTXPAUSE_S)\n#define FW_PORT_CMD_LPTXPAUSE_F\tFW_PORT_CMD_LPTXPAUSE_V(1U)\n\n#define FW_PORT_CMD_LPRXPAUSE_S\t\t14\n#define FW_PORT_CMD_LPRXPAUSE_V(x)\t((x) << FW_PORT_CMD_LPRXPAUSE_S)\n#define FW_PORT_CMD_LPRXPAUSE_F\tFW_PORT_CMD_LPRXPAUSE_V(1U)\n\n#define FW_PORT_CMD_PTYPE_S\t8\n#define FW_PORT_CMD_PTYPE_M\t0x1f\n#define FW_PORT_CMD_PTYPE_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_PTYPE_S) & FW_PORT_CMD_PTYPE_M)\n\n#define FW_PORT_CMD_LINKDNRC_S\t\t5\n#define FW_PORT_CMD_LINKDNRC_M\t\t0x7\n#define FW_PORT_CMD_LINKDNRC_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_LINKDNRC_S) & FW_PORT_CMD_LINKDNRC_M)\n\n#define FW_PORT_CMD_MODTYPE_S\t\t0\n#define FW_PORT_CMD_MODTYPE_M\t\t0x1f\n#define FW_PORT_CMD_MODTYPE_V(x)\t((x) << FW_PORT_CMD_MODTYPE_S)\n#define FW_PORT_CMD_MODTYPE_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_MODTYPE_S) & FW_PORT_CMD_MODTYPE_M)\n\n#define FW_PORT_CMD_DCBXDIS_S\t\t7\n#define FW_PORT_CMD_DCBXDIS_V(x)\t((x) << FW_PORT_CMD_DCBXDIS_S)\n#define FW_PORT_CMD_DCBXDIS_F\tFW_PORT_CMD_DCBXDIS_V(1U)\n\n#define FW_PORT_CMD_APPLY_S\t7\n#define FW_PORT_CMD_APPLY_V(x)\t((x) << FW_PORT_CMD_APPLY_S)\n#define FW_PORT_CMD_APPLY_F\tFW_PORT_CMD_APPLY_V(1U)\n\n#define FW_PORT_CMD_ALL_SYNCD_S\t\t7\n#define FW_PORT_CMD_ALL_SYNCD_V(x)\t((x) << FW_PORT_CMD_ALL_SYNCD_S)\n#define FW_PORT_CMD_ALL_SYNCD_F\tFW_PORT_CMD_ALL_SYNCD_V(1U)\n\n#define FW_PORT_CMD_DCB_VERSION_S\t12\n#define FW_PORT_CMD_DCB_VERSION_M\t0x7\n#define FW_PORT_CMD_DCB_VERSION_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_DCB_VERSION_S) & FW_PORT_CMD_DCB_VERSION_M)\n\n#define FW_PORT_CMD_LSTATUS32_S\t\t31\n#define FW_PORT_CMD_LSTATUS32_M\t\t0x1\n#define FW_PORT_CMD_LSTATUS32_V(x)\t((x) << FW_PORT_CMD_LSTATUS32_S)\n#define FW_PORT_CMD_LSTATUS32_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_LSTATUS32_S) & FW_PORT_CMD_LSTATUS32_M)\n#define FW_PORT_CMD_LSTATUS32_F\tFW_PORT_CMD_LSTATUS32_V(1U)\n\n#define FW_PORT_CMD_LINKDNRC32_S\t28\n#define FW_PORT_CMD_LINKDNRC32_M\t0x7\n#define FW_PORT_CMD_LINKDNRC32_V(x)\t((x) << FW_PORT_CMD_LINKDNRC32_S)\n#define FW_PORT_CMD_LINKDNRC32_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_LINKDNRC32_S) & FW_PORT_CMD_LINKDNRC32_M)\n\n#define FW_PORT_CMD_DCBXDIS32_S\t\t27\n#define FW_PORT_CMD_DCBXDIS32_M\t\t0x1\n#define FW_PORT_CMD_DCBXDIS32_V(x)\t((x) << FW_PORT_CMD_DCBXDIS32_S)\n#define FW_PORT_CMD_DCBXDIS32_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_DCBXDIS32_S) & FW_PORT_CMD_DCBXDIS32_M)\n#define FW_PORT_CMD_DCBXDIS32_F\tFW_PORT_CMD_DCBXDIS32_V(1U)\n\n#define FW_PORT_CMD_MDIOCAP32_S\t\t26\n#define FW_PORT_CMD_MDIOCAP32_M\t\t0x1\n#define FW_PORT_CMD_MDIOCAP32_V(x)\t((x) << FW_PORT_CMD_MDIOCAP32_S)\n#define FW_PORT_CMD_MDIOCAP32_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_MDIOCAP32_S) & FW_PORT_CMD_MDIOCAP32_M)\n#define FW_PORT_CMD_MDIOCAP32_F\tFW_PORT_CMD_MDIOCAP32_V(1U)\n\n#define FW_PORT_CMD_MDIOADDR32_S\t21\n#define FW_PORT_CMD_MDIOADDR32_M\t0x1f\n#define FW_PORT_CMD_MDIOADDR32_V(x)\t((x) << FW_PORT_CMD_MDIOADDR32_S)\n#define FW_PORT_CMD_MDIOADDR32_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_MDIOADDR32_S) & FW_PORT_CMD_MDIOADDR32_M)\n\n#define FW_PORT_CMD_PORTTYPE32_S\t13\n#define FW_PORT_CMD_PORTTYPE32_M\t0xff\n#define FW_PORT_CMD_PORTTYPE32_V(x)\t((x) << FW_PORT_CMD_PORTTYPE32_S)\n#define FW_PORT_CMD_PORTTYPE32_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_PORTTYPE32_S) & FW_PORT_CMD_PORTTYPE32_M)\n\n#define FW_PORT_CMD_MODTYPE32_S\t\t8\n#define FW_PORT_CMD_MODTYPE32_M\t\t0x1f\n#define FW_PORT_CMD_MODTYPE32_V(x)\t((x) << FW_PORT_CMD_MODTYPE32_S)\n#define FW_PORT_CMD_MODTYPE32_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_MODTYPE32_S) & FW_PORT_CMD_MODTYPE32_M)\n\n#define FW_PORT_CMD_CBLLEN32_S\t\t0\n#define FW_PORT_CMD_CBLLEN32_M\t\t0xff\n#define FW_PORT_CMD_CBLLEN32_V(x)\t((x) << FW_PORT_CMD_CBLLEN32_S)\n#define FW_PORT_CMD_CBLLEN32_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_CBLLEN32_S) & FW_PORT_CMD_CBLLEN32_M)\n\n#define FW_PORT_CMD_AUXLINFO32_S\t24\n#define FW_PORT_CMD_AUXLINFO32_M\t0xff\n#define FW_PORT_CMD_AUXLINFO32_V(x)\t((x) << FW_PORT_CMD_AUXLINFO32_S)\n#define FW_PORT_CMD_AUXLINFO32_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_AUXLINFO32_S) & FW_PORT_CMD_AUXLINFO32_M)\n\n#define FW_PORT_AUXLINFO32_KX4_S\t2\n#define FW_PORT_AUXLINFO32_KX4_M\t0x1\n#define FW_PORT_AUXLINFO32_KX4_V(x) \\\n\t((x) << FW_PORT_AUXLINFO32_KX4_S)\n#define FW_PORT_AUXLINFO32_KX4_G(x) \\\n\t(((x) >> FW_PORT_AUXLINFO32_KX4_S) & FW_PORT_AUXLINFO32_KX4_M)\n#define FW_PORT_AUXLINFO32_KX4_F\tFW_PORT_AUXLINFO32_KX4_V(1U)\n\n#define FW_PORT_AUXLINFO32_KR_S\t1\n#define FW_PORT_AUXLINFO32_KR_M\t0x1\n#define FW_PORT_AUXLINFO32_KR_V(x) \\\n\t((x) << FW_PORT_AUXLINFO32_KR_S)\n#define FW_PORT_AUXLINFO32_KR_G(x) \\\n\t(((x) >> FW_PORT_AUXLINFO32_KR_S) & FW_PORT_AUXLINFO32_KR_M)\n#define FW_PORT_AUXLINFO32_KR_F\tFW_PORT_AUXLINFO32_KR_V(1U)\n\n#define FW_PORT_CMD_MTU32_S\t0\n#define FW_PORT_CMD_MTU32_M\t0xffff\n#define FW_PORT_CMD_MTU32_V(x)\t((x) << FW_PORT_CMD_MTU32_S)\n#define FW_PORT_CMD_MTU32_G(x)\t\\\n\t(((x) >> FW_PORT_CMD_MTU32_S) & FW_PORT_CMD_MTU32_M)\n\nenum fw_port_type {\n\tFW_PORT_TYPE_FIBER_XFI,\n\tFW_PORT_TYPE_FIBER_XAUI,\n\tFW_PORT_TYPE_BT_SGMII,\n\tFW_PORT_TYPE_BT_XFI,\n\tFW_PORT_TYPE_BT_XAUI,\n\tFW_PORT_TYPE_KX4,\n\tFW_PORT_TYPE_CX4,\n\tFW_PORT_TYPE_KX,\n\tFW_PORT_TYPE_KR,\n\tFW_PORT_TYPE_SFP,\n\tFW_PORT_TYPE_BP_AP,\n\tFW_PORT_TYPE_BP4_AP,\n\tFW_PORT_TYPE_QSFP_10G,\n\tFW_PORT_TYPE_QSA,\n\tFW_PORT_TYPE_QSFP,\n\tFW_PORT_TYPE_BP40_BA,\n\tFW_PORT_TYPE_KR4_100G,\n\tFW_PORT_TYPE_CR4_QSFP,\n\tFW_PORT_TYPE_CR_QSFP,\n\tFW_PORT_TYPE_CR2_QSFP,\n\tFW_PORT_TYPE_SFP28,\n\tFW_PORT_TYPE_KR_SFP28,\n\tFW_PORT_TYPE_KR_XLAUI,\n\n\tFW_PORT_TYPE_NONE = FW_PORT_CMD_PTYPE_M\n};\n\nenum fw_port_module_type {\n\tFW_PORT_MOD_TYPE_NA,\n\tFW_PORT_MOD_TYPE_LR,\n\tFW_PORT_MOD_TYPE_SR,\n\tFW_PORT_MOD_TYPE_ER,\n\tFW_PORT_MOD_TYPE_TWINAX_PASSIVE,\n\tFW_PORT_MOD_TYPE_TWINAX_ACTIVE,\n\tFW_PORT_MOD_TYPE_LRM,\n\tFW_PORT_MOD_TYPE_ERROR\t\t= FW_PORT_CMD_MODTYPE_M - 3,\n\tFW_PORT_MOD_TYPE_UNKNOWN\t= FW_PORT_CMD_MODTYPE_M - 2,\n\tFW_PORT_MOD_TYPE_NOTSUPPORTED\t= FW_PORT_CMD_MODTYPE_M - 1,\n\n\tFW_PORT_MOD_TYPE_NONE = FW_PORT_CMD_MODTYPE_M\n};\n\nenum fw_port_mod_sub_type {\n\tFW_PORT_MOD_SUB_TYPE_NA,\n\tFW_PORT_MOD_SUB_TYPE_MV88E114X = 0x1,\n\tFW_PORT_MOD_SUB_TYPE_TN8022 = 0x2,\n\tFW_PORT_MOD_SUB_TYPE_AQ1202 = 0x3,\n\tFW_PORT_MOD_SUB_TYPE_88x3120 = 0x4,\n\tFW_PORT_MOD_SUB_TYPE_BCM84834 = 0x5,\n\tFW_PORT_MOD_SUB_TYPE_BT_VSC8634 = 0x8,\n\n\t \n\tFW_PORT_MOD_SUB_TYPE_TWINAX_1 = 0x9,\n\tFW_PORT_MOD_SUB_TYPE_TWINAX_3 = 0xA,\n\tFW_PORT_MOD_SUB_TYPE_TWINAX_5 = 0xB,\n\tFW_PORT_MOD_SUB_TYPE_TWINAX_7 = 0xC,\n};\n\nenum fw_port_stats_tx_index {\n\tFW_STAT_TX_PORT_BYTES_IX = 0,\n\tFW_STAT_TX_PORT_FRAMES_IX,\n\tFW_STAT_TX_PORT_BCAST_IX,\n\tFW_STAT_TX_PORT_MCAST_IX,\n\tFW_STAT_TX_PORT_UCAST_IX,\n\tFW_STAT_TX_PORT_ERROR_IX,\n\tFW_STAT_TX_PORT_64B_IX,\n\tFW_STAT_TX_PORT_65B_127B_IX,\n\tFW_STAT_TX_PORT_128B_255B_IX,\n\tFW_STAT_TX_PORT_256B_511B_IX,\n\tFW_STAT_TX_PORT_512B_1023B_IX,\n\tFW_STAT_TX_PORT_1024B_1518B_IX,\n\tFW_STAT_TX_PORT_1519B_MAX_IX,\n\tFW_STAT_TX_PORT_DROP_IX,\n\tFW_STAT_TX_PORT_PAUSE_IX,\n\tFW_STAT_TX_PORT_PPP0_IX,\n\tFW_STAT_TX_PORT_PPP1_IX,\n\tFW_STAT_TX_PORT_PPP2_IX,\n\tFW_STAT_TX_PORT_PPP3_IX,\n\tFW_STAT_TX_PORT_PPP4_IX,\n\tFW_STAT_TX_PORT_PPP5_IX,\n\tFW_STAT_TX_PORT_PPP6_IX,\n\tFW_STAT_TX_PORT_PPP7_IX,\n\tFW_NUM_PORT_TX_STATS\n};\n\nenum fw_port_stat_rx_index {\n\tFW_STAT_RX_PORT_BYTES_IX = 0,\n\tFW_STAT_RX_PORT_FRAMES_IX,\n\tFW_STAT_RX_PORT_BCAST_IX,\n\tFW_STAT_RX_PORT_MCAST_IX,\n\tFW_STAT_RX_PORT_UCAST_IX,\n\tFW_STAT_RX_PORT_MTU_ERROR_IX,\n\tFW_STAT_RX_PORT_MTU_CRC_ERROR_IX,\n\tFW_STAT_RX_PORT_CRC_ERROR_IX,\n\tFW_STAT_RX_PORT_LEN_ERROR_IX,\n\tFW_STAT_RX_PORT_SYM_ERROR_IX,\n\tFW_STAT_RX_PORT_64B_IX,\n\tFW_STAT_RX_PORT_65B_127B_IX,\n\tFW_STAT_RX_PORT_128B_255B_IX,\n\tFW_STAT_RX_PORT_256B_511B_IX,\n\tFW_STAT_RX_PORT_512B_1023B_IX,\n\tFW_STAT_RX_PORT_1024B_1518B_IX,\n\tFW_STAT_RX_PORT_1519B_MAX_IX,\n\tFW_STAT_RX_PORT_PAUSE_IX,\n\tFW_STAT_RX_PORT_PPP0_IX,\n\tFW_STAT_RX_PORT_PPP1_IX,\n\tFW_STAT_RX_PORT_PPP2_IX,\n\tFW_STAT_RX_PORT_PPP3_IX,\n\tFW_STAT_RX_PORT_PPP4_IX,\n\tFW_STAT_RX_PORT_PPP5_IX,\n\tFW_STAT_RX_PORT_PPP6_IX,\n\tFW_STAT_RX_PORT_PPP7_IX,\n\tFW_STAT_RX_PORT_LESS_64B_IX,\n\tFW_STAT_RX_PORT_MAC_ERROR_IX,\n\tFW_NUM_PORT_RX_STATS\n};\n\n \n#define FW_NUM_PORT_STATS (FW_NUM_PORT_TX_STATS + FW_NUM_PORT_RX_STATS)\n\nstruct fw_port_stats_cmd {\n\t__be32 op_to_portid;\n\t__be32 retval_len16;\n\tunion fw_port_stats {\n\t\tstruct fw_port_stats_ctl {\n\t\t\tu8 nstats_bg_bm;\n\t\t\tu8 tx_ix;\n\t\t\t__be16 r6;\n\t\t\t__be32 r7;\n\t\t\t__be64 stat0;\n\t\t\t__be64 stat1;\n\t\t\t__be64 stat2;\n\t\t\t__be64 stat3;\n\t\t\t__be64 stat4;\n\t\t\t__be64 stat5;\n\t\t} ctl;\n\t\tstruct fw_port_stats_all {\n\t\t\t__be64 tx_bytes;\n\t\t\t__be64 tx_frames;\n\t\t\t__be64 tx_bcast;\n\t\t\t__be64 tx_mcast;\n\t\t\t__be64 tx_ucast;\n\t\t\t__be64 tx_error;\n\t\t\t__be64 tx_64b;\n\t\t\t__be64 tx_65b_127b;\n\t\t\t__be64 tx_128b_255b;\n\t\t\t__be64 tx_256b_511b;\n\t\t\t__be64 tx_512b_1023b;\n\t\t\t__be64 tx_1024b_1518b;\n\t\t\t__be64 tx_1519b_max;\n\t\t\t__be64 tx_drop;\n\t\t\t__be64 tx_pause;\n\t\t\t__be64 tx_ppp0;\n\t\t\t__be64 tx_ppp1;\n\t\t\t__be64 tx_ppp2;\n\t\t\t__be64 tx_ppp3;\n\t\t\t__be64 tx_ppp4;\n\t\t\t__be64 tx_ppp5;\n\t\t\t__be64 tx_ppp6;\n\t\t\t__be64 tx_ppp7;\n\t\t\t__be64 rx_bytes;\n\t\t\t__be64 rx_frames;\n\t\t\t__be64 rx_bcast;\n\t\t\t__be64 rx_mcast;\n\t\t\t__be64 rx_ucast;\n\t\t\t__be64 rx_mtu_error;\n\t\t\t__be64 rx_mtu_crc_error;\n\t\t\t__be64 rx_crc_error;\n\t\t\t__be64 rx_len_error;\n\t\t\t__be64 rx_sym_error;\n\t\t\t__be64 rx_64b;\n\t\t\t__be64 rx_65b_127b;\n\t\t\t__be64 rx_128b_255b;\n\t\t\t__be64 rx_256b_511b;\n\t\t\t__be64 rx_512b_1023b;\n\t\t\t__be64 rx_1024b_1518b;\n\t\t\t__be64 rx_1519b_max;\n\t\t\t__be64 rx_pause;\n\t\t\t__be64 rx_ppp0;\n\t\t\t__be64 rx_ppp1;\n\t\t\t__be64 rx_ppp2;\n\t\t\t__be64 rx_ppp3;\n\t\t\t__be64 rx_ppp4;\n\t\t\t__be64 rx_ppp5;\n\t\t\t__be64 rx_ppp6;\n\t\t\t__be64 rx_ppp7;\n\t\t\t__be64 rx_less_64b;\n\t\t\t__be64 rx_bg_drop;\n\t\t\t__be64 rx_bg_trunc;\n\t\t} all;\n\t} u;\n};\n\n \n#define FW_NUM_LB_STATS 16\nenum fw_port_lb_stats_index {\n\tFW_STAT_LB_PORT_BYTES_IX,\n\tFW_STAT_LB_PORT_FRAMES_IX,\n\tFW_STAT_LB_PORT_BCAST_IX,\n\tFW_STAT_LB_PORT_MCAST_IX,\n\tFW_STAT_LB_PORT_UCAST_IX,\n\tFW_STAT_LB_PORT_ERROR_IX,\n\tFW_STAT_LB_PORT_64B_IX,\n\tFW_STAT_LB_PORT_65B_127B_IX,\n\tFW_STAT_LB_PORT_128B_255B_IX,\n\tFW_STAT_LB_PORT_256B_511B_IX,\n\tFW_STAT_LB_PORT_512B_1023B_IX,\n\tFW_STAT_LB_PORT_1024B_1518B_IX,\n\tFW_STAT_LB_PORT_1519B_MAX_IX,\n\tFW_STAT_LB_PORT_DROP_FRAMES_IX\n};\n\nstruct fw_port_lb_stats_cmd {\n\t__be32 op_to_lbport;\n\t__be32 retval_len16;\n\tunion fw_port_lb_stats {\n\t\tstruct fw_port_lb_stats_ctl {\n\t\t\tu8 nstats_bg_bm;\n\t\t\tu8 ix_pkd;\n\t\t\t__be16 r6;\n\t\t\t__be32 r7;\n\t\t\t__be64 stat0;\n\t\t\t__be64 stat1;\n\t\t\t__be64 stat2;\n\t\t\t__be64 stat3;\n\t\t\t__be64 stat4;\n\t\t\t__be64 stat5;\n\t\t} ctl;\n\t\tstruct fw_port_lb_stats_all {\n\t\t\t__be64 tx_bytes;\n\t\t\t__be64 tx_frames;\n\t\t\t__be64 tx_bcast;\n\t\t\t__be64 tx_mcast;\n\t\t\t__be64 tx_ucast;\n\t\t\t__be64 tx_error;\n\t\t\t__be64 tx_64b;\n\t\t\t__be64 tx_65b_127b;\n\t\t\t__be64 tx_128b_255b;\n\t\t\t__be64 tx_256b_511b;\n\t\t\t__be64 tx_512b_1023b;\n\t\t\t__be64 tx_1024b_1518b;\n\t\t\t__be64 tx_1519b_max;\n\t\t\t__be64 rx_lb_drop;\n\t\t\t__be64 rx_lb_trunc;\n\t\t} all;\n\t} u;\n};\n\nenum fw_ptp_subop {\n\t \n\tFW_PTP_SC_INIT_TIMER            = 0x00,\n\tFW_PTP_SC_TX_TYPE               = 0x01,\n\t \n\tFW_PTP_SC_RXTIME_STAMP          = 0x08,\n\tFW_PTP_SC_RDRX_TYPE             = 0x09,\n\t \n\tFW_PTP_SC_ADJ_FREQ              = 0x10,\n\tFW_PTP_SC_ADJ_TIME              = 0x11,\n\tFW_PTP_SC_ADJ_FTIME             = 0x12,\n\tFW_PTP_SC_WALL_CLOCK            = 0x13,\n\tFW_PTP_SC_GET_TIME              = 0x14,\n\tFW_PTP_SC_SET_TIME              = 0x15,\n};\n\nstruct fw_ptp_cmd {\n\t__be32 op_to_portid;\n\t__be32 retval_len16;\n\tunion fw_ptp {\n\t\tstruct fw_ptp_sc {\n\t\t\t__u8   sc;\n\t\t\t__u8   r3[7];\n\t\t} scmd;\n\t\tstruct fw_ptp_init {\n\t\t\t__u8   sc;\n\t\t\t__u8   txchan;\n\t\t\t__be16 absid;\n\t\t\t__be16 mode;\n\t\t\t__be16 r3;\n\t\t} init;\n\t\tstruct fw_ptp_ts {\n\t\t\t__u8   sc;\n\t\t\t__u8   sign;\n\t\t\t__be16 r3;\n\t\t\t__be32 ppb;\n\t\t\t__be64 tm;\n\t\t} ts;\n\t} u;\n\t__be64 r3;\n};\n\n#define FW_PTP_CMD_PORTID_S             0\n#define FW_PTP_CMD_PORTID_M             0xf\n#define FW_PTP_CMD_PORTID_V(x)          ((x) << FW_PTP_CMD_PORTID_S)\n#define FW_PTP_CMD_PORTID_G(x)          \\\n\t(((x) >> FW_PTP_CMD_PORTID_S) & FW_PTP_CMD_PORTID_M)\n\nstruct fw_rss_ind_tbl_cmd {\n\t__be32 op_to_viid;\n\t__be32 retval_len16;\n\t__be16 niqid;\n\t__be16 startidx;\n\t__be32 r3;\n\t__be32 iq0_to_iq2;\n\t__be32 iq3_to_iq5;\n\t__be32 iq6_to_iq8;\n\t__be32 iq9_to_iq11;\n\t__be32 iq12_to_iq14;\n\t__be32 iq15_to_iq17;\n\t__be32 iq18_to_iq20;\n\t__be32 iq21_to_iq23;\n\t__be32 iq24_to_iq26;\n\t__be32 iq27_to_iq29;\n\t__be32 iq30_iq31;\n\t__be32 r15_lo;\n};\n\n#define FW_RSS_IND_TBL_CMD_VIID_S\t0\n#define FW_RSS_IND_TBL_CMD_VIID_V(x)\t((x) << FW_RSS_IND_TBL_CMD_VIID_S)\n\n#define FW_RSS_IND_TBL_CMD_IQ0_S\t20\n#define FW_RSS_IND_TBL_CMD_IQ0_V(x)\t((x) << FW_RSS_IND_TBL_CMD_IQ0_S)\n\n#define FW_RSS_IND_TBL_CMD_IQ1_S\t10\n#define FW_RSS_IND_TBL_CMD_IQ1_V(x)\t((x) << FW_RSS_IND_TBL_CMD_IQ1_S)\n\n#define FW_RSS_IND_TBL_CMD_IQ2_S\t0\n#define FW_RSS_IND_TBL_CMD_IQ2_V(x)\t((x) << FW_RSS_IND_TBL_CMD_IQ2_S)\n\nstruct fw_rss_glb_config_cmd {\n\t__be32 op_to_write;\n\t__be32 retval_len16;\n\tunion fw_rss_glb_config {\n\t\tstruct fw_rss_glb_config_manual {\n\t\t\t__be32 mode_pkd;\n\t\t\t__be32 r3;\n\t\t\t__be64 r4;\n\t\t\t__be64 r5;\n\t\t} manual;\n\t\tstruct fw_rss_glb_config_basicvirtual {\n\t\t\t__be32 mode_pkd;\n\t\t\t__be32 synmapen_to_hashtoeplitz;\n\t\t\t__be64 r8;\n\t\t\t__be64 r9;\n\t\t} basicvirtual;\n\t} u;\n};\n\n#define FW_RSS_GLB_CONFIG_CMD_MODE_S\t28\n#define FW_RSS_GLB_CONFIG_CMD_MODE_M\t0xf\n#define FW_RSS_GLB_CONFIG_CMD_MODE_V(x)\t((x) << FW_RSS_GLB_CONFIG_CMD_MODE_S)\n#define FW_RSS_GLB_CONFIG_CMD_MODE_G(x)\t\\\n\t(((x) >> FW_RSS_GLB_CONFIG_CMD_MODE_S) & FW_RSS_GLB_CONFIG_CMD_MODE_M)\n\n#define FW_RSS_GLB_CONFIG_CMD_MODE_MANUAL\t0\n#define FW_RSS_GLB_CONFIG_CMD_MODE_BASICVIRTUAL\t1\n\n#define FW_RSS_GLB_CONFIG_CMD_SYNMAPEN_S\t8\n#define FW_RSS_GLB_CONFIG_CMD_SYNMAPEN_V(x)\t\\\n\t((x) << FW_RSS_GLB_CONFIG_CMD_SYNMAPEN_S)\n#define FW_RSS_GLB_CONFIG_CMD_SYNMAPEN_F\t\\\n\tFW_RSS_GLB_CONFIG_CMD_SYNMAPEN_V(1U)\n\n#define FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV6_S\t\t7\n#define FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV6_V(x)\t\\\n\t((x) << FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV6_S)\n#define FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV6_F\t\\\n\tFW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV6_V(1U)\n\n#define FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV6_S\t\t6\n#define FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV6_V(x)\t\\\n\t((x) << FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV6_S)\n#define FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV6_F\t\\\n\tFW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV6_V(1U)\n\n#define FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV4_S\t\t5\n#define FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV4_V(x)\t\\\n\t((x) << FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV4_S)\n#define FW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV4_F\t\\\n\tFW_RSS_GLB_CONFIG_CMD_SYN4TUPENIPV4_V(1U)\n\n#define FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV4_S\t\t4\n#define FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV4_V(x)\t\\\n\t((x) << FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV4_S)\n#define FW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV4_F\t\\\n\tFW_RSS_GLB_CONFIG_CMD_SYN2TUPENIPV4_V(1U)\n\n#define FW_RSS_GLB_CONFIG_CMD_OFDMAPEN_S\t3\n#define FW_RSS_GLB_CONFIG_CMD_OFDMAPEN_V(x)\t\\\n\t((x) << FW_RSS_GLB_CONFIG_CMD_OFDMAPEN_S)\n#define FW_RSS_GLB_CONFIG_CMD_OFDMAPEN_F\t\\\n\tFW_RSS_GLB_CONFIG_CMD_OFDMAPEN_V(1U)\n\n#define FW_RSS_GLB_CONFIG_CMD_TNLMAPEN_S\t2\n#define FW_RSS_GLB_CONFIG_CMD_TNLMAPEN_V(x)\t\\\n\t((x) << FW_RSS_GLB_CONFIG_CMD_TNLMAPEN_S)\n#define FW_RSS_GLB_CONFIG_CMD_TNLMAPEN_F\t\\\n\tFW_RSS_GLB_CONFIG_CMD_TNLMAPEN_V(1U)\n\n#define FW_RSS_GLB_CONFIG_CMD_TNLALLLKP_S\t1\n#define FW_RSS_GLB_CONFIG_CMD_TNLALLLKP_V(x)\t\\\n\t((x) << FW_RSS_GLB_CONFIG_CMD_TNLALLLKP_S)\n#define FW_RSS_GLB_CONFIG_CMD_TNLALLLKP_F\t\\\n\tFW_RSS_GLB_CONFIG_CMD_TNLALLLKP_V(1U)\n\n#define FW_RSS_GLB_CONFIG_CMD_HASHTOEPLITZ_S\t0\n#define FW_RSS_GLB_CONFIG_CMD_HASHTOEPLITZ_V(x)\t\\\n\t((x) << FW_RSS_GLB_CONFIG_CMD_HASHTOEPLITZ_S)\n#define FW_RSS_GLB_CONFIG_CMD_HASHTOEPLITZ_F\t\\\n\tFW_RSS_GLB_CONFIG_CMD_HASHTOEPLITZ_V(1U)\n\nstruct fw_rss_vi_config_cmd {\n\t__be32 op_to_viid;\n#define FW_RSS_VI_CONFIG_CMD_VIID(x) ((x) << 0)\n\t__be32 retval_len16;\n\tunion fw_rss_vi_config {\n\t\tstruct fw_rss_vi_config_manual {\n\t\t\t__be64 r3;\n\t\t\t__be64 r4;\n\t\t\t__be64 r5;\n\t\t} manual;\n\t\tstruct fw_rss_vi_config_basicvirtual {\n\t\t\t__be32 r6;\n\t\t\t__be32 defaultq_to_udpen;\n\t\t\t__be64 r9;\n\t\t\t__be64 r10;\n\t\t} basicvirtual;\n\t} u;\n};\n\n#define FW_RSS_VI_CONFIG_CMD_VIID_S\t0\n#define FW_RSS_VI_CONFIG_CMD_VIID_V(x)\t((x) << FW_RSS_VI_CONFIG_CMD_VIID_S)\n\n#define FW_RSS_VI_CONFIG_CMD_DEFAULTQ_S\t\t16\n#define FW_RSS_VI_CONFIG_CMD_DEFAULTQ_M\t\t0x3ff\n#define FW_RSS_VI_CONFIG_CMD_DEFAULTQ_V(x)\t\\\n\t((x) << FW_RSS_VI_CONFIG_CMD_DEFAULTQ_S)\n#define FW_RSS_VI_CONFIG_CMD_DEFAULTQ_G(x)\t\\\n\t(((x) >> FW_RSS_VI_CONFIG_CMD_DEFAULTQ_S) & \\\n\t FW_RSS_VI_CONFIG_CMD_DEFAULTQ_M)\n\n#define FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN_S\t4\n#define FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN_V(x)\t\\\n\t((x) << FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN_S)\n#define FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN_F\t\\\n\tFW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN_V(1U)\n\n#define FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN_S\t3\n#define FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN_V(x)\t\\\n\t((x) << FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN_S)\n#define FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN_F\t\\\n\tFW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN_V(1U)\n\n#define FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN_S\t2\n#define FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN_V(x)\t\\\n\t((x) << FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN_S)\n#define FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN_F\t\\\n\tFW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN_V(1U)\n\n#define FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN_S\t1\n#define FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN_V(x)\t\\\n\t((x) << FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN_S)\n#define FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN_F\t\\\n\tFW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN_V(1U)\n\n#define FW_RSS_VI_CONFIG_CMD_UDPEN_S\t0\n#define FW_RSS_VI_CONFIG_CMD_UDPEN_V(x)\t((x) << FW_RSS_VI_CONFIG_CMD_UDPEN_S)\n#define FW_RSS_VI_CONFIG_CMD_UDPEN_F\tFW_RSS_VI_CONFIG_CMD_UDPEN_V(1U)\n\nenum fw_sched_sc {\n\tFW_SCHED_SC_PARAMS\t\t= 1,\n};\n\nstruct fw_sched_cmd {\n\t__be32 op_to_write;\n\t__be32 retval_len16;\n\tunion fw_sched {\n\t\tstruct fw_sched_config {\n\t\t\t__u8   sc;\n\t\t\t__u8   type;\n\t\t\t__u8   minmaxen;\n\t\t\t__u8   r3[5];\n\t\t\t__u8   nclasses[4];\n\t\t\t__be32 r4;\n\t\t} config;\n\t\tstruct fw_sched_params {\n\t\t\t__u8   sc;\n\t\t\t__u8   type;\n\t\t\t__u8   level;\n\t\t\t__u8   mode;\n\t\t\t__u8   unit;\n\t\t\t__u8   rate;\n\t\t\t__u8   ch;\n\t\t\t__u8   cl;\n\t\t\t__be32 min;\n\t\t\t__be32 max;\n\t\t\t__be16 weight;\n\t\t\t__be16 pktsize;\n\t\t\t__be16 burstsize;\n\t\t\t__be16 r4;\n\t\t} params;\n\t} u;\n};\n\nstruct fw_clip_cmd {\n\t__be32 op_to_write;\n\t__be32 alloc_to_len16;\n\t__be64 ip_hi;\n\t__be64 ip_lo;\n\t__be32 r4[2];\n};\n\n#define FW_CLIP_CMD_ALLOC_S     31\n#define FW_CLIP_CMD_ALLOC_V(x)  ((x) << FW_CLIP_CMD_ALLOC_S)\n#define FW_CLIP_CMD_ALLOC_F     FW_CLIP_CMD_ALLOC_V(1U)\n\n#define FW_CLIP_CMD_FREE_S      30\n#define FW_CLIP_CMD_FREE_V(x)   ((x) << FW_CLIP_CMD_FREE_S)\n#define FW_CLIP_CMD_FREE_F      FW_CLIP_CMD_FREE_V(1U)\n\nenum fw_error_type {\n\tFW_ERROR_TYPE_EXCEPTION\t\t= 0x0,\n\tFW_ERROR_TYPE_HWMODULE\t\t= 0x1,\n\tFW_ERROR_TYPE_WR\t\t= 0x2,\n\tFW_ERROR_TYPE_ACL\t\t= 0x3,\n};\n\nstruct fw_error_cmd {\n\t__be32 op_to_type;\n\t__be32 len16_pkd;\n\tunion fw_error {\n\t\tstruct fw_error_exception {\n\t\t\t__be32 info[6];\n\t\t} exception;\n\t\tstruct fw_error_hwmodule {\n\t\t\t__be32 regaddr;\n\t\t\t__be32 regval;\n\t\t} hwmodule;\n\t\tstruct fw_error_wr {\n\t\t\t__be16 cidx;\n\t\t\t__be16 pfn_vfn;\n\t\t\t__be32 eqid;\n\t\t\tu8 wrhdr[16];\n\t\t} wr;\n\t\tstruct fw_error_acl {\n\t\t\t__be16 cidx;\n\t\t\t__be16 pfn_vfn;\n\t\t\t__be32 eqid;\n\t\t\t__be16 mv_pkd;\n\t\t\tu8 val[6];\n\t\t\t__be64 r4;\n\t\t} acl;\n\t} u;\n};\n\nstruct fw_debug_cmd {\n\t__be32 op_type;\n\t__be32 len16_pkd;\n\tunion fw_debug {\n\t\tstruct fw_debug_assert {\n\t\t\t__be32 fcid;\n\t\t\t__be32 line;\n\t\t\t__be32 x;\n\t\t\t__be32 y;\n\t\t\tu8 filename_0_7[8];\n\t\t\tu8 filename_8_15[8];\n\t\t\t__be64 r3;\n\t\t} assert;\n\t\tstruct fw_debug_prt {\n\t\t\t__be16 dprtstridx;\n\t\t\t__be16 r3[3];\n\t\t\t__be32 dprtstrparam0;\n\t\t\t__be32 dprtstrparam1;\n\t\t\t__be32 dprtstrparam2;\n\t\t\t__be32 dprtstrparam3;\n\t\t} prt;\n\t} u;\n};\n\n#define FW_DEBUG_CMD_TYPE_S\t0\n#define FW_DEBUG_CMD_TYPE_M\t0xff\n#define FW_DEBUG_CMD_TYPE_G(x)\t\\\n\t(((x) >> FW_DEBUG_CMD_TYPE_S) & FW_DEBUG_CMD_TYPE_M)\n\nstruct fw_hma_cmd {\n\t__be32 op_pkd;\n\t__be32 retval_len16;\n\t__be32 mode_to_pcie_params;\n\t__be32 naddr_size;\n\t__be32 addr_size_pkd;\n\t__be32 r6;\n\t__be64 phy_address[5];\n};\n\n#define FW_HMA_CMD_MODE_S\t31\n#define FW_HMA_CMD_MODE_M\t0x1\n#define FW_HMA_CMD_MODE_V(x)\t((x) << FW_HMA_CMD_MODE_S)\n#define FW_HMA_CMD_MODE_G(x)\t\\\n\t(((x) >> FW_HMA_CMD_MODE_S) & FW_HMA_CMD_MODE_M)\n#define FW_HMA_CMD_MODE_F\tFW_HMA_CMD_MODE_V(1U)\n\n#define FW_HMA_CMD_SOC_S\t30\n#define FW_HMA_CMD_SOC_M\t0x1\n#define FW_HMA_CMD_SOC_V(x)\t((x) << FW_HMA_CMD_SOC_S)\n#define FW_HMA_CMD_SOC_G(x)\t(((x) >> FW_HMA_CMD_SOC_S) & FW_HMA_CMD_SOC_M)\n#define FW_HMA_CMD_SOC_F\tFW_HMA_CMD_SOC_V(1U)\n\n#define FW_HMA_CMD_EOC_S\t29\n#define FW_HMA_CMD_EOC_M\t0x1\n#define FW_HMA_CMD_EOC_V(x)\t((x) << FW_HMA_CMD_EOC_S)\n#define FW_HMA_CMD_EOC_G(x)\t(((x) >> FW_HMA_CMD_EOC_S) & FW_HMA_CMD_EOC_M)\n#define FW_HMA_CMD_EOC_F\tFW_HMA_CMD_EOC_V(1U)\n\n#define FW_HMA_CMD_PCIE_PARAMS_S\t0\n#define FW_HMA_CMD_PCIE_PARAMS_M\t0x7ffffff\n#define FW_HMA_CMD_PCIE_PARAMS_V(x)\t((x) << FW_HMA_CMD_PCIE_PARAMS_S)\n#define FW_HMA_CMD_PCIE_PARAMS_G(x)\t\\\n\t(((x) >> FW_HMA_CMD_PCIE_PARAMS_S) & FW_HMA_CMD_PCIE_PARAMS_M)\n\n#define FW_HMA_CMD_NADDR_S\t12\n#define FW_HMA_CMD_NADDR_M\t0x3f\n#define FW_HMA_CMD_NADDR_V(x)\t((x) << FW_HMA_CMD_NADDR_S)\n#define FW_HMA_CMD_NADDR_G(x)\t\\\n\t(((x) >> FW_HMA_CMD_NADDR_S) & FW_HMA_CMD_NADDR_M)\n\n#define FW_HMA_CMD_SIZE_S\t0\n#define FW_HMA_CMD_SIZE_M\t0xfff\n#define FW_HMA_CMD_SIZE_V(x)\t((x) << FW_HMA_CMD_SIZE_S)\n#define FW_HMA_CMD_SIZE_G(x)\t\\\n\t(((x) >> FW_HMA_CMD_SIZE_S) & FW_HMA_CMD_SIZE_M)\n\n#define FW_HMA_CMD_ADDR_SIZE_S\t\t11\n#define FW_HMA_CMD_ADDR_SIZE_M\t\t0x1fffff\n#define FW_HMA_CMD_ADDR_SIZE_V(x)\t((x) << FW_HMA_CMD_ADDR_SIZE_S)\n#define FW_HMA_CMD_ADDR_SIZE_G(x)\t\\\n\t(((x) >> FW_HMA_CMD_ADDR_SIZE_S) & FW_HMA_CMD_ADDR_SIZE_M)\n\nenum pcie_fw_eval {\n\tPCIE_FW_EVAL_CRASH = 0,\n};\n\n#define PCIE_FW_ERR_S\t\t31\n#define PCIE_FW_ERR_V(x)\t((x) << PCIE_FW_ERR_S)\n#define PCIE_FW_ERR_F\t\tPCIE_FW_ERR_V(1U)\n\n#define PCIE_FW_INIT_S\t\t30\n#define PCIE_FW_INIT_V(x)\t((x) << PCIE_FW_INIT_S)\n#define PCIE_FW_INIT_F\t\tPCIE_FW_INIT_V(1U)\n\n#define PCIE_FW_HALT_S          29\n#define PCIE_FW_HALT_V(x)       ((x) << PCIE_FW_HALT_S)\n#define PCIE_FW_HALT_F          PCIE_FW_HALT_V(1U)\n\n#define PCIE_FW_EVAL_S\t\t24\n#define PCIE_FW_EVAL_M\t\t0x7\n#define PCIE_FW_EVAL_G(x)\t(((x) >> PCIE_FW_EVAL_S) & PCIE_FW_EVAL_M)\n\n#define PCIE_FW_MASTER_VLD_S\t15\n#define PCIE_FW_MASTER_VLD_V(x)\t((x) << PCIE_FW_MASTER_VLD_S)\n#define PCIE_FW_MASTER_VLD_F\tPCIE_FW_MASTER_VLD_V(1U)\n\n#define PCIE_FW_MASTER_S\t12\n#define PCIE_FW_MASTER_M\t0x7\n#define PCIE_FW_MASTER_V(x)\t((x) << PCIE_FW_MASTER_S)\n#define PCIE_FW_MASTER_G(x)\t(((x) >> PCIE_FW_MASTER_S) & PCIE_FW_MASTER_M)\n\nstruct fw_hdr {\n\tu8 ver;\n\tu8 chip;\t\t\t \n\t__be16\tlen512;\t\t\t \n\t__be32\tfw_ver;\t\t\t \n\t__be32\ttp_microcode_ver;\n\tu8 intfver_nic;\n\tu8 intfver_vnic;\n\tu8 intfver_ofld;\n\tu8 intfver_ri;\n\tu8 intfver_iscsipdu;\n\tu8 intfver_iscsi;\n\tu8 intfver_fcoepdu;\n\tu8 intfver_fcoe;\n\t__u32   reserved2;\n\t__u32   reserved3;\n\t__u32   reserved4;\n\t__be32  flags;\n\t__be32  reserved6[23];\n};\n\nenum fw_hdr_chip {\n\tFW_HDR_CHIP_T4,\n\tFW_HDR_CHIP_T5,\n\tFW_HDR_CHIP_T6\n};\n\n#define FW_HDR_FW_VER_MAJOR_S\t24\n#define FW_HDR_FW_VER_MAJOR_M\t0xff\n#define FW_HDR_FW_VER_MAJOR_V(x) \\\n\t((x) << FW_HDR_FW_VER_MAJOR_S)\n#define FW_HDR_FW_VER_MAJOR_G(x) \\\n\t(((x) >> FW_HDR_FW_VER_MAJOR_S) & FW_HDR_FW_VER_MAJOR_M)\n\n#define FW_HDR_FW_VER_MINOR_S\t16\n#define FW_HDR_FW_VER_MINOR_M\t0xff\n#define FW_HDR_FW_VER_MINOR_V(x) \\\n\t((x) << FW_HDR_FW_VER_MINOR_S)\n#define FW_HDR_FW_VER_MINOR_G(x) \\\n\t(((x) >> FW_HDR_FW_VER_MINOR_S) & FW_HDR_FW_VER_MINOR_M)\n\n#define FW_HDR_FW_VER_MICRO_S\t8\n#define FW_HDR_FW_VER_MICRO_M\t0xff\n#define FW_HDR_FW_VER_MICRO_V(x) \\\n\t((x) << FW_HDR_FW_VER_MICRO_S)\n#define FW_HDR_FW_VER_MICRO_G(x) \\\n\t(((x) >> FW_HDR_FW_VER_MICRO_S) & FW_HDR_FW_VER_MICRO_M)\n\n#define FW_HDR_FW_VER_BUILD_S\t0\n#define FW_HDR_FW_VER_BUILD_M\t0xff\n#define FW_HDR_FW_VER_BUILD_V(x) \\\n\t((x) << FW_HDR_FW_VER_BUILD_S)\n#define FW_HDR_FW_VER_BUILD_G(x) \\\n\t(((x) >> FW_HDR_FW_VER_BUILD_S) & FW_HDR_FW_VER_BUILD_M)\n\nenum fw_hdr_intfver {\n\tFW_HDR_INTFVER_NIC      = 0x00,\n\tFW_HDR_INTFVER_VNIC     = 0x00,\n\tFW_HDR_INTFVER_OFLD     = 0x00,\n\tFW_HDR_INTFVER_RI       = 0x00,\n\tFW_HDR_INTFVER_ISCSIPDU = 0x00,\n\tFW_HDR_INTFVER_ISCSI    = 0x00,\n\tFW_HDR_INTFVER_FCOEPDU  = 0x00,\n\tFW_HDR_INTFVER_FCOE     = 0x00,\n};\n\nenum fw_hdr_flags {\n\tFW_HDR_FLAGS_RESET_HALT = 0x00000001,\n};\n\n \n#define FW_DEVLOG_FMT_LEN\t192\n\n \n#define FW_DEVLOG_FMT_PARAMS_NUM 8\n\n \nenum fw_devlog_level {\n\tFW_DEVLOG_LEVEL_EMERG\t= 0x0,\n\tFW_DEVLOG_LEVEL_CRIT\t= 0x1,\n\tFW_DEVLOG_LEVEL_ERR\t= 0x2,\n\tFW_DEVLOG_LEVEL_NOTICE\t= 0x3,\n\tFW_DEVLOG_LEVEL_INFO\t= 0x4,\n\tFW_DEVLOG_LEVEL_DEBUG\t= 0x5,\n\tFW_DEVLOG_LEVEL_MAX\t= 0x5,\n};\n\n \nenum fw_devlog_facility {\n\tFW_DEVLOG_FACILITY_CORE\t\t= 0x00,\n\tFW_DEVLOG_FACILITY_CF\t\t= 0x01,\n\tFW_DEVLOG_FACILITY_SCHED\t= 0x02,\n\tFW_DEVLOG_FACILITY_TIMER\t= 0x04,\n\tFW_DEVLOG_FACILITY_RES\t\t= 0x06,\n\tFW_DEVLOG_FACILITY_HW\t\t= 0x08,\n\tFW_DEVLOG_FACILITY_FLR\t\t= 0x10,\n\tFW_DEVLOG_FACILITY_DMAQ\t\t= 0x12,\n\tFW_DEVLOG_FACILITY_PHY\t\t= 0x14,\n\tFW_DEVLOG_FACILITY_MAC\t\t= 0x16,\n\tFW_DEVLOG_FACILITY_PORT\t\t= 0x18,\n\tFW_DEVLOG_FACILITY_VI\t\t= 0x1A,\n\tFW_DEVLOG_FACILITY_FILTER\t= 0x1C,\n\tFW_DEVLOG_FACILITY_ACL\t\t= 0x1E,\n\tFW_DEVLOG_FACILITY_TM\t\t= 0x20,\n\tFW_DEVLOG_FACILITY_QFC\t\t= 0x22,\n\tFW_DEVLOG_FACILITY_DCB\t\t= 0x24,\n\tFW_DEVLOG_FACILITY_ETH\t\t= 0x26,\n\tFW_DEVLOG_FACILITY_OFLD\t\t= 0x28,\n\tFW_DEVLOG_FACILITY_RI\t\t= 0x2A,\n\tFW_DEVLOG_FACILITY_ISCSI\t= 0x2C,\n\tFW_DEVLOG_FACILITY_FCOE\t\t= 0x2E,\n\tFW_DEVLOG_FACILITY_FOISCSI\t= 0x30,\n\tFW_DEVLOG_FACILITY_FOFCOE\t= 0x32,\n\tFW_DEVLOG_FACILITY_CHNET        = 0x34,\n\tFW_DEVLOG_FACILITY_MAX          = 0x34,\n};\n\n \nstruct fw_devlog_e {\n\t__be64\ttimestamp;\n\t__be32\tseqno;\n\t__be16\treserved1;\n\t__u8\tlevel;\n\t__u8\tfacility;\n\t__u8\tfmt[FW_DEVLOG_FMT_LEN];\n\t__be32\tparams[FW_DEVLOG_FMT_PARAMS_NUM];\n\t__be32\treserved3[4];\n};\n\nstruct fw_devlog_cmd {\n\t__be32 op_to_write;\n\t__be32 retval_len16;\n\t__u8   level;\n\t__u8   r2[7];\n\t__be32 memtype_devlog_memaddr16_devlog;\n\t__be32 memsize_devlog;\n\t__be32 r3[2];\n};\n\n#define FW_DEVLOG_CMD_MEMTYPE_DEVLOG_S\t\t28\n#define FW_DEVLOG_CMD_MEMTYPE_DEVLOG_M\t\t0xf\n#define FW_DEVLOG_CMD_MEMTYPE_DEVLOG_G(x)\t\\\n\t(((x) >> FW_DEVLOG_CMD_MEMTYPE_DEVLOG_S) & \\\n\t FW_DEVLOG_CMD_MEMTYPE_DEVLOG_M)\n\n#define FW_DEVLOG_CMD_MEMADDR16_DEVLOG_S\t0\n#define FW_DEVLOG_CMD_MEMADDR16_DEVLOG_M\t0xfffffff\n#define FW_DEVLOG_CMD_MEMADDR16_DEVLOG_G(x)\t\\\n\t(((x) >> FW_DEVLOG_CMD_MEMADDR16_DEVLOG_S) & \\\n\t FW_DEVLOG_CMD_MEMADDR16_DEVLOG_M)\n\n \n\n \n#define PCIE_FW_PF_DEVLOG\t\t7\n\n#define PCIE_FW_PF_DEVLOG_NENTRIES128_S\t28\n#define PCIE_FW_PF_DEVLOG_NENTRIES128_M\t0xf\n#define PCIE_FW_PF_DEVLOG_NENTRIES128_V(x) \\\n\t((x) << PCIE_FW_PF_DEVLOG_NENTRIES128_S)\n#define PCIE_FW_PF_DEVLOG_NENTRIES128_G(x) \\\n\t(((x) >> PCIE_FW_PF_DEVLOG_NENTRIES128_S) & \\\n\t PCIE_FW_PF_DEVLOG_NENTRIES128_M)\n\n#define PCIE_FW_PF_DEVLOG_ADDR16_S\t4\n#define PCIE_FW_PF_DEVLOG_ADDR16_M\t0xffffff\n#define PCIE_FW_PF_DEVLOG_ADDR16_V(x)\t((x) << PCIE_FW_PF_DEVLOG_ADDR16_S)\n#define PCIE_FW_PF_DEVLOG_ADDR16_G(x) \\\n\t(((x) >> PCIE_FW_PF_DEVLOG_ADDR16_S) & PCIE_FW_PF_DEVLOG_ADDR16_M)\n\n#define PCIE_FW_PF_DEVLOG_MEMTYPE_S\t0\n#define PCIE_FW_PF_DEVLOG_MEMTYPE_M\t0xf\n#define PCIE_FW_PF_DEVLOG_MEMTYPE_V(x)\t((x) << PCIE_FW_PF_DEVLOG_MEMTYPE_S)\n#define PCIE_FW_PF_DEVLOG_MEMTYPE_G(x) \\\n\t(((x) >> PCIE_FW_PF_DEVLOG_MEMTYPE_S) & PCIE_FW_PF_DEVLOG_MEMTYPE_M)\n\n#define MAX_IMM_OFLD_TX_DATA_WR_LEN (0xff + sizeof(struct fw_ofld_tx_data_wr))\n\nstruct fw_crypto_lookaside_wr {\n\t__be32 op_to_cctx_size;\n\t__be32 len16_pkd;\n\t__be32 session_id;\n\t__be32 rx_chid_to_rx_q_id;\n\t__be32 key_addr;\n\t__be32 pld_size_hash_size;\n\t__be64 cookie;\n};\n\n#define FW_CRYPTO_LOOKASIDE_WR_OPCODE_S 24\n#define FW_CRYPTO_LOOKASIDE_WR_OPCODE_M 0xff\n#define FW_CRYPTO_LOOKASIDE_WR_OPCODE_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_OPCODE_S)\n#define FW_CRYPTO_LOOKASIDE_WR_OPCODE_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_OPCODE_S) & \\\n\t FW_CRYPTO_LOOKASIDE_WR_OPCODE_M)\n\n#define FW_CRYPTO_LOOKASIDE_WR_COMPL_S 23\n#define FW_CRYPTO_LOOKASIDE_WR_COMPL_M 0x1\n#define FW_CRYPTO_LOOKASIDE_WR_COMPL_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_COMPL_S)\n#define FW_CRYPTO_LOOKASIDE_WR_COMPL_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_COMPL_S) & \\\n\t FW_CRYPTO_LOOKASIDE_WR_COMPL_M)\n#define FW_CRYPTO_LOOKASIDE_WR_COMPL_F FW_CRYPTO_LOOKASIDE_WR_COMPL_V(1U)\n\n#define FW_CRYPTO_LOOKASIDE_WR_IMM_LEN_S 15\n#define FW_CRYPTO_LOOKASIDE_WR_IMM_LEN_M 0xff\n#define FW_CRYPTO_LOOKASIDE_WR_IMM_LEN_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_IMM_LEN_S)\n#define FW_CRYPTO_LOOKASIDE_WR_IMM_LEN_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_IMM_LEN_S) & \\\n\t FW_CRYPTO_LOOKASIDE_WR_IMM_LEN_M)\n\n#define FW_CRYPTO_LOOKASIDE_WR_CCTX_LOC_S 5\n#define FW_CRYPTO_LOOKASIDE_WR_CCTX_LOC_M 0x3\n#define FW_CRYPTO_LOOKASIDE_WR_CCTX_LOC_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_CCTX_LOC_S)\n#define FW_CRYPTO_LOOKASIDE_WR_CCTX_LOC_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_CCTX_LOC_S) & \\\n\t FW_CRYPTO_LOOKASIDE_WR_CCTX_LOC_M)\n\n#define FW_CRYPTO_LOOKASIDE_WR_CCTX_SIZE_S 0\n#define FW_CRYPTO_LOOKASIDE_WR_CCTX_SIZE_M 0x1f\n#define FW_CRYPTO_LOOKASIDE_WR_CCTX_SIZE_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_CCTX_SIZE_S)\n#define FW_CRYPTO_LOOKASIDE_WR_CCTX_SIZE_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_CCTX_SIZE_S) & \\\n\t FW_CRYPTO_LOOKASIDE_WR_CCTX_SIZE_M)\n\n#define FW_CRYPTO_LOOKASIDE_WR_LEN16_S 0\n#define FW_CRYPTO_LOOKASIDE_WR_LEN16_M 0xff\n#define FW_CRYPTO_LOOKASIDE_WR_LEN16_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_LEN16_S)\n#define FW_CRYPTO_LOOKASIDE_WR_LEN16_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_LEN16_S) & \\\n\t FW_CRYPTO_LOOKASIDE_WR_LEN16_M)\n\n#define FW_CRYPTO_LOOKASIDE_WR_RX_CHID_S 29\n#define FW_CRYPTO_LOOKASIDE_WR_RX_CHID_M 0x3\n#define FW_CRYPTO_LOOKASIDE_WR_RX_CHID_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_RX_CHID_S)\n#define FW_CRYPTO_LOOKASIDE_WR_RX_CHID_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_RX_CHID_S) & \\\n\t FW_CRYPTO_LOOKASIDE_WR_RX_CHID_M)\n\n#define FW_CRYPTO_LOOKASIDE_WR_LCB_S  27\n#define FW_CRYPTO_LOOKASIDE_WR_LCB_M  0x3\n#define FW_CRYPTO_LOOKASIDE_WR_LCB_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_LCB_S)\n#define FW_CRYPTO_LOOKASIDE_WR_LCB_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_LCB_S) & FW_CRYPTO_LOOKASIDE_WR_LCB_M)\n\n#define FW_CRYPTO_LOOKASIDE_WR_PHASH_S 25\n#define FW_CRYPTO_LOOKASIDE_WR_PHASH_M 0x3\n#define FW_CRYPTO_LOOKASIDE_WR_PHASH_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_PHASH_S)\n#define FW_CRYPTO_LOOKASIDE_WR_PHASH_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_PHASH_S) & \\\n\t FW_CRYPTO_LOOKASIDE_WR_PHASH_M)\n\n#define FW_CRYPTO_LOOKASIDE_WR_IV_S   23\n#define FW_CRYPTO_LOOKASIDE_WR_IV_M   0x3\n#define FW_CRYPTO_LOOKASIDE_WR_IV_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_IV_S)\n#define FW_CRYPTO_LOOKASIDE_WR_IV_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_IV_S) & FW_CRYPTO_LOOKASIDE_WR_IV_M)\n\n#define FW_CRYPTO_LOOKASIDE_WR_FQIDX_S   15\n#define FW_CRYPTO_LOOKASIDE_WR_FQIDX_M   0xff\n#define FW_CRYPTO_LOOKASIDE_WR_FQIDX_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_FQIDX_S)\n#define FW_CRYPTO_LOOKASIDE_WR_FQIDX_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_FQIDX_S) & \\\n\t FW_CRYPTO_LOOKASIDE_WR_FQIDX_M)\n\n#define FW_CRYPTO_LOOKASIDE_WR_TX_CH_S 10\n#define FW_CRYPTO_LOOKASIDE_WR_TX_CH_M 0x3\n#define FW_CRYPTO_LOOKASIDE_WR_TX_CH_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_TX_CH_S)\n#define FW_CRYPTO_LOOKASIDE_WR_TX_CH_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_TX_CH_S) & \\\n\t FW_CRYPTO_LOOKASIDE_WR_TX_CH_M)\n\n#define FW_CRYPTO_LOOKASIDE_WR_RX_Q_ID_S 0\n#define FW_CRYPTO_LOOKASIDE_WR_RX_Q_ID_M 0x3ff\n#define FW_CRYPTO_LOOKASIDE_WR_RX_Q_ID_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_RX_Q_ID_S)\n#define FW_CRYPTO_LOOKASIDE_WR_RX_Q_ID_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_RX_Q_ID_S) & \\\n\t FW_CRYPTO_LOOKASIDE_WR_RX_Q_ID_M)\n\n#define FW_CRYPTO_LOOKASIDE_WR_PLD_SIZE_S 24\n#define FW_CRYPTO_LOOKASIDE_WR_PLD_SIZE_M 0xff\n#define FW_CRYPTO_LOOKASIDE_WR_PLD_SIZE_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_PLD_SIZE_S)\n#define FW_CRYPTO_LOOKASIDE_WR_PLD_SIZE_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_PLD_SIZE_S) & \\\n\t FW_CRYPTO_LOOKASIDE_WR_PLD_SIZE_M)\n\n#define FW_CRYPTO_LOOKASIDE_WR_HASH_SIZE_S 17\n#define FW_CRYPTO_LOOKASIDE_WR_HASH_SIZE_M 0x7f\n#define FW_CRYPTO_LOOKASIDE_WR_HASH_SIZE_V(x) \\\n\t((x) << FW_CRYPTO_LOOKASIDE_WR_HASH_SIZE_S)\n#define FW_CRYPTO_LOOKASIDE_WR_HASH_SIZE_G(x) \\\n\t(((x) >> FW_CRYPTO_LOOKASIDE_WR_HASH_SIZE_S) & \\\n\t FW_CRYPTO_LOOKASIDE_WR_HASH_SIZE_M)\n\nstruct fw_tlstx_data_wr {\n\t__be32 op_to_immdlen;\n\t__be32 flowid_len16;\n\t__be32 plen;\n\t__be32 lsodisable_to_flags;\n\t__be32 r5;\n\t__be32 ctxloc_to_exp;\n\t__be16 mfs;\n\t__be16 adjustedplen_pkd;\n\t__be16 expinplenmax_pkd;\n\tu8   pdusinplenmax_pkd;\n\tu8   r10;\n};\n\n#define FW_TLSTX_DATA_WR_OPCODE_S       24\n#define FW_TLSTX_DATA_WR_OPCODE_M       0xff\n#define FW_TLSTX_DATA_WR_OPCODE_V(x)    ((x) << FW_TLSTX_DATA_WR_OPCODE_S)\n#define FW_TLSTX_DATA_WR_OPCODE_G(x)    \\\n\t(((x) >> FW_TLSTX_DATA_WR_OPCODE_S) & FW_TLSTX_DATA_WR_OPCODE_M)\n\n#define FW_TLSTX_DATA_WR_COMPL_S        21\n#define FW_TLSTX_DATA_WR_COMPL_M        0x1\n#define FW_TLSTX_DATA_WR_COMPL_V(x)     ((x) << FW_TLSTX_DATA_WR_COMPL_S)\n#define FW_TLSTX_DATA_WR_COMPL_G(x)     \\\n\t(((x) >> FW_TLSTX_DATA_WR_COMPL_S) & FW_TLSTX_DATA_WR_COMPL_M)\n#define FW_TLSTX_DATA_WR_COMPL_F        FW_TLSTX_DATA_WR_COMPL_V(1U)\n\n#define FW_TLSTX_DATA_WR_IMMDLEN_S      0\n#define FW_TLSTX_DATA_WR_IMMDLEN_M      0xff\n#define FW_TLSTX_DATA_WR_IMMDLEN_V(x)   ((x) << FW_TLSTX_DATA_WR_IMMDLEN_S)\n#define FW_TLSTX_DATA_WR_IMMDLEN_G(x)   \\\n\t(((x) >> FW_TLSTX_DATA_WR_IMMDLEN_S) & FW_TLSTX_DATA_WR_IMMDLEN_M)\n\n#define FW_TLSTX_DATA_WR_FLOWID_S       8\n#define FW_TLSTX_DATA_WR_FLOWID_M       0xfffff\n#define FW_TLSTX_DATA_WR_FLOWID_V(x)    ((x) << FW_TLSTX_DATA_WR_FLOWID_S)\n#define FW_TLSTX_DATA_WR_FLOWID_G(x)    \\\n\t(((x) >> FW_TLSTX_DATA_WR_FLOWID_S) & FW_TLSTX_DATA_WR_FLOWID_M)\n\n#define FW_TLSTX_DATA_WR_LEN16_S        0\n#define FW_TLSTX_DATA_WR_LEN16_M        0xff\n#define FW_TLSTX_DATA_WR_LEN16_V(x)     ((x) << FW_TLSTX_DATA_WR_LEN16_S)\n#define FW_TLSTX_DATA_WR_LEN16_G(x)     \\\n\t(((x) >> FW_TLSTX_DATA_WR_LEN16_S) & FW_TLSTX_DATA_WR_LEN16_M)\n\n#define FW_TLSTX_DATA_WR_LSODISABLE_S   31\n#define FW_TLSTX_DATA_WR_LSODISABLE_M   0x1\n#define FW_TLSTX_DATA_WR_LSODISABLE_V(x) \\\n\t((x) << FW_TLSTX_DATA_WR_LSODISABLE_S)\n#define FW_TLSTX_DATA_WR_LSODISABLE_G(x) \\\n\t(((x) >> FW_TLSTX_DATA_WR_LSODISABLE_S) & FW_TLSTX_DATA_WR_LSODISABLE_M)\n#define FW_TLSTX_DATA_WR_LSODISABLE_F   FW_TLSTX_DATA_WR_LSODISABLE_V(1U)\n\n#define FW_TLSTX_DATA_WR_ALIGNPLD_S     30\n#define FW_TLSTX_DATA_WR_ALIGNPLD_M     0x1\n#define FW_TLSTX_DATA_WR_ALIGNPLD_V(x)  ((x) << FW_TLSTX_DATA_WR_ALIGNPLD_S)\n#define FW_TLSTX_DATA_WR_ALIGNPLD_G(x)  \\\n\t(((x) >> FW_TLSTX_DATA_WR_ALIGNPLD_S) & FW_TLSTX_DATA_WR_ALIGNPLD_M)\n#define FW_TLSTX_DATA_WR_ALIGNPLD_F     FW_TLSTX_DATA_WR_ALIGNPLD_V(1U)\n\n#define FW_TLSTX_DATA_WR_ALIGNPLDSHOVE_S 29\n#define FW_TLSTX_DATA_WR_ALIGNPLDSHOVE_M 0x1\n#define FW_TLSTX_DATA_WR_ALIGNPLDSHOVE_V(x) \\\n\t((x) << FW_TLSTX_DATA_WR_ALIGNPLDSHOVE_S)\n#define FW_TLSTX_DATA_WR_ALIGNPLDSHOVE_G(x) \\\n\t(((x) >> FW_TLSTX_DATA_WR_ALIGNPLDSHOVE_S) & \\\n\tFW_TLSTX_DATA_WR_ALIGNPLDSHOVE_M)\n#define FW_TLSTX_DATA_WR_ALIGNPLDSHOVE_F FW_TLSTX_DATA_WR_ALIGNPLDSHOVE_V(1U)\n\n#define FW_TLSTX_DATA_WR_FLAGS_S        0\n#define FW_TLSTX_DATA_WR_FLAGS_M        0xfffffff\n#define FW_TLSTX_DATA_WR_FLAGS_V(x)     ((x) << FW_TLSTX_DATA_WR_FLAGS_S)\n#define FW_TLSTX_DATA_WR_FLAGS_G(x)     \\\n\t(((x) >> FW_TLSTX_DATA_WR_FLAGS_S) & FW_TLSTX_DATA_WR_FLAGS_M)\n\n#define FW_TLSTX_DATA_WR_CTXLOC_S       30\n#define FW_TLSTX_DATA_WR_CTXLOC_M       0x3\n#define FW_TLSTX_DATA_WR_CTXLOC_V(x)    ((x) << FW_TLSTX_DATA_WR_CTXLOC_S)\n#define FW_TLSTX_DATA_WR_CTXLOC_G(x)    \\\n\t(((x) >> FW_TLSTX_DATA_WR_CTXLOC_S) & FW_TLSTX_DATA_WR_CTXLOC_M)\n\n#define FW_TLSTX_DATA_WR_IVDSGL_S       29\n#define FW_TLSTX_DATA_WR_IVDSGL_M       0x1\n#define FW_TLSTX_DATA_WR_IVDSGL_V(x)    ((x) << FW_TLSTX_DATA_WR_IVDSGL_S)\n#define FW_TLSTX_DATA_WR_IVDSGL_G(x)    \\\n\t(((x) >> FW_TLSTX_DATA_WR_IVDSGL_S) & FW_TLSTX_DATA_WR_IVDSGL_M)\n#define FW_TLSTX_DATA_WR_IVDSGL_F       FW_TLSTX_DATA_WR_IVDSGL_V(1U)\n\n#define FW_TLSTX_DATA_WR_KEYSIZE_S      24\n#define FW_TLSTX_DATA_WR_KEYSIZE_M      0x1f\n#define FW_TLSTX_DATA_WR_KEYSIZE_V(x)   ((x) << FW_TLSTX_DATA_WR_KEYSIZE_S)\n#define FW_TLSTX_DATA_WR_KEYSIZE_G(x)   \\\n\t(((x) >> FW_TLSTX_DATA_WR_KEYSIZE_S) & FW_TLSTX_DATA_WR_KEYSIZE_M)\n\n#define FW_TLSTX_DATA_WR_NUMIVS_S       14\n#define FW_TLSTX_DATA_WR_NUMIVS_M       0xff\n#define FW_TLSTX_DATA_WR_NUMIVS_V(x)    ((x) << FW_TLSTX_DATA_WR_NUMIVS_S)\n#define FW_TLSTX_DATA_WR_NUMIVS_G(x)    \\\n\t(((x) >> FW_TLSTX_DATA_WR_NUMIVS_S) & FW_TLSTX_DATA_WR_NUMIVS_M)\n\n#define FW_TLSTX_DATA_WR_EXP_S          0\n#define FW_TLSTX_DATA_WR_EXP_M          0x3fff\n#define FW_TLSTX_DATA_WR_EXP_V(x)       ((x) << FW_TLSTX_DATA_WR_EXP_S)\n#define FW_TLSTX_DATA_WR_EXP_G(x)       \\\n\t(((x) >> FW_TLSTX_DATA_WR_EXP_S) & FW_TLSTX_DATA_WR_EXP_M)\n\n#define FW_TLSTX_DATA_WR_ADJUSTEDPLEN_S 1\n#define FW_TLSTX_DATA_WR_ADJUSTEDPLEN_V(x) \\\n\t((x) << FW_TLSTX_DATA_WR_ADJUSTEDPLEN_S)\n\n#define FW_TLSTX_DATA_WR_EXPINPLENMAX_S 4\n#define FW_TLSTX_DATA_WR_EXPINPLENMAX_V(x) \\\n\t((x) << FW_TLSTX_DATA_WR_EXPINPLENMAX_S)\n\n#define FW_TLSTX_DATA_WR_PDUSINPLENMAX_S 2\n#define FW_TLSTX_DATA_WR_PDUSINPLENMAX_V(x) \\\n\t((x) << FW_TLSTX_DATA_WR_PDUSINPLENMAX_S)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}