{"Source Block": ["verilog-ethernet/rtl/eth_axis_rx_64.v@102:112@HdlIdDef", "reg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\nreg [63:0] save_axis_tdata_reg = 0;\nreg [7:0] save_axis_tkeep_reg = 0;\nreg save_axis_tlast_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_axis_rx_64.v@103:113", "reg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\nreg [63:0] save_axis_tdata_reg = 0;\nreg [7:0] save_axis_tkeep_reg = 0;\nreg save_axis_tlast_reg = 0;\nreg save_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@152:162", "reg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\nreg [63:0] save_ip_payload_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@154:164", "reg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\nreg [63:0] save_ip_payload_tdata_reg = 0;\nreg [7:0] save_ip_payload_tkeep_reg = 0;\nreg save_ip_payload_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@107:117", "reg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@109:119", "reg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@155:165", "reg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\nreg [63:0] save_ip_payload_tdata_reg = 0;\nreg [7:0] save_ip_payload_tkeep_reg = 0;\nreg save_ip_payload_tlast_reg = 0;\nreg save_ip_payload_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@100:110", "reg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\nreg [63:0] save_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@105:115", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@99:109", "\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@98:108", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@105:115", "reg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\nreg [63:0] save_axis_tdata_reg = 0;\nreg [7:0] save_axis_tkeep_reg = 0;\nreg save_axis_tlast_reg = 0;\nreg save_axis_tuser_reg = 0;\n\nreg [63:0] shift_axis_tdata;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@106:116", "\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@155:165", "reg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\nreg [63:0] save_ip_payload_tdata_reg = 0;\nreg [7:0] save_ip_payload_tkeep_reg = 0;\nreg save_ip_payload_tlast_reg = 0;\nreg save_ip_payload_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@103:113", "reg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\nreg [63:0] save_axis_tdata_reg = 0;\nreg [7:0] save_axis_tkeep_reg = 0;\nreg save_axis_tlast_reg = 0;\nreg save_axis_tuser_reg = 0;\n"]], "Diff Content": {"Delete": [[107, "reg busy_reg = 0;\n"]], "Add": []}}