# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/ip/reg8file_ip_reg8file_0_0/reg8file_ip_reg8file_0_0.xci
# IP: The module: 'reg8file_ip_reg8file_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/ip/reg8file_ip_reg8file_0_0/src/reg8file.xdc
# XDC: The top module name and the constraint reference have the same name: 'reg8file_ip_reg8file_0_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst]

# IP: D:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/ip/reg8file_ip_reg8file_0_0/reg8file_ip_reg8file_0_0.xci
# IP: The module: 'reg8file_ip_reg8file_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/大学/大二/大二下/计算机组成原理/实验/第8次/reg8file_v2/reg8file_v2.srcs/sources_1/bd/reg8file_ip/ip/reg8file_ip_reg8file_0_0/src/reg8file.xdc
# XDC: The top module name and the constraint reference have the same name: 'reg8file_ip_reg8file_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]
