Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Sun Mar 13 22:23:34 2016
| Host              : XSHZHEHENGT30 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Basys3_Abacus_Top_timing_summary_routed.rpt -rpx Basys3_Abacus_Top_timing_summary_routed.rpx
| Design            : Basys3_Abacus_Top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: btnD (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: btnL (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: btnR (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: btnU (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B1_reg[0]/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B1_reg[1]/G (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: B1_reg[2]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[3]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[4]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[5]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[6]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B1_reg[7]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B2_reg[0]/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B2_reg[1]/G (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: B2_reg[2]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[3]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[4]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[5]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[6]/G (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: B2_reg[7]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B_reg[0]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[10]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[11]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[12]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[13]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[14]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[15]/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: B_reg[1]/G (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: B_reg[2]/G (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: B_reg[3]/G (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: B_reg[4]/G (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: B_reg[5]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[6]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[7]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[8]/G (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: B_reg[9]/G (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: u4/q_reg[26]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u5/q_reg[26]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u6/q_reg[26]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 296 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.375        0.000                      0                  105        0.252        0.000                      0                  105        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.375        0.000                      0                  105        0.252        0.000                      0                  105        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 u6/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 2.034ns (77.385%)  route 0.594ns (22.615%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    u6/clk_IBUF_BUFG
    SLICE_X36Y41                                                      r  u6/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  u6/q_reg[1]/Q
                         net (fo=1, routed)           0.594     6.136    u6/n_0_q_reg[1]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.810 r  u6/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.810    u6/n_0_q_reg[0]_i_1__1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  u6/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.924    u6/n_0_q_reg[4]_i_1__1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  u6/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.038    u6/n_0_q_reg[8]_i_1__1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u6/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.152    u6/n_0_q_reg[12]_i_1__1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u6/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.266    u6/n_0_q_reg[16]_i_1__1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  u6/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.380    u6/n_0_q_reg[20]_i_1__1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.714 r  u6/q_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     7.714    u6/n_6_q_reg[24]_i_1__1
    SLICE_X36Y47         FDCE                                         r  u6/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    14.787    u6/clk_IBUF_BUFG
    SLICE_X36Y47                                                      r  u6/q_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.062    15.089    u6/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 u4/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 2.034ns (79.056%)  route 0.539ns (20.944%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.558     5.079    u4/clk_IBUF_BUFG
    SLICE_X36Y15                                                      r  u4/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  u4/q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.074    u4/n_0_q_reg[1]
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.748 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    u4/n_0_q_reg[0]_i_1
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  u4/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    u4/n_0_q_reg[4]_i_1
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  u4/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    u4/n_0_q_reg[8]_i_1
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  u4/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.090    u4/n_0_q_reg[12]_i_1
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  u4/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    u4/n_0_q_reg[16]_i_1
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  u4/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    u4/n_0_q_reg[20]_i_1
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.652 r  u4/q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.652    u4/n_6_q_reg[24]_i_1
    SLICE_X36Y21         FDCE                                         r  u4/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    14.774    u4/clk_IBUF_BUFG
    SLICE_X36Y21                                                      r  u4/q_reg[25]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X36Y21         FDCE (Setup_fdce_C_D)        0.062    15.076    u4/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 u6/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 1.939ns (76.537%)  route 0.594ns (23.463%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    u6/clk_IBUF_BUFG
    SLICE_X36Y41                                                      r  u6/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  u6/q_reg[1]/Q
                         net (fo=1, routed)           0.594     6.136    u6/n_0_q_reg[1]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.810 r  u6/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.810    u6/n_0_q_reg[0]_i_1__1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  u6/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.924    u6/n_0_q_reg[4]_i_1__1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  u6/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.038    u6/n_0_q_reg[8]_i_1__1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u6/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.152    u6/n_0_q_reg[12]_i_1__1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u6/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.266    u6/n_0_q_reg[16]_i_1__1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  u6/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.380    u6/n_0_q_reg[20]_i_1__1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.619 r  u6/q_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     7.619    u6/n_5_q_reg[24]_i_1__1
    SLICE_X36Y47         FDCE                                         r  u6/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    14.787    u6/clk_IBUF_BUFG
    SLICE_X36Y47                                                      r  u6/q_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.062    15.089    u6/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 u6/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.923ns (76.388%)  route 0.594ns (23.612%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    u6/clk_IBUF_BUFG
    SLICE_X36Y41                                                      r  u6/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  u6/q_reg[1]/Q
                         net (fo=1, routed)           0.594     6.136    u6/n_0_q_reg[1]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.810 r  u6/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.810    u6/n_0_q_reg[0]_i_1__1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  u6/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.924    u6/n_0_q_reg[4]_i_1__1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  u6/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.038    u6/n_0_q_reg[8]_i_1__1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u6/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.152    u6/n_0_q_reg[12]_i_1__1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u6/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.266    u6/n_0_q_reg[16]_i_1__1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  u6/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.380    u6/n_0_q_reg[20]_i_1__1
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.603 r  u6/q_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     7.603    u6/n_7_q_reg[24]_i_1__1
    SLICE_X36Y47         FDCE                                         r  u6/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    14.787    u6/clk_IBUF_BUFG
    SLICE_X36Y47                                                      r  u6/q_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.062    15.089    u6/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 u6/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 1.920ns (76.360%)  route 0.594ns (23.640%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    u6/clk_IBUF_BUFG
    SLICE_X36Y41                                                      r  u6/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  u6/q_reg[1]/Q
                         net (fo=1, routed)           0.594     6.136    u6/n_0_q_reg[1]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.810 r  u6/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.810    u6/n_0_q_reg[0]_i_1__1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  u6/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.924    u6/n_0_q_reg[4]_i_1__1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  u6/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.038    u6/n_0_q_reg[8]_i_1__1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u6/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.152    u6/n_0_q_reg[12]_i_1__1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u6/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.266    u6/n_0_q_reg[16]_i_1__1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.600 r  u6/q_reg[20]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     7.600    u6/n_6_q_reg[20]_i_1__1
    SLICE_X36Y46         FDCE                                         r  u6/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.786    u6/clk_IBUF_BUFG
    SLICE_X36Y46                                                      r  u6/q_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    u6/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 u5/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.563     5.084    u5/clk_IBUF_BUFG
    SLICE_X37Y40                                                      r  u5/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  u5/q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.021    u5/n_0_q_reg[1]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.695 r  u5/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.695    u5/n_0_q_reg[0]_i_1__0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.809 r  u5/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.809    u5/n_0_q_reg[4]_i_1__0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.923 r  u5/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.923    u5/n_0_q_reg[8]_i_1__0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.037 r  u5/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.037    u5/n_0_q_reg[12]_i_1__0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.151 r  u5/q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.151    u5/n_0_q_reg[16]_i_1__0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.265 r  u5/q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    u5/n_0_q_reg[20]_i_1__0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.599 r  u5/q_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.599    u5/n_6_q_reg[24]_i_1__0
    SLICE_X37Y46         FDCE                                         r  u5/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.786    u5/clk_IBUF_BUFG
    SLICE_X37Y46                                                      r  u5/q_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    u5/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 u6/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 1.897ns (76.141%)  route 0.594ns (23.859%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.564     5.085    u6/clk_IBUF_BUFG
    SLICE_X36Y41                                                      r  u6/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  u6/q_reg[1]/Q
                         net (fo=1, routed)           0.594     6.136    u6/n_0_q_reg[1]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.810 r  u6/q_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.810    u6/n_0_q_reg[0]_i_1__1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  u6/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.924    u6/n_0_q_reg[4]_i_1__1
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  u6/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.038    u6/n_0_q_reg[8]_i_1__1
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  u6/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.152    u6/n_0_q_reg[12]_i_1__1
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  u6/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.266    u6/n_0_q_reg[16]_i_1__1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     7.577 r  u6/q_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     7.577    u6/n_4_q_reg[20]_i_1__1
    SLICE_X36Y46         FDCE                                         r  u6/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.445    14.786    u6/clk_IBUF_BUFG
    SLICE_X36Y46                                                      r  u6/q_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.062    15.088    u6/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.519ns  (required time - arrival time)
  Source:                 u4/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.939ns (78.253%)  route 0.539ns (21.747%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.558     5.079    u4/clk_IBUF_BUFG
    SLICE_X36Y15                                                      r  u4/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  u4/q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.074    u4/n_0_q_reg[1]
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.748 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    u4/n_0_q_reg[0]_i_1
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  u4/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    u4/n_0_q_reg[4]_i_1
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  u4/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    u4/n_0_q_reg[8]_i_1
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  u4/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.090    u4/n_0_q_reg[12]_i_1
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  u4/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    u4/n_0_q_reg[16]_i_1
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  u4/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    u4/n_0_q_reg[20]_i_1
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.557 r  u4/q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.557    u4/n_5_q_reg[24]_i_1
    SLICE_X36Y21         FDCE                                         r  u4/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    14.774    u4/clk_IBUF_BUFG
    SLICE_X36Y21                                                      r  u4/q_reg[26]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X36Y21         FDCE (Setup_fdce_C_D)        0.062    15.076    u4/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  7.519    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 u4/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.558     5.079    u4/clk_IBUF_BUFG
    SLICE_X36Y15                                                      r  u4/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  u4/q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.074    u4/n_0_q_reg[1]
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.748 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    u4/n_0_q_reg[0]_i_1
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  u4/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    u4/n_0_q_reg[4]_i_1
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  u4/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    u4/n_0_q_reg[8]_i_1
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  u4/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.090    u4/n_0_q_reg[12]_i_1
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  u4/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    u4/n_0_q_reg[16]_i_1
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  u4/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    u4/n_0_q_reg[20]_i_1
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.541 r  u4/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.541    u4/n_7_q_reg[24]_i_1
    SLICE_X36Y21         FDCE                                         r  u4/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433    14.774    u4/clk_IBUF_BUFG
    SLICE_X36Y21                                                      r  u4/q_reg[24]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X36Y21         FDCE (Setup_fdce_C_D)        0.062    15.076    u4/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 u4/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.558     5.079    u4/clk_IBUF_BUFG
    SLICE_X36Y15                                                      r  u4/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  u4/q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.074    u4/n_0_q_reg[1]
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.748 r  u4/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    u4/n_0_q_reg[0]_i_1
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  u4/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    u4/n_0_q_reg[4]_i_1
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  u4/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    u4/n_0_q_reg[8]_i_1
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  u4/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.090    u4/n_0_q_reg[12]_i_1
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.204 r  u4/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    u4/n_0_q_reg[16]_i_1
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.538 r  u4/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.538    u4/n_6_q_reg[20]_i_1
    SLICE_X36Y20         FDCE                                         r  u4/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434    14.775    u4/clk_IBUF_BUFG
    SLICE_X36Y20                                                      r  u4/q_reg[21]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y20         FDCE (Setup_fdce_C_D)        0.062    15.077    u4/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  7.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u5/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    u5/clk_IBUF_BUFG
    SLICE_X37Y42                                                      r  u5/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u5/q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.694    u5/n_0_q_reg[11]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  u5/q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.802    u5/n_4_q_reg[8]_i_1__0
    SLICE_X37Y42         FDCE                                         r  u5/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     1.958    u5/clk_IBUF_BUFG
    SLICE_X37Y42                                                      r  u5/q_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.105     1.550    u5/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u5/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563     1.446    u5/clk_IBUF_BUFG
    SLICE_X37Y43                                                      r  u5/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u5/q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.695    u5/n_0_q_reg[15]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  u5/q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.803    u5/n_4_q_reg[12]_i_1__0
    SLICE_X37Y43         FDCE                                         r  u5/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832     1.959    u5/clk_IBUF_BUFG
    SLICE_X37Y43                                                      r  u5/q_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDCE (Hold_fdce_C_D)         0.105     1.551    u5/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u5/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563     1.446    u5/clk_IBUF_BUFG
    SLICE_X37Y44                                                      r  u5/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u5/q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.695    u5/n_0_q_reg[19]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  u5/q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.803    u5/n_4_q_reg[16]_i_1__0
    SLICE_X37Y44         FDCE                                         r  u5/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832     1.959    u5/clk_IBUF_BUFG
    SLICE_X37Y44                                                      r  u5/q_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.105     1.551    u5/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u5/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563     1.446    u5/clk_IBUF_BUFG
    SLICE_X37Y45                                                      r  u5/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u5/q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.695    u5/n_0_q_reg[23]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  u5/q_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.803    u5/n_4_q_reg[20]_i_1__0
    SLICE_X37Y45         FDCE                                         r  u5/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832     1.959    u5/clk_IBUF_BUFG
    SLICE_X37Y45                                                      r  u5/q_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.105     1.551    u5/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u5/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    u5/clk_IBUF_BUFG
    SLICE_X37Y40                                                      r  u5/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u5/q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.694    u5/n_0_q_reg[3]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  u5/q_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.802    u5/n_4_q_reg[0]_i_1__0
    SLICE_X37Y40         FDCE                                         r  u5/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     1.958    u5/clk_IBUF_BUFG
    SLICE_X37Y40                                                      r  u5/q_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDCE (Hold_fdce_C_D)         0.105     1.550    u5/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u5/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     1.445    u5/clk_IBUF_BUFG
    SLICE_X37Y41                                                      r  u5/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u5/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.694    u5/n_0_q_reg[7]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  u5/q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.802    u5/n_4_q_reg[4]_i_1__0
    SLICE_X37Y41         FDCE                                         r  u5/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     1.958    u5/clk_IBUF_BUFG
    SLICE_X37Y41                                                      r  u5/q_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDCE (Hold_fdce_C_D)         0.105     1.550    u5/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u5/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563     1.446    u5/clk_IBUF_BUFG
    SLICE_X37Y43                                                      r  u5/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u5/q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.692    u5/n_0_q_reg[12]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  u5/q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.807    u5/n_7_q_reg[12]_i_1__0
    SLICE_X37Y43         FDCE                                         r  u5/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832     1.959    u5/clk_IBUF_BUFG
    SLICE_X37Y43                                                      r  u5/q_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDCE (Hold_fdce_C_D)         0.105     1.551    u5/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u5/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563     1.446    u5/clk_IBUF_BUFG
    SLICE_X37Y44                                                      r  u5/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u5/q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.692    u5/n_0_q_reg[16]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  u5/q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.807    u5/n_7_q_reg[16]_i_1__0
    SLICE_X37Y44         FDCE                                         r  u5/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832     1.959    u5/clk_IBUF_BUFG
    SLICE_X37Y44                                                      r  u5/q_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.105     1.551    u5/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u5/q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563     1.446    u5/clk_IBUF_BUFG
    SLICE_X37Y45                                                      r  u5/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u5/q_reg[20]/Q
                         net (fo=1, routed)           0.105     1.692    u5/n_0_q_reg[20]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  u5/q_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.807    u5/n_7_q_reg[20]_i_1__0
    SLICE_X37Y45         FDCE                                         r  u5/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832     1.959    u5/clk_IBUF_BUFG
    SLICE_X37Y45                                                      r  u5/q_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.105     1.551    u5/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u5/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563     1.446    u5/clk_IBUF_BUFG
    SLICE_X37Y46                                                      r  u5/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u5/q_reg[24]/Q
                         net (fo=1, routed)           0.105     1.692    u5/n_0_q_reg[24]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  u5/q_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.807    u5/n_7_q_reg[24]_i_1__0
    SLICE_X37Y46         FDCE                                         r  u5/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832     1.959    u5/clk_IBUF_BUFG
    SLICE_X37Y46                                                      r  u5/q_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.105     1.551    u5/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin                   
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X31Y26   u10/pp1_reg[0]/C      
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X31Y26   u10/pp1_reg[1]/C      
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X31Y26   u10/pp1_reg[2]/C      
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X31Y26   u10/pp1_reg[3]/C      
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X31Y27   u10/pp1_reg[4]/C      
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X31Y27   u10/pp1_reg[5]/C      
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X31Y27   u10/pp1_reg[6]/C      
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X31Y27   u10/pp1_reg[7]/C      
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X29Y26   u11/pp2_reg[0]/C      
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X34Y26   u12/pp3_reg[4]/C      
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X34Y26   u12/pp3_reg[5]/C      
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X34Y26   u12/pp3_reg[6]/C      
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X34Y26   u12/pp3_reg[7]/C      
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X36Y47   u6/q_reg[24]/C        
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X36Y47   u6/q_reg[25]/C        
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X36Y47   u6/q_reg[26]/C        
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X34Y25   u12/pp3_reg[0]/C      
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X34Y25   u12/pp3_reg[1]/C      
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X34Y25   u12/pp3_reg[2]/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X31Y26   u10/pp1_reg[0]/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X31Y26   u10/pp1_reg[1]/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X31Y26   u10/pp1_reg[2]/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X31Y26   u10/pp1_reg[3]/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X34Y26   u12/pp3_reg[4]/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X34Y26   u12/pp3_reg[5]/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X34Y26   u12/pp3_reg[6]/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X34Y26   u12/pp3_reg[7]/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X39Y23   u13/rem_reg[4]/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X39Y23   u13/rem_reg[5]/C      



