
Test_SensoresFreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e488  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000584  0800e628  0800e628  0001e628  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ebac  0800ebac  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ebac  0800ebac  0001ebac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ebb4  0800ebb4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ebb4  0800ebb4  0001ebb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ebb8  0800ebb8  0001ebb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ebbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000048d4  200001e0  0800ed9c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004ab4  0800ed9c  00024ab4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d109  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042b6  00000000  00000000  0003d319  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019a0  00000000  00000000  000415d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017f0  00000000  00000000  00042f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c393  00000000  00000000  00044760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f6f1  00000000  00000000  00060af3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7810  00000000  00000000  000801e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001279f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d68  00000000  00000000  00127a44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e610 	.word	0x0800e610

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800e610 	.word	0x0800e610

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_ldivmod>:
 8000c58:	b97b      	cbnz	r3, 8000c7a <__aeabi_ldivmod+0x22>
 8000c5a:	b972      	cbnz	r2, 8000c7a <__aeabi_ldivmod+0x22>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bfbe      	ittt	lt
 8000c60:	2000      	movlt	r0, #0
 8000c62:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c66:	e006      	blt.n	8000c76 <__aeabi_ldivmod+0x1e>
 8000c68:	bf08      	it	eq
 8000c6a:	2800      	cmpeq	r0, #0
 8000c6c:	bf1c      	itt	ne
 8000c6e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c72:	f04f 30ff 	movne.w	r0, #4294967295
 8000c76:	f000 b9bf 	b.w	8000ff8 <__aeabi_idiv0>
 8000c7a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c7e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c82:	2900      	cmp	r1, #0
 8000c84:	db09      	blt.n	8000c9a <__aeabi_ldivmod+0x42>
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	db1a      	blt.n	8000cc0 <__aeabi_ldivmod+0x68>
 8000c8a:	f000 f84d 	bl	8000d28 <__udivmoddi4>
 8000c8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c96:	b004      	add	sp, #16
 8000c98:	4770      	bx	lr
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	db1b      	blt.n	8000cdc <__aeabi_ldivmod+0x84>
 8000ca4:	f000 f840 	bl	8000d28 <__udivmoddi4>
 8000ca8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb0:	b004      	add	sp, #16
 8000cb2:	4240      	negs	r0, r0
 8000cb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb8:	4252      	negs	r2, r2
 8000cba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cbe:	4770      	bx	lr
 8000cc0:	4252      	negs	r2, r2
 8000cc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cc6:	f000 f82f 	bl	8000d28 <__udivmoddi4>
 8000cca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd2:	b004      	add	sp, #16
 8000cd4:	4240      	negs	r0, r0
 8000cd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cda:	4770      	bx	lr
 8000cdc:	4252      	negs	r2, r2
 8000cde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce2:	f000 f821 	bl	8000d28 <__udivmoddi4>
 8000ce6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cee:	b004      	add	sp, #16
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b974 	b.w	8000ff8 <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f806 	bl	8000d28 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__udivmoddi4>:
 8000d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d2c:	9d08      	ldr	r5, [sp, #32]
 8000d2e:	4604      	mov	r4, r0
 8000d30:	468e      	mov	lr, r1
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d14d      	bne.n	8000dd2 <__udivmoddi4+0xaa>
 8000d36:	428a      	cmp	r2, r1
 8000d38:	4694      	mov	ip, r2
 8000d3a:	d969      	bls.n	8000e10 <__udivmoddi4+0xe8>
 8000d3c:	fab2 f282 	clz	r2, r2
 8000d40:	b152      	cbz	r2, 8000d58 <__udivmoddi4+0x30>
 8000d42:	fa01 f302 	lsl.w	r3, r1, r2
 8000d46:	f1c2 0120 	rsb	r1, r2, #32
 8000d4a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d52:	ea41 0e03 	orr.w	lr, r1, r3
 8000d56:	4094      	lsls	r4, r2
 8000d58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d5c:	0c21      	lsrs	r1, r4, #16
 8000d5e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d62:	fa1f f78c 	uxth.w	r7, ip
 8000d66:	fb08 e316 	mls	r3, r8, r6, lr
 8000d6a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6e:	fb06 f107 	mul.w	r1, r6, r7
 8000d72:	4299      	cmp	r1, r3
 8000d74:	d90a      	bls.n	8000d8c <__udivmoddi4+0x64>
 8000d76:	eb1c 0303 	adds.w	r3, ip, r3
 8000d7a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7e:	f080 811f 	bcs.w	8000fc0 <__udivmoddi4+0x298>
 8000d82:	4299      	cmp	r1, r3
 8000d84:	f240 811c 	bls.w	8000fc0 <__udivmoddi4+0x298>
 8000d88:	3e02      	subs	r6, #2
 8000d8a:	4463      	add	r3, ip
 8000d8c:	1a5b      	subs	r3, r3, r1
 8000d8e:	b2a4      	uxth	r4, r4
 8000d90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d94:	fb08 3310 	mls	r3, r8, r0, r3
 8000d98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d9c:	fb00 f707 	mul.w	r7, r0, r7
 8000da0:	42a7      	cmp	r7, r4
 8000da2:	d90a      	bls.n	8000dba <__udivmoddi4+0x92>
 8000da4:	eb1c 0404 	adds.w	r4, ip, r4
 8000da8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dac:	f080 810a 	bcs.w	8000fc4 <__udivmoddi4+0x29c>
 8000db0:	42a7      	cmp	r7, r4
 8000db2:	f240 8107 	bls.w	8000fc4 <__udivmoddi4+0x29c>
 8000db6:	4464      	add	r4, ip
 8000db8:	3802      	subs	r0, #2
 8000dba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dbe:	1be4      	subs	r4, r4, r7
 8000dc0:	2600      	movs	r6, #0
 8000dc2:	b11d      	cbz	r5, 8000dcc <__udivmoddi4+0xa4>
 8000dc4:	40d4      	lsrs	r4, r2
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000dcc:	4631      	mov	r1, r6
 8000dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd2:	428b      	cmp	r3, r1
 8000dd4:	d909      	bls.n	8000dea <__udivmoddi4+0xc2>
 8000dd6:	2d00      	cmp	r5, #0
 8000dd8:	f000 80ef 	beq.w	8000fba <__udivmoddi4+0x292>
 8000ddc:	2600      	movs	r6, #0
 8000dde:	e9c5 0100 	strd	r0, r1, [r5]
 8000de2:	4630      	mov	r0, r6
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	fab3 f683 	clz	r6, r3
 8000dee:	2e00      	cmp	r6, #0
 8000df0:	d14a      	bne.n	8000e88 <__udivmoddi4+0x160>
 8000df2:	428b      	cmp	r3, r1
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xd4>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 80f9 	bhi.w	8000fee <__udivmoddi4+0x2c6>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	469e      	mov	lr, r3
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e0      	beq.n	8000dcc <__udivmoddi4+0xa4>
 8000e0a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0e:	e7dd      	b.n	8000dcc <__udivmoddi4+0xa4>
 8000e10:	b902      	cbnz	r2, 8000e14 <__udivmoddi4+0xec>
 8000e12:	deff      	udf	#255	; 0xff
 8000e14:	fab2 f282 	clz	r2, r2
 8000e18:	2a00      	cmp	r2, #0
 8000e1a:	f040 8092 	bne.w	8000f42 <__udivmoddi4+0x21a>
 8000e1e:	eba1 010c 	sub.w	r1, r1, ip
 8000e22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e26:	fa1f fe8c 	uxth.w	lr, ip
 8000e2a:	2601      	movs	r6, #1
 8000e2c:	0c20      	lsrs	r0, r4, #16
 8000e2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e32:	fb07 1113 	mls	r1, r7, r3, r1
 8000e36:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e3a:	fb0e f003 	mul.w	r0, lr, r3
 8000e3e:	4288      	cmp	r0, r1
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0x12c>
 8000e42:	eb1c 0101 	adds.w	r1, ip, r1
 8000e46:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e4a:	d202      	bcs.n	8000e52 <__udivmoddi4+0x12a>
 8000e4c:	4288      	cmp	r0, r1
 8000e4e:	f200 80cb 	bhi.w	8000fe8 <__udivmoddi4+0x2c0>
 8000e52:	4643      	mov	r3, r8
 8000e54:	1a09      	subs	r1, r1, r0
 8000e56:	b2a4      	uxth	r4, r4
 8000e58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e5c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e60:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e64:	fb0e fe00 	mul.w	lr, lr, r0
 8000e68:	45a6      	cmp	lr, r4
 8000e6a:	d908      	bls.n	8000e7e <__udivmoddi4+0x156>
 8000e6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e74:	d202      	bcs.n	8000e7c <__udivmoddi4+0x154>
 8000e76:	45a6      	cmp	lr, r4
 8000e78:	f200 80bb 	bhi.w	8000ff2 <__udivmoddi4+0x2ca>
 8000e7c:	4608      	mov	r0, r1
 8000e7e:	eba4 040e 	sub.w	r4, r4, lr
 8000e82:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e86:	e79c      	b.n	8000dc2 <__udivmoddi4+0x9a>
 8000e88:	f1c6 0720 	rsb	r7, r6, #32
 8000e8c:	40b3      	lsls	r3, r6
 8000e8e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e96:	fa20 f407 	lsr.w	r4, r0, r7
 8000e9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9e:	431c      	orrs	r4, r3
 8000ea0:	40f9      	lsrs	r1, r7
 8000ea2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea6:	fa00 f306 	lsl.w	r3, r0, r6
 8000eaa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eae:	0c20      	lsrs	r0, r4, #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ebc:	fb08 f00e 	mul.w	r0, r8, lr
 8000ec0:	4288      	cmp	r0, r1
 8000ec2:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec6:	d90b      	bls.n	8000ee0 <__udivmoddi4+0x1b8>
 8000ec8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ecc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed0:	f080 8088 	bcs.w	8000fe4 <__udivmoddi4+0x2bc>
 8000ed4:	4288      	cmp	r0, r1
 8000ed6:	f240 8085 	bls.w	8000fe4 <__udivmoddi4+0x2bc>
 8000eda:	f1a8 0802 	sub.w	r8, r8, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1a09      	subs	r1, r1, r0
 8000ee2:	b2a4      	uxth	r4, r4
 8000ee4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee8:	fb09 1110 	mls	r1, r9, r0, r1
 8000eec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ef0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef4:	458e      	cmp	lr, r1
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x1e2>
 8000ef8:	eb1c 0101 	adds.w	r1, ip, r1
 8000efc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f00:	d26c      	bcs.n	8000fdc <__udivmoddi4+0x2b4>
 8000f02:	458e      	cmp	lr, r1
 8000f04:	d96a      	bls.n	8000fdc <__udivmoddi4+0x2b4>
 8000f06:	3802      	subs	r0, #2
 8000f08:	4461      	add	r1, ip
 8000f0a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0e:	fba0 9402 	umull	r9, r4, r0, r2
 8000f12:	eba1 010e 	sub.w	r1, r1, lr
 8000f16:	42a1      	cmp	r1, r4
 8000f18:	46c8      	mov	r8, r9
 8000f1a:	46a6      	mov	lr, r4
 8000f1c:	d356      	bcc.n	8000fcc <__udivmoddi4+0x2a4>
 8000f1e:	d053      	beq.n	8000fc8 <__udivmoddi4+0x2a0>
 8000f20:	b15d      	cbz	r5, 8000f3a <__udivmoddi4+0x212>
 8000f22:	ebb3 0208 	subs.w	r2, r3, r8
 8000f26:	eb61 010e 	sbc.w	r1, r1, lr
 8000f2a:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2e:	fa22 f306 	lsr.w	r3, r2, r6
 8000f32:	40f1      	lsrs	r1, r6
 8000f34:	431f      	orrs	r7, r3
 8000f36:	e9c5 7100 	strd	r7, r1, [r5]
 8000f3a:	2600      	movs	r6, #0
 8000f3c:	4631      	mov	r1, r6
 8000f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f42:	f1c2 0320 	rsb	r3, r2, #32
 8000f46:	40d8      	lsrs	r0, r3
 8000f48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f4c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f50:	4091      	lsls	r1, r2
 8000f52:	4301      	orrs	r1, r0
 8000f54:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f58:	fa1f fe8c 	uxth.w	lr, ip
 8000f5c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f60:	fb07 3610 	mls	r6, r7, r0, r3
 8000f64:	0c0b      	lsrs	r3, r1, #16
 8000f66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f6a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6e:	429e      	cmp	r6, r3
 8000f70:	fa04 f402 	lsl.w	r4, r4, r2
 8000f74:	d908      	bls.n	8000f88 <__udivmoddi4+0x260>
 8000f76:	eb1c 0303 	adds.w	r3, ip, r3
 8000f7a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7e:	d22f      	bcs.n	8000fe0 <__udivmoddi4+0x2b8>
 8000f80:	429e      	cmp	r6, r3
 8000f82:	d92d      	bls.n	8000fe0 <__udivmoddi4+0x2b8>
 8000f84:	3802      	subs	r0, #2
 8000f86:	4463      	add	r3, ip
 8000f88:	1b9b      	subs	r3, r3, r6
 8000f8a:	b289      	uxth	r1, r1
 8000f8c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f90:	fb07 3316 	mls	r3, r7, r6, r3
 8000f94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f98:	fb06 f30e 	mul.w	r3, r6, lr
 8000f9c:	428b      	cmp	r3, r1
 8000f9e:	d908      	bls.n	8000fb2 <__udivmoddi4+0x28a>
 8000fa0:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa8:	d216      	bcs.n	8000fd8 <__udivmoddi4+0x2b0>
 8000faa:	428b      	cmp	r3, r1
 8000fac:	d914      	bls.n	8000fd8 <__udivmoddi4+0x2b0>
 8000fae:	3e02      	subs	r6, #2
 8000fb0:	4461      	add	r1, ip
 8000fb2:	1ac9      	subs	r1, r1, r3
 8000fb4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb8:	e738      	b.n	8000e2c <__udivmoddi4+0x104>
 8000fba:	462e      	mov	r6, r5
 8000fbc:	4628      	mov	r0, r5
 8000fbe:	e705      	b.n	8000dcc <__udivmoddi4+0xa4>
 8000fc0:	4606      	mov	r6, r0
 8000fc2:	e6e3      	b.n	8000d8c <__udivmoddi4+0x64>
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	e6f8      	b.n	8000dba <__udivmoddi4+0x92>
 8000fc8:	454b      	cmp	r3, r9
 8000fca:	d2a9      	bcs.n	8000f20 <__udivmoddi4+0x1f8>
 8000fcc:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	e7a3      	b.n	8000f20 <__udivmoddi4+0x1f8>
 8000fd8:	4646      	mov	r6, r8
 8000fda:	e7ea      	b.n	8000fb2 <__udivmoddi4+0x28a>
 8000fdc:	4620      	mov	r0, r4
 8000fde:	e794      	b.n	8000f0a <__udivmoddi4+0x1e2>
 8000fe0:	4640      	mov	r0, r8
 8000fe2:	e7d1      	b.n	8000f88 <__udivmoddi4+0x260>
 8000fe4:	46d0      	mov	r8, sl
 8000fe6:	e77b      	b.n	8000ee0 <__udivmoddi4+0x1b8>
 8000fe8:	3b02      	subs	r3, #2
 8000fea:	4461      	add	r1, ip
 8000fec:	e732      	b.n	8000e54 <__udivmoddi4+0x12c>
 8000fee:	4630      	mov	r0, r6
 8000ff0:	e709      	b.n	8000e06 <__udivmoddi4+0xde>
 8000ff2:	4464      	add	r4, ip
 8000ff4:	3802      	subs	r0, #2
 8000ff6:	e742      	b.n	8000e7e <__udivmoddi4+0x156>

08000ff8 <__aeabi_idiv0>:
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop

08000ffc <bufclr>:
#include "stdio.h"
#include "string.h"


void bufclr (char *buf)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
	int len = strlen (buf);
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f7ff f8eb 	bl	80001e0 <strlen>
 800100a:	4603      	mov	r3, r0
 800100c:	60bb      	str	r3, [r7, #8]
	for (int i=0; i<len; i++) buf[i] = '\0';
 800100e:	2300      	movs	r3, #0
 8001010:	60fb      	str	r3, [r7, #12]
 8001012:	e007      	b.n	8001024 <bufclr+0x28>
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	687a      	ldr	r2, [r7, #4]
 8001018:	4413      	add	r3, r2
 800101a:	2200      	movs	r2, #0
 800101c:	701a      	strb	r2, [r3, #0]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	3301      	adds	r3, #1
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	68fa      	ldr	r2, [r7, #12]
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	429a      	cmp	r2, r3
 800102a:	dbf3      	blt.n	8001014 <bufclr+0x18>
}
 800102c:	bf00      	nop
 800102e:	bf00      	nop
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
	...

08001038 <ESP_Init>:


void ESP_Init (char *SSID, char *PASSWD)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b096      	sub	sp, #88	; 0x58
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
	char data[80];

	Ringbuf_init();
 8001042:	f000 f939 	bl	80012b8 <Ringbuf_init>

	Uart_sendstring("AT+RST\r\n");
 8001046:	4823      	ldr	r0, [pc, #140]	; (80010d4 <ESP_Init+0x9c>)
 8001048:	f000 fa02 	bl	8001450 <Uart_sendstring>
	HAL_Delay(1000);
 800104c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001050:	f002 fa2e 	bl	80034b0 <HAL_Delay>

	Uart_flush();
 8001054:	f000 f978 	bl	8001348 <Uart_flush>

	/********* AT **********/
	Uart_sendstring("AT\r\n");
 8001058:	481f      	ldr	r0, [pc, #124]	; (80010d8 <ESP_Init+0xa0>)
 800105a:	f000 f9f9 	bl	8001450 <Uart_sendstring>
	while(!(Wait_for("OK\r\n")));
 800105e:	bf00      	nop
 8001060:	481e      	ldr	r0, [pc, #120]	; (80010dc <ESP_Init+0xa4>)
 8001062:	f000 fa25 	bl	80014b0 <Wait_for>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d0f9      	beq.n	8001060 <ESP_Init+0x28>

	Uart_flush();
 800106c:	f000 f96c 	bl	8001348 <Uart_flush>


	/********* AT+CWMODE=1 **********/
	Uart_sendstring("AT+CWMODE=1\r\n");
 8001070:	481b      	ldr	r0, [pc, #108]	; (80010e0 <ESP_Init+0xa8>)
 8001072:	f000 f9ed 	bl	8001450 <Uart_sendstring>
	while (!(Wait_for("OK\r\n")));
 8001076:	bf00      	nop
 8001078:	4818      	ldr	r0, [pc, #96]	; (80010dc <ESP_Init+0xa4>)
 800107a:	f000 fa19 	bl	80014b0 <Wait_for>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d0f9      	beq.n	8001078 <ESP_Init+0x40>

	Uart_flush();
 8001084:	f000 f960 	bl	8001348 <Uart_flush>


	/********* AT+CWJAP="SSID","PASSWD" **********/
	sprintf (data, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PASSWD);
 8001088:	f107 0008 	add.w	r0, r7, #8
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	687a      	ldr	r2, [r7, #4]
 8001090:	4914      	ldr	r1, [pc, #80]	; (80010e4 <ESP_Init+0xac>)
 8001092:	f00a fffd 	bl	800c090 <siprintf>
	Uart_sendstring(data);
 8001096:	f107 0308 	add.w	r3, r7, #8
 800109a:	4618      	mov	r0, r3
 800109c:	f000 f9d8 	bl	8001450 <Uart_sendstring>
	while (!(Wait_for("GOT IP\r\n")));
 80010a0:	bf00      	nop
 80010a2:	4811      	ldr	r0, [pc, #68]	; (80010e8 <ESP_Init+0xb0>)
 80010a4:	f000 fa04 	bl	80014b0 <Wait_for>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d0f9      	beq.n	80010a2 <ESP_Init+0x6a>

	Uart_flush();
 80010ae:	f000 f94b 	bl	8001348 <Uart_flush>

	/********* AT+CIPMUX=0 **********/
	Uart_sendstring("AT+CIPMUX=0\r\n");
 80010b2:	480e      	ldr	r0, [pc, #56]	; (80010ec <ESP_Init+0xb4>)
 80010b4:	f000 f9cc 	bl	8001450 <Uart_sendstring>
	while (!(Wait_for("OK\r\n")));
 80010b8:	bf00      	nop
 80010ba:	4808      	ldr	r0, [pc, #32]	; (80010dc <ESP_Init+0xa4>)
 80010bc:	f000 f9f8 	bl	80014b0 <Wait_for>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d0f9      	beq.n	80010ba <ESP_Init+0x82>

	Uart_flush();
 80010c6:	f000 f93f 	bl	8001348 <Uart_flush>

}
 80010ca:	bf00      	nop
 80010cc:	3758      	adds	r7, #88	; 0x58
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	0800e628 	.word	0x0800e628
 80010d8:	0800e634 	.word	0x0800e634
 80010dc:	0800e63c 	.word	0x0800e63c
 80010e0:	0800e644 	.word	0x0800e644
 80010e4:	0800e654 	.word	0x0800e654
 80010e8:	0800e66c 	.word	0x0800e66c
 80010ec:	0800e678 	.word	0x0800e678

080010f0 <ESP_Send_Multi>:
	Ringbuf_init();

}

void ESP_Send_Multi (char *APIkey, int numberoffileds, float value[])
{
 80010f0:	b590      	push	{r4, r7, lr}
 80010f2:	f5ad 7d41 	sub.w	sp, sp, #772	; 0x304
 80010f6:	af02      	add	r7, sp, #8
 80010f8:	f507 733e 	add.w	r3, r7, #760	; 0x2f8
 80010fc:	f5a3 733b 	sub.w	r3, r3, #748	; 0x2ec
 8001100:	6018      	str	r0, [r3, #0]
 8001102:	f507 733e 	add.w	r3, r7, #760	; 0x2f8
 8001106:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 800110a:	6019      	str	r1, [r3, #0]
 800110c:	f507 733e 	add.w	r3, r7, #760	; 0x2f8
 8001110:	f5a3 733d 	sub.w	r3, r3, #756	; 0x2f4
 8001114:	601a      	str	r2, [r3, #0]
	char local_buf[500] = {0};
 8001116:	f507 733e 	add.w	r3, r7, #760	; 0x2f8
 800111a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	3304      	adds	r3, #4
 8001124:	f44f 72f8 	mov.w	r2, #496	; 0x1f0
 8001128:	2100      	movs	r1, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f00a fb3e 	bl	800b7ac <memset>
	char local_buf2[30] = {0};
 8001130:	f507 733e 	add.w	r3, r7, #760	; 0x2f8
 8001134:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	3304      	adds	r3, #4
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	60da      	str	r2, [r3, #12]
 8001148:	611a      	str	r2, [r3, #16]
 800114a:	615a      	str	r2, [r3, #20]
 800114c:	831a      	strh	r2, [r3, #24]
	char field_buf[200] = {0};
 800114e:	f507 733e 	add.w	r3, r7, #760	; 0x2f8
 8001152:	f5a3 7339 	sub.w	r3, r3, #740	; 0x2e4
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	3304      	adds	r3, #4
 800115c:	22c4      	movs	r2, #196	; 0xc4
 800115e:	2100      	movs	r1, #0
 8001160:	4618      	mov	r0, r3
 8001162:	f00a fb23 	bl	800b7ac <memset>


	Uart_sendstring("AT+CIPSTART=\"TCP\",\"184.106.153.149\",80\r\n");
 8001166:	484b      	ldr	r0, [pc, #300]	; (8001294 <ESP_Send_Multi+0x1a4>)
 8001168:	f000 f972 	bl	8001450 <Uart_sendstring>
	while (!(Wait_for("OK\r\n")));
 800116c:	bf00      	nop
 800116e:	484a      	ldr	r0, [pc, #296]	; (8001298 <ESP_Send_Multi+0x1a8>)
 8001170:	f000 f99e 	bl	80014b0 <Wait_for>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d0f9      	beq.n	800116e <ESP_Send_Multi+0x7e>

	sprintf (local_buf, "GET /update?api_key=%s", APIkey);
 800117a:	f507 733e 	add.w	r3, r7, #760	; 0x2f8
 800117e:	f5a3 733b 	sub.w	r3, r3, #748	; 0x2ec
 8001182:	f107 00fc 	add.w	r0, r7, #252	; 0xfc
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	4944      	ldr	r1, [pc, #272]	; (800129c <ESP_Send_Multi+0x1ac>)
 800118a:	f00a ff81 	bl	800c090 <siprintf>
	for (int i=0; i<numberoffileds; i++)
 800118e:	2300      	movs	r3, #0
 8001190:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4
 8001194:	e026      	b.n	80011e4 <ESP_Send_Multi+0xf4>
	{
		sprintf(field_buf, "&field%d=%f",i+1, value[i]);
 8001196:	f8d7 32f4 	ldr.w	r3, [r7, #756]	; 0x2f4
 800119a:	1c5c      	adds	r4, r3, #1
 800119c:	f8d7 32f4 	ldr.w	r3, [r7, #756]	; 0x2f4
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	f507 723e 	add.w	r2, r7, #760	; 0x2f8
 80011a6:	f5a2 723d 	sub.w	r2, r2, #756	; 0x2f4
 80011aa:	6812      	ldr	r2, [r2, #0]
 80011ac:	4413      	add	r3, r2
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff f9d1 	bl	8000558 <__aeabi_f2d>
 80011b6:	4602      	mov	r2, r0
 80011b8:	460b      	mov	r3, r1
 80011ba:	f107 0014 	add.w	r0, r7, #20
 80011be:	e9cd 2300 	strd	r2, r3, [sp]
 80011c2:	4622      	mov	r2, r4
 80011c4:	4936      	ldr	r1, [pc, #216]	; (80012a0 <ESP_Send_Multi+0x1b0>)
 80011c6:	f00a ff63 	bl	800c090 <siprintf>
		strcat (local_buf, field_buf);
 80011ca:	f107 0214 	add.w	r2, r7, #20
 80011ce:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80011d2:	4611      	mov	r1, r2
 80011d4:	4618      	mov	r0, r3
 80011d6:	f00a ff7b 	bl	800c0d0 <strcat>
	for (int i=0; i<numberoffileds; i++)
 80011da:	f8d7 32f4 	ldr.w	r3, [r7, #756]	; 0x2f4
 80011de:	3301      	adds	r3, #1
 80011e0:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4
 80011e4:	f507 733e 	add.w	r3, r7, #760	; 0x2f8
 80011e8:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 80011ec:	f8d7 22f4 	ldr.w	r2, [r7, #756]	; 0x2f4
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	dbcf      	blt.n	8001196 <ESP_Send_Multi+0xa6>
	}

	strcat(local_buf, "\r\n");
 80011f6:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7fe fff0 	bl	80001e0 <strlen>
 8001200:	4603      	mov	r3, r0
 8001202:	461a      	mov	r2, r3
 8001204:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001208:	4413      	add	r3, r2
 800120a:	4a26      	ldr	r2, [pc, #152]	; (80012a4 <ESP_Send_Multi+0x1b4>)
 800120c:	8811      	ldrh	r1, [r2, #0]
 800120e:	7892      	ldrb	r2, [r2, #2]
 8001210:	8019      	strh	r1, [r3, #0]
 8001212:	709a      	strb	r2, [r3, #2]
	int len = strlen (local_buf);
 8001214:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001218:	4618      	mov	r0, r3
 800121a:	f7fe ffe1 	bl	80001e0 <strlen>
 800121e:	4603      	mov	r3, r0
 8001220:	f8c7 32f0 	str.w	r3, [r7, #752]	; 0x2f0

	sprintf (local_buf2, "AT+CIPSEND=%d\r\n", len);
 8001224:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001228:	f8d7 22f0 	ldr.w	r2, [r7, #752]	; 0x2f0
 800122c:	491e      	ldr	r1, [pc, #120]	; (80012a8 <ESP_Send_Multi+0x1b8>)
 800122e:	4618      	mov	r0, r3
 8001230:	f00a ff2e 	bl	800c090 <siprintf>
	Uart_sendstring(local_buf2);
 8001234:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001238:	4618      	mov	r0, r3
 800123a:	f000 f909 	bl	8001450 <Uart_sendstring>
	while (!(Wait_for(">")));
 800123e:	bf00      	nop
 8001240:	481a      	ldr	r0, [pc, #104]	; (80012ac <ESP_Send_Multi+0x1bc>)
 8001242:	f000 f935 	bl	80014b0 <Wait_for>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d0f9      	beq.n	8001240 <ESP_Send_Multi+0x150>

	Uart_sendstring (local_buf);
 800124c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001250:	4618      	mov	r0, r3
 8001252:	f000 f8fd 	bl	8001450 <Uart_sendstring>
	while (!(Wait_for("SEND OK\r\n")));
 8001256:	bf00      	nop
 8001258:	4815      	ldr	r0, [pc, #84]	; (80012b0 <ESP_Send_Multi+0x1c0>)
 800125a:	f000 f929 	bl	80014b0 <Wait_for>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d0f9      	beq.n	8001258 <ESP_Send_Multi+0x168>

	while (!(Wait_for("CLOSED")));
 8001264:	bf00      	nop
 8001266:	4813      	ldr	r0, [pc, #76]	; (80012b4 <ESP_Send_Multi+0x1c4>)
 8001268:	f000 f922 	bl	80014b0 <Wait_for>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d0f9      	beq.n	8001266 <ESP_Send_Multi+0x176>

	bufclr(local_buf);
 8001272:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff fec0 	bl	8000ffc <bufclr>
	bufclr(local_buf2);
 800127c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff febb 	bl	8000ffc <bufclr>

	Ringbuf_init();
 8001286:	f000 f817 	bl	80012b8 <Ringbuf_init>

}
 800128a:	bf00      	nop
 800128c:	f507 773f 	add.w	r7, r7, #764	; 0x2fc
 8001290:	46bd      	mov	sp, r7
 8001292:	bd90      	pop	{r4, r7, pc}
 8001294:	0800e688 	.word	0x0800e688
 8001298:	0800e63c 	.word	0x0800e63c
 800129c:	0800e700 	.word	0x0800e700
 80012a0:	0800e718 	.word	0x0800e718
 80012a4:	0800e724 	.word	0x0800e724
 80012a8:	0800e6d8 	.word	0x0800e6d8
 80012ac:	0800e6e8 	.word	0x0800e6e8
 80012b0:	0800e6ec 	.word	0x0800e6ec
 80012b4:	0800e6f8 	.word	0x0800e6f8

080012b8 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 80012bc:	4b0d      	ldr	r3, [pc, #52]	; (80012f4 <Ringbuf_init+0x3c>)
 80012be:	4a0e      	ldr	r2, [pc, #56]	; (80012f8 <Ringbuf_init+0x40>)
 80012c0:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 80012c2:	4b0e      	ldr	r3, [pc, #56]	; (80012fc <Ringbuf_init+0x44>)
 80012c4:	4a0e      	ldr	r2, [pc, #56]	; (8001300 <Ringbuf_init+0x48>)
 80012c6:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 80012c8:	4b0e      	ldr	r3, [pc, #56]	; (8001304 <Ringbuf_init+0x4c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	695a      	ldr	r2, [r3, #20]
 80012ce:	4b0d      	ldr	r3, [pc, #52]	; (8001304 <Ringbuf_init+0x4c>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f042 0201 	orr.w	r2, r2, #1
 80012d6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 80012d8:	4b0a      	ldr	r3, [pc, #40]	; (8001304 <Ringbuf_init+0x4c>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	68da      	ldr	r2, [r3, #12]
 80012de:	4b09      	ldr	r3, [pc, #36]	; (8001304 <Ringbuf_init+0x4c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f042 0220 	orr.w	r2, r2, #32
 80012e6:	60da      	str	r2, [r3, #12]
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	2000028c 	.word	0x2000028c
 80012f8:	200001fc 	.word	0x200001fc
 80012fc:	20000290 	.word	0x20000290
 8001300:	20000244 	.word	0x20000244
 8001304:	20000b00 	.word	0x20000b00

08001308 <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	6039      	str	r1, [r7, #0]
 8001312:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001318:	3301      	adds	r3, #1
 800131a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800131e:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	429a      	cmp	r2, r3
 8001328:	d007      	beq.n	800133a <store_char+0x32>
    buffer->buffer[buffer->head] = c;
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	79f9      	ldrb	r1, [r7, #7]
 8001332:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8001334:	68fa      	ldr	r2, [r7, #12]
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 800133a:	bf00      	nop
 800133c:	3714      	adds	r7, #20
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
	...

08001348 <Uart_flush>:

void Uart_flush (void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0

	  _rx_buffer->head = _rx_buffer->tail;
 800134c:	4b05      	ldr	r3, [pc, #20]	; (8001364 <Uart_flush+0x1c>)
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	4b04      	ldr	r3, [pc, #16]	; (8001364 <Uart_flush+0x1c>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001356:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	2000028c 	.word	0x2000028c

08001368 <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 800136e:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <Uart_read+0x4c>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001374:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <Uart_read+0x4c>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137a:	429a      	cmp	r2, r3
 800137c:	d102      	bne.n	8001384 <Uart_read+0x1c>
  {
    return -1;
 800137e:	f04f 33ff 	mov.w	r3, #4294967295
 8001382:	e010      	b.n	80013a6 <Uart_read+0x3e>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 8001384:	4b0b      	ldr	r3, [pc, #44]	; (80013b4 <Uart_read+0x4c>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b0a      	ldr	r3, [pc, #40]	; (80013b4 <Uart_read+0x4c>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800138e:	5cd3      	ldrb	r3, [r2, r3]
 8001390:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8001392:	4b08      	ldr	r3, [pc, #32]	; (80013b4 <Uart_read+0x4c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001398:	1c5a      	adds	r2, r3, #1
 800139a:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <Uart_read+0x4c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80013a2:	645a      	str	r2, [r3, #68]	; 0x44
    return c;
 80013a4:	79fb      	ldrb	r3, [r7, #7]
  }
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	2000028c 	.word	0x2000028c

080013b8 <Uart_write>:

void Uart_write(int c)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
	if (c>=0)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	db21      	blt.n	800140a <Uart_write+0x52>
	{
		int i = (_tx_buffer->head + 1) % UART_BUFFER_SIZE;
 80013c6:	4b14      	ldr	r3, [pc, #80]	; (8001418 <Uart_write+0x60>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013cc:	3301      	adds	r3, #1
 80013ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80013d2:	60fb      	str	r3, [r7, #12]

		// If the output buffer is full, there's nothing for it other than to
		// wait for the interrupt handler to empty it a bit
		// ???: return 0 here instead?
		while (i == _tx_buffer->tail);
 80013d4:	bf00      	nop
 80013d6:	4b10      	ldr	r3, [pc, #64]	; (8001418 <Uart_write+0x60>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	429a      	cmp	r2, r3
 80013e0:	d0f9      	beq.n	80013d6 <Uart_write+0x1e>

		_tx_buffer->buffer[_tx_buffer->head] = (uint8_t)c;
 80013e2:	4b0d      	ldr	r3, [pc, #52]	; (8001418 <Uart_write+0x60>)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <Uart_write+0x60>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ec:	6879      	ldr	r1, [r7, #4]
 80013ee:	b2c9      	uxtb	r1, r1
 80013f0:	54d1      	strb	r1, [r2, r3]
		_tx_buffer->head = i;
 80013f2:	4b09      	ldr	r3, [pc, #36]	; (8001418 <Uart_write+0x60>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	68fa      	ldr	r2, [r7, #12]
 80013f8:	641a      	str	r2, [r3, #64]	; 0x40

		__HAL_UART_ENABLE_IT(uart, UART_IT_TXE); // Enable UART transmission interrupt
 80013fa:	4b08      	ldr	r3, [pc, #32]	; (800141c <Uart_write+0x64>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	68da      	ldr	r2, [r3, #12]
 8001400:	4b06      	ldr	r3, [pc, #24]	; (800141c <Uart_write+0x64>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001408:	60da      	str	r2, [r3, #12]
	}
}
 800140a:	bf00      	nop
 800140c:	3714      	adds	r7, #20
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	20000290 	.word	0x20000290
 800141c:	20000b00 	.word	0x20000b00

08001420 <IsDataAvailable>:

int IsDataAvailable(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 8001424:	4b09      	ldr	r3, [pc, #36]	; (800144c <IsDataAvailable+0x2c>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142a:	b29a      	uxth	r2, r3
 800142c:	4b07      	ldr	r3, [pc, #28]	; (800144c <IsDataAvailable+0x2c>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001432:	b29b      	uxth	r3, r3
 8001434:	1ad3      	subs	r3, r2, r3
 8001436:	b29b      	uxth	r3, r3
 8001438:	3340      	adds	r3, #64	; 0x40
 800143a:	b29b      	uxth	r3, r3
 800143c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8001440:	4618      	mov	r0, r3
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	2000028c 	.word	0x2000028c

08001450 <Uart_sendstring>:

void Uart_sendstring (const char *s)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
	while(*s) Uart_write(*s++);
 8001458:	e006      	b.n	8001468 <Uart_sendstring+0x18>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	1c5a      	adds	r2, r3, #1
 800145e:	607a      	str	r2, [r7, #4]
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff ffa8 	bl	80013b8 <Uart_write>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1f4      	bne.n	800145a <Uart_sendstring+0xa>
}
 8001470:	bf00      	nop
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
	...

0800147c <Uart_peek>:

  while(*s) Uart_write(*s++);
}

int Uart_peek()
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 8001480:	4b0a      	ldr	r3, [pc, #40]	; (80014ac <Uart_peek+0x30>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001486:	4b09      	ldr	r3, [pc, #36]	; (80014ac <Uart_peek+0x30>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800148c:	429a      	cmp	r2, r3
 800148e:	d102      	bne.n	8001496 <Uart_peek+0x1a>
  {
    return -1;
 8001490:	f04f 33ff 	mov.w	r3, #4294967295
 8001494:	e005      	b.n	80014a2 <Uart_peek+0x26>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 8001496:	4b05      	ldr	r3, [pc, #20]	; (80014ac <Uart_peek+0x30>)
 8001498:	681a      	ldr	r2, [r3, #0]
 800149a:	4b04      	ldr	r3, [pc, #16]	; (80014ac <Uart_peek+0x30>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014a0:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	2000028c 	.word	0x2000028c

080014b0 <Wait_for>:
	return 1;
}


int Wait_for (char *string)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	int so_far =0;
 80014b8:	2300      	movs	r3, #0
 80014ba:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7fe fe8f 	bl	80001e0 <strlen>
 80014c2:	4603      	mov	r3, r0
 80014c4:	60bb      	str	r3, [r7, #8]

again:
	while (!IsDataAvailable());
 80014c6:	bf00      	nop
 80014c8:	f7ff ffaa 	bl	8001420 <IsDataAvailable>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d0fa      	beq.n	80014c8 <Wait_for+0x18>
	if (Uart_peek() != string[so_far])
 80014d2:	f7ff ffd3 	bl	800147c <Uart_peek>
 80014d6:	4601      	mov	r1, r0
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	4413      	add	r3, r2
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	4299      	cmp	r1, r3
 80014e2:	d01a      	beq.n	800151a <Wait_for+0x6a>
	{
		 _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE ;
 80014e4:	4b1b      	ldr	r3, [pc, #108]	; (8001554 <Wait_for+0xa4>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ea:	1c5a      	adds	r2, r3, #1
 80014ec:	4b19      	ldr	r3, [pc, #100]	; (8001554 <Wait_for+0xa4>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80014f4:	645a      	str	r2, [r3, #68]	; 0x44
		goto again;
 80014f6:	e7e6      	b.n	80014c6 <Wait_for+0x16>

	}
	while (Uart_peek() == string [so_far])
	{
		so_far++;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	3301      	adds	r3, #1
 80014fc:	60fb      	str	r3, [r7, #12]
		Uart_read();
 80014fe:	f7ff ff33 	bl	8001368 <Uart_read>
		if (so_far == len) return 1;
 8001502:	68fa      	ldr	r2, [r7, #12]
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	429a      	cmp	r2, r3
 8001508:	d101      	bne.n	800150e <Wait_for+0x5e>
 800150a:	2301      	movs	r3, #1
 800150c:	e01d      	b.n	800154a <Wait_for+0x9a>
		while (!IsDataAvailable());
 800150e:	bf00      	nop
 8001510:	f7ff ff86 	bl	8001420 <IsDataAvailable>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d0fa      	beq.n	8001510 <Wait_for+0x60>
	while (Uart_peek() == string [so_far])
 800151a:	f7ff ffaf 	bl	800147c <Uart_peek>
 800151e:	4601      	mov	r1, r0
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	4299      	cmp	r1, r3
 800152a:	d0e5      	beq.n	80014f8 <Wait_for+0x48>
	}

	if (so_far != len)
 800152c:	68fa      	ldr	r2, [r7, #12]
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	429a      	cmp	r2, r3
 8001532:	d002      	beq.n	800153a <Wait_for+0x8a>
	{
		so_far = 0;
 8001534:	2300      	movs	r3, #0
 8001536:	60fb      	str	r3, [r7, #12]
		goto again;
 8001538:	e7c5      	b.n	80014c6 <Wait_for+0x16>
	}

	if (so_far == len) return 1;
 800153a:	68fa      	ldr	r2, [r7, #12]
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	429a      	cmp	r2, r3
 8001540:	d101      	bne.n	8001546 <Wait_for+0x96>
 8001542:	2301      	movs	r3, #1
 8001544:	e001      	b.n	800154a <Wait_for+0x9a>
	else return -1;
 8001546:	f04f 33ff 	mov.w	r3, #4294967295
}
 800154a:	4618      	mov	r0, r3
 800154c:	3710      	adds	r7, #16
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	2000028c 	.word	0x2000028c

08001558 <Uart_isr>:


void Uart_isr (UART_HandleTypeDef *huart)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	f003 0320 	and.w	r3, r3, #32
 8001576:	2b00      	cmp	r3, #0
 8001578:	d013      	beq.n	80015a2 <Uart_isr+0x4a>
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	f003 0320 	and.w	r3, r3, #32
 8001580:	2b00      	cmp	r3, #0
 8001582:	d00e      	beq.n	80015a2 <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 8001592:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <Uart_isr+0xac>)
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	7bfb      	ldrb	r3, [r7, #15]
 8001598:	4611      	mov	r1, r2
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff feb4 	bl	8001308 <store_char>
        return;
 80015a0:	e02c      	b.n	80015fc <Uart_isr+0xa4>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d027      	beq.n	80015fc <Uart_isr+0xa4>
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d022      	beq.n	80015fc <Uart_isr+0xa4>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 80015b6:	4b14      	ldr	r3, [pc, #80]	; (8001608 <Uart_isr+0xb0>)
 80015b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015ba:	4b13      	ldr	r3, [pc, #76]	; (8001608 <Uart_isr+0xb0>)
 80015bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015be:	429a      	cmp	r2, r3
 80015c0:	d108      	bne.n	80015d4 <Uart_isr+0x7c>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	68da      	ldr	r2, [r3, #12]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80015d0:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 80015d2:	e012      	b.n	80015fa <Uart_isr+0xa2>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 80015d4:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <Uart_isr+0xb0>)
 80015d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d8:	4a0b      	ldr	r2, [pc, #44]	; (8001608 <Uart_isr+0xb0>)
 80015da:	5cd3      	ldrb	r3, [r2, r3]
 80015dc:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 80015de:	4b0a      	ldr	r3, [pc, #40]	; (8001608 <Uart_isr+0xb0>)
 80015e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015e2:	3301      	adds	r3, #1
 80015e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80015e8:	4a07      	ldr	r2, [pc, #28]	; (8001608 <Uart_isr+0xb0>)
 80015ea:	6453      	str	r3, [r2, #68]	; 0x44
    	      huart->Instance->SR;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	7bba      	ldrb	r2, [r7, #14]
 80015f8:	605a      	str	r2, [r3, #4]
    	return;
 80015fa:	bf00      	nop
    }
}
 80015fc:	3718      	adds	r7, #24
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	2000028c 	.word	0x2000028c
 8001608:	20000244 	.word	0x20000244

0800160c <BH1750_Init>:

//
//	Initialization.
//
BH1750_STATUS BH1750_Init(I2C_HandleTypeDef *hi2c)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
	bh1750_i2c = hi2c;
 8001614:	4a0a      	ldr	r2, [pc, #40]	; (8001640 <BH1750_Init+0x34>)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6013      	str	r3, [r2, #0]
	if(BH1750_OK == BH1750_Reset())
 800161a:	f000 f813 	bl	8001644 <BH1750_Reset>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d107      	bne.n	8001634 <BH1750_Init+0x28>
	{
		if(BH1750_OK == BH1750_SetMtreg(BH1750_DEFAULT_MTREG)) // Set default value;
 8001624:	2045      	movs	r0, #69	; 0x45
 8001626:	f000 f859 	bl	80016dc <BH1750_SetMtreg>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d101      	bne.n	8001634 <BH1750_Init+0x28>
			return BH1750_OK;
 8001630:	2300      	movs	r3, #0
 8001632:	e000      	b.n	8001636 <BH1750_Init+0x2a>
	}
	return BH1750_ERROR;
 8001634:	2301      	movs	r3, #1
}
 8001636:	4618      	mov	r0, r3
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000294 	.word	0x20000294

08001644 <BH1750_Reset>:

//
//	Reset all registers to default value.
//
BH1750_STATUS BH1750_Reset(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af02      	add	r7, sp, #8
	uint8_t tmp = 0x07;
 800164a:	2307      	movs	r3, #7
 800164c:	71fb      	strb	r3, [r7, #7]
	if(HAL_OK == HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp, 1, 10))
 800164e:	4b09      	ldr	r3, [pc, #36]	; (8001674 <BH1750_Reset+0x30>)
 8001650:	6818      	ldr	r0, [r3, #0]
 8001652:	1dfa      	adds	r2, r7, #7
 8001654:	230a      	movs	r3, #10
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	2301      	movs	r3, #1
 800165a:	2146      	movs	r1, #70	; 0x46
 800165c:	f003 fb04 	bl	8004c68 <HAL_I2C_Master_Transmit>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d101      	bne.n	800166a <BH1750_Reset+0x26>
	//if(HAL_OK == HAL_I2C_Master_Transmit_DMA(bh1750_i2c, BH1750_ADDRESS, &tmp, 1))
		return BH1750_OK;
 8001666:	2300      	movs	r3, #0
 8001668:	e000      	b.n	800166c <BH1750_Reset+0x28>

	return BH1750_ERROR;
 800166a:	2301      	movs	r3, #1
}
 800166c:	4618      	mov	r0, r3
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000294 	.word	0x20000294

08001678 <BH1750_SetMode>:

//
//	Set the mode of converting. Look into bh1750_mode enum.
//
BH1750_STATUS BH1750_SetMode(BH1750_MODE Mode)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af02      	add	r7, sp, #8
 800167e:	4603      	mov	r3, r0
 8001680:	71fb      	strb	r3, [r7, #7]
	if(!((Mode >> 4) || (Mode >> 5))) return BH1750_ERROR;
 8001682:	79fb      	ldrb	r3, [r7, #7]
 8001684:	091b      	lsrs	r3, r3, #4
 8001686:	b2db      	uxtb	r3, r3
 8001688:	2b00      	cmp	r3, #0
 800168a:	d106      	bne.n	800169a <BH1750_SetMode+0x22>
 800168c:	79fb      	ldrb	r3, [r7, #7]
 800168e:	095b      	lsrs	r3, r3, #5
 8001690:	b2db      	uxtb	r3, r3
 8001692:	2b00      	cmp	r3, #0
 8001694:	d101      	bne.n	800169a <BH1750_SetMode+0x22>
 8001696:	2301      	movs	r3, #1
 8001698:	e018      	b.n	80016cc <BH1750_SetMode+0x54>
	if((Mode & 0x0F) > 3) return BH1750_ERROR;
 800169a:	79fb      	ldrb	r3, [r7, #7]
 800169c:	f003 030c 	and.w	r3, r3, #12
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <BH1750_SetMode+0x30>
 80016a4:	2301      	movs	r3, #1
 80016a6:	e011      	b.n	80016cc <BH1750_SetMode+0x54>

	Bh1750_Mode = Mode;
 80016a8:	79fa      	ldrb	r2, [r7, #7]
 80016aa:	4b0a      	ldr	r3, [pc, #40]	; (80016d4 <BH1750_SetMode+0x5c>)
 80016ac:	701a      	strb	r2, [r3, #0]
	if(HAL_OK == HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &Mode, 1, 10))
 80016ae:	4b0a      	ldr	r3, [pc, #40]	; (80016d8 <BH1750_SetMode+0x60>)
 80016b0:	6818      	ldr	r0, [r3, #0]
 80016b2:	1dfa      	adds	r2, r7, #7
 80016b4:	230a      	movs	r3, #10
 80016b6:	9300      	str	r3, [sp, #0]
 80016b8:	2301      	movs	r3, #1
 80016ba:	2146      	movs	r1, #70	; 0x46
 80016bc:	f003 fad4 	bl	8004c68 <HAL_I2C_Master_Transmit>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d101      	bne.n	80016ca <BH1750_SetMode+0x52>
		return BH1750_OK;
 80016c6:	2300      	movs	r3, #0
 80016c8:	e000      	b.n	80016cc <BH1750_SetMode+0x54>

	return BH1750_ERROR;
 80016ca:	2301      	movs	r3, #1
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3708      	adds	r7, #8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	20000298 	.word	0x20000298
 80016d8:	20000294 	.word	0x20000294

080016dc <BH1750_SetMtreg>:

//
//	Set the Measurement Time register. It allows to increase or decrease the sensitivity.
//
BH1750_STATUS BH1750_SetMtreg(uint8_t Mtreg)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af02      	add	r7, sp, #8
 80016e2:	4603      	mov	r3, r0
 80016e4:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef retCode;
	if (Mtreg < 31 || Mtreg > 254) {
 80016e6:	79fb      	ldrb	r3, [r7, #7]
 80016e8:	2b1e      	cmp	r3, #30
 80016ea:	d902      	bls.n	80016f2 <BH1750_SetMtreg+0x16>
 80016ec:	79fb      	ldrb	r3, [r7, #7]
 80016ee:	2bff      	cmp	r3, #255	; 0xff
 80016f0:	d101      	bne.n	80016f6 <BH1750_SetMtreg+0x1a>
		return BH1750_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e037      	b.n	8001766 <BH1750_SetMtreg+0x8a>
	}

	Bh1750_Mtreg = Mtreg;
 80016f6:	4a1e      	ldr	r2, [pc, #120]	; (8001770 <BH1750_SetMtreg+0x94>)
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	7013      	strb	r3, [r2, #0]

	uint8_t tmp[2];

	tmp[0] = (0x40 | (Mtreg >> 5));
 80016fc:	79fb      	ldrb	r3, [r7, #7]
 80016fe:	095b      	lsrs	r3, r3, #5
 8001700:	b2db      	uxtb	r3, r3
 8001702:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001706:	b2db      	uxtb	r3, r3
 8001708:	733b      	strb	r3, [r7, #12]
	tmp[1] = (0x60 | (Mtreg & 0x1F));
 800170a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170e:	f003 031f 	and.w	r3, r3, #31
 8001712:	b25b      	sxtb	r3, r3
 8001714:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001718:	b25b      	sxtb	r3, r3
 800171a:	b2db      	uxtb	r3, r3
 800171c:	737b      	strb	r3, [r7, #13]

	retCode = HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp[0], 1, 10);
 800171e:	4b15      	ldr	r3, [pc, #84]	; (8001774 <BH1750_SetMtreg+0x98>)
 8001720:	6818      	ldr	r0, [r3, #0]
 8001722:	f107 020c 	add.w	r2, r7, #12
 8001726:	230a      	movs	r3, #10
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	2301      	movs	r3, #1
 800172c:	2146      	movs	r1, #70	; 0x46
 800172e:	f003 fa9b 	bl	8004c68 <HAL_I2C_Master_Transmit>
 8001732:	4603      	mov	r3, r0
 8001734:	73fb      	strb	r3, [r7, #15]
	if (HAL_OK != retCode) {
 8001736:	7bfb      	ldrb	r3, [r7, #15]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <BH1750_SetMtreg+0x64>
		return BH1750_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e012      	b.n	8001766 <BH1750_SetMtreg+0x8a>
	}

	retCode = HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp[1], 1, 10);
 8001740:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <BH1750_SetMtreg+0x98>)
 8001742:	6818      	ldr	r0, [r3, #0]
 8001744:	f107 030c 	add.w	r3, r7, #12
 8001748:	1c5a      	adds	r2, r3, #1
 800174a:	230a      	movs	r3, #10
 800174c:	9300      	str	r3, [sp, #0]
 800174e:	2301      	movs	r3, #1
 8001750:	2146      	movs	r1, #70	; 0x46
 8001752:	f003 fa89 	bl	8004c68 <HAL_I2C_Master_Transmit>
 8001756:	4603      	mov	r3, r0
 8001758:	73fb      	strb	r3, [r7, #15]
	if (HAL_OK == retCode) {
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d101      	bne.n	8001764 <BH1750_SetMtreg+0x88>
		return BH1750_OK;
 8001760:	2300      	movs	r3, #0
 8001762:	e000      	b.n	8001766 <BH1750_SetMtreg+0x8a>
	}

	return BH1750_ERROR;
 8001764:	2301      	movs	r3, #1
}
 8001766:	4618      	mov	r0, r3
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000299 	.word	0x20000299
 8001774:	20000294 	.word	0x20000294

08001778 <BH1750_ReadLight>:

//
//	Read the converted value and calculate the result.
//
BH1750_STATUS BH1750_ReadLight(float *Result)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af02      	add	r7, sp, #8
 800177e:	6078      	str	r0, [r7, #4]
	float result;
	uint8_t tmp[2];

	if(HAL_OK == HAL_I2C_Master_Receive(bh1750_i2c, BH1750_ADDRESS, tmp, 2, 10))
 8001780:	4b25      	ldr	r3, [pc, #148]	; (8001818 <BH1750_ReadLight+0xa0>)
 8001782:	6818      	ldr	r0, [r3, #0]
 8001784:	f107 0208 	add.w	r2, r7, #8
 8001788:	230a      	movs	r3, #10
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	2302      	movs	r3, #2
 800178e:	2146      	movs	r1, #70	; 0x46
 8001790:	f003 fb68 	bl	8004e64 <HAL_I2C_Master_Receive>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d138      	bne.n	800180c <BH1750_ReadLight+0x94>
	{
		result = (tmp[0] << 8) | (tmp[1]);
 800179a:	7a3b      	ldrb	r3, [r7, #8]
 800179c:	021b      	lsls	r3, r3, #8
 800179e:	7a7a      	ldrb	r2, [r7, #9]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	ee07 3a90 	vmov	s15, r3
 80017a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017aa:	edc7 7a03 	vstr	s15, [r7, #12]

		if(Bh1750_Mtreg != BH1750_DEFAULT_MTREG)
 80017ae:	4b1b      	ldr	r3, [pc, #108]	; (800181c <BH1750_ReadLight+0xa4>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b45      	cmp	r3, #69	; 0x45
 80017b4:	d00f      	beq.n	80017d6 <BH1750_ReadLight+0x5e>
		{
			result *= (float)((uint8_t)BH1750_DEFAULT_MTREG/(float)Bh1750_Mtreg);
 80017b6:	4b19      	ldr	r3, [pc, #100]	; (800181c <BH1750_ReadLight+0xa4>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	ee07 3a90 	vmov	s15, r3
 80017be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017c2:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001820 <BH1750_ReadLight+0xa8>
 80017c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017ca:	ed97 7a03 	vldr	s14, [r7, #12]
 80017ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017d2:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		if(Bh1750_Mode == ONETIME_HIGH_RES_MODE_2 || Bh1750_Mode == CONTINUOUS_HIGH_RES_MODE_2)
 80017d6:	4b13      	ldr	r3, [pc, #76]	; (8001824 <BH1750_ReadLight+0xac>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	2b21      	cmp	r3, #33	; 0x21
 80017dc:	d003      	beq.n	80017e6 <BH1750_ReadLight+0x6e>
 80017de:	4b11      	ldr	r3, [pc, #68]	; (8001824 <BH1750_ReadLight+0xac>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b11      	cmp	r3, #17
 80017e4:	d107      	bne.n	80017f6 <BH1750_ReadLight+0x7e>
		{
			result /= 2.0;
 80017e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80017ea:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80017ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017f2:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		*Result = result / (float)BH1750_CONVERSION_FACTOR;
 80017f6:	ed97 7a03 	vldr	s14, [r7, #12]
 80017fa:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001828 <BH1750_ReadLight+0xb0>
 80017fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	edc3 7a00 	vstr	s15, [r3]
		return BH1750_OK;
 8001808:	2300      	movs	r3, #0
 800180a:	e000      	b.n	800180e <BH1750_ReadLight+0x96>
	}
	return BH1750_ERROR;
 800180c:	2301      	movs	r3, #1
}
 800180e:	4618      	mov	r0, r3
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000294 	.word	0x20000294
 800181c:	20000299 	.word	0x20000299
 8001820:	428a0000 	.word	0x428a0000
 8001824:	20000298 	.word	0x20000298
 8001828:	3f99999a 	.word	0x3f99999a

0800182c <TrimRead>:



// Read the Trimming parameters saved in the NVM ROM of the device
void TrimRead(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b08c      	sub	sp, #48	; 0x30
 8001830:	af04      	add	r7, sp, #16
	uint8_t trimdata[32];
	// Read NVM from 0x88 to 0xA1
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0x88, 1, trimdata, 25, HAL_MAX_DELAY);
 8001832:	f04f 33ff 	mov.w	r3, #4294967295
 8001836:	9302      	str	r3, [sp, #8]
 8001838:	2319      	movs	r3, #25
 800183a:	9301      	str	r3, [sp, #4]
 800183c:	463b      	mov	r3, r7
 800183e:	9300      	str	r3, [sp, #0]
 8001840:	2301      	movs	r3, #1
 8001842:	2288      	movs	r2, #136	; 0x88
 8001844:	21ec      	movs	r1, #236	; 0xec
 8001846:	483a      	ldr	r0, [pc, #232]	; (8001930 <TrimRead+0x104>)
 8001848:	f003 fe2c 	bl	80054a4 <HAL_I2C_Mem_Read>

	//	// Read NVM from 0xE1 to 0xE7
	//	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0xE1, 1, (uint8_t *)trimdata+25, 7, HAL_MAX_DELAY);

	// Arrange the data as per the datasheet (page no. 24)
	dig_T1 = (trimdata[1]<<8) | trimdata[0];
 800184c:	787b      	ldrb	r3, [r7, #1]
 800184e:	021b      	lsls	r3, r3, #8
 8001850:	b21a      	sxth	r2, r3
 8001852:	783b      	ldrb	r3, [r7, #0]
 8001854:	b21b      	sxth	r3, r3
 8001856:	4313      	orrs	r3, r2
 8001858:	b21b      	sxth	r3, r3
 800185a:	b29a      	uxth	r2, r3
 800185c:	4b35      	ldr	r3, [pc, #212]	; (8001934 <TrimRead+0x108>)
 800185e:	801a      	strh	r2, [r3, #0]
	dig_T2 = (trimdata[3]<<8) | trimdata[2];
 8001860:	78fb      	ldrb	r3, [r7, #3]
 8001862:	021b      	lsls	r3, r3, #8
 8001864:	b21a      	sxth	r2, r3
 8001866:	78bb      	ldrb	r3, [r7, #2]
 8001868:	b21b      	sxth	r3, r3
 800186a:	4313      	orrs	r3, r2
 800186c:	b21a      	sxth	r2, r3
 800186e:	4b32      	ldr	r3, [pc, #200]	; (8001938 <TrimRead+0x10c>)
 8001870:	801a      	strh	r2, [r3, #0]
	dig_T3 = (trimdata[5]<<8) | trimdata[4];
 8001872:	797b      	ldrb	r3, [r7, #5]
 8001874:	021b      	lsls	r3, r3, #8
 8001876:	b21a      	sxth	r2, r3
 8001878:	793b      	ldrb	r3, [r7, #4]
 800187a:	b21b      	sxth	r3, r3
 800187c:	4313      	orrs	r3, r2
 800187e:	b21a      	sxth	r2, r3
 8001880:	4b2e      	ldr	r3, [pc, #184]	; (800193c <TrimRead+0x110>)
 8001882:	801a      	strh	r2, [r3, #0]
	dig_P1 = (trimdata[7]<<8) | trimdata[5];
 8001884:	79fb      	ldrb	r3, [r7, #7]
 8001886:	021b      	lsls	r3, r3, #8
 8001888:	b21a      	sxth	r2, r3
 800188a:	797b      	ldrb	r3, [r7, #5]
 800188c:	b21b      	sxth	r3, r3
 800188e:	4313      	orrs	r3, r2
 8001890:	b21b      	sxth	r3, r3
 8001892:	b29a      	uxth	r2, r3
 8001894:	4b2a      	ldr	r3, [pc, #168]	; (8001940 <TrimRead+0x114>)
 8001896:	801a      	strh	r2, [r3, #0]
	dig_P2 = (trimdata[9]<<8) | trimdata[6];
 8001898:	7a7b      	ldrb	r3, [r7, #9]
 800189a:	021b      	lsls	r3, r3, #8
 800189c:	b21a      	sxth	r2, r3
 800189e:	79bb      	ldrb	r3, [r7, #6]
 80018a0:	b21b      	sxth	r3, r3
 80018a2:	4313      	orrs	r3, r2
 80018a4:	b21a      	sxth	r2, r3
 80018a6:	4b27      	ldr	r3, [pc, #156]	; (8001944 <TrimRead+0x118>)
 80018a8:	801a      	strh	r2, [r3, #0]
	dig_P3 = (trimdata[11]<<8) | trimdata[10];
 80018aa:	7afb      	ldrb	r3, [r7, #11]
 80018ac:	021b      	lsls	r3, r3, #8
 80018ae:	b21a      	sxth	r2, r3
 80018b0:	7abb      	ldrb	r3, [r7, #10]
 80018b2:	b21b      	sxth	r3, r3
 80018b4:	4313      	orrs	r3, r2
 80018b6:	b21a      	sxth	r2, r3
 80018b8:	4b23      	ldr	r3, [pc, #140]	; (8001948 <TrimRead+0x11c>)
 80018ba:	801a      	strh	r2, [r3, #0]
	dig_P4 = (trimdata[13]<<8) | trimdata[12];
 80018bc:	7b7b      	ldrb	r3, [r7, #13]
 80018be:	021b      	lsls	r3, r3, #8
 80018c0:	b21a      	sxth	r2, r3
 80018c2:	7b3b      	ldrb	r3, [r7, #12]
 80018c4:	b21b      	sxth	r3, r3
 80018c6:	4313      	orrs	r3, r2
 80018c8:	b21a      	sxth	r2, r3
 80018ca:	4b20      	ldr	r3, [pc, #128]	; (800194c <TrimRead+0x120>)
 80018cc:	801a      	strh	r2, [r3, #0]
	dig_P5 = (trimdata[15]<<8) | trimdata[14];
 80018ce:	7bfb      	ldrb	r3, [r7, #15]
 80018d0:	021b      	lsls	r3, r3, #8
 80018d2:	b21a      	sxth	r2, r3
 80018d4:	7bbb      	ldrb	r3, [r7, #14]
 80018d6:	b21b      	sxth	r3, r3
 80018d8:	4313      	orrs	r3, r2
 80018da:	b21a      	sxth	r2, r3
 80018dc:	4b1c      	ldr	r3, [pc, #112]	; (8001950 <TrimRead+0x124>)
 80018de:	801a      	strh	r2, [r3, #0]
	dig_P6 = (trimdata[17]<<8) | trimdata[16];
 80018e0:	7c7b      	ldrb	r3, [r7, #17]
 80018e2:	021b      	lsls	r3, r3, #8
 80018e4:	b21a      	sxth	r2, r3
 80018e6:	7c3b      	ldrb	r3, [r7, #16]
 80018e8:	b21b      	sxth	r3, r3
 80018ea:	4313      	orrs	r3, r2
 80018ec:	b21a      	sxth	r2, r3
 80018ee:	4b19      	ldr	r3, [pc, #100]	; (8001954 <TrimRead+0x128>)
 80018f0:	801a      	strh	r2, [r3, #0]
	dig_P7 = (trimdata[19]<<8) | trimdata[18];
 80018f2:	7cfb      	ldrb	r3, [r7, #19]
 80018f4:	021b      	lsls	r3, r3, #8
 80018f6:	b21a      	sxth	r2, r3
 80018f8:	7cbb      	ldrb	r3, [r7, #18]
 80018fa:	b21b      	sxth	r3, r3
 80018fc:	4313      	orrs	r3, r2
 80018fe:	b21a      	sxth	r2, r3
 8001900:	4b15      	ldr	r3, [pc, #84]	; (8001958 <TrimRead+0x12c>)
 8001902:	801a      	strh	r2, [r3, #0]
	dig_P8 = (trimdata[21]<<8) | trimdata[20];
 8001904:	7d7b      	ldrb	r3, [r7, #21]
 8001906:	021b      	lsls	r3, r3, #8
 8001908:	b21a      	sxth	r2, r3
 800190a:	7d3b      	ldrb	r3, [r7, #20]
 800190c:	b21b      	sxth	r3, r3
 800190e:	4313      	orrs	r3, r2
 8001910:	b21a      	sxth	r2, r3
 8001912:	4b12      	ldr	r3, [pc, #72]	; (800195c <TrimRead+0x130>)
 8001914:	801a      	strh	r2, [r3, #0]
	dig_P9 = (trimdata[23]<<8) | trimdata[22];
 8001916:	7dfb      	ldrb	r3, [r7, #23]
 8001918:	021b      	lsls	r3, r3, #8
 800191a:	b21a      	sxth	r2, r3
 800191c:	7dbb      	ldrb	r3, [r7, #22]
 800191e:	b21b      	sxth	r3, r3
 8001920:	4313      	orrs	r3, r2
 8001922:	b21a      	sxth	r2, r3
 8001924:	4b0e      	ldr	r3, [pc, #56]	; (8001960 <TrimRead+0x134>)
 8001926:	801a      	strh	r2, [r3, #0]
	//	dig_H2 = (trimdata[26]<<8) | trimdata[25];
	//	dig_H3 = (trimdata[27]);
	//	dig_H4 = (trimdata[28]<<4) | (trimdata[29] & 0x0f);
	//	dig_H5 = (trimdata[30]<<4) | (trimdata[29]>>4);
	//	dig_H6 = (trimdata[31]);
}
 8001928:	bf00      	nop
 800192a:	3720      	adds	r7, #32
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	20000a1c 	.word	0x20000a1c
 8001934:	200002a8 	.word	0x200002a8
 8001938:	200002ac 	.word	0x200002ac
 800193c:	200002ae 	.word	0x200002ae
 8001940:	200002aa 	.word	0x200002aa
 8001944:	200002b0 	.word	0x200002b0
 8001948:	200002b2 	.word	0x200002b2
 800194c:	200002b4 	.word	0x200002b4
 8001950:	200002b6 	.word	0x200002b6
 8001954:	200002b8 	.word	0x200002b8
 8001958:	200002ba 	.word	0x200002ba
 800195c:	200002bc 	.word	0x200002bc
 8001960:	200002be 	.word	0x200002be

08001964 <BME280_Config>:
 *         IIR is used to avoid the short term fluctuations
 *         Check datasheet page no 18 and page no 30
 */

int BME280_Config (uint8_t osrs_t, uint8_t osrs_p, uint8_t osrs_h, uint8_t mode, uint8_t t_sb, uint8_t filter)
{
 8001964:	b590      	push	{r4, r7, lr}
 8001966:	b089      	sub	sp, #36	; 0x24
 8001968:	af04      	add	r7, sp, #16
 800196a:	4604      	mov	r4, r0
 800196c:	4608      	mov	r0, r1
 800196e:	4611      	mov	r1, r2
 8001970:	461a      	mov	r2, r3
 8001972:	4623      	mov	r3, r4
 8001974:	71fb      	strb	r3, [r7, #7]
 8001976:	4603      	mov	r3, r0
 8001978:	71bb      	strb	r3, [r7, #6]
 800197a:	460b      	mov	r3, r1
 800197c:	717b      	strb	r3, [r7, #5]
 800197e:	4613      	mov	r3, r2
 8001980:	713b      	strb	r3, [r7, #4]
	// Read the Trimming parameters
	TrimRead();
 8001982:	f7ff ff53 	bl	800182c <TrimRead>


	uint8_t datatowrite = 0;
 8001986:	2300      	movs	r3, #0
 8001988:	73fb      	strb	r3, [r7, #15]
	uint8_t datacheck = 0;
 800198a:	2300      	movs	r3, #0
 800198c:	73bb      	strb	r3, [r7, #14]

	// Reset the device
	datatowrite = 0xB6;  // reset sequence
 800198e:	23b6      	movs	r3, #182	; 0xb6
 8001990:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, RESET_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8001992:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001996:	9302      	str	r3, [sp, #8]
 8001998:	2301      	movs	r3, #1
 800199a:	9301      	str	r3, [sp, #4]
 800199c:	f107 030f 	add.w	r3, r7, #15
 80019a0:	9300      	str	r3, [sp, #0]
 80019a2:	2301      	movs	r3, #1
 80019a4:	22e0      	movs	r2, #224	; 0xe0
 80019a6:	21ec      	movs	r1, #236	; 0xec
 80019a8:	4841      	ldr	r0, [pc, #260]	; (8001ab0 <BME280_Config+0x14c>)
 80019aa:	f003 fc81 	bl	80052b0 <HAL_I2C_Mem_Write>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d002      	beq.n	80019ba <BME280_Config+0x56>
	{
		return -1;
 80019b4:	f04f 33ff 	mov.w	r3, #4294967295
 80019b8:	e075      	b.n	8001aa6 <BME280_Config+0x142>
	}

	HAL_Delay (100);
 80019ba:	2064      	movs	r0, #100	; 0x64
 80019bc:	f001 fd78 	bl	80034b0 <HAL_Delay>
		return -1;
	}
	*/ //BMP280 no sensa humedad

	// write the standby time and IIR filter coeff to 0xF5
	datatowrite = (t_sb <<5) |(filter << 2);
 80019c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80019c4:	015b      	lsls	r3, r3, #5
 80019c6:	b25a      	sxtb	r2, r3
 80019c8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	b25b      	sxtb	r3, r3
 80019d0:	4313      	orrs	r3, r2
 80019d2:	b25b      	sxtb	r3, r3
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 80019d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019dc:	9302      	str	r3, [sp, #8]
 80019de:	2301      	movs	r3, #1
 80019e0:	9301      	str	r3, [sp, #4]
 80019e2:	f107 030f 	add.w	r3, r7, #15
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	2301      	movs	r3, #1
 80019ea:	22f5      	movs	r2, #245	; 0xf5
 80019ec:	21ec      	movs	r1, #236	; 0xec
 80019ee:	4830      	ldr	r0, [pc, #192]	; (8001ab0 <BME280_Config+0x14c>)
 80019f0:	f003 fc5e 	bl	80052b0 <HAL_I2C_Mem_Write>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d002      	beq.n	8001a00 <BME280_Config+0x9c>
	{
		return -1;
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
 80019fe:	e052      	b.n	8001aa6 <BME280_Config+0x142>
	}
	HAL_Delay (100);
 8001a00:	2064      	movs	r0, #100	; 0x64
 8001a02:	f001 fd55 	bl	80034b0 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datacheck, 1, 1000);
 8001a06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a0a:	9302      	str	r3, [sp, #8]
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	9301      	str	r3, [sp, #4]
 8001a10:	f107 030e 	add.w	r3, r7, #14
 8001a14:	9300      	str	r3, [sp, #0]
 8001a16:	2301      	movs	r3, #1
 8001a18:	22f5      	movs	r2, #245	; 0xf5
 8001a1a:	21ec      	movs	r1, #236	; 0xec
 8001a1c:	4824      	ldr	r0, [pc, #144]	; (8001ab0 <BME280_Config+0x14c>)
 8001a1e:	f003 fd41 	bl	80054a4 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8001a22:	7bba      	ldrb	r2, [r7, #14]
 8001a24:	7bfb      	ldrb	r3, [r7, #15]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d002      	beq.n	8001a30 <BME280_Config+0xcc>
	{
		return -1;
 8001a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2e:	e03a      	b.n	8001aa6 <BME280_Config+0x142>
	}


	// write the pressure and temp oversampling along with mode to 0xF4
	datatowrite = (osrs_t <<5) |(osrs_p << 2) | mode;
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	015b      	lsls	r3, r3, #5
 8001a34:	b25a      	sxtb	r2, r3
 8001a36:	79bb      	ldrb	r3, [r7, #6]
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	b25b      	sxtb	r3, r3
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	b25a      	sxtb	r2, r3
 8001a40:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	b25b      	sxtb	r3, r3
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8001a4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a50:	9302      	str	r3, [sp, #8]
 8001a52:	2301      	movs	r3, #1
 8001a54:	9301      	str	r3, [sp, #4]
 8001a56:	f107 030f 	add.w	r3, r7, #15
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	22f4      	movs	r2, #244	; 0xf4
 8001a60:	21ec      	movs	r1, #236	; 0xec
 8001a62:	4813      	ldr	r0, [pc, #76]	; (8001ab0 <BME280_Config+0x14c>)
 8001a64:	f003 fc24 	bl	80052b0 <HAL_I2C_Mem_Write>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d002      	beq.n	8001a74 <BME280_Config+0x110>
	{
		return -1;
 8001a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a72:	e018      	b.n	8001aa6 <BME280_Config+0x142>
	}
	HAL_Delay (100);
 8001a74:	2064      	movs	r0, #100	; 0x64
 8001a76:	f001 fd1b 	bl	80034b0 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datacheck, 1, 1000);
 8001a7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a7e:	9302      	str	r3, [sp, #8]
 8001a80:	2301      	movs	r3, #1
 8001a82:	9301      	str	r3, [sp, #4]
 8001a84:	f107 030e 	add.w	r3, r7, #14
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	22f4      	movs	r2, #244	; 0xf4
 8001a8e:	21ec      	movs	r1, #236	; 0xec
 8001a90:	4807      	ldr	r0, [pc, #28]	; (8001ab0 <BME280_Config+0x14c>)
 8001a92:	f003 fd07 	bl	80054a4 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8001a96:	7bba      	ldrb	r2, [r7, #14]
 8001a98:	7bfb      	ldrb	r3, [r7, #15]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d002      	beq.n	8001aa4 <BME280_Config+0x140>
	{
		return -1;
 8001a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa2:	e000      	b.n	8001aa6 <BME280_Config+0x142>
	}

	return 0;
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3714      	adds	r7, #20
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd90      	pop	{r4, r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	20000a1c 	.word	0x20000a1c

08001ab4 <BMEReadRaw>:


int BMEReadRaw(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b086      	sub	sp, #24
 8001ab8:	af04      	add	r7, sp, #16
	uint8_t RawData[8];

	// Check the chip ID before reading
	HAL_I2C_Mem_Read(&hi2c1, BME280_ADDRESS, ID_REG, 1, &chipID, 1, 1000);
 8001aba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001abe:	9302      	str	r3, [sp, #8]
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	9301      	str	r3, [sp, #4]
 8001ac4:	4b1e      	ldr	r3, [pc, #120]	; (8001b40 <BMEReadRaw+0x8c>)
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	2301      	movs	r3, #1
 8001aca:	22d0      	movs	r2, #208	; 0xd0
 8001acc:	21ec      	movs	r1, #236	; 0xec
 8001ace:	481d      	ldr	r0, [pc, #116]	; (8001b44 <BMEReadRaw+0x90>)
 8001ad0:	f003 fce8 	bl	80054a4 <HAL_I2C_Mem_Read>

	if (chipID == 0x58) // original es 0x60
 8001ad4:	4b1a      	ldr	r3, [pc, #104]	; (8001b40 <BMEReadRaw+0x8c>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b58      	cmp	r3, #88	; 0x58
 8001ada:	d12a      	bne.n	8001b32 <BMEReadRaw+0x7e>
	{
		// Read the Registers 0xF7 to 0xFE
		HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, PRESS_MSB_REG, 1, RawData, 8, HAL_MAX_DELAY);
 8001adc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae0:	9302      	str	r3, [sp, #8]
 8001ae2:	2308      	movs	r3, #8
 8001ae4:	9301      	str	r3, [sp, #4]
 8001ae6:	463b      	mov	r3, r7
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	2301      	movs	r3, #1
 8001aec:	22f7      	movs	r2, #247	; 0xf7
 8001aee:	21ec      	movs	r1, #236	; 0xec
 8001af0:	4814      	ldr	r0, [pc, #80]	; (8001b44 <BMEReadRaw+0x90>)
 8001af2:	f003 fcd7 	bl	80054a4 <HAL_I2C_Mem_Read>

		/* Calculate the Raw data for the parameters
		 * Here the Pressure and Temperature are in 20 bit format and humidity in 16 bit format
		 */
		pRaw = (RawData[0]<<12)|(RawData[1]<<4)|(RawData[2]>>4);
 8001af6:	783b      	ldrb	r3, [r7, #0]
 8001af8:	031a      	lsls	r2, r3, #12
 8001afa:	787b      	ldrb	r3, [r7, #1]
 8001afc:	011b      	lsls	r3, r3, #4
 8001afe:	4313      	orrs	r3, r2
 8001b00:	78ba      	ldrb	r2, [r7, #2]
 8001b02:	0912      	lsrs	r2, r2, #4
 8001b04:	b2d2      	uxtb	r2, r2
 8001b06:	4313      	orrs	r3, r2
 8001b08:	4a0f      	ldr	r2, [pc, #60]	; (8001b48 <BMEReadRaw+0x94>)
 8001b0a:	6013      	str	r3, [r2, #0]
		tRaw = (RawData[3]<<12)|(RawData[4]<<4)|(RawData[5]>>4);
 8001b0c:	78fb      	ldrb	r3, [r7, #3]
 8001b0e:	031a      	lsls	r2, r3, #12
 8001b10:	793b      	ldrb	r3, [r7, #4]
 8001b12:	011b      	lsls	r3, r3, #4
 8001b14:	4313      	orrs	r3, r2
 8001b16:	797a      	ldrb	r2, [r7, #5]
 8001b18:	0912      	lsrs	r2, r2, #4
 8001b1a:	b2d2      	uxtb	r2, r2
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	4a0b      	ldr	r2, [pc, #44]	; (8001b4c <BMEReadRaw+0x98>)
 8001b20:	6013      	str	r3, [r2, #0]
		hRaw = (RawData[6]<<8)|(RawData[7]);
 8001b22:	79bb      	ldrb	r3, [r7, #6]
 8001b24:	021b      	lsls	r3, r3, #8
 8001b26:	79fa      	ldrb	r2, [r7, #7]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	4a09      	ldr	r2, [pc, #36]	; (8001b50 <BMEReadRaw+0x9c>)
 8001b2c:	6013      	str	r3, [r2, #0]

		return 0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	e001      	b.n	8001b36 <BMEReadRaw+0x82>
	}

	else return -1;
 8001b32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	2000029a 	.word	0x2000029a
 8001b44:	20000a1c 	.word	0x20000a1c
 8001b48:	200002a0 	.word	0x200002a0
 8001b4c:	2000029c 	.word	0x2000029c
 8001b50:	200002a4 	.word	0x200002a4

08001b54 <BMP280_compensate_T_int32>:

// Returns temperature in DegC, resolution is 0.01 DegC. Output value of 5123 equals 51.23 DegC.
// t_fine carries fine temperature as global value
//BMP280_S32_t t_fine;
BMP280_S32_t BMP280_compensate_T_int32(BMP280_S32_t adc_T)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b087      	sub	sp, #28
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
	BMP280_S32_t var1, var2, T;
	var1 = ((((adc_T>>3) - ((BMP280_S32_t)dig_T1<<1))) * ((BMP280_S32_t)dig_T2)) >> 11;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	10da      	asrs	r2, r3, #3
 8001b60:	4b19      	ldr	r3, [pc, #100]	; (8001bc8 <BMP280_compensate_T_int32+0x74>)
 8001b62:	881b      	ldrh	r3, [r3, #0]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	4a18      	ldr	r2, [pc, #96]	; (8001bcc <BMP280_compensate_T_int32+0x78>)
 8001b6a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001b6e:	fb02 f303 	mul.w	r3, r2, r3
 8001b72:	12db      	asrs	r3, r3, #11
 8001b74:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((BMP280_S32_t)dig_T1)) * ((adc_T>>4) - ((BMP280_S32_t)dig_T1))) >> 12) * ((BMP280_S32_t)dig_T3)) >> 14;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	111b      	asrs	r3, r3, #4
 8001b7a:	4a13      	ldr	r2, [pc, #76]	; (8001bc8 <BMP280_compensate_T_int32+0x74>)
 8001b7c:	8812      	ldrh	r2, [r2, #0]
 8001b7e:	1a9b      	subs	r3, r3, r2
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	1112      	asrs	r2, r2, #4
 8001b84:	4910      	ldr	r1, [pc, #64]	; (8001bc8 <BMP280_compensate_T_int32+0x74>)
 8001b86:	8809      	ldrh	r1, [r1, #0]
 8001b88:	1a52      	subs	r2, r2, r1
 8001b8a:	fb02 f303 	mul.w	r3, r2, r3
 8001b8e:	131b      	asrs	r3, r3, #12
 8001b90:	4a0f      	ldr	r2, [pc, #60]	; (8001bd0 <BMP280_compensate_T_int32+0x7c>)
 8001b92:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001b96:	fb02 f303 	mul.w	r3, r2, r3
 8001b9a:	139b      	asrs	r3, r3, #14
 8001b9c:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 8001b9e:	697a      	ldr	r2, [r7, #20]
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	4a0b      	ldr	r2, [pc, #44]	; (8001bd4 <BMP280_compensate_T_int32+0x80>)
 8001ba6:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 8001ba8:	4b0a      	ldr	r3, [pc, #40]	; (8001bd4 <BMP280_compensate_T_int32+0x80>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	4613      	mov	r3, r2
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	4413      	add	r3, r2
 8001bb2:	3380      	adds	r3, #128	; 0x80
 8001bb4:	121b      	asrs	r3, r3, #8
 8001bb6:	60fb      	str	r3, [r7, #12]
	return T;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	371c      	adds	r7, #28
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	200002a8 	.word	0x200002a8
 8001bcc:	200002ac 	.word	0x200002ac
 8001bd0:	200002ae 	.word	0x200002ae
 8001bd4:	200002c0 	.word	0x200002c0

08001bd8 <BMP280_compensate_P_int64>:
}

// Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
// Output value of 24674867 represents 24674867/256 = 96386.2 Pa = 963.862 hPa
BMP280_U32_t BMP280_compensate_P_int64(BMP280_S32_t adc_P)
{
 8001bd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bdc:	b0ca      	sub	sp, #296	; 0x128
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	BMP280_S64_t var1, var2, p;
	var1 = ((BMP280_S64_t)t_fine) - 128000;
 8001be4:	4baf      	ldr	r3, [pc, #700]	; (8001ea4 <BMP280_compensate_P_int64+0x2cc>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	17da      	asrs	r2, r3, #31
 8001bea:	461c      	mov	r4, r3
 8001bec:	4615      	mov	r5, r2
 8001bee:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 8001bf2:	f145 3bff 	adc.w	fp, r5, #4294967295
 8001bf6:	e9c7 ab48 	strd	sl, fp, [r7, #288]	; 0x120
	var2 = var1 * var1 * (BMP280_S64_t)dig_P6;
 8001bfa:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001bfe:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001c02:	fb03 f102 	mul.w	r1, r3, r2
 8001c06:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001c0a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001c0e:	fb02 f303 	mul.w	r3, r2, r3
 8001c12:	18ca      	adds	r2, r1, r3
 8001c14:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001c18:	fba3 8903 	umull	r8, r9, r3, r3
 8001c1c:	eb02 0309 	add.w	r3, r2, r9
 8001c20:	4699      	mov	r9, r3
 8001c22:	4ba1      	ldr	r3, [pc, #644]	; (8001ea8 <BMP280_compensate_P_int64+0x2d0>)
 8001c24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c28:	b21b      	sxth	r3, r3
 8001c2a:	17da      	asrs	r2, r3, #31
 8001c2c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001c30:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001c34:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8001c38:	4603      	mov	r3, r0
 8001c3a:	fb03 f209 	mul.w	r2, r3, r9
 8001c3e:	460b      	mov	r3, r1
 8001c40:	fb08 f303 	mul.w	r3, r8, r3
 8001c44:	4413      	add	r3, r2
 8001c46:	4602      	mov	r2, r0
 8001c48:	fba8 1202 	umull	r1, r2, r8, r2
 8001c4c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001c50:	460a      	mov	r2, r1
 8001c52:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 8001c56:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001c5a:	4413      	add	r3, r2
 8001c5c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001c60:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8001c64:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
 8001c68:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + ((var1*(BMP280_S64_t)dig_P5)<<17);
 8001c6c:	4b8f      	ldr	r3, [pc, #572]	; (8001eac <BMP280_compensate_P_int64+0x2d4>)
 8001c6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c72:	b21b      	sxth	r3, r3
 8001c74:	17da      	asrs	r2, r3, #31
 8001c76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001c7a:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8001c7e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001c82:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 8001c86:	462a      	mov	r2, r5
 8001c88:	fb02 f203 	mul.w	r2, r2, r3
 8001c8c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001c90:	4621      	mov	r1, r4
 8001c92:	fb01 f303 	mul.w	r3, r1, r3
 8001c96:	441a      	add	r2, r3
 8001c98:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001c9c:	4621      	mov	r1, r4
 8001c9e:	fba3 1301 	umull	r1, r3, r3, r1
 8001ca2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001cac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001cb0:	18d3      	adds	r3, r2, r3
 8001cb2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001cb6:	f04f 0000 	mov.w	r0, #0
 8001cba:	f04f 0100 	mov.w	r1, #0
 8001cbe:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001cc2:	462b      	mov	r3, r5
 8001cc4:	0459      	lsls	r1, r3, #17
 8001cc6:	4623      	mov	r3, r4
 8001cc8:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001ccc:	4623      	mov	r3, r4
 8001cce:	0458      	lsls	r0, r3, #17
 8001cd0:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001cd4:	1814      	adds	r4, r2, r0
 8001cd6:	643c      	str	r4, [r7, #64]	; 0x40
 8001cd8:	414b      	adcs	r3, r1
 8001cda:	647b      	str	r3, [r7, #68]	; 0x44
 8001cdc:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001ce0:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + (((BMP280_S64_t)dig_P4)<<35);
 8001ce4:	4b72      	ldr	r3, [pc, #456]	; (8001eb0 <BMP280_compensate_P_int64+0x2d8>)
 8001ce6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cea:	b21b      	sxth	r3, r3
 8001cec:	17da      	asrs	r2, r3, #31
 8001cee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001cf2:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001cf6:	f04f 0000 	mov.w	r0, #0
 8001cfa:	f04f 0100 	mov.w	r1, #0
 8001cfe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001d02:	00d9      	lsls	r1, r3, #3
 8001d04:	2000      	movs	r0, #0
 8001d06:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001d0a:	1814      	adds	r4, r2, r0
 8001d0c:	63bc      	str	r4, [r7, #56]	; 0x38
 8001d0e:	414b      	adcs	r3, r1
 8001d10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d12:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8001d16:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var1 = ((var1 * var1 * (BMP280_S64_t)dig_P3)>>8) + ((var1 * (BMP280_S64_t)dig_P2)<<12);
 8001d1a:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001d1e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001d22:	fb03 f102 	mul.w	r1, r3, r2
 8001d26:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001d2a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001d2e:	fb02 f303 	mul.w	r3, r2, r3
 8001d32:	18ca      	adds	r2, r1, r3
 8001d34:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001d38:	fba3 1303 	umull	r1, r3, r3, r3
 8001d3c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001d40:	460b      	mov	r3, r1
 8001d42:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8001d46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001d4a:	18d3      	adds	r3, r2, r3
 8001d4c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001d50:	4b58      	ldr	r3, [pc, #352]	; (8001eb4 <BMP280_compensate_P_int64+0x2dc>)
 8001d52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d56:	b21b      	sxth	r3, r3
 8001d58:	17da      	asrs	r2, r3, #31
 8001d5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001d5e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001d62:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 8001d66:	462b      	mov	r3, r5
 8001d68:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001d6c:	4642      	mov	r2, r8
 8001d6e:	fb02 f203 	mul.w	r2, r2, r3
 8001d72:	464b      	mov	r3, r9
 8001d74:	4621      	mov	r1, r4
 8001d76:	fb01 f303 	mul.w	r3, r1, r3
 8001d7a:	4413      	add	r3, r2
 8001d7c:	4622      	mov	r2, r4
 8001d7e:	4641      	mov	r1, r8
 8001d80:	fba2 1201 	umull	r1, r2, r2, r1
 8001d84:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8001d88:	460a      	mov	r2, r1
 8001d8a:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8001d8e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001d92:	4413      	add	r3, r2
 8001d94:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001d98:	f04f 0000 	mov.w	r0, #0
 8001d9c:	f04f 0100 	mov.w	r1, #0
 8001da0:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8001da4:	4623      	mov	r3, r4
 8001da6:	0a18      	lsrs	r0, r3, #8
 8001da8:	462b      	mov	r3, r5
 8001daa:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001dae:	462b      	mov	r3, r5
 8001db0:	1219      	asrs	r1, r3, #8
 8001db2:	4b41      	ldr	r3, [pc, #260]	; (8001eb8 <BMP280_compensate_P_int64+0x2e0>)
 8001db4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001db8:	b21b      	sxth	r3, r3
 8001dba:	17da      	asrs	r2, r3, #31
 8001dbc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001dc0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001dc4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001dc8:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8001dcc:	464a      	mov	r2, r9
 8001dce:	fb02 f203 	mul.w	r2, r2, r3
 8001dd2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001dd6:	4644      	mov	r4, r8
 8001dd8:	fb04 f303 	mul.w	r3, r4, r3
 8001ddc:	441a      	add	r2, r3
 8001dde:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001de2:	4644      	mov	r4, r8
 8001de4:	fba3 4304 	umull	r4, r3, r3, r4
 8001de8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001dec:	4623      	mov	r3, r4
 8001dee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001df2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001df6:	18d3      	adds	r3, r2, r3
 8001df8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001dfc:	f04f 0200 	mov.w	r2, #0
 8001e00:	f04f 0300 	mov.w	r3, #0
 8001e04:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8001e08:	464c      	mov	r4, r9
 8001e0a:	0323      	lsls	r3, r4, #12
 8001e0c:	4644      	mov	r4, r8
 8001e0e:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001e12:	4644      	mov	r4, r8
 8001e14:	0322      	lsls	r2, r4, #12
 8001e16:	1884      	adds	r4, r0, r2
 8001e18:	633c      	str	r4, [r7, #48]	; 0x30
 8001e1a:	eb41 0303 	adc.w	r3, r1, r3
 8001e1e:	637b      	str	r3, [r7, #52]	; 0x34
 8001e20:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8001e24:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = (((((BMP280_S64_t)1)<<47)+var1))*((BMP280_S64_t)dig_P1)>>33;
 8001e28:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001e2c:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8001e30:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 8001e34:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8001e38:	4b20      	ldr	r3, [pc, #128]	; (8001ebc <BMP280_compensate_P_int64+0x2e4>)
 8001e3a:	881b      	ldrh	r3, [r3, #0]
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001e44:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001e48:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001e4c:	462b      	mov	r3, r5
 8001e4e:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8001e52:	4642      	mov	r2, r8
 8001e54:	fb02 f203 	mul.w	r2, r2, r3
 8001e58:	464b      	mov	r3, r9
 8001e5a:	4621      	mov	r1, r4
 8001e5c:	fb01 f303 	mul.w	r3, r1, r3
 8001e60:	4413      	add	r3, r2
 8001e62:	4622      	mov	r2, r4
 8001e64:	4641      	mov	r1, r8
 8001e66:	fba2 1201 	umull	r1, r2, r2, r1
 8001e6a:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8001e6e:	460a      	mov	r2, r1
 8001e70:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8001e74:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8001e78:	4413      	add	r3, r2
 8001e7a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001e7e:	f04f 0200 	mov.w	r2, #0
 8001e82:	f04f 0300 	mov.w	r3, #0
 8001e86:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8001e8a:	4629      	mov	r1, r5
 8001e8c:	104a      	asrs	r2, r1, #1
 8001e8e:	4629      	mov	r1, r5
 8001e90:	17cb      	asrs	r3, r1, #31
 8001e92:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	if (var1 == 0)
 8001e96:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	d110      	bne.n	8001ec0 <BMP280_compensate_P_int64+0x2e8>
		return 0; // avoid exception caused by division by zero
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	e154      	b.n	800214c <BMP280_compensate_P_int64+0x574>
 8001ea2:	bf00      	nop
 8001ea4:	200002c0 	.word	0x200002c0
 8001ea8:	200002b8 	.word	0x200002b8
 8001eac:	200002b6 	.word	0x200002b6
 8001eb0:	200002b4 	.word	0x200002b4
 8001eb4:	200002b2 	.word	0x200002b2
 8001eb8:	200002b0 	.word	0x200002b0
 8001ebc:	200002aa 	.word	0x200002aa

	p = 1048576-adc_P;
 8001ec0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001ec4:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001ec8:	17da      	asrs	r2, r3, #31
 8001eca:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ecc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001ece:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001ed2:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	p = (((p<<31)-var2)*3125)/var1;
 8001ed6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001eda:	105b      	asrs	r3, r3, #1
 8001edc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001ee0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001ee4:	07db      	lsls	r3, r3, #31
 8001ee6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001eea:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001eee:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8001ef2:	4621      	mov	r1, r4
 8001ef4:	1a89      	subs	r1, r1, r2
 8001ef6:	67b9      	str	r1, [r7, #120]	; 0x78
 8001ef8:	4629      	mov	r1, r5
 8001efa:	eb61 0303 	sbc.w	r3, r1, r3
 8001efe:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001f00:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001f04:	4622      	mov	r2, r4
 8001f06:	462b      	mov	r3, r5
 8001f08:	1891      	adds	r1, r2, r2
 8001f0a:	6239      	str	r1, [r7, #32]
 8001f0c:	415b      	adcs	r3, r3
 8001f0e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f10:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f14:	4621      	mov	r1, r4
 8001f16:	1851      	adds	r1, r2, r1
 8001f18:	61b9      	str	r1, [r7, #24]
 8001f1a:	4629      	mov	r1, r5
 8001f1c:	414b      	adcs	r3, r1
 8001f1e:	61fb      	str	r3, [r7, #28]
 8001f20:	f04f 0200 	mov.w	r2, #0
 8001f24:	f04f 0300 	mov.w	r3, #0
 8001f28:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001f2c:	4649      	mov	r1, r9
 8001f2e:	018b      	lsls	r3, r1, #6
 8001f30:	4641      	mov	r1, r8
 8001f32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f36:	4641      	mov	r1, r8
 8001f38:	018a      	lsls	r2, r1, #6
 8001f3a:	4641      	mov	r1, r8
 8001f3c:	1889      	adds	r1, r1, r2
 8001f3e:	6139      	str	r1, [r7, #16]
 8001f40:	4649      	mov	r1, r9
 8001f42:	eb43 0101 	adc.w	r1, r3, r1
 8001f46:	6179      	str	r1, [r7, #20]
 8001f48:	f04f 0200 	mov.w	r2, #0
 8001f4c:	f04f 0300 	mov.w	r3, #0
 8001f50:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001f54:	4649      	mov	r1, r9
 8001f56:	008b      	lsls	r3, r1, #2
 8001f58:	4641      	mov	r1, r8
 8001f5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001f5e:	4641      	mov	r1, r8
 8001f60:	008a      	lsls	r2, r1, #2
 8001f62:	4610      	mov	r0, r2
 8001f64:	4619      	mov	r1, r3
 8001f66:	4603      	mov	r3, r0
 8001f68:	4622      	mov	r2, r4
 8001f6a:	189b      	adds	r3, r3, r2
 8001f6c:	60bb      	str	r3, [r7, #8]
 8001f6e:	460b      	mov	r3, r1
 8001f70:	462a      	mov	r2, r5
 8001f72:	eb42 0303 	adc.w	r3, r2, r3
 8001f76:	60fb      	str	r3, [r7, #12]
 8001f78:	f04f 0200 	mov.w	r2, #0
 8001f7c:	f04f 0300 	mov.w	r3, #0
 8001f80:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001f84:	4649      	mov	r1, r9
 8001f86:	008b      	lsls	r3, r1, #2
 8001f88:	4641      	mov	r1, r8
 8001f8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001f8e:	4641      	mov	r1, r8
 8001f90:	008a      	lsls	r2, r1, #2
 8001f92:	4610      	mov	r0, r2
 8001f94:	4619      	mov	r1, r3
 8001f96:	4603      	mov	r3, r0
 8001f98:	4622      	mov	r2, r4
 8001f9a:	189b      	adds	r3, r3, r2
 8001f9c:	673b      	str	r3, [r7, #112]	; 0x70
 8001f9e:	462b      	mov	r3, r5
 8001fa0:	460a      	mov	r2, r1
 8001fa2:	eb42 0303 	adc.w	r3, r2, r3
 8001fa6:	677b      	str	r3, [r7, #116]	; 0x74
 8001fa8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001fac:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001fb0:	f7fe fe52 	bl	8000c58 <__aeabi_ldivmod>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	var1 = (((BMP280_S64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8001fbc:	4b66      	ldr	r3, [pc, #408]	; (8002158 <BMP280_compensate_P_int64+0x580>)
 8001fbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fc2:	b21b      	sxth	r3, r3
 8001fc4:	17da      	asrs	r2, r3, #31
 8001fc6:	66bb      	str	r3, [r7, #104]	; 0x68
 8001fc8:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001fca:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001fce:	f04f 0000 	mov.w	r0, #0
 8001fd2:	f04f 0100 	mov.w	r1, #0
 8001fd6:	0b50      	lsrs	r0, r2, #13
 8001fd8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001fdc:	1359      	asrs	r1, r3, #13
 8001fde:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8001fe2:	462b      	mov	r3, r5
 8001fe4:	fb00 f203 	mul.w	r2, r0, r3
 8001fe8:	4623      	mov	r3, r4
 8001fea:	fb03 f301 	mul.w	r3, r3, r1
 8001fee:	4413      	add	r3, r2
 8001ff0:	4622      	mov	r2, r4
 8001ff2:	fba2 1200 	umull	r1, r2, r2, r0
 8001ff6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001ffa:	460a      	mov	r2, r1
 8001ffc:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8002000:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8002004:	4413      	add	r3, r2
 8002006:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800200a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 800200e:	f04f 0000 	mov.w	r0, #0
 8002012:	f04f 0100 	mov.w	r1, #0
 8002016:	0b50      	lsrs	r0, r2, #13
 8002018:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800201c:	1359      	asrs	r1, r3, #13
 800201e:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8002022:	462b      	mov	r3, r5
 8002024:	fb00 f203 	mul.w	r2, r0, r3
 8002028:	4623      	mov	r3, r4
 800202a:	fb03 f301 	mul.w	r3, r3, r1
 800202e:	4413      	add	r3, r2
 8002030:	4622      	mov	r2, r4
 8002032:	fba2 1200 	umull	r1, r2, r2, r0
 8002036:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800203a:	460a      	mov	r2, r1
 800203c:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8002040:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8002044:	4413      	add	r3, r2
 8002046:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800204a:	f04f 0200 	mov.w	r2, #0
 800204e:	f04f 0300 	mov.w	r3, #0
 8002052:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8002056:	4621      	mov	r1, r4
 8002058:	0e4a      	lsrs	r2, r1, #25
 800205a:	4629      	mov	r1, r5
 800205c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8002060:	4629      	mov	r1, r5
 8002062:	164b      	asrs	r3, r1, #25
 8002064:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = (((BMP280_S64_t)dig_P8) * p) >> 19;
 8002068:	4b3c      	ldr	r3, [pc, #240]	; (800215c <BMP280_compensate_P_int64+0x584>)
 800206a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800206e:	b21b      	sxth	r3, r3
 8002070:	17da      	asrs	r2, r3, #31
 8002072:	663b      	str	r3, [r7, #96]	; 0x60
 8002074:	667a      	str	r2, [r7, #100]	; 0x64
 8002076:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800207a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800207e:	462a      	mov	r2, r5
 8002080:	fb02 f203 	mul.w	r2, r2, r3
 8002084:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002088:	4621      	mov	r1, r4
 800208a:	fb01 f303 	mul.w	r3, r1, r3
 800208e:	4413      	add	r3, r2
 8002090:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002094:	4621      	mov	r1, r4
 8002096:	fba2 1201 	umull	r1, r2, r2, r1
 800209a:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 800209e:	460a      	mov	r2, r1
 80020a0:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 80020a4:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80020a8:	4413      	add	r3, r2
 80020aa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	f04f 0300 	mov.w	r3, #0
 80020b6:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 80020ba:	4621      	mov	r1, r4
 80020bc:	0cca      	lsrs	r2, r1, #19
 80020be:	4629      	mov	r1, r5
 80020c0:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80020c4:	4629      	mov	r1, r5
 80020c6:	14cb      	asrs	r3, r1, #19
 80020c8:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	p = ((p + var1 + var2) >> 8) + (((BMP280_S64_t)dig_P7)<<4);
 80020cc:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 80020d0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80020d4:	1884      	adds	r4, r0, r2
 80020d6:	65bc      	str	r4, [r7, #88]	; 0x58
 80020d8:	eb41 0303 	adc.w	r3, r1, r3
 80020dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80020de:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80020e2:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 80020e6:	4621      	mov	r1, r4
 80020e8:	1889      	adds	r1, r1, r2
 80020ea:	6539      	str	r1, [r7, #80]	; 0x50
 80020ec:	4629      	mov	r1, r5
 80020ee:	eb43 0101 	adc.w	r1, r3, r1
 80020f2:	6579      	str	r1, [r7, #84]	; 0x54
 80020f4:	f04f 0000 	mov.w	r0, #0
 80020f8:	f04f 0100 	mov.w	r1, #0
 80020fc:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8002100:	4623      	mov	r3, r4
 8002102:	0a18      	lsrs	r0, r3, #8
 8002104:	462b      	mov	r3, r5
 8002106:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800210a:	462b      	mov	r3, r5
 800210c:	1219      	asrs	r1, r3, #8
 800210e:	4b14      	ldr	r3, [pc, #80]	; (8002160 <BMP280_compensate_P_int64+0x588>)
 8002110:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002114:	b21b      	sxth	r3, r3
 8002116:	17da      	asrs	r2, r3, #31
 8002118:	64bb      	str	r3, [r7, #72]	; 0x48
 800211a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800211c:	f04f 0200 	mov.w	r2, #0
 8002120:	f04f 0300 	mov.w	r3, #0
 8002124:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 8002128:	464c      	mov	r4, r9
 800212a:	0123      	lsls	r3, r4, #4
 800212c:	4644      	mov	r4, r8
 800212e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8002132:	4644      	mov	r4, r8
 8002134:	0122      	lsls	r2, r4, #4
 8002136:	1884      	adds	r4, r0, r2
 8002138:	603c      	str	r4, [r7, #0]
 800213a:	eb41 0303 	adc.w	r3, r1, r3
 800213e:	607b      	str	r3, [r7, #4]
 8002140:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002144:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110

	return (BMP280_U32_t)p;
 8002148:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 800214c:	4618      	mov	r0, r3
 800214e:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8002152:	46bd      	mov	sp, r7
 8002154:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002158:	200002be 	.word	0x200002be
 800215c:	200002bc 	.word	0x200002bc
 8002160:	200002ba 	.word	0x200002ba

08002164 <BME280_Measure>:

/* measure the temp, pressure and humidity
 * the values will be stored in the parameters passed to the function
 */
void BME280_Measure(float* Temperature, float* Pressure)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
	if (BMEReadRaw() == 0)
 800216e:	f7ff fca1 	bl	8001ab4 <BMEReadRaw>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d142      	bne.n	80021fe <BME280_Measure+0x9a>
	{
		  if (tRaw == 0x800000) *Temperature = 0; // value in case temp measurement was disabled
 8002178:	4b25      	ldr	r3, [pc, #148]	; (8002210 <BME280_Measure+0xac>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002180:	d104      	bne.n	800218c <BME280_Measure+0x28>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f04f 0200 	mov.w	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	e016      	b.n	80021ba <BME280_Measure+0x56>
		  else
		  {
			  //Temperature = (BME280_compensate_T_int32 (tRaw))/100.0;  // as per datasheet, the temp is x100
			  *Temperature = (BMP280_compensate_T_int32 (tRaw))/100.0;  // as per datasheet, the temp is x100
 800218c:	4b20      	ldr	r3, [pc, #128]	; (8002210 <BME280_Measure+0xac>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4618      	mov	r0, r3
 8002192:	f7ff fcdf 	bl	8001b54 <BMP280_compensate_T_int32>
 8002196:	4603      	mov	r3, r0
 8002198:	4618      	mov	r0, r3
 800219a:	f7fe f9cb 	bl	8000534 <__aeabi_i2d>
 800219e:	f04f 0200 	mov.w	r2, #0
 80021a2:	4b1c      	ldr	r3, [pc, #112]	; (8002214 <BME280_Measure+0xb0>)
 80021a4:	f7fe fb5a 	bl	800085c <__aeabi_ddiv>
 80021a8:	4602      	mov	r2, r0
 80021aa:	460b      	mov	r3, r1
 80021ac:	4610      	mov	r0, r2
 80021ae:	4619      	mov	r1, r3
 80021b0:	f7fe fd02 	bl	8000bb8 <__aeabi_d2f>
 80021b4:	4602      	mov	r2, r0
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	601a      	str	r2, [r3, #0]
		  }

		  if (pRaw == 0x800000) *Pressure = 0; // value in case temp measurement was disabled
 80021ba:	4b17      	ldr	r3, [pc, #92]	; (8002218 <BME280_Measure+0xb4>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80021c2:	d104      	bne.n	80021ce <BME280_Measure+0x6a>
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	f04f 0200 	mov.w	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
	// if the device is detached
	else
	{
		Temperature = Pressure = 0;
	}
}
 80021cc:	e01b      	b.n	8002206 <BME280_Measure+0xa2>
			  *Pressure = (BMP280_compensate_P_int64 (pRaw))/256.0;  // as per datasheet, the pressure is x256
 80021ce:	4b12      	ldr	r3, [pc, #72]	; (8002218 <BME280_Measure+0xb4>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff fd00 	bl	8001bd8 <BMP280_compensate_P_int64>
 80021d8:	4603      	mov	r3, r0
 80021da:	4618      	mov	r0, r3
 80021dc:	f7fe f99a 	bl	8000514 <__aeabi_ui2d>
 80021e0:	f04f 0200 	mov.w	r2, #0
 80021e4:	4b0d      	ldr	r3, [pc, #52]	; (800221c <BME280_Measure+0xb8>)
 80021e6:	f7fe fb39 	bl	800085c <__aeabi_ddiv>
 80021ea:	4602      	mov	r2, r0
 80021ec:	460b      	mov	r3, r1
 80021ee:	4610      	mov	r0, r2
 80021f0:	4619      	mov	r1, r3
 80021f2:	f7fe fce1 	bl	8000bb8 <__aeabi_d2f>
 80021f6:	4602      	mov	r2, r0
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	601a      	str	r2, [r3, #0]
}
 80021fc:	e003      	b.n	8002206 <BME280_Measure+0xa2>
		Temperature = Pressure = 0;
 80021fe:	2300      	movs	r3, #0
 8002200:	603b      	str	r3, [r7, #0]
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	607b      	str	r3, [r7, #4]
}
 8002206:	bf00      	nop
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	2000029c 	.word	0x2000029c
 8002214:	40590000 	.word	0x40590000
 8002218:	200002a0 	.word	0x200002a0
 800221c:	40700000 	.word	0x40700000

08002220 <CNY70_TIM_Callback>:
uint32_t flancosLeidosCNY70;
uint32_t rpmCNY70;
float windSpeed;

void CNY70_TIM_Callback(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
	rpmCNY70= flancosLeidosCNY70; //Guardo el valor de las rpm en el ultimo minuto
 8002224:	4b05      	ldr	r3, [pc, #20]	; (800223c <CNY70_TIM_Callback+0x1c>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a05      	ldr	r2, [pc, #20]	; (8002240 <CNY70_TIM_Callback+0x20>)
 800222a:	6013      	str	r3, [r2, #0]
	flancosLeidosCNY70= 0; //Reinicio el contador de flancos
 800222c:	4b03      	ldr	r3, [pc, #12]	; (800223c <CNY70_TIM_Callback+0x1c>)
 800222e:	2200      	movs	r2, #0
 8002230:	601a      	str	r2, [r3, #0]
}
 8002232:	bf00      	nop
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr
 800223c:	200002c4 	.word	0x200002c4
 8002240:	200002c8 	.word	0x200002c8

08002244 <CNY70_FlancosUp>:

void CNY70_FlancosUp(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
	flancosLeidosCNY70++; //Cuento cada revolucion del sensor
 8002248:	4b04      	ldr	r3, [pc, #16]	; (800225c <CNY70_FlancosUp+0x18>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	3301      	adds	r3, #1
 800224e:	4a03      	ldr	r2, [pc, #12]	; (800225c <CNY70_FlancosUp+0x18>)
 8002250:	6013      	str	r3, [r2, #0]
}
 8002252:	bf00      	nop
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	200002c4 	.word	0x200002c4

08002260 <CNY70_MedicionVelocidad>:

float CNY70_MedicionVelocidad(uint32_t rpm)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
	return ( PI * DIAMETRO_EJE * rpm ) * 3.6/60; //Velocidad en m/s
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f7fe f953 	bl	8000514 <__aeabi_ui2d>
 800226e:	a313      	add	r3, pc, #76	; (adr r3, 80022bc <CNY70_MedicionVelocidad+0x5c>)
 8002270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002274:	f7fe f9c8 	bl	8000608 <__aeabi_dmul>
 8002278:	4602      	mov	r2, r0
 800227a:	460b      	mov	r3, r1
 800227c:	4610      	mov	r0, r2
 800227e:	4619      	mov	r1, r3
 8002280:	a310      	add	r3, pc, #64	; (adr r3, 80022c4 <CNY70_MedicionVelocidad+0x64>)
 8002282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002286:	f7fe f9bf 	bl	8000608 <__aeabi_dmul>
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	4610      	mov	r0, r2
 8002290:	4619      	mov	r1, r3
 8002292:	f04f 0200 	mov.w	r2, #0
 8002296:	4b08      	ldr	r3, [pc, #32]	; (80022b8 <CNY70_MedicionVelocidad+0x58>)
 8002298:	f7fe fae0 	bl	800085c <__aeabi_ddiv>
 800229c:	4602      	mov	r2, r0
 800229e:	460b      	mov	r3, r1
 80022a0:	4610      	mov	r0, r2
 80022a2:	4619      	mov	r1, r3
 80022a4:	f7fe fc88 	bl	8000bb8 <__aeabi_d2f>
 80022a8:	4603      	mov	r3, r0
 80022aa:	ee07 3a90 	vmov	s15, r3
}
 80022ae:	eeb0 0a67 	vmov.f32	s0, s15
 80022b2:	3708      	adds	r7, #8
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	404e0000 	.word	0x404e0000
 80022bc:	74bc6a80 	.word	0x74bc6a80
 80022c0:	3fd41893 	.word	0x3fd41893
 80022c4:	cccccccd 	.word	0xcccccccd
 80022c8:	400ccccc 	.word	0x400ccccc

080022cc <MQ135_NivelContaminacion>:

	GasesDetectados[0]= SCA_CO2 * pow(Rs_R0, EXP_CO2); //Concentracion CO2
}

uint32_t MQ135_NivelContaminacion(uint32_t cuentas)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
	return cuentas * 100/4095;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2264      	movs	r2, #100	; 0x64
 80022d8:	fb03 f202 	mul.w	r2, r3, r2
 80022dc:	4b06      	ldr	r3, [pc, #24]	; (80022f8 <MQ135_NivelContaminacion+0x2c>)
 80022de:	fba3 1302 	umull	r1, r3, r3, r2
 80022e2:	1ad2      	subs	r2, r2, r3
 80022e4:	0852      	lsrs	r2, r2, #1
 80022e6:	4413      	add	r3, r2
 80022e8:	0adb      	lsrs	r3, r3, #11
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	00100101 	.word	0x00100101

080022fc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	4a07      	ldr	r2, [pc, #28]	; (8002328 <vApplicationGetIdleTaskMemory+0x2c>)
 800230c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	4a06      	ldr	r2, [pc, #24]	; (800232c <vApplicationGetIdleTaskMemory+0x30>)
 8002312:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2280      	movs	r2, #128	; 0x80
 8002318:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800231a:	bf00      	nop
 800231c:	3714      	adds	r7, #20
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	200002cc 	.word	0x200002cc
 800232c:	20000320 	.word	0x20000320

08002330 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	4a07      	ldr	r2, [pc, #28]	; (800235c <vApplicationGetTimerTaskMemory+0x2c>)
 8002340:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	4a06      	ldr	r2, [pc, #24]	; (8002360 <vApplicationGetTimerTaskMemory+0x30>)
 8002346:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800234e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002350:	bf00      	nop
 8002352:	3714      	adds	r7, #20
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr
 800235c:	20000520 	.word	0x20000520
 8002360:	20000574 	.word	0x20000574

08002364 <HAL_TIM_IC_CaptureCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
	CNY70_FlancosUp();
 800236c:	f7ff ff6a 	bl	8002244 <CNY70_FlancosUp>
}
 8002370:	bf00      	nop
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <Task_ReadSensors>:

void Task_ReadSensors(void *pvParam)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc1, &ConversionGasADC, 1);
 8002380:	2201      	movs	r2, #1
 8002382:	491b      	ldr	r1, [pc, #108]	; (80023f0 <Task_ReadSensors+0x78>)
 8002384:	481b      	ldr	r0, [pc, #108]	; (80023f4 <Task_ReadSensors+0x7c>)
 8002386:	f001 f8fb 	bl	8003580 <HAL_ADC_Start_DMA>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 800238a:	2108      	movs	r1, #8
 800238c:	481a      	ldr	r0, [pc, #104]	; (80023f8 <Task_ReadSensors+0x80>)
 800238e:	f004 fd31 	bl	8006df4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8002392:	481a      	ldr	r0, [pc, #104]	; (80023fc <Task_ReadSensors+0x84>)
 8002394:	f004 fc72 	bl	8006c7c <HAL_TIM_Base_Start_IT>

	while(1)
	{
		xSemaphoreTake(SEM_Mediciones, portMAX_DELAY);
 8002398:	4b19      	ldr	r3, [pc, #100]	; (8002400 <Task_ReadSensors+0x88>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f04f 31ff 	mov.w	r1, #4294967295
 80023a0:	4618      	mov	r0, r3
 80023a2:	f006 ffa7 	bl	80092f4 <xQueueSemaphoreTake>
		BME280_Measure(&MedicionesEstacion.Temperature, &MedicionesEstacion.Pressure);
 80023a6:	4917      	ldr	r1, [pc, #92]	; (8002404 <Task_ReadSensors+0x8c>)
 80023a8:	4817      	ldr	r0, [pc, #92]	; (8002408 <Task_ReadSensors+0x90>)
 80023aa:	f7ff fedb 	bl	8002164 <BME280_Measure>
		BH1750_ReadLight(&MedicionesEstacion.Light);
 80023ae:	4817      	ldr	r0, [pc, #92]	; (800240c <Task_ReadSensors+0x94>)
 80023b0:	f7ff f9e2 	bl	8001778 <BH1750_ReadLight>
		MedicionesEstacion.AirQuality= MQ135_NivelContaminacion(ConversionGasADC);
 80023b4:	4b0e      	ldr	r3, [pc, #56]	; (80023f0 <Task_ReadSensors+0x78>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7ff ff87 	bl	80022cc <MQ135_NivelContaminacion>
 80023be:	4603      	mov	r3, r0
 80023c0:	4a11      	ldr	r2, [pc, #68]	; (8002408 <Task_ReadSensors+0x90>)
 80023c2:	6113      	str	r3, [r2, #16]
		MedicionesEstacion.WindSpeed= CNY70_MedicionVelocidad(rpmCNY70);
 80023c4:	4b12      	ldr	r3, [pc, #72]	; (8002410 <Task_ReadSensors+0x98>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff ff49 	bl	8002260 <CNY70_MedicionVelocidad>
 80023ce:	eef0 7a40 	vmov.f32	s15, s0
 80023d2:	4b0d      	ldr	r3, [pc, #52]	; (8002408 <Task_ReadSensors+0x90>)
 80023d4:	edc3 7a05 	vstr	s15, [r3, #20]

		xSemaphoreGive(SEM_Mediciones);
 80023d8:	4b09      	ldr	r3, [pc, #36]	; (8002400 <Task_ReadSensors+0x88>)
 80023da:	6818      	ldr	r0, [r3, #0]
 80023dc:	2300      	movs	r3, #0
 80023de:	2200      	movs	r2, #0
 80023e0:	2100      	movs	r1, #0
 80023e2:	f006 fd0d 	bl	8008e00 <xQueueGenericSend>
		vTaskDelay(pdMS_TO_TICKS(1000));
 80023e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80023ea:	f007 fba9 	bl	8009b40 <vTaskDelay>
		xSemaphoreTake(SEM_Mediciones, portMAX_DELAY);
 80023ee:	e7d3      	b.n	8002398 <Task_ReadSensors+0x20>
 80023f0:	20000bc0 	.word	0x20000bc0
 80023f4:	20000974 	.word	0x20000974
 80023f8:	20000a70 	.word	0x20000a70
 80023fc:	20000ab8 	.word	0x20000ab8
 8002400:	20000b8c 	.word	0x20000b8c
 8002404:	20000b94 	.word	0x20000b94
 8002408:	20000b90 	.word	0x20000b90
 800240c:	20000b9c 	.word	0x20000b9c
 8002410:	200002c8 	.word	0x200002c8

08002414 <Task_SendDataToThingspeak>:
{

}

void Task_SendDataToThingspeak(void *pvParam)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
	//Esta tarea debe ejecutarse cada 15segs como maximo
	vTaskDelay(pdMS_TO_TICKS(5000)); //Evito que entre primero esta tarea
 800241c:	f241 3088 	movw	r0, #5000	; 0x1388
 8002420:	f007 fb8e 	bl	8009b40 <vTaskDelay>

	while(1)
	{
		xSemaphoreTake(SEM_Mediciones, portMAX_DELAY);
 8002424:	4b69      	ldr	r3, [pc, #420]	; (80025cc <Task_SendDataToThingspeak+0x1b8>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f04f 31ff 	mov.w	r1, #4294967295
 800242c:	4618      	mov	r0, r3
 800242e:	f006 ff61 	bl	80092f4 <xQueueSemaphoreTake>
		dataToSend[0]= round(MedicionesEstacion.Temperature * 100)/100;
 8002432:	4b67      	ldr	r3, [pc, #412]	; (80025d0 <Task_SendDataToThingspeak+0x1bc>)
 8002434:	edd3 7a00 	vldr	s15, [r3]
 8002438:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80025d4 <Task_SendDataToThingspeak+0x1c0>
 800243c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002440:	ee17 0a90 	vmov	r0, s15
 8002444:	f7fe f888 	bl	8000558 <__aeabi_f2d>
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	ec43 2b10 	vmov	d0, r2, r3
 8002450:	f00c f898 	bl	800e584 <round>
 8002454:	ec51 0b10 	vmov	r0, r1, d0
 8002458:	f04f 0200 	mov.w	r2, #0
 800245c:	4b5e      	ldr	r3, [pc, #376]	; (80025d8 <Task_SendDataToThingspeak+0x1c4>)
 800245e:	f7fe f9fd 	bl	800085c <__aeabi_ddiv>
 8002462:	4602      	mov	r2, r0
 8002464:	460b      	mov	r3, r1
 8002466:	4610      	mov	r0, r2
 8002468:	4619      	mov	r1, r3
 800246a:	f7fe fba5 	bl	8000bb8 <__aeabi_d2f>
 800246e:	4603      	mov	r3, r0
 8002470:	4a5a      	ldr	r2, [pc, #360]	; (80025dc <Task_SendDataToThingspeak+0x1c8>)
 8002472:	6013      	str	r3, [r2, #0]
		dataToSend[1]= round(MedicionesEstacion.Humidity * 100)/100;
 8002474:	4b56      	ldr	r3, [pc, #344]	; (80025d0 <Task_SendDataToThingspeak+0x1bc>)
 8002476:	edd3 7a02 	vldr	s15, [r3, #8]
 800247a:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80025d4 <Task_SendDataToThingspeak+0x1c0>
 800247e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002482:	ee17 0a90 	vmov	r0, s15
 8002486:	f7fe f867 	bl	8000558 <__aeabi_f2d>
 800248a:	4602      	mov	r2, r0
 800248c:	460b      	mov	r3, r1
 800248e:	ec43 2b10 	vmov	d0, r2, r3
 8002492:	f00c f877 	bl	800e584 <round>
 8002496:	ec51 0b10 	vmov	r0, r1, d0
 800249a:	f04f 0200 	mov.w	r2, #0
 800249e:	4b4e      	ldr	r3, [pc, #312]	; (80025d8 <Task_SendDataToThingspeak+0x1c4>)
 80024a0:	f7fe f9dc 	bl	800085c <__aeabi_ddiv>
 80024a4:	4602      	mov	r2, r0
 80024a6:	460b      	mov	r3, r1
 80024a8:	4610      	mov	r0, r2
 80024aa:	4619      	mov	r1, r3
 80024ac:	f7fe fb84 	bl	8000bb8 <__aeabi_d2f>
 80024b0:	4603      	mov	r3, r0
 80024b2:	4a4a      	ldr	r2, [pc, #296]	; (80025dc <Task_SendDataToThingspeak+0x1c8>)
 80024b4:	6053      	str	r3, [r2, #4]
		dataToSend[2]= round(MedicionesEstacion.Pressure * 100)/100;
 80024b6:	4b46      	ldr	r3, [pc, #280]	; (80025d0 <Task_SendDataToThingspeak+0x1bc>)
 80024b8:	edd3 7a01 	vldr	s15, [r3, #4]
 80024bc:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80025d4 <Task_SendDataToThingspeak+0x1c0>
 80024c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024c4:	ee17 0a90 	vmov	r0, s15
 80024c8:	f7fe f846 	bl	8000558 <__aeabi_f2d>
 80024cc:	4602      	mov	r2, r0
 80024ce:	460b      	mov	r3, r1
 80024d0:	ec43 2b10 	vmov	d0, r2, r3
 80024d4:	f00c f856 	bl	800e584 <round>
 80024d8:	ec51 0b10 	vmov	r0, r1, d0
 80024dc:	f04f 0200 	mov.w	r2, #0
 80024e0:	4b3d      	ldr	r3, [pc, #244]	; (80025d8 <Task_SendDataToThingspeak+0x1c4>)
 80024e2:	f7fe f9bb 	bl	800085c <__aeabi_ddiv>
 80024e6:	4602      	mov	r2, r0
 80024e8:	460b      	mov	r3, r1
 80024ea:	4610      	mov	r0, r2
 80024ec:	4619      	mov	r1, r3
 80024ee:	f7fe fb63 	bl	8000bb8 <__aeabi_d2f>
 80024f2:	4603      	mov	r3, r0
 80024f4:	4a39      	ldr	r2, [pc, #228]	; (80025dc <Task_SendDataToThingspeak+0x1c8>)
 80024f6:	6093      	str	r3, [r2, #8]
		dataToSend[3]= round(MedicionesEstacion.Light * 100)/100;
 80024f8:	4b35      	ldr	r3, [pc, #212]	; (80025d0 <Task_SendDataToThingspeak+0x1bc>)
 80024fa:	edd3 7a03 	vldr	s15, [r3, #12]
 80024fe:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80025d4 <Task_SendDataToThingspeak+0x1c0>
 8002502:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002506:	ee17 0a90 	vmov	r0, s15
 800250a:	f7fe f825 	bl	8000558 <__aeabi_f2d>
 800250e:	4602      	mov	r2, r0
 8002510:	460b      	mov	r3, r1
 8002512:	ec43 2b10 	vmov	d0, r2, r3
 8002516:	f00c f835 	bl	800e584 <round>
 800251a:	ec51 0b10 	vmov	r0, r1, d0
 800251e:	f04f 0200 	mov.w	r2, #0
 8002522:	4b2d      	ldr	r3, [pc, #180]	; (80025d8 <Task_SendDataToThingspeak+0x1c4>)
 8002524:	f7fe f99a 	bl	800085c <__aeabi_ddiv>
 8002528:	4602      	mov	r2, r0
 800252a:	460b      	mov	r3, r1
 800252c:	4610      	mov	r0, r2
 800252e:	4619      	mov	r1, r3
 8002530:	f7fe fb42 	bl	8000bb8 <__aeabi_d2f>
 8002534:	4603      	mov	r3, r0
 8002536:	4a29      	ldr	r2, [pc, #164]	; (80025dc <Task_SendDataToThingspeak+0x1c8>)
 8002538:	60d3      	str	r3, [r2, #12]
		dataToSend[4]= round(MedicionesEstacion.WindSpeed * 100)/100;
 800253a:	4b25      	ldr	r3, [pc, #148]	; (80025d0 <Task_SendDataToThingspeak+0x1bc>)
 800253c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002540:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80025d4 <Task_SendDataToThingspeak+0x1c0>
 8002544:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002548:	ee17 0a90 	vmov	r0, s15
 800254c:	f7fe f804 	bl	8000558 <__aeabi_f2d>
 8002550:	4602      	mov	r2, r0
 8002552:	460b      	mov	r3, r1
 8002554:	ec43 2b10 	vmov	d0, r2, r3
 8002558:	f00c f814 	bl	800e584 <round>
 800255c:	ec51 0b10 	vmov	r0, r1, d0
 8002560:	f04f 0200 	mov.w	r2, #0
 8002564:	4b1c      	ldr	r3, [pc, #112]	; (80025d8 <Task_SendDataToThingspeak+0x1c4>)
 8002566:	f7fe f979 	bl	800085c <__aeabi_ddiv>
 800256a:	4602      	mov	r2, r0
 800256c:	460b      	mov	r3, r1
 800256e:	4610      	mov	r0, r2
 8002570:	4619      	mov	r1, r3
 8002572:	f7fe fb21 	bl	8000bb8 <__aeabi_d2f>
 8002576:	4603      	mov	r3, r0
 8002578:	4a18      	ldr	r2, [pc, #96]	; (80025dc <Task_SendDataToThingspeak+0x1c8>)
 800257a:	6113      	str	r3, [r2, #16]
		dataToSend[5]= round(MedicionesEstacion.AirQuality * 100)/100;
 800257c:	4b14      	ldr	r3, [pc, #80]	; (80025d0 <Task_SendDataToThingspeak+0x1bc>)
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	2264      	movs	r2, #100	; 0x64
 8002582:	fb02 f303 	mul.w	r3, r2, r3
 8002586:	4618      	mov	r0, r3
 8002588:	f7fd ffc4 	bl	8000514 <__aeabi_ui2d>
 800258c:	f04f 0200 	mov.w	r2, #0
 8002590:	4b11      	ldr	r3, [pc, #68]	; (80025d8 <Task_SendDataToThingspeak+0x1c4>)
 8002592:	f7fe f963 	bl	800085c <__aeabi_ddiv>
 8002596:	4602      	mov	r2, r0
 8002598:	460b      	mov	r3, r1
 800259a:	4610      	mov	r0, r2
 800259c:	4619      	mov	r1, r3
 800259e:	f7fe fb0b 	bl	8000bb8 <__aeabi_d2f>
 80025a2:	4603      	mov	r3, r0
 80025a4:	4a0d      	ldr	r2, [pc, #52]	; (80025dc <Task_SendDataToThingspeak+0x1c8>)
 80025a6:	6153      	str	r3, [r2, #20]

		xSemaphoreGive(SEM_Mediciones);
 80025a8:	4b08      	ldr	r3, [pc, #32]	; (80025cc <Task_SendDataToThingspeak+0x1b8>)
 80025aa:	6818      	ldr	r0, [r3, #0]
 80025ac:	2300      	movs	r3, #0
 80025ae:	2200      	movs	r2, #0
 80025b0:	2100      	movs	r1, #0
 80025b2:	f006 fc25 	bl	8008e00 <xQueueGenericSend>
		ESP_Send_Multi("GZ88XIL7XS30EM51", CANT_PARAMETROS, dataToSend);
 80025b6:	4a09      	ldr	r2, [pc, #36]	; (80025dc <Task_SendDataToThingspeak+0x1c8>)
 80025b8:	2106      	movs	r1, #6
 80025ba:	4809      	ldr	r0, [pc, #36]	; (80025e0 <Task_SendDataToThingspeak+0x1cc>)
 80025bc:	f7fe fd98 	bl	80010f0 <ESP_Send_Multi>

		vTaskDelay(pdMS_TO_TICKS(THINGSPEAK_DELAY));
 80025c0:	f644 6020 	movw	r0, #20000	; 0x4e20
 80025c4:	f007 fabc 	bl	8009b40 <vTaskDelay>
		xSemaphoreTake(SEM_Mediciones, portMAX_DELAY);
 80025c8:	e72c      	b.n	8002424 <Task_SendDataToThingspeak+0x10>
 80025ca:	bf00      	nop
 80025cc:	20000b8c 	.word	0x20000b8c
 80025d0:	20000b90 	.word	0x20000b90
 80025d4:	42c80000 	.word	0x42c80000
 80025d8:	40590000 	.word	0x40590000
 80025dc:	20000ba8 	.word	0x20000ba8
 80025e0:	0800e734 	.word	0x0800e734

080025e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025e4:	b5b0      	push	{r4, r5, r7, lr}
 80025e6:	b08a      	sub	sp, #40	; 0x28
 80025e8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025ea:	f000 ff1f 	bl	800342c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025ee:	f000 f879 	bl	80026e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025f2:	f000 faeb 	bl	8002bcc <MX_GPIO_Init>
  MX_DMA_Init();
 80025f6:	f000 fac9 	bl	8002b8c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80025fa:	f000 fa9d 	bl	8002b38 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80025fe:	f000 f981 	bl	8002904 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002602:	f000 fa6f 	bl	8002ae4 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002606:	f000 f8d7 	bl	80027b8 <MX_ADC1_Init>
  MX_TIM2_Init();
 800260a:	f000 f9a9 	bl	8002960 <MX_TIM2_Init>
  MX_TIM3_Init();
 800260e:	f000 fa19 	bl	8002a44 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  //Inicializacion BH1750
  BH1750_Init(&hi2c1);
 8002612:	482a      	ldr	r0, [pc, #168]	; (80026bc <main+0xd8>)
 8002614:	f7fe fffa 	bl	800160c <BH1750_Init>
  BH1750_SetMode(CONTINUOUS_HIGH_RES_MODE);
 8002618:	2010      	movs	r0, #16
 800261a:	f7ff f82d 	bl	8001678 <BH1750_SetMode>

  //Inicializacion BMP280
  BME280_Config(OSRS_1, OSRS_4, OSRS_1, MODE_NORMAL, T_SB_0p5, IIR_16);
 800261e:	2304      	movs	r3, #4
 8002620:	9301      	str	r3, [sp, #4]
 8002622:	2300      	movs	r3, #0
 8002624:	9300      	str	r3, [sp, #0]
 8002626:	2303      	movs	r3, #3
 8002628:	2201      	movs	r2, #1
 800262a:	2103      	movs	r1, #3
 800262c:	2001      	movs	r0, #1
 800262e:	f7ff f999 	bl	8001964 <BME280_Config>


  //Inicializacion ESP01
  ESP_Init(MY_NETWORK, MY_PASSWORD);
 8002632:	4923      	ldr	r1, [pc, #140]	; (80026c0 <main+0xdc>)
 8002634:	4823      	ldr	r0, [pc, #140]	; (80026c4 <main+0xe0>)
 8002636:	f7fe fcff 	bl	8001038 <ESP_Init>
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */

  SEM_Mediciones= xSemaphoreCreateBinary();
 800263a:	2203      	movs	r2, #3
 800263c:	2100      	movs	r1, #0
 800263e:	2001      	movs	r0, #1
 8002640:	f006 fb84 	bl	8008d4c <xQueueGenericCreate>
 8002644:	4603      	mov	r3, r0
 8002646:	4a20      	ldr	r2, [pc, #128]	; (80026c8 <main+0xe4>)
 8002648:	6013      	str	r3, [r2, #0]
  xSemaphoreTake(SEM_Mediciones, 0);
 800264a:	4b1f      	ldr	r3, [pc, #124]	; (80026c8 <main+0xe4>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2100      	movs	r1, #0
 8002650:	4618      	mov	r0, r3
 8002652:	f006 fe4f 	bl	80092f4 <xQueueSemaphoreTake>
  xSemaphoreGive(SEM_Mediciones);
 8002656:	4b1c      	ldr	r3, [pc, #112]	; (80026c8 <main+0xe4>)
 8002658:	6818      	ldr	r0, [r3, #0]
 800265a:	2300      	movs	r3, #0
 800265c:	2200      	movs	r2, #0
 800265e:	2100      	movs	r1, #0
 8002660:	f006 fbce 	bl	8008e00 <xQueueGenericSend>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002664:	4b19      	ldr	r3, [pc, #100]	; (80026cc <main+0xe8>)
 8002666:	1d3c      	adds	r4, r7, #4
 8002668:	461d      	mov	r5, r3
 800266a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800266c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800266e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002672:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002676:	1d3b      	adds	r3, r7, #4
 8002678:	2100      	movs	r1, #0
 800267a:	4618      	mov	r0, r3
 800267c:	f006 f971 	bl	8008962 <osThreadCreate>
 8002680:	4603      	mov	r3, r0
 8002682:	4a13      	ldr	r2, [pc, #76]	; (80026d0 <main+0xec>)
 8002684:	6013      	str	r3, [r2, #0]
//  xTaskCreate(Task_ReadHumidity, "ReadHumidity", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 1, NULL);
//  xTaskCreate(Task_ReadLight, "ReadLight", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 1, NULL);
//  xTaskCreate(Task_ReadAirQuality, "ReadAirQuality", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 1, NULL);
//  xTaskCreate(Task_ReadWindSpeed, "ReadWindSpeed", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 1, NULL);

  xTaskCreate(Task_ReadSensors, "ReadSensors", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 1, NULL);
 8002686:	2300      	movs	r3, #0
 8002688:	9301      	str	r3, [sp, #4]
 800268a:	2301      	movs	r3, #1
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	2300      	movs	r3, #0
 8002690:	2280      	movs	r2, #128	; 0x80
 8002692:	4910      	ldr	r1, [pc, #64]	; (80026d4 <main+0xf0>)
 8002694:	4810      	ldr	r0, [pc, #64]	; (80026d8 <main+0xf4>)
 8002696:	f007 f91c 	bl	80098d2 <xTaskCreate>
  xTaskCreate(Task_SendDataToThingspeak, "SendDataToThingspeak", configMINIMAL_STACK_SIZE*5, NULL, tskIDLE_PRIORITY + 2, NULL);
 800269a:	2300      	movs	r3, #0
 800269c:	9301      	str	r3, [sp, #4]
 800269e:	2302      	movs	r3, #2
 80026a0:	9300      	str	r3, [sp, #0]
 80026a2:	2300      	movs	r3, #0
 80026a4:	f44f 7220 	mov.w	r2, #640	; 0x280
 80026a8:	490c      	ldr	r1, [pc, #48]	; (80026dc <main+0xf8>)
 80026aa:	480d      	ldr	r0, [pc, #52]	; (80026e0 <main+0xfc>)
 80026ac:	f007 f911 	bl	80098d2 <xTaskCreate>

  vTaskStartScheduler();
 80026b0:	f007 fa7a 	bl	8009ba8 <vTaskStartScheduler>

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80026b4:	f006 f94e 	bl	8008954 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80026b8:	e7fe      	b.n	80026b8 <main+0xd4>
 80026ba:	bf00      	nop
 80026bc:	20000a1c 	.word	0x20000a1c
 80026c0:	0800e748 	.word	0x0800e748
 80026c4:	0800e754 	.word	0x0800e754
 80026c8:	20000b8c 	.word	0x20000b8c
 80026cc:	0800e780 	.word	0x0800e780
 80026d0:	20000b88 	.word	0x20000b88
 80026d4:	0800e75c 	.word	0x0800e75c
 80026d8:	08002379 	.word	0x08002379
 80026dc:	0800e768 	.word	0x0800e768
 80026e0:	08002415 	.word	0x08002415

080026e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b094      	sub	sp, #80	; 0x50
 80026e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026ea:	f107 0320 	add.w	r3, r7, #32
 80026ee:	2230      	movs	r2, #48	; 0x30
 80026f0:	2100      	movs	r1, #0
 80026f2:	4618      	mov	r0, r3
 80026f4:	f009 f85a 	bl	800b7ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026f8:	f107 030c 	add.w	r3, r7, #12
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
 8002700:	605a      	str	r2, [r3, #4]
 8002702:	609a      	str	r2, [r3, #8]
 8002704:	60da      	str	r2, [r3, #12]
 8002706:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002708:	2300      	movs	r3, #0
 800270a:	60bb      	str	r3, [r7, #8]
 800270c:	4b28      	ldr	r3, [pc, #160]	; (80027b0 <SystemClock_Config+0xcc>)
 800270e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002710:	4a27      	ldr	r2, [pc, #156]	; (80027b0 <SystemClock_Config+0xcc>)
 8002712:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002716:	6413      	str	r3, [r2, #64]	; 0x40
 8002718:	4b25      	ldr	r3, [pc, #148]	; (80027b0 <SystemClock_Config+0xcc>)
 800271a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002720:	60bb      	str	r3, [r7, #8]
 8002722:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002724:	2300      	movs	r3, #0
 8002726:	607b      	str	r3, [r7, #4]
 8002728:	4b22      	ldr	r3, [pc, #136]	; (80027b4 <SystemClock_Config+0xd0>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002730:	4a20      	ldr	r2, [pc, #128]	; (80027b4 <SystemClock_Config+0xd0>)
 8002732:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002736:	6013      	str	r3, [r2, #0]
 8002738:	4b1e      	ldr	r3, [pc, #120]	; (80027b4 <SystemClock_Config+0xd0>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002740:	607b      	str	r3, [r7, #4]
 8002742:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002744:	2301      	movs	r3, #1
 8002746:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002748:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800274c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800274e:	2302      	movs	r3, #2
 8002750:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002752:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002756:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002758:	2304      	movs	r3, #4
 800275a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 800275c:	2354      	movs	r3, #84	; 0x54
 800275e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002760:	2302      	movs	r3, #2
 8002762:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002764:	2307      	movs	r3, #7
 8002766:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002768:	f107 0320 	add.w	r3, r7, #32
 800276c:	4618      	mov	r0, r3
 800276e:	f003 fd6b 	bl	8006248 <HAL_RCC_OscConfig>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002778:	f000 fab8 	bl	8002cec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800277c:	230f      	movs	r3, #15
 800277e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002780:	2302      	movs	r3, #2
 8002782:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002784:	2300      	movs	r3, #0
 8002786:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002788:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800278c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800278e:	2300      	movs	r3, #0
 8002790:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002792:	f107 030c 	add.w	r3, r7, #12
 8002796:	2102      	movs	r1, #2
 8002798:	4618      	mov	r0, r3
 800279a:	f003 ffcd 	bl	8006738 <HAL_RCC_ClockConfig>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80027a4:	f000 faa2 	bl	8002cec <Error_Handler>
  }
}
 80027a8:	bf00      	nop
 80027aa:	3750      	adds	r7, #80	; 0x50
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	40023800 	.word	0x40023800
 80027b4:	40007000 	.word	0x40007000

080027b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80027be:	463b      	mov	r3, r7
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	605a      	str	r2, [r3, #4]
 80027c6:	609a      	str	r2, [r3, #8]
 80027c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80027ca:	4b4b      	ldr	r3, [pc, #300]	; (80028f8 <MX_ADC1_Init+0x140>)
 80027cc:	4a4b      	ldr	r2, [pc, #300]	; (80028fc <MX_ADC1_Init+0x144>)
 80027ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80027d0:	4b49      	ldr	r3, [pc, #292]	; (80028f8 <MX_ADC1_Init+0x140>)
 80027d2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80027d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80027d8:	4b47      	ldr	r3, [pc, #284]	; (80028f8 <MX_ADC1_Init+0x140>)
 80027da:	2200      	movs	r2, #0
 80027dc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80027de:	4b46      	ldr	r3, [pc, #280]	; (80028f8 <MX_ADC1_Init+0x140>)
 80027e0:	2201      	movs	r2, #1
 80027e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80027e4:	4b44      	ldr	r3, [pc, #272]	; (80028f8 <MX_ADC1_Init+0x140>)
 80027e6:	2201      	movs	r2, #1
 80027e8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80027ea:	4b43      	ldr	r3, [pc, #268]	; (80028f8 <MX_ADC1_Init+0x140>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80027f2:	4b41      	ldr	r3, [pc, #260]	; (80028f8 <MX_ADC1_Init+0x140>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80027f8:	4b3f      	ldr	r3, [pc, #252]	; (80028f8 <MX_ADC1_Init+0x140>)
 80027fa:	4a41      	ldr	r2, [pc, #260]	; (8002900 <MX_ADC1_Init+0x148>)
 80027fc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80027fe:	4b3e      	ldr	r3, [pc, #248]	; (80028f8 <MX_ADC1_Init+0x140>)
 8002800:	2200      	movs	r2, #0
 8002802:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8002804:	4b3c      	ldr	r3, [pc, #240]	; (80028f8 <MX_ADC1_Init+0x140>)
 8002806:	2208      	movs	r2, #8
 8002808:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800280a:	4b3b      	ldr	r3, [pc, #236]	; (80028f8 <MX_ADC1_Init+0x140>)
 800280c:	2201      	movs	r2, #1
 800280e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002812:	4b39      	ldr	r3, [pc, #228]	; (80028f8 <MX_ADC1_Init+0x140>)
 8002814:	2200      	movs	r2, #0
 8002816:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002818:	4837      	ldr	r0, [pc, #220]	; (80028f8 <MX_ADC1_Init+0x140>)
 800281a:	f000 fe6d 	bl	80034f8 <HAL_ADC_Init>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002824:	f000 fa62 	bl	8002cec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002828:	2300      	movs	r3, #0
 800282a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800282c:	2301      	movs	r3, #1
 800282e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002830:	2307      	movs	r3, #7
 8002832:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002834:	463b      	mov	r3, r7
 8002836:	4619      	mov	r1, r3
 8002838:	482f      	ldr	r0, [pc, #188]	; (80028f8 <MX_ADC1_Init+0x140>)
 800283a:	f000 ffaf 	bl	800379c <HAL_ADC_ConfigChannel>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002844:	f000 fa52 	bl	8002cec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 8002848:	2302      	movs	r3, #2
 800284a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800284c:	463b      	mov	r3, r7
 800284e:	4619      	mov	r1, r3
 8002850:	4829      	ldr	r0, [pc, #164]	; (80028f8 <MX_ADC1_Init+0x140>)
 8002852:	f000 ffa3 	bl	800379c <HAL_ADC_ConfigChannel>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 800285c:	f000 fa46 	bl	8002cec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 3;
 8002860:	2303      	movs	r3, #3
 8002862:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002864:	463b      	mov	r3, r7
 8002866:	4619      	mov	r1, r3
 8002868:	4823      	ldr	r0, [pc, #140]	; (80028f8 <MX_ADC1_Init+0x140>)
 800286a:	f000 ff97 	bl	800379c <HAL_ADC_ConfigChannel>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8002874:	f000 fa3a 	bl	8002cec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 4;
 8002878:	2304      	movs	r3, #4
 800287a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800287c:	463b      	mov	r3, r7
 800287e:	4619      	mov	r1, r3
 8002880:	481d      	ldr	r0, [pc, #116]	; (80028f8 <MX_ADC1_Init+0x140>)
 8002882:	f000 ff8b 	bl	800379c <HAL_ADC_ConfigChannel>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 800288c:	f000 fa2e 	bl	8002cec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 5;
 8002890:	2305      	movs	r3, #5
 8002892:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002894:	463b      	mov	r3, r7
 8002896:	4619      	mov	r1, r3
 8002898:	4817      	ldr	r0, [pc, #92]	; (80028f8 <MX_ADC1_Init+0x140>)
 800289a:	f000 ff7f 	bl	800379c <HAL_ADC_ConfigChannel>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 80028a4:	f000 fa22 	bl	8002cec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 6;
 80028a8:	2306      	movs	r3, #6
 80028aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028ac:	463b      	mov	r3, r7
 80028ae:	4619      	mov	r1, r3
 80028b0:	4811      	ldr	r0, [pc, #68]	; (80028f8 <MX_ADC1_Init+0x140>)
 80028b2:	f000 ff73 	bl	800379c <HAL_ADC_ConfigChannel>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 80028bc:	f000 fa16 	bl	8002cec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 7;
 80028c0:	2307      	movs	r3, #7
 80028c2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028c4:	463b      	mov	r3, r7
 80028c6:	4619      	mov	r1, r3
 80028c8:	480b      	ldr	r0, [pc, #44]	; (80028f8 <MX_ADC1_Init+0x140>)
 80028ca:	f000 ff67 	bl	800379c <HAL_ADC_ConfigChannel>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 80028d4:	f000 fa0a 	bl	8002cec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 8;
 80028d8:	2308      	movs	r3, #8
 80028da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028dc:	463b      	mov	r3, r7
 80028de:	4619      	mov	r1, r3
 80028e0:	4805      	ldr	r0, [pc, #20]	; (80028f8 <MX_ADC1_Init+0x140>)
 80028e2:	f000 ff5b 	bl	800379c <HAL_ADC_ConfigChannel>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80028ec:	f000 f9fe 	bl	8002cec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80028f0:	bf00      	nop
 80028f2:	3710      	adds	r7, #16
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	20000974 	.word	0x20000974
 80028fc:	40012000 	.word	0x40012000
 8002900:	0f000001 	.word	0x0f000001

08002904 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002908:	4b12      	ldr	r3, [pc, #72]	; (8002954 <MX_I2C1_Init+0x50>)
 800290a:	4a13      	ldr	r2, [pc, #76]	; (8002958 <MX_I2C1_Init+0x54>)
 800290c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800290e:	4b11      	ldr	r3, [pc, #68]	; (8002954 <MX_I2C1_Init+0x50>)
 8002910:	4a12      	ldr	r2, [pc, #72]	; (800295c <MX_I2C1_Init+0x58>)
 8002912:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002914:	4b0f      	ldr	r3, [pc, #60]	; (8002954 <MX_I2C1_Init+0x50>)
 8002916:	2200      	movs	r2, #0
 8002918:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800291a:	4b0e      	ldr	r3, [pc, #56]	; (8002954 <MX_I2C1_Init+0x50>)
 800291c:	2200      	movs	r2, #0
 800291e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002920:	4b0c      	ldr	r3, [pc, #48]	; (8002954 <MX_I2C1_Init+0x50>)
 8002922:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002926:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002928:	4b0a      	ldr	r3, [pc, #40]	; (8002954 <MX_I2C1_Init+0x50>)
 800292a:	2200      	movs	r2, #0
 800292c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800292e:	4b09      	ldr	r3, [pc, #36]	; (8002954 <MX_I2C1_Init+0x50>)
 8002930:	2200      	movs	r2, #0
 8002932:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002934:	4b07      	ldr	r3, [pc, #28]	; (8002954 <MX_I2C1_Init+0x50>)
 8002936:	2200      	movs	r2, #0
 8002938:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800293a:	4b06      	ldr	r3, [pc, #24]	; (8002954 <MX_I2C1_Init+0x50>)
 800293c:	2200      	movs	r2, #0
 800293e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002940:	4804      	ldr	r0, [pc, #16]	; (8002954 <MX_I2C1_Init+0x50>)
 8002942:	f002 f84d 	bl	80049e0 <HAL_I2C_Init>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800294c:	f000 f9ce 	bl	8002cec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002950:	bf00      	nop
 8002952:	bd80      	pop	{r7, pc}
 8002954:	20000a1c 	.word	0x20000a1c
 8002958:	40005400 	.word	0x40005400
 800295c:	000186a0 	.word	0x000186a0

08002960 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b08a      	sub	sp, #40	; 0x28
 8002964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002966:	f107 0318 	add.w	r3, r7, #24
 800296a:	2200      	movs	r2, #0
 800296c:	601a      	str	r2, [r3, #0]
 800296e:	605a      	str	r2, [r3, #4]
 8002970:	609a      	str	r2, [r3, #8]
 8002972:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002974:	f107 0310 	add.w	r3, r7, #16
 8002978:	2200      	movs	r2, #0
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800297e:	463b      	mov	r3, r7
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	605a      	str	r2, [r3, #4]
 8002986:	609a      	str	r2, [r3, #8]
 8002988:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800298a:	4b2d      	ldr	r3, [pc, #180]	; (8002a40 <MX_TIM2_Init+0xe0>)
 800298c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002990:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 42000-1;
 8002992:	4b2b      	ldr	r3, [pc, #172]	; (8002a40 <MX_TIM2_Init+0xe0>)
 8002994:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002998:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800299a:	4b29      	ldr	r3, [pc, #164]	; (8002a40 <MX_TIM2_Init+0xe0>)
 800299c:	2200      	movs	r2, #0
 800299e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 80029a0:	4b27      	ldr	r3, [pc, #156]	; (8002a40 <MX_TIM2_Init+0xe0>)
 80029a2:	f242 720f 	movw	r2, #9999	; 0x270f
 80029a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80029a8:	4b25      	ldr	r3, [pc, #148]	; (8002a40 <MX_TIM2_Init+0xe0>)
 80029aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029ae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80029b0:	4b23      	ldr	r3, [pc, #140]	; (8002a40 <MX_TIM2_Init+0xe0>)
 80029b2:	2280      	movs	r2, #128	; 0x80
 80029b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80029b6:	4822      	ldr	r0, [pc, #136]	; (8002a40 <MX_TIM2_Init+0xe0>)
 80029b8:	f004 f910 	bl	8006bdc <HAL_TIM_Base_Init>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80029c2:	f000 f993 	bl	8002cec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029ca:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80029cc:	f107 0318 	add.w	r3, r7, #24
 80029d0:	4619      	mov	r1, r3
 80029d2:	481b      	ldr	r0, [pc, #108]	; (8002a40 <MX_TIM2_Init+0xe0>)
 80029d4:	f004 fccc 	bl	8007370 <HAL_TIM_ConfigClockSource>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80029de:	f000 f985 	bl	8002cec <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80029e2:	4817      	ldr	r0, [pc, #92]	; (8002a40 <MX_TIM2_Init+0xe0>)
 80029e4:	f004 f9ac 	bl	8006d40 <HAL_TIM_IC_Init>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80029ee:	f000 f97d 	bl	8002cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029f2:	2300      	movs	r3, #0
 80029f4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029f6:	2300      	movs	r3, #0
 80029f8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80029fa:	f107 0310 	add.w	r3, r7, #16
 80029fe:	4619      	mov	r1, r3
 8002a00:	480f      	ldr	r0, [pc, #60]	; (8002a40 <MX_TIM2_Init+0xe0>)
 8002a02:	f004 fff9 	bl	80079f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8002a0c:	f000 f96e 	bl	8002cec <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002a10:	2300      	movs	r3, #0
 8002a12:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002a14:	2301      	movs	r3, #1
 8002a16:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002a20:	463b      	mov	r3, r7
 8002a22:	2208      	movs	r2, #8
 8002a24:	4619      	mov	r1, r3
 8002a26:	4806      	ldr	r0, [pc, #24]	; (8002a40 <MX_TIM2_Init+0xe0>)
 8002a28:	f004 fc06 	bl	8007238 <HAL_TIM_IC_ConfigChannel>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8002a32:	f000 f95b 	bl	8002cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002a36:	bf00      	nop
 8002a38:	3728      	adds	r7, #40	; 0x28
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	20000a70 	.word	0x20000a70

08002a44 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a4a:	f107 0308 	add.w	r3, r7, #8
 8002a4e:	2200      	movs	r2, #0
 8002a50:	601a      	str	r2, [r3, #0]
 8002a52:	605a      	str	r2, [r3, #4]
 8002a54:	609a      	str	r2, [r3, #8]
 8002a56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a58:	463b      	mov	r3, r7
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	601a      	str	r2, [r3, #0]
 8002a5e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002a60:	4b1e      	ldr	r3, [pc, #120]	; (8002adc <MX_TIM3_Init+0x98>)
 8002a62:	4a1f      	ldr	r2, [pc, #124]	; (8002ae0 <MX_TIM3_Init+0x9c>)
 8002a64:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42000-1;
 8002a66:	4b1d      	ldr	r3, [pc, #116]	; (8002adc <MX_TIM3_Init+0x98>)
 8002a68:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002a6c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a6e:	4b1b      	ldr	r3, [pc, #108]	; (8002adc <MX_TIM3_Init+0x98>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 8002a74:	4b19      	ldr	r3, [pc, #100]	; (8002adc <MX_TIM3_Init+0x98>)
 8002a76:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002a7a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8002a7c:	4b17      	ldr	r3, [pc, #92]	; (8002adc <MX_TIM3_Init+0x98>)
 8002a7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a82:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a84:	4b15      	ldr	r3, [pc, #84]	; (8002adc <MX_TIM3_Init+0x98>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002a8a:	4814      	ldr	r0, [pc, #80]	; (8002adc <MX_TIM3_Init+0x98>)
 8002a8c:	f004 f8a6 	bl	8006bdc <HAL_TIM_Base_Init>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8002a96:	f000 f929 	bl	8002cec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a9e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002aa0:	f107 0308 	add.w	r3, r7, #8
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	480d      	ldr	r0, [pc, #52]	; (8002adc <MX_TIM3_Init+0x98>)
 8002aa8:	f004 fc62 	bl	8007370 <HAL_TIM_ConfigClockSource>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d001      	beq.n	8002ab6 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8002ab2:	f000 f91b 	bl	8002cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002aba:	2300      	movs	r3, #0
 8002abc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002abe:	463b      	mov	r3, r7
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	4806      	ldr	r0, [pc, #24]	; (8002adc <MX_TIM3_Init+0x98>)
 8002ac4:	f004 ff98 	bl	80079f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8002ace:	f000 f90d 	bl	8002cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002ad2:	bf00      	nop
 8002ad4:	3718      	adds	r7, #24
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	20000ab8 	.word	0x20000ab8
 8002ae0:	40000400 	.word	0x40000400

08002ae4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002ae8:	4b11      	ldr	r3, [pc, #68]	; (8002b30 <MX_USART1_UART_Init+0x4c>)
 8002aea:	4a12      	ldr	r2, [pc, #72]	; (8002b34 <MX_USART1_UART_Init+0x50>)
 8002aec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002aee:	4b10      	ldr	r3, [pc, #64]	; (8002b30 <MX_USART1_UART_Init+0x4c>)
 8002af0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002af4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002af6:	4b0e      	ldr	r3, [pc, #56]	; (8002b30 <MX_USART1_UART_Init+0x4c>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002afc:	4b0c      	ldr	r3, [pc, #48]	; (8002b30 <MX_USART1_UART_Init+0x4c>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b02:	4b0b      	ldr	r3, [pc, #44]	; (8002b30 <MX_USART1_UART_Init+0x4c>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b08:	4b09      	ldr	r3, [pc, #36]	; (8002b30 <MX_USART1_UART_Init+0x4c>)
 8002b0a:	220c      	movs	r2, #12
 8002b0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b0e:	4b08      	ldr	r3, [pc, #32]	; (8002b30 <MX_USART1_UART_Init+0x4c>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b14:	4b06      	ldr	r3, [pc, #24]	; (8002b30 <MX_USART1_UART_Init+0x4c>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b1a:	4805      	ldr	r0, [pc, #20]	; (8002b30 <MX_USART1_UART_Init+0x4c>)
 8002b1c:	f004 ffee 	bl	8007afc <HAL_UART_Init>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002b26:	f000 f8e1 	bl	8002cec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b2a:	bf00      	nop
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	20000b00 	.word	0x20000b00
 8002b34:	40011000 	.word	0x40011000

08002b38 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b3c:	4b11      	ldr	r3, [pc, #68]	; (8002b84 <MX_USART2_UART_Init+0x4c>)
 8002b3e:	4a12      	ldr	r2, [pc, #72]	; (8002b88 <MX_USART2_UART_Init+0x50>)
 8002b40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002b42:	4b10      	ldr	r3, [pc, #64]	; (8002b84 <MX_USART2_UART_Init+0x4c>)
 8002b44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002b48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002b4a:	4b0e      	ldr	r3, [pc, #56]	; (8002b84 <MX_USART2_UART_Init+0x4c>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b50:	4b0c      	ldr	r3, [pc, #48]	; (8002b84 <MX_USART2_UART_Init+0x4c>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002b56:	4b0b      	ldr	r3, [pc, #44]	; (8002b84 <MX_USART2_UART_Init+0x4c>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b5c:	4b09      	ldr	r3, [pc, #36]	; (8002b84 <MX_USART2_UART_Init+0x4c>)
 8002b5e:	220c      	movs	r2, #12
 8002b60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b62:	4b08      	ldr	r3, [pc, #32]	; (8002b84 <MX_USART2_UART_Init+0x4c>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b68:	4b06      	ldr	r3, [pc, #24]	; (8002b84 <MX_USART2_UART_Init+0x4c>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b6e:	4805      	ldr	r0, [pc, #20]	; (8002b84 <MX_USART2_UART_Init+0x4c>)
 8002b70:	f004 ffc4 	bl	8007afc <HAL_UART_Init>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002b7a:	f000 f8b7 	bl	8002cec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000b44 	.word	0x20000b44
 8002b88:	40004400 	.word	0x40004400

08002b8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002b92:	2300      	movs	r3, #0
 8002b94:	607b      	str	r3, [r7, #4]
 8002b96:	4b0c      	ldr	r3, [pc, #48]	; (8002bc8 <MX_DMA_Init+0x3c>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	4a0b      	ldr	r2, [pc, #44]	; (8002bc8 <MX_DMA_Init+0x3c>)
 8002b9c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba2:	4b09      	ldr	r3, [pc, #36]	; (8002bc8 <MX_DMA_Init+0x3c>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002baa:	607b      	str	r3, [r7, #4]
 8002bac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8002bae:	2200      	movs	r2, #0
 8002bb0:	2105      	movs	r1, #5
 8002bb2:	2038      	movs	r0, #56	; 0x38
 8002bb4:	f001 f94a 	bl	8003e4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002bb8:	2038      	movs	r0, #56	; 0x38
 8002bba:	f001 f963 	bl	8003e84 <HAL_NVIC_EnableIRQ>

}
 8002bbe:	bf00      	nop
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40023800 	.word	0x40023800

08002bcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b08a      	sub	sp, #40	; 0x28
 8002bd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd2:	f107 0314 	add.w	r3, r7, #20
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	605a      	str	r2, [r3, #4]
 8002bdc:	609a      	str	r2, [r3, #8]
 8002bde:	60da      	str	r2, [r3, #12]
 8002be0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002be2:	2300      	movs	r3, #0
 8002be4:	613b      	str	r3, [r7, #16]
 8002be6:	4b2d      	ldr	r3, [pc, #180]	; (8002c9c <MX_GPIO_Init+0xd0>)
 8002be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bea:	4a2c      	ldr	r2, [pc, #176]	; (8002c9c <MX_GPIO_Init+0xd0>)
 8002bec:	f043 0304 	orr.w	r3, r3, #4
 8002bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8002bf2:	4b2a      	ldr	r3, [pc, #168]	; (8002c9c <MX_GPIO_Init+0xd0>)
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf6:	f003 0304 	and.w	r3, r3, #4
 8002bfa:	613b      	str	r3, [r7, #16]
 8002bfc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60fb      	str	r3, [r7, #12]
 8002c02:	4b26      	ldr	r3, [pc, #152]	; (8002c9c <MX_GPIO_Init+0xd0>)
 8002c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c06:	4a25      	ldr	r2, [pc, #148]	; (8002c9c <MX_GPIO_Init+0xd0>)
 8002c08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c0e:	4b23      	ldr	r3, [pc, #140]	; (8002c9c <MX_GPIO_Init+0xd0>)
 8002c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c16:	60fb      	str	r3, [r7, #12]
 8002c18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60bb      	str	r3, [r7, #8]
 8002c1e:	4b1f      	ldr	r3, [pc, #124]	; (8002c9c <MX_GPIO_Init+0xd0>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c22:	4a1e      	ldr	r2, [pc, #120]	; (8002c9c <MX_GPIO_Init+0xd0>)
 8002c24:	f043 0301 	orr.w	r3, r3, #1
 8002c28:	6313      	str	r3, [r2, #48]	; 0x30
 8002c2a:	4b1c      	ldr	r3, [pc, #112]	; (8002c9c <MX_GPIO_Init+0xd0>)
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	60bb      	str	r3, [r7, #8]
 8002c34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c36:	2300      	movs	r3, #0
 8002c38:	607b      	str	r3, [r7, #4]
 8002c3a:	4b18      	ldr	r3, [pc, #96]	; (8002c9c <MX_GPIO_Init+0xd0>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3e:	4a17      	ldr	r2, [pc, #92]	; (8002c9c <MX_GPIO_Init+0xd0>)
 8002c40:	f043 0302 	orr.w	r3, r3, #2
 8002c44:	6313      	str	r3, [r2, #48]	; 0x30
 8002c46:	4b15      	ldr	r3, [pc, #84]	; (8002c9c <MX_GPIO_Init+0xd0>)
 8002c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	607b      	str	r3, [r7, #4]
 8002c50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002c52:	2200      	movs	r2, #0
 8002c54:	2120      	movs	r1, #32
 8002c56:	4812      	ldr	r0, [pc, #72]	; (8002ca0 <MX_GPIO_Init+0xd4>)
 8002c58:	f001 fea8 	bl	80049ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002c5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002c62:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002c66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002c6c:	f107 0314 	add.w	r3, r7, #20
 8002c70:	4619      	mov	r1, r3
 8002c72:	480c      	ldr	r0, [pc, #48]	; (8002ca4 <MX_GPIO_Init+0xd8>)
 8002c74:	f001 fd16 	bl	80046a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002c78:	2320      	movs	r3, #32
 8002c7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c80:	2300      	movs	r3, #0
 8002c82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c84:	2300      	movs	r3, #0
 8002c86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002c88:	f107 0314 	add.w	r3, r7, #20
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	4804      	ldr	r0, [pc, #16]	; (8002ca0 <MX_GPIO_Init+0xd4>)
 8002c90:	f001 fd08 	bl	80046a4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002c94:	bf00      	nop
 8002c96:	3728      	adds	r7, #40	; 0x28
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40023800 	.word	0x40023800
 8002ca0:	40020000 	.word	0x40020000
 8002ca4:	40020800 	.word	0x40020800

08002ca8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002cb0:	2001      	movs	r0, #1
 8002cb2:	f005 fea2 	bl	80089fa <osDelay>
 8002cb6:	e7fb      	b.n	8002cb0 <StartDefaultTask+0x8>

08002cb8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if(htim == &htim3)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a08      	ldr	r2, [pc, #32]	; (8002ce4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d101      	bne.n	8002ccc <HAL_TIM_PeriodElapsedCallback+0x14>
	{
		CNY70_TIM_Callback();
 8002cc8:	f7ff faaa 	bl	8002220 <CNY70_TIM_Callback>
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a05      	ldr	r2, [pc, #20]	; (8002ce8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d101      	bne.n	8002cda <HAL_TIM_PeriodElapsedCallback+0x22>
    HAL_IncTick();
 8002cd6:	f000 fbcb 	bl	8003470 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002cda:	bf00      	nop
 8002cdc:	3708      	adds	r7, #8
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	20000ab8 	.word	0x20000ab8
 8002ce8:	40010000 	.word	0x40010000

08002cec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002cf0:	b672      	cpsid	i
}
 8002cf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002cf4:	e7fe      	b.n	8002cf4 <Error_Handler+0x8>
	...

08002cf8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cfe:	2300      	movs	r3, #0
 8002d00:	607b      	str	r3, [r7, #4]
 8002d02:	4b12      	ldr	r3, [pc, #72]	; (8002d4c <HAL_MspInit+0x54>)
 8002d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d06:	4a11      	ldr	r2, [pc, #68]	; (8002d4c <HAL_MspInit+0x54>)
 8002d08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d0c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d0e:	4b0f      	ldr	r3, [pc, #60]	; (8002d4c <HAL_MspInit+0x54>)
 8002d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d16:	607b      	str	r3, [r7, #4]
 8002d18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	603b      	str	r3, [r7, #0]
 8002d1e:	4b0b      	ldr	r3, [pc, #44]	; (8002d4c <HAL_MspInit+0x54>)
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	4a0a      	ldr	r2, [pc, #40]	; (8002d4c <HAL_MspInit+0x54>)
 8002d24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d28:	6413      	str	r3, [r2, #64]	; 0x40
 8002d2a:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <HAL_MspInit+0x54>)
 8002d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d32:	603b      	str	r3, [r7, #0]
 8002d34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002d36:	2200      	movs	r2, #0
 8002d38:	210f      	movs	r1, #15
 8002d3a:	f06f 0001 	mvn.w	r0, #1
 8002d3e:	f001 f885 	bl	8003e4c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d42:	bf00      	nop
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	40023800 	.word	0x40023800

08002d50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b08a      	sub	sp, #40	; 0x28
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d58:	f107 0314 	add.w	r3, r7, #20
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	605a      	str	r2, [r3, #4]
 8002d62:	609a      	str	r2, [r3, #8]
 8002d64:	60da      	str	r2, [r3, #12]
 8002d66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a2f      	ldr	r2, [pc, #188]	; (8002e2c <HAL_ADC_MspInit+0xdc>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d157      	bne.n	8002e22 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d72:	2300      	movs	r3, #0
 8002d74:	613b      	str	r3, [r7, #16]
 8002d76:	4b2e      	ldr	r3, [pc, #184]	; (8002e30 <HAL_ADC_MspInit+0xe0>)
 8002d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d7a:	4a2d      	ldr	r2, [pc, #180]	; (8002e30 <HAL_ADC_MspInit+0xe0>)
 8002d7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d80:	6453      	str	r3, [r2, #68]	; 0x44
 8002d82:	4b2b      	ldr	r3, [pc, #172]	; (8002e30 <HAL_ADC_MspInit+0xe0>)
 8002d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d8a:	613b      	str	r3, [r7, #16]
 8002d8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d8e:	2300      	movs	r3, #0
 8002d90:	60fb      	str	r3, [r7, #12]
 8002d92:	4b27      	ldr	r3, [pc, #156]	; (8002e30 <HAL_ADC_MspInit+0xe0>)
 8002d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d96:	4a26      	ldr	r2, [pc, #152]	; (8002e30 <HAL_ADC_MspInit+0xe0>)
 8002d98:	f043 0301 	orr.w	r3, r3, #1
 8002d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d9e:	4b24      	ldr	r3, [pc, #144]	; (8002e30 <HAL_ADC_MspInit+0xe0>)
 8002da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da2:	f003 0301 	and.w	r3, r3, #1
 8002da6:	60fb      	str	r3, [r7, #12]
 8002da8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002daa:	2301      	movs	r3, #1
 8002dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002dae:	2303      	movs	r3, #3
 8002db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db2:	2300      	movs	r3, #0
 8002db4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002db6:	f107 0314 	add.w	r3, r7, #20
 8002dba:	4619      	mov	r1, r3
 8002dbc:	481d      	ldr	r0, [pc, #116]	; (8002e34 <HAL_ADC_MspInit+0xe4>)
 8002dbe:	f001 fc71 	bl	80046a4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002dc2:	4b1d      	ldr	r3, [pc, #116]	; (8002e38 <HAL_ADC_MspInit+0xe8>)
 8002dc4:	4a1d      	ldr	r2, [pc, #116]	; (8002e3c <HAL_ADC_MspInit+0xec>)
 8002dc6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002dc8:	4b1b      	ldr	r3, [pc, #108]	; (8002e38 <HAL_ADC_MspInit+0xe8>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002dce:	4b1a      	ldr	r3, [pc, #104]	; (8002e38 <HAL_ADC_MspInit+0xe8>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dd4:	4b18      	ldr	r3, [pc, #96]	; (8002e38 <HAL_ADC_MspInit+0xe8>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002dda:	4b17      	ldr	r3, [pc, #92]	; (8002e38 <HAL_ADC_MspInit+0xe8>)
 8002ddc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002de0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002de2:	4b15      	ldr	r3, [pc, #84]	; (8002e38 <HAL_ADC_MspInit+0xe8>)
 8002de4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002de8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002dea:	4b13      	ldr	r3, [pc, #76]	; (8002e38 <HAL_ADC_MspInit+0xe8>)
 8002dec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002df0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002df2:	4b11      	ldr	r3, [pc, #68]	; (8002e38 <HAL_ADC_MspInit+0xe8>)
 8002df4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002df8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002dfa:	4b0f      	ldr	r3, [pc, #60]	; (8002e38 <HAL_ADC_MspInit+0xe8>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e00:	4b0d      	ldr	r3, [pc, #52]	; (8002e38 <HAL_ADC_MspInit+0xe8>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002e06:	480c      	ldr	r0, [pc, #48]	; (8002e38 <HAL_ADC_MspInit+0xe8>)
 8002e08:	f001 f84a 	bl	8003ea0 <HAL_DMA_Init>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002e12:	f7ff ff6b 	bl	8002cec <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a07      	ldr	r2, [pc, #28]	; (8002e38 <HAL_ADC_MspInit+0xe8>)
 8002e1a:	639a      	str	r2, [r3, #56]	; 0x38
 8002e1c:	4a06      	ldr	r2, [pc, #24]	; (8002e38 <HAL_ADC_MspInit+0xe8>)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002e22:	bf00      	nop
 8002e24:	3728      	adds	r7, #40	; 0x28
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	40012000 	.word	0x40012000
 8002e30:	40023800 	.word	0x40023800
 8002e34:	40020000 	.word	0x40020000
 8002e38:	200009bc 	.word	0x200009bc
 8002e3c:	40026410 	.word	0x40026410

08002e40 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b08a      	sub	sp, #40	; 0x28
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e48:	f107 0314 	add.w	r3, r7, #20
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	601a      	str	r2, [r3, #0]
 8002e50:	605a      	str	r2, [r3, #4]
 8002e52:	609a      	str	r2, [r3, #8]
 8002e54:	60da      	str	r2, [r3, #12]
 8002e56:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a19      	ldr	r2, [pc, #100]	; (8002ec4 <HAL_I2C_MspInit+0x84>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d12c      	bne.n	8002ebc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e62:	2300      	movs	r3, #0
 8002e64:	613b      	str	r3, [r7, #16]
 8002e66:	4b18      	ldr	r3, [pc, #96]	; (8002ec8 <HAL_I2C_MspInit+0x88>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6a:	4a17      	ldr	r2, [pc, #92]	; (8002ec8 <HAL_I2C_MspInit+0x88>)
 8002e6c:	f043 0302 	orr.w	r3, r3, #2
 8002e70:	6313      	str	r3, [r2, #48]	; 0x30
 8002e72:	4b15      	ldr	r3, [pc, #84]	; (8002ec8 <HAL_I2C_MspInit+0x88>)
 8002e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	613b      	str	r3, [r7, #16]
 8002e7c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002e7e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e84:	2312      	movs	r3, #18
 8002e86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e90:	2304      	movs	r3, #4
 8002e92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e94:	f107 0314 	add.w	r3, r7, #20
 8002e98:	4619      	mov	r1, r3
 8002e9a:	480c      	ldr	r0, [pc, #48]	; (8002ecc <HAL_I2C_MspInit+0x8c>)
 8002e9c:	f001 fc02 	bl	80046a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	4b08      	ldr	r3, [pc, #32]	; (8002ec8 <HAL_I2C_MspInit+0x88>)
 8002ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea8:	4a07      	ldr	r2, [pc, #28]	; (8002ec8 <HAL_I2C_MspInit+0x88>)
 8002eaa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002eae:	6413      	str	r3, [r2, #64]	; 0x40
 8002eb0:	4b05      	ldr	r3, [pc, #20]	; (8002ec8 <HAL_I2C_MspInit+0x88>)
 8002eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eb8:	60fb      	str	r3, [r7, #12]
 8002eba:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002ebc:	bf00      	nop
 8002ebe:	3728      	adds	r7, #40	; 0x28
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	40005400 	.word	0x40005400
 8002ec8:	40023800 	.word	0x40023800
 8002ecc:	40020400 	.word	0x40020400

08002ed0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b08a      	sub	sp, #40	; 0x28
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed8:	f107 0314 	add.w	r3, r7, #20
 8002edc:	2200      	movs	r2, #0
 8002ede:	601a      	str	r2, [r3, #0]
 8002ee0:	605a      	str	r2, [r3, #4]
 8002ee2:	609a      	str	r2, [r3, #8]
 8002ee4:	60da      	str	r2, [r3, #12]
 8002ee6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ef0:	d135      	bne.n	8002f5e <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	613b      	str	r3, [r7, #16]
 8002ef6:	4b29      	ldr	r3, [pc, #164]	; (8002f9c <HAL_TIM_Base_MspInit+0xcc>)
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efa:	4a28      	ldr	r2, [pc, #160]	; (8002f9c <HAL_TIM_Base_MspInit+0xcc>)
 8002efc:	f043 0301 	orr.w	r3, r3, #1
 8002f00:	6413      	str	r3, [r2, #64]	; 0x40
 8002f02:	4b26      	ldr	r3, [pc, #152]	; (8002f9c <HAL_TIM_Base_MspInit+0xcc>)
 8002f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f06:	f003 0301 	and.w	r3, r3, #1
 8002f0a:	613b      	str	r3, [r7, #16]
 8002f0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60fb      	str	r3, [r7, #12]
 8002f12:	4b22      	ldr	r3, [pc, #136]	; (8002f9c <HAL_TIM_Base_MspInit+0xcc>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f16:	4a21      	ldr	r2, [pc, #132]	; (8002f9c <HAL_TIM_Base_MspInit+0xcc>)
 8002f18:	f043 0302 	orr.w	r3, r3, #2
 8002f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f1e:	4b1f      	ldr	r3, [pc, #124]	; (8002f9c <HAL_TIM_Base_MspInit+0xcc>)
 8002f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	60fb      	str	r3, [r7, #12]
 8002f28:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = CNY70_Pin;
 8002f2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f30:	2302      	movs	r3, #2
 8002f32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f34:	2300      	movs	r3, #0
 8002f36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(CNY70_GPIO_Port, &GPIO_InitStruct);
 8002f40:	f107 0314 	add.w	r3, r7, #20
 8002f44:	4619      	mov	r1, r3
 8002f46:	4816      	ldr	r0, [pc, #88]	; (8002fa0 <HAL_TIM_Base_MspInit+0xd0>)
 8002f48:	f001 fbac 	bl	80046a4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	2105      	movs	r1, #5
 8002f50:	201c      	movs	r0, #28
 8002f52:	f000 ff7b 	bl	8003e4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002f56:	201c      	movs	r0, #28
 8002f58:	f000 ff94 	bl	8003e84 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002f5c:	e01a      	b.n	8002f94 <HAL_TIM_Base_MspInit+0xc4>
  else if(htim_base->Instance==TIM3)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a10      	ldr	r2, [pc, #64]	; (8002fa4 <HAL_TIM_Base_MspInit+0xd4>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d115      	bne.n	8002f94 <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f68:	2300      	movs	r3, #0
 8002f6a:	60bb      	str	r3, [r7, #8]
 8002f6c:	4b0b      	ldr	r3, [pc, #44]	; (8002f9c <HAL_TIM_Base_MspInit+0xcc>)
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f70:	4a0a      	ldr	r2, [pc, #40]	; (8002f9c <HAL_TIM_Base_MspInit+0xcc>)
 8002f72:	f043 0302 	orr.w	r3, r3, #2
 8002f76:	6413      	str	r3, [r2, #64]	; 0x40
 8002f78:	4b08      	ldr	r3, [pc, #32]	; (8002f9c <HAL_TIM_Base_MspInit+0xcc>)
 8002f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7c:	f003 0302 	and.w	r3, r3, #2
 8002f80:	60bb      	str	r3, [r7, #8]
 8002f82:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002f84:	2200      	movs	r2, #0
 8002f86:	2105      	movs	r1, #5
 8002f88:	201d      	movs	r0, #29
 8002f8a:	f000 ff5f 	bl	8003e4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002f8e:	201d      	movs	r0, #29
 8002f90:	f000 ff78 	bl	8003e84 <HAL_NVIC_EnableIRQ>
}
 8002f94:	bf00      	nop
 8002f96:	3728      	adds	r7, #40	; 0x28
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40023800 	.word	0x40023800
 8002fa0:	40020400 	.word	0x40020400
 8002fa4:	40000400 	.word	0x40000400

08002fa8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b08c      	sub	sp, #48	; 0x30
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb0:	f107 031c 	add.w	r3, r7, #28
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	605a      	str	r2, [r3, #4]
 8002fba:	609a      	str	r2, [r3, #8]
 8002fbc:	60da      	str	r2, [r3, #12]
 8002fbe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a36      	ldr	r2, [pc, #216]	; (80030a0 <HAL_UART_MspInit+0xf8>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d135      	bne.n	8003036 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002fca:	2300      	movs	r3, #0
 8002fcc:	61bb      	str	r3, [r7, #24]
 8002fce:	4b35      	ldr	r3, [pc, #212]	; (80030a4 <HAL_UART_MspInit+0xfc>)
 8002fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fd2:	4a34      	ldr	r2, [pc, #208]	; (80030a4 <HAL_UART_MspInit+0xfc>)
 8002fd4:	f043 0310 	orr.w	r3, r3, #16
 8002fd8:	6453      	str	r3, [r2, #68]	; 0x44
 8002fda:	4b32      	ldr	r3, [pc, #200]	; (80030a4 <HAL_UART_MspInit+0xfc>)
 8002fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fde:	f003 0310 	and.w	r3, r3, #16
 8002fe2:	61bb      	str	r3, [r7, #24]
 8002fe4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	617b      	str	r3, [r7, #20]
 8002fea:	4b2e      	ldr	r3, [pc, #184]	; (80030a4 <HAL_UART_MspInit+0xfc>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	4a2d      	ldr	r2, [pc, #180]	; (80030a4 <HAL_UART_MspInit+0xfc>)
 8002ff0:	f043 0301 	orr.w	r3, r3, #1
 8002ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ff6:	4b2b      	ldr	r3, [pc, #172]	; (80030a4 <HAL_UART_MspInit+0xfc>)
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffa:	f003 0301 	and.w	r3, r3, #1
 8002ffe:	617b      	str	r3, [r7, #20]
 8003000:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003002:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003008:	2302      	movs	r3, #2
 800300a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800300c:	2300      	movs	r3, #0
 800300e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003010:	2303      	movs	r3, #3
 8003012:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003014:	2307      	movs	r3, #7
 8003016:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003018:	f107 031c 	add.w	r3, r7, #28
 800301c:	4619      	mov	r1, r3
 800301e:	4822      	ldr	r0, [pc, #136]	; (80030a8 <HAL_UART_MspInit+0x100>)
 8003020:	f001 fb40 	bl	80046a4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003024:	2200      	movs	r2, #0
 8003026:	2105      	movs	r1, #5
 8003028:	2025      	movs	r0, #37	; 0x25
 800302a:	f000 ff0f 	bl	8003e4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800302e:	2025      	movs	r0, #37	; 0x25
 8003030:	f000 ff28 	bl	8003e84 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003034:	e030      	b.n	8003098 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a1c      	ldr	r2, [pc, #112]	; (80030ac <HAL_UART_MspInit+0x104>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d12b      	bne.n	8003098 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003040:	2300      	movs	r3, #0
 8003042:	613b      	str	r3, [r7, #16]
 8003044:	4b17      	ldr	r3, [pc, #92]	; (80030a4 <HAL_UART_MspInit+0xfc>)
 8003046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003048:	4a16      	ldr	r2, [pc, #88]	; (80030a4 <HAL_UART_MspInit+0xfc>)
 800304a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800304e:	6413      	str	r3, [r2, #64]	; 0x40
 8003050:	4b14      	ldr	r3, [pc, #80]	; (80030a4 <HAL_UART_MspInit+0xfc>)
 8003052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003058:	613b      	str	r3, [r7, #16]
 800305a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800305c:	2300      	movs	r3, #0
 800305e:	60fb      	str	r3, [r7, #12]
 8003060:	4b10      	ldr	r3, [pc, #64]	; (80030a4 <HAL_UART_MspInit+0xfc>)
 8003062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003064:	4a0f      	ldr	r2, [pc, #60]	; (80030a4 <HAL_UART_MspInit+0xfc>)
 8003066:	f043 0301 	orr.w	r3, r3, #1
 800306a:	6313      	str	r3, [r2, #48]	; 0x30
 800306c:	4b0d      	ldr	r3, [pc, #52]	; (80030a4 <HAL_UART_MspInit+0xfc>)
 800306e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003070:	f003 0301 	and.w	r3, r3, #1
 8003074:	60fb      	str	r3, [r7, #12]
 8003076:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003078:	230c      	movs	r3, #12
 800307a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800307c:	2302      	movs	r3, #2
 800307e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003080:	2300      	movs	r3, #0
 8003082:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003084:	2300      	movs	r3, #0
 8003086:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003088:	2307      	movs	r3, #7
 800308a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800308c:	f107 031c 	add.w	r3, r7, #28
 8003090:	4619      	mov	r1, r3
 8003092:	4805      	ldr	r0, [pc, #20]	; (80030a8 <HAL_UART_MspInit+0x100>)
 8003094:	f001 fb06 	bl	80046a4 <HAL_GPIO_Init>
}
 8003098:	bf00      	nop
 800309a:	3730      	adds	r7, #48	; 0x30
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	40011000 	.word	0x40011000
 80030a4:	40023800 	.word	0x40023800
 80030a8:	40020000 	.word	0x40020000
 80030ac:	40004400 	.word	0x40004400

080030b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b08c      	sub	sp, #48	; 0x30
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80030b8:	2300      	movs	r3, #0
 80030ba:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80030bc:	2300      	movs	r3, #0
 80030be:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80030c0:	2300      	movs	r3, #0
 80030c2:	60bb      	str	r3, [r7, #8]
 80030c4:	4b2e      	ldr	r3, [pc, #184]	; (8003180 <HAL_InitTick+0xd0>)
 80030c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c8:	4a2d      	ldr	r2, [pc, #180]	; (8003180 <HAL_InitTick+0xd0>)
 80030ca:	f043 0301 	orr.w	r3, r3, #1
 80030ce:	6453      	str	r3, [r2, #68]	; 0x44
 80030d0:	4b2b      	ldr	r3, [pc, #172]	; (8003180 <HAL_InitTick+0xd0>)
 80030d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d4:	f003 0301 	and.w	r3, r3, #1
 80030d8:	60bb      	str	r3, [r7, #8]
 80030da:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80030dc:	f107 020c 	add.w	r2, r7, #12
 80030e0:	f107 0310 	add.w	r3, r7, #16
 80030e4:	4611      	mov	r1, r2
 80030e6:	4618      	mov	r0, r3
 80030e8:	f003 fd46 	bl	8006b78 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80030ec:	f003 fd30 	bl	8006b50 <HAL_RCC_GetPCLK2Freq>
 80030f0:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80030f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030f4:	4a23      	ldr	r2, [pc, #140]	; (8003184 <HAL_InitTick+0xd4>)
 80030f6:	fba2 2303 	umull	r2, r3, r2, r3
 80030fa:	0c9b      	lsrs	r3, r3, #18
 80030fc:	3b01      	subs	r3, #1
 80030fe:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003100:	4b21      	ldr	r3, [pc, #132]	; (8003188 <HAL_InitTick+0xd8>)
 8003102:	4a22      	ldr	r2, [pc, #136]	; (800318c <HAL_InitTick+0xdc>)
 8003104:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003106:	4b20      	ldr	r3, [pc, #128]	; (8003188 <HAL_InitTick+0xd8>)
 8003108:	f240 32e7 	movw	r2, #999	; 0x3e7
 800310c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800310e:	4a1e      	ldr	r2, [pc, #120]	; (8003188 <HAL_InitTick+0xd8>)
 8003110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003112:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003114:	4b1c      	ldr	r3, [pc, #112]	; (8003188 <HAL_InitTick+0xd8>)
 8003116:	2200      	movs	r2, #0
 8003118:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800311a:	4b1b      	ldr	r3, [pc, #108]	; (8003188 <HAL_InitTick+0xd8>)
 800311c:	2200      	movs	r2, #0
 800311e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003120:	4b19      	ldr	r3, [pc, #100]	; (8003188 <HAL_InitTick+0xd8>)
 8003122:	2200      	movs	r2, #0
 8003124:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8003126:	4818      	ldr	r0, [pc, #96]	; (8003188 <HAL_InitTick+0xd8>)
 8003128:	f003 fd58 	bl	8006bdc <HAL_TIM_Base_Init>
 800312c:	4603      	mov	r3, r0
 800312e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8003132:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003136:	2b00      	cmp	r3, #0
 8003138:	d11b      	bne.n	8003172 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800313a:	4813      	ldr	r0, [pc, #76]	; (8003188 <HAL_InitTick+0xd8>)
 800313c:	f003 fd9e 	bl	8006c7c <HAL_TIM_Base_Start_IT>
 8003140:	4603      	mov	r3, r0
 8003142:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8003146:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800314a:	2b00      	cmp	r3, #0
 800314c:	d111      	bne.n	8003172 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800314e:	2019      	movs	r0, #25
 8003150:	f000 fe98 	bl	8003e84 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2b0f      	cmp	r3, #15
 8003158:	d808      	bhi.n	800316c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800315a:	2200      	movs	r2, #0
 800315c:	6879      	ldr	r1, [r7, #4]
 800315e:	2019      	movs	r0, #25
 8003160:	f000 fe74 	bl	8003e4c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003164:	4a0a      	ldr	r2, [pc, #40]	; (8003190 <HAL_InitTick+0xe0>)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6013      	str	r3, [r2, #0]
 800316a:	e002      	b.n	8003172 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003172:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8003176:	4618      	mov	r0, r3
 8003178:	3730      	adds	r7, #48	; 0x30
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	40023800 	.word	0x40023800
 8003184:	431bde83 	.word	0x431bde83
 8003188:	20000bc4 	.word	0x20000bc4
 800318c:	40010000 	.word	0x40010000
 8003190:	20000004 	.word	0x20000004

08003194 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003198:	e7fe      	b.n	8003198 <NMI_Handler+0x4>

0800319a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800319a:	b480      	push	{r7}
 800319c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800319e:	e7fe      	b.n	800319e <HardFault_Handler+0x4>

080031a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031a4:	e7fe      	b.n	80031a4 <MemManage_Handler+0x4>

080031a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031a6:	b480      	push	{r7}
 80031a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031aa:	e7fe      	b.n	80031aa <BusFault_Handler+0x4>

080031ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031ac:	b480      	push	{r7}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031b0:	e7fe      	b.n	80031b0 <UsageFault_Handler+0x4>

080031b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031b2:	b480      	push	{r7}
 80031b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031b6:	bf00      	nop
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80031c4:	4802      	ldr	r0, [pc, #8]	; (80031d0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80031c6:	f003 ff2f 	bl	8007028 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80031ca:	bf00      	nop
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	20000bc4 	.word	0x20000bc4

080031d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80031d8:	4802      	ldr	r0, [pc, #8]	; (80031e4 <TIM2_IRQHandler+0x10>)
 80031da:	f003 ff25 	bl	8007028 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80031de:	bf00      	nop
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	20000a70 	.word	0x20000a70

080031e8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80031ec:	4802      	ldr	r0, [pc, #8]	; (80031f8 <TIM3_IRQHandler+0x10>)
 80031ee:	f003 ff1b 	bl	8007028 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80031f2:	bf00      	nop
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	20000ab8 	.word	0x20000ab8

080031fc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	Uart_isr (&huart1);
 8003200:	4803      	ldr	r0, [pc, #12]	; (8003210 <USART1_IRQHandler+0x14>)
 8003202:	f7fe f9a9 	bl	8001558 <Uart_isr>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003206:	4802      	ldr	r0, [pc, #8]	; (8003210 <USART1_IRQHandler+0x14>)
 8003208:	f004 fcc6 	bl	8007b98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800320c:	bf00      	nop
 800320e:	bd80      	pop	{r7, pc}
 8003210:	20000b00 	.word	0x20000b00

08003214 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003218:	4802      	ldr	r0, [pc, #8]	; (8003224 <DMA2_Stream0_IRQHandler+0x10>)
 800321a:	f000 ffd9 	bl	80041d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800321e:	bf00      	nop
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	200009bc 	.word	0x200009bc

08003228 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  return 1;
 800322c:	2301      	movs	r3, #1
}
 800322e:	4618      	mov	r0, r3
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr

08003238 <_kill>:

int _kill(int pid, int sig)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003242:	f008 fa7b 	bl	800b73c <__errno>
 8003246:	4603      	mov	r3, r0
 8003248:	2216      	movs	r2, #22
 800324a:	601a      	str	r2, [r3, #0]
  return -1;
 800324c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003250:	4618      	mov	r0, r3
 8003252:	3708      	adds	r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <_exit>:

void _exit (int status)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003260:	f04f 31ff 	mov.w	r1, #4294967295
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f7ff ffe7 	bl	8003238 <_kill>
  while (1) {}    /* Make sure we hang here */
 800326a:	e7fe      	b.n	800326a <_exit+0x12>

0800326c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003278:	2300      	movs	r3, #0
 800327a:	617b      	str	r3, [r7, #20]
 800327c:	e00a      	b.n	8003294 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800327e:	f3af 8000 	nop.w
 8003282:	4601      	mov	r1, r0
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	1c5a      	adds	r2, r3, #1
 8003288:	60ba      	str	r2, [r7, #8]
 800328a:	b2ca      	uxtb	r2, r1
 800328c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	3301      	adds	r3, #1
 8003292:	617b      	str	r3, [r7, #20]
 8003294:	697a      	ldr	r2, [r7, #20]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	429a      	cmp	r2, r3
 800329a:	dbf0      	blt.n	800327e <_read+0x12>
  }

  return len;
 800329c:	687b      	ldr	r3, [r7, #4]
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3718      	adds	r7, #24
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b086      	sub	sp, #24
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	60f8      	str	r0, [r7, #12]
 80032ae:	60b9      	str	r1, [r7, #8]
 80032b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032b2:	2300      	movs	r3, #0
 80032b4:	617b      	str	r3, [r7, #20]
 80032b6:	e009      	b.n	80032cc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	1c5a      	adds	r2, r3, #1
 80032bc:	60ba      	str	r2, [r7, #8]
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	3301      	adds	r3, #1
 80032ca:	617b      	str	r3, [r7, #20]
 80032cc:	697a      	ldr	r2, [r7, #20]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	dbf1      	blt.n	80032b8 <_write+0x12>
  }
  return len;
 80032d4:	687b      	ldr	r3, [r7, #4]
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3718      	adds	r7, #24
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <_close>:

int _close(int file)
{
 80032de:	b480      	push	{r7}
 80032e0:	b083      	sub	sp, #12
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80032e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	370c      	adds	r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr

080032f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032f6:	b480      	push	{r7}
 80032f8:	b083      	sub	sp, #12
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
 80032fe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003306:	605a      	str	r2, [r3, #4]
  return 0;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	370c      	adds	r7, #12
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr

08003316 <_isatty>:

int _isatty(int file)
{
 8003316:	b480      	push	{r7}
 8003318:	b083      	sub	sp, #12
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800331e:	2301      	movs	r3, #1
}
 8003320:	4618      	mov	r0, r3
 8003322:	370c      	adds	r7, #12
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800332c:	b480      	push	{r7}
 800332e:	b085      	sub	sp, #20
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3714      	adds	r7, #20
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
	...

08003348 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003350:	4a14      	ldr	r2, [pc, #80]	; (80033a4 <_sbrk+0x5c>)
 8003352:	4b15      	ldr	r3, [pc, #84]	; (80033a8 <_sbrk+0x60>)
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800335c:	4b13      	ldr	r3, [pc, #76]	; (80033ac <_sbrk+0x64>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d102      	bne.n	800336a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003364:	4b11      	ldr	r3, [pc, #68]	; (80033ac <_sbrk+0x64>)
 8003366:	4a12      	ldr	r2, [pc, #72]	; (80033b0 <_sbrk+0x68>)
 8003368:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800336a:	4b10      	ldr	r3, [pc, #64]	; (80033ac <_sbrk+0x64>)
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4413      	add	r3, r2
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	429a      	cmp	r2, r3
 8003376:	d207      	bcs.n	8003388 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003378:	f008 f9e0 	bl	800b73c <__errno>
 800337c:	4603      	mov	r3, r0
 800337e:	220c      	movs	r2, #12
 8003380:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003382:	f04f 33ff 	mov.w	r3, #4294967295
 8003386:	e009      	b.n	800339c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003388:	4b08      	ldr	r3, [pc, #32]	; (80033ac <_sbrk+0x64>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800338e:	4b07      	ldr	r3, [pc, #28]	; (80033ac <_sbrk+0x64>)
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4413      	add	r3, r2
 8003396:	4a05      	ldr	r2, [pc, #20]	; (80033ac <_sbrk+0x64>)
 8003398:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800339a:	68fb      	ldr	r3, [r7, #12]
}
 800339c:	4618      	mov	r0, r3
 800339e:	3718      	adds	r7, #24
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	20018000 	.word	0x20018000
 80033a8:	00000400 	.word	0x00000400
 80033ac:	20000c0c 	.word	0x20000c0c
 80033b0:	20004ab8 	.word	0x20004ab8

080033b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80033b4:	b480      	push	{r7}
 80033b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80033b8:	4b06      	ldr	r3, [pc, #24]	; (80033d4 <SystemInit+0x20>)
 80033ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033be:	4a05      	ldr	r2, [pc, #20]	; (80033d4 <SystemInit+0x20>)
 80033c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80033c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80033c8:	bf00      	nop
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	e000ed00 	.word	0xe000ed00

080033d8 <Reset_Handler>:
 80033d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003410 <LoopFillZerobss+0x12>
 80033dc:	480d      	ldr	r0, [pc, #52]	; (8003414 <LoopFillZerobss+0x16>)
 80033de:	490e      	ldr	r1, [pc, #56]	; (8003418 <LoopFillZerobss+0x1a>)
 80033e0:	4a0e      	ldr	r2, [pc, #56]	; (800341c <LoopFillZerobss+0x1e>)
 80033e2:	2300      	movs	r3, #0
 80033e4:	e002      	b.n	80033ec <LoopCopyDataInit>

080033e6 <CopyDataInit>:
 80033e6:	58d4      	ldr	r4, [r2, r3]
 80033e8:	50c4      	str	r4, [r0, r3]
 80033ea:	3304      	adds	r3, #4

080033ec <LoopCopyDataInit>:
 80033ec:	18c4      	adds	r4, r0, r3
 80033ee:	428c      	cmp	r4, r1
 80033f0:	d3f9      	bcc.n	80033e6 <CopyDataInit>
 80033f2:	4a0b      	ldr	r2, [pc, #44]	; (8003420 <LoopFillZerobss+0x22>)
 80033f4:	4c0b      	ldr	r4, [pc, #44]	; (8003424 <LoopFillZerobss+0x26>)
 80033f6:	2300      	movs	r3, #0
 80033f8:	e001      	b.n	80033fe <LoopFillZerobss>

080033fa <FillZerobss>:
 80033fa:	6013      	str	r3, [r2, #0]
 80033fc:	3204      	adds	r2, #4

080033fe <LoopFillZerobss>:
 80033fe:	42a2      	cmp	r2, r4
 8003400:	d3fb      	bcc.n	80033fa <FillZerobss>
 8003402:	f7ff ffd7 	bl	80033b4 <SystemInit>
 8003406:	f008 f99f 	bl	800b748 <__libc_init_array>
 800340a:	f7ff f8eb 	bl	80025e4 <main>
 800340e:	4770      	bx	lr
 8003410:	20018000 	.word	0x20018000
 8003414:	20000000 	.word	0x20000000
 8003418:	200001e0 	.word	0x200001e0
 800341c:	0800ebbc 	.word	0x0800ebbc
 8003420:	200001e0 	.word	0x200001e0
 8003424:	20004ab4 	.word	0x20004ab4

08003428 <ADC_IRQHandler>:
 8003428:	e7fe      	b.n	8003428 <ADC_IRQHandler>
	...

0800342c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003430:	4b0e      	ldr	r3, [pc, #56]	; (800346c <HAL_Init+0x40>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a0d      	ldr	r2, [pc, #52]	; (800346c <HAL_Init+0x40>)
 8003436:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800343a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800343c:	4b0b      	ldr	r3, [pc, #44]	; (800346c <HAL_Init+0x40>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a0a      	ldr	r2, [pc, #40]	; (800346c <HAL_Init+0x40>)
 8003442:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003446:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003448:	4b08      	ldr	r3, [pc, #32]	; (800346c <HAL_Init+0x40>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a07      	ldr	r2, [pc, #28]	; (800346c <HAL_Init+0x40>)
 800344e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003452:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003454:	2003      	movs	r0, #3
 8003456:	f000 fcee 	bl	8003e36 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800345a:	200f      	movs	r0, #15
 800345c:	f7ff fe28 	bl	80030b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003460:	f7ff fc4a 	bl	8002cf8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40023c00 	.word	0x40023c00

08003470 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003474:	4b06      	ldr	r3, [pc, #24]	; (8003490 <HAL_IncTick+0x20>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	461a      	mov	r2, r3
 800347a:	4b06      	ldr	r3, [pc, #24]	; (8003494 <HAL_IncTick+0x24>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4413      	add	r3, r2
 8003480:	4a04      	ldr	r2, [pc, #16]	; (8003494 <HAL_IncTick+0x24>)
 8003482:	6013      	str	r3, [r2, #0]
}
 8003484:	bf00      	nop
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	20000008 	.word	0x20000008
 8003494:	20000c10 	.word	0x20000c10

08003498 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003498:	b480      	push	{r7}
 800349a:	af00      	add	r7, sp, #0
  return uwTick;
 800349c:	4b03      	ldr	r3, [pc, #12]	; (80034ac <HAL_GetTick+0x14>)
 800349e:	681b      	ldr	r3, [r3, #0]
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	20000c10 	.word	0x20000c10

080034b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034b8:	f7ff ffee 	bl	8003498 <HAL_GetTick>
 80034bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034c8:	d005      	beq.n	80034d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034ca:	4b0a      	ldr	r3, [pc, #40]	; (80034f4 <HAL_Delay+0x44>)
 80034cc:	781b      	ldrb	r3, [r3, #0]
 80034ce:	461a      	mov	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	4413      	add	r3, r2
 80034d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80034d6:	bf00      	nop
 80034d8:	f7ff ffde 	bl	8003498 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d8f7      	bhi.n	80034d8 <HAL_Delay+0x28>
  {
  }
}
 80034e8:	bf00      	nop
 80034ea:	bf00      	nop
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	20000008 	.word	0x20000008

080034f8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003500:	2300      	movs	r3, #0
 8003502:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d101      	bne.n	800350e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e033      	b.n	8003576 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003512:	2b00      	cmp	r3, #0
 8003514:	d109      	bne.n	800352a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f7ff fc1a 	bl	8002d50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352e:	f003 0310 	and.w	r3, r3, #16
 8003532:	2b00      	cmp	r3, #0
 8003534:	d118      	bne.n	8003568 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800353e:	f023 0302 	bic.w	r3, r3, #2
 8003542:	f043 0202 	orr.w	r2, r3, #2
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 fa48 	bl	80039e0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355a:	f023 0303 	bic.w	r3, r3, #3
 800355e:	f043 0201 	orr.w	r2, r3, #1
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	641a      	str	r2, [r3, #64]	; 0x40
 8003566:	e001      	b.n	800356c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003574:	7bfb      	ldrb	r3, [r7, #15]
}
 8003576:	4618      	mov	r0, r3
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
	...

08003580 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b086      	sub	sp, #24
 8003584:	af00      	add	r7, sp, #0
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800358c:	2300      	movs	r3, #0
 800358e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003596:	2b01      	cmp	r3, #1
 8003598:	d101      	bne.n	800359e <HAL_ADC_Start_DMA+0x1e>
 800359a:	2302      	movs	r3, #2
 800359c:	e0ce      	b.n	800373c <HAL_ADC_Start_DMA+0x1bc>
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2201      	movs	r2, #1
 80035a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d018      	beq.n	80035e6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	689a      	ldr	r2, [r3, #8]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f042 0201 	orr.w	r2, r2, #1
 80035c2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80035c4:	4b5f      	ldr	r3, [pc, #380]	; (8003744 <HAL_ADC_Start_DMA+0x1c4>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a5f      	ldr	r2, [pc, #380]	; (8003748 <HAL_ADC_Start_DMA+0x1c8>)
 80035ca:	fba2 2303 	umull	r2, r3, r2, r3
 80035ce:	0c9a      	lsrs	r2, r3, #18
 80035d0:	4613      	mov	r3, r2
 80035d2:	005b      	lsls	r3, r3, #1
 80035d4:	4413      	add	r3, r2
 80035d6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80035d8:	e002      	b.n	80035e0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	3b01      	subs	r3, #1
 80035de:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1f9      	bne.n	80035da <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035f4:	d107      	bne.n	8003606 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	689a      	ldr	r2, [r3, #8]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003604:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b01      	cmp	r3, #1
 8003612:	f040 8086 	bne.w	8003722 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800361e:	f023 0301 	bic.w	r3, r3, #1
 8003622:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003634:	2b00      	cmp	r3, #0
 8003636:	d007      	beq.n	8003648 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003640:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003650:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003654:	d106      	bne.n	8003664 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365a:	f023 0206 	bic.w	r2, r3, #6
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	645a      	str	r2, [r3, #68]	; 0x44
 8003662:	e002      	b.n	800366a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2200      	movs	r2, #0
 8003668:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2200      	movs	r2, #0
 800366e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003672:	4b36      	ldr	r3, [pc, #216]	; (800374c <HAL_ADC_Start_DMA+0x1cc>)
 8003674:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800367a:	4a35      	ldr	r2, [pc, #212]	; (8003750 <HAL_ADC_Start_DMA+0x1d0>)
 800367c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003682:	4a34      	ldr	r2, [pc, #208]	; (8003754 <HAL_ADC_Start_DMA+0x1d4>)
 8003684:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800368a:	4a33      	ldr	r2, [pc, #204]	; (8003758 <HAL_ADC_Start_DMA+0x1d8>)
 800368c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003696:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	685a      	ldr	r2, [r3, #4]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80036a6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	689a      	ldr	r2, [r3, #8]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036b6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	334c      	adds	r3, #76	; 0x4c
 80036c2:	4619      	mov	r1, r3
 80036c4:	68ba      	ldr	r2, [r7, #8]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f000 fc98 	bl	8003ffc <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f003 031f 	and.w	r3, r3, #31
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d10f      	bne.n	80036f8 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d129      	bne.n	800373a <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	689a      	ldr	r2, [r3, #8]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80036f4:	609a      	str	r2, [r3, #8]
 80036f6:	e020      	b.n	800373a <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a17      	ldr	r2, [pc, #92]	; (800375c <HAL_ADC_Start_DMA+0x1dc>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d11b      	bne.n	800373a <HAL_ADC_Start_DMA+0x1ba>
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d114      	bne.n	800373a <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689a      	ldr	r2, [r3, #8]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800371e:	609a      	str	r2, [r3, #8]
 8003720:	e00b      	b.n	800373a <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	f043 0210 	orr.w	r2, r3, #16
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003732:	f043 0201 	orr.w	r2, r3, #1
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	3718      	adds	r7, #24
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	20000000 	.word	0x20000000
 8003748:	431bde83 	.word	0x431bde83
 800374c:	40012300 	.word	0x40012300
 8003750:	08003bd9 	.word	0x08003bd9
 8003754:	08003c93 	.word	0x08003c93
 8003758:	08003caf 	.word	0x08003caf
 800375c:	40012000 	.word	0x40012000

08003760 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003768:	bf00      	nop
 800376a:	370c      	adds	r7, #12
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr

08003774 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800377c:	bf00      	nop
 800377e:	370c      	adds	r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr

08003788 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr

0800379c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800379c:	b480      	push	{r7}
 800379e:	b085      	sub	sp, #20
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80037a6:	2300      	movs	r3, #0
 80037a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d101      	bne.n	80037b8 <HAL_ADC_ConfigChannel+0x1c>
 80037b4:	2302      	movs	r3, #2
 80037b6:	e105      	b.n	80039c4 <HAL_ADC_ConfigChannel+0x228>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2b09      	cmp	r3, #9
 80037c6:	d925      	bls.n	8003814 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68d9      	ldr	r1, [r3, #12]
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	461a      	mov	r2, r3
 80037d6:	4613      	mov	r3, r2
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	4413      	add	r3, r2
 80037dc:	3b1e      	subs	r3, #30
 80037de:	2207      	movs	r2, #7
 80037e0:	fa02 f303 	lsl.w	r3, r2, r3
 80037e4:	43da      	mvns	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	400a      	ands	r2, r1
 80037ec:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68d9      	ldr	r1, [r3, #12]
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	689a      	ldr	r2, [r3, #8]
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	4618      	mov	r0, r3
 8003800:	4603      	mov	r3, r0
 8003802:	005b      	lsls	r3, r3, #1
 8003804:	4403      	add	r3, r0
 8003806:	3b1e      	subs	r3, #30
 8003808:	409a      	lsls	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	430a      	orrs	r2, r1
 8003810:	60da      	str	r2, [r3, #12]
 8003812:	e022      	b.n	800385a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6919      	ldr	r1, [r3, #16]
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	b29b      	uxth	r3, r3
 8003820:	461a      	mov	r2, r3
 8003822:	4613      	mov	r3, r2
 8003824:	005b      	lsls	r3, r3, #1
 8003826:	4413      	add	r3, r2
 8003828:	2207      	movs	r2, #7
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	43da      	mvns	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	400a      	ands	r2, r1
 8003836:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	6919      	ldr	r1, [r3, #16]
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	689a      	ldr	r2, [r3, #8]
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	b29b      	uxth	r3, r3
 8003848:	4618      	mov	r0, r3
 800384a:	4603      	mov	r3, r0
 800384c:	005b      	lsls	r3, r3, #1
 800384e:	4403      	add	r3, r0
 8003850:	409a      	lsls	r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	430a      	orrs	r2, r1
 8003858:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	2b06      	cmp	r3, #6
 8003860:	d824      	bhi.n	80038ac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	4613      	mov	r3, r2
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	4413      	add	r3, r2
 8003872:	3b05      	subs	r3, #5
 8003874:	221f      	movs	r2, #31
 8003876:	fa02 f303 	lsl.w	r3, r2, r3
 800387a:	43da      	mvns	r2, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	400a      	ands	r2, r1
 8003882:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	b29b      	uxth	r3, r3
 8003890:	4618      	mov	r0, r3
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	685a      	ldr	r2, [r3, #4]
 8003896:	4613      	mov	r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	4413      	add	r3, r2
 800389c:	3b05      	subs	r3, #5
 800389e:	fa00 f203 	lsl.w	r2, r0, r3
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	430a      	orrs	r2, r1
 80038a8:	635a      	str	r2, [r3, #52]	; 0x34
 80038aa:	e04c      	b.n	8003946 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	2b0c      	cmp	r3, #12
 80038b2:	d824      	bhi.n	80038fe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685a      	ldr	r2, [r3, #4]
 80038be:	4613      	mov	r3, r2
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	4413      	add	r3, r2
 80038c4:	3b23      	subs	r3, #35	; 0x23
 80038c6:	221f      	movs	r2, #31
 80038c8:	fa02 f303 	lsl.w	r3, r2, r3
 80038cc:	43da      	mvns	r2, r3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	400a      	ands	r2, r1
 80038d4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	4618      	mov	r0, r3
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	685a      	ldr	r2, [r3, #4]
 80038e8:	4613      	mov	r3, r2
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	4413      	add	r3, r2
 80038ee:	3b23      	subs	r3, #35	; 0x23
 80038f0:	fa00 f203 	lsl.w	r2, r0, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	430a      	orrs	r2, r1
 80038fa:	631a      	str	r2, [r3, #48]	; 0x30
 80038fc:	e023      	b.n	8003946 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	685a      	ldr	r2, [r3, #4]
 8003908:	4613      	mov	r3, r2
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	4413      	add	r3, r2
 800390e:	3b41      	subs	r3, #65	; 0x41
 8003910:	221f      	movs	r2, #31
 8003912:	fa02 f303 	lsl.w	r3, r2, r3
 8003916:	43da      	mvns	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	400a      	ands	r2, r1
 800391e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	b29b      	uxth	r3, r3
 800392c:	4618      	mov	r0, r3
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685a      	ldr	r2, [r3, #4]
 8003932:	4613      	mov	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	4413      	add	r3, r2
 8003938:	3b41      	subs	r3, #65	; 0x41
 800393a:	fa00 f203 	lsl.w	r2, r0, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	430a      	orrs	r2, r1
 8003944:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003946:	4b22      	ldr	r3, [pc, #136]	; (80039d0 <HAL_ADC_ConfigChannel+0x234>)
 8003948:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a21      	ldr	r2, [pc, #132]	; (80039d4 <HAL_ADC_ConfigChannel+0x238>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d109      	bne.n	8003968 <HAL_ADC_ConfigChannel+0x1cc>
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2b12      	cmp	r3, #18
 800395a:	d105      	bne.n	8003968 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a19      	ldr	r2, [pc, #100]	; (80039d4 <HAL_ADC_ConfigChannel+0x238>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d123      	bne.n	80039ba <HAL_ADC_ConfigChannel+0x21e>
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2b10      	cmp	r3, #16
 8003978:	d003      	beq.n	8003982 <HAL_ADC_ConfigChannel+0x1e6>
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2b11      	cmp	r3, #17
 8003980:	d11b      	bne.n	80039ba <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2b10      	cmp	r3, #16
 8003994:	d111      	bne.n	80039ba <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003996:	4b10      	ldr	r3, [pc, #64]	; (80039d8 <HAL_ADC_ConfigChannel+0x23c>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a10      	ldr	r2, [pc, #64]	; (80039dc <HAL_ADC_ConfigChannel+0x240>)
 800399c:	fba2 2303 	umull	r2, r3, r2, r3
 80039a0:	0c9a      	lsrs	r2, r3, #18
 80039a2:	4613      	mov	r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	4413      	add	r3, r2
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80039ac:	e002      	b.n	80039b4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	3b01      	subs	r3, #1
 80039b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1f9      	bne.n	80039ae <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3714      	adds	r7, #20
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr
 80039d0:	40012300 	.word	0x40012300
 80039d4:	40012000 	.word	0x40012000
 80039d8:	20000000 	.word	0x20000000
 80039dc:	431bde83 	.word	0x431bde83

080039e0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b085      	sub	sp, #20
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039e8:	4b79      	ldr	r3, [pc, #484]	; (8003bd0 <ADC_Init+0x1f0>)
 80039ea:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	685a      	ldr	r2, [r3, #4]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	431a      	orrs	r2, r3
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	6859      	ldr	r1, [r3, #4]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	021a      	lsls	r2, r3, #8
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	430a      	orrs	r2, r1
 8003a28:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003a38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	6859      	ldr	r1, [r3, #4]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	689a      	ldr	r2, [r3, #8]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	689a      	ldr	r2, [r3, #8]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	6899      	ldr	r1, [r3, #8]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	68da      	ldr	r2, [r3, #12]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a72:	4a58      	ldr	r2, [pc, #352]	; (8003bd4 <ADC_Init+0x1f4>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d022      	beq.n	8003abe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689a      	ldr	r2, [r3, #8]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a86:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	6899      	ldr	r1, [r3, #8]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	430a      	orrs	r2, r1
 8003a98:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689a      	ldr	r2, [r3, #8]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003aa8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	6899      	ldr	r1, [r3, #8]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	609a      	str	r2, [r3, #8]
 8003abc:	e00f      	b.n	8003ade <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	689a      	ldr	r2, [r3, #8]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003acc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	689a      	ldr	r2, [r3, #8]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003adc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	689a      	ldr	r2, [r3, #8]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f022 0202 	bic.w	r2, r2, #2
 8003aec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	6899      	ldr	r1, [r3, #8]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	7e1b      	ldrb	r3, [r3, #24]
 8003af8:	005a      	lsls	r2, r3, #1
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	430a      	orrs	r2, r1
 8003b00:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d01b      	beq.n	8003b44 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	685a      	ldr	r2, [r3, #4]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b1a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003b2a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6859      	ldr	r1, [r3, #4]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b36:	3b01      	subs	r3, #1
 8003b38:	035a      	lsls	r2, r3, #13
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	430a      	orrs	r2, r1
 8003b40:	605a      	str	r2, [r3, #4]
 8003b42:	e007      	b.n	8003b54 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	685a      	ldr	r2, [r3, #4]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b52:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003b62:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	69db      	ldr	r3, [r3, #28]
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	051a      	lsls	r2, r3, #20
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	430a      	orrs	r2, r1
 8003b78:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	689a      	ldr	r2, [r3, #8]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	6899      	ldr	r1, [r3, #8]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003b96:	025a      	lsls	r2, r3, #9
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	430a      	orrs	r2, r1
 8003b9e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	689a      	ldr	r2, [r3, #8]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	6899      	ldr	r1, [r3, #8]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	029a      	lsls	r2, r3, #10
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	609a      	str	r2, [r3, #8]
}
 8003bc4:	bf00      	nop
 8003bc6:	3714      	adds	r7, #20
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr
 8003bd0:	40012300 	.word	0x40012300
 8003bd4:	0f000001 	.word	0x0f000001

08003bd8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bea:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d13c      	bne.n	8003c6c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d12b      	bne.n	8003c64 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d127      	bne.n	8003c64 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d006      	beq.n	8003c30 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d119      	bne.n	8003c64 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	685a      	ldr	r2, [r3, #4]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f022 0220 	bic.w	r2, r2, #32
 8003c3e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c44:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c50:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d105      	bne.n	8003c64 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5c:	f043 0201 	orr.w	r2, r3, #1
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f7ff fd7b 	bl	8003760 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003c6a:	e00e      	b.n	8003c8a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c70:	f003 0310 	and.w	r3, r3, #16
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d003      	beq.n	8003c80 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f7ff fd85 	bl	8003788 <HAL_ADC_ErrorCallback>
}
 8003c7e:	e004      	b.n	8003c8a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	4798      	blx	r3
}
 8003c8a:	bf00      	nop
 8003c8c:	3710      	adds	r7, #16
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}

08003c92 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003c92:	b580      	push	{r7, lr}
 8003c94:	b084      	sub	sp, #16
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c9e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f7ff fd67 	bl	8003774 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ca6:	bf00      	nop
 8003ca8:	3710      	adds	r7, #16
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b084      	sub	sp, #16
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cba:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2240      	movs	r2, #64	; 0x40
 8003cc0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cc6:	f043 0204 	orr.w	r2, r3, #4
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003cce:	68f8      	ldr	r0, [r7, #12]
 8003cd0:	f7ff fd5a 	bl	8003788 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cd4:	bf00      	nop
 8003cd6:	3710      	adds	r7, #16
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b085      	sub	sp, #20
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f003 0307 	and.w	r3, r3, #7
 8003cea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cec:	4b0c      	ldr	r3, [pc, #48]	; (8003d20 <__NVIC_SetPriorityGrouping+0x44>)
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cf2:	68ba      	ldr	r2, [r7, #8]
 8003cf4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d0e:	4a04      	ldr	r2, [pc, #16]	; (8003d20 <__NVIC_SetPriorityGrouping+0x44>)
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	60d3      	str	r3, [r2, #12]
}
 8003d14:	bf00      	nop
 8003d16:	3714      	adds	r7, #20
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr
 8003d20:	e000ed00 	.word	0xe000ed00

08003d24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d24:	b480      	push	{r7}
 8003d26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d28:	4b04      	ldr	r3, [pc, #16]	; (8003d3c <__NVIC_GetPriorityGrouping+0x18>)
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	0a1b      	lsrs	r3, r3, #8
 8003d2e:	f003 0307 	and.w	r3, r3, #7
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr
 8003d3c:	e000ed00 	.word	0xe000ed00

08003d40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	4603      	mov	r3, r0
 8003d48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	db0b      	blt.n	8003d6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d52:	79fb      	ldrb	r3, [r7, #7]
 8003d54:	f003 021f 	and.w	r2, r3, #31
 8003d58:	4907      	ldr	r1, [pc, #28]	; (8003d78 <__NVIC_EnableIRQ+0x38>)
 8003d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d5e:	095b      	lsrs	r3, r3, #5
 8003d60:	2001      	movs	r0, #1
 8003d62:	fa00 f202 	lsl.w	r2, r0, r2
 8003d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d6a:	bf00      	nop
 8003d6c:	370c      	adds	r7, #12
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	e000e100 	.word	0xe000e100

08003d7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	4603      	mov	r3, r0
 8003d84:	6039      	str	r1, [r7, #0]
 8003d86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	db0a      	blt.n	8003da6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	b2da      	uxtb	r2, r3
 8003d94:	490c      	ldr	r1, [pc, #48]	; (8003dc8 <__NVIC_SetPriority+0x4c>)
 8003d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d9a:	0112      	lsls	r2, r2, #4
 8003d9c:	b2d2      	uxtb	r2, r2
 8003d9e:	440b      	add	r3, r1
 8003da0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003da4:	e00a      	b.n	8003dbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	b2da      	uxtb	r2, r3
 8003daa:	4908      	ldr	r1, [pc, #32]	; (8003dcc <__NVIC_SetPriority+0x50>)
 8003dac:	79fb      	ldrb	r3, [r7, #7]
 8003dae:	f003 030f 	and.w	r3, r3, #15
 8003db2:	3b04      	subs	r3, #4
 8003db4:	0112      	lsls	r2, r2, #4
 8003db6:	b2d2      	uxtb	r2, r2
 8003db8:	440b      	add	r3, r1
 8003dba:	761a      	strb	r2, [r3, #24]
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr
 8003dc8:	e000e100 	.word	0xe000e100
 8003dcc:	e000ed00 	.word	0xe000ed00

08003dd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b089      	sub	sp, #36	; 0x24
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f003 0307 	and.w	r3, r3, #7
 8003de2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	f1c3 0307 	rsb	r3, r3, #7
 8003dea:	2b04      	cmp	r3, #4
 8003dec:	bf28      	it	cs
 8003dee:	2304      	movcs	r3, #4
 8003df0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	3304      	adds	r3, #4
 8003df6:	2b06      	cmp	r3, #6
 8003df8:	d902      	bls.n	8003e00 <NVIC_EncodePriority+0x30>
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	3b03      	subs	r3, #3
 8003dfe:	e000      	b.n	8003e02 <NVIC_EncodePriority+0x32>
 8003e00:	2300      	movs	r3, #0
 8003e02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e04:	f04f 32ff 	mov.w	r2, #4294967295
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0e:	43da      	mvns	r2, r3
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	401a      	ands	r2, r3
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e18:	f04f 31ff 	mov.w	r1, #4294967295
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e22:	43d9      	mvns	r1, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e28:	4313      	orrs	r3, r2
         );
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3724      	adds	r7, #36	; 0x24
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr

08003e36 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e36:	b580      	push	{r7, lr}
 8003e38:	b082      	sub	sp, #8
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f7ff ff4c 	bl	8003cdc <__NVIC_SetPriorityGrouping>
}
 8003e44:	bf00      	nop
 8003e46:	3708      	adds	r7, #8
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b086      	sub	sp, #24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	4603      	mov	r3, r0
 8003e54:	60b9      	str	r1, [r7, #8]
 8003e56:	607a      	str	r2, [r7, #4]
 8003e58:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e5e:	f7ff ff61 	bl	8003d24 <__NVIC_GetPriorityGrouping>
 8003e62:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e64:	687a      	ldr	r2, [r7, #4]
 8003e66:	68b9      	ldr	r1, [r7, #8]
 8003e68:	6978      	ldr	r0, [r7, #20]
 8003e6a:	f7ff ffb1 	bl	8003dd0 <NVIC_EncodePriority>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e74:	4611      	mov	r1, r2
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7ff ff80 	bl	8003d7c <__NVIC_SetPriority>
}
 8003e7c:	bf00      	nop
 8003e7e:	3718      	adds	r7, #24
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e92:	4618      	mov	r0, r3
 8003e94:	f7ff ff54 	bl	8003d40 <__NVIC_EnableIRQ>
}
 8003e98:	bf00      	nop
 8003e9a:	3708      	adds	r7, #8
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b086      	sub	sp, #24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003eac:	f7ff faf4 	bl	8003498 <HAL_GetTick>
 8003eb0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d101      	bne.n	8003ebc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e099      	b.n	8003ff0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2202      	movs	r2, #2
 8003ec0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f022 0201 	bic.w	r2, r2, #1
 8003eda:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003edc:	e00f      	b.n	8003efe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ede:	f7ff fadb 	bl	8003498 <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	2b05      	cmp	r3, #5
 8003eea:	d908      	bls.n	8003efe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2203      	movs	r2, #3
 8003ef6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e078      	b.n	8003ff0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d1e8      	bne.n	8003ede <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f14:	697a      	ldr	r2, [r7, #20]
 8003f16:	4b38      	ldr	r3, [pc, #224]	; (8003ff8 <HAL_DMA_Init+0x158>)
 8003f18:	4013      	ands	r3, r2
 8003f1a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685a      	ldr	r2, [r3, #4]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	691b      	ldr	r3, [r3, #16]
 8003f30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f54:	2b04      	cmp	r3, #4
 8003f56:	d107      	bne.n	8003f68 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f60:	4313      	orrs	r3, r2
 8003f62:	697a      	ldr	r2, [r7, #20]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	695b      	ldr	r3, [r3, #20]
 8003f76:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	f023 0307 	bic.w	r3, r3, #7
 8003f7e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f84:	697a      	ldr	r2, [r7, #20]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8e:	2b04      	cmp	r3, #4
 8003f90:	d117      	bne.n	8003fc2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d00e      	beq.n	8003fc2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f000 fb01 	bl	80045ac <DMA_CheckFifoParam>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d008      	beq.n	8003fc2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2240      	movs	r2, #64	; 0x40
 8003fb4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e016      	b.n	8003ff0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	697a      	ldr	r2, [r7, #20]
 8003fc8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 fab8 	bl	8004540 <DMA_CalcBaseAndBitshift>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd8:	223f      	movs	r2, #63	; 0x3f
 8003fda:	409a      	lsls	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3718      	adds	r7, #24
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	f010803f 	.word	0xf010803f

08003ffc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b086      	sub	sp, #24
 8004000:	af00      	add	r7, sp, #0
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	60b9      	str	r1, [r7, #8]
 8004006:	607a      	str	r2, [r7, #4]
 8004008:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800400a:	2300      	movs	r3, #0
 800400c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004012:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800401a:	2b01      	cmp	r3, #1
 800401c:	d101      	bne.n	8004022 <HAL_DMA_Start_IT+0x26>
 800401e:	2302      	movs	r3, #2
 8004020:	e040      	b.n	80040a4 <HAL_DMA_Start_IT+0xa8>
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b01      	cmp	r3, #1
 8004034:	d12f      	bne.n	8004096 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2202      	movs	r2, #2
 800403a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2200      	movs	r2, #0
 8004042:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	68b9      	ldr	r1, [r7, #8]
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f000 fa4a 	bl	80044e4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004054:	223f      	movs	r2, #63	; 0x3f
 8004056:	409a      	lsls	r2, r3
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0216 	orr.w	r2, r2, #22
 800406a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004070:	2b00      	cmp	r3, #0
 8004072:	d007      	beq.n	8004084 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f042 0208 	orr.w	r2, r2, #8
 8004082:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f042 0201 	orr.w	r2, r2, #1
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	e005      	b.n	80040a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800409e:	2302      	movs	r3, #2
 80040a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80040a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3718      	adds	r7, #24
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040b8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80040ba:	f7ff f9ed 	bl	8003498 <HAL_GetTick>
 80040be:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d008      	beq.n	80040de <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2280      	movs	r2, #128	; 0x80
 80040d0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e052      	b.n	8004184 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 0216 	bic.w	r2, r2, #22
 80040ec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	695a      	ldr	r2, [r3, #20]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040fc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004102:	2b00      	cmp	r3, #0
 8004104:	d103      	bne.n	800410e <HAL_DMA_Abort+0x62>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800410a:	2b00      	cmp	r3, #0
 800410c:	d007      	beq.n	800411e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f022 0208 	bic.w	r2, r2, #8
 800411c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f022 0201 	bic.w	r2, r2, #1
 800412c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800412e:	e013      	b.n	8004158 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004130:	f7ff f9b2 	bl	8003498 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b05      	cmp	r3, #5
 800413c:	d90c      	bls.n	8004158 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2220      	movs	r2, #32
 8004142:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2203      	movs	r2, #3
 8004148:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	e015      	b.n	8004184 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	2b00      	cmp	r3, #0
 8004164:	d1e4      	bne.n	8004130 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800416a:	223f      	movs	r2, #63	; 0x3f
 800416c:	409a      	lsls	r2, r3
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2201      	movs	r2, #1
 8004176:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3710      	adds	r7, #16
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800419a:	b2db      	uxtb	r3, r3
 800419c:	2b02      	cmp	r3, #2
 800419e:	d004      	beq.n	80041aa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2280      	movs	r2, #128	; 0x80
 80041a4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e00c      	b.n	80041c4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2205      	movs	r2, #5
 80041ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f022 0201 	bic.w	r2, r2, #1
 80041c0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80041c2:	2300      	movs	r3, #0
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80041dc:	4b8e      	ldr	r3, [pc, #568]	; (8004418 <HAL_DMA_IRQHandler+0x248>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a8e      	ldr	r2, [pc, #568]	; (800441c <HAL_DMA_IRQHandler+0x24c>)
 80041e2:	fba2 2303 	umull	r2, r3, r2, r3
 80041e6:	0a9b      	lsrs	r3, r3, #10
 80041e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041fa:	2208      	movs	r2, #8
 80041fc:	409a      	lsls	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	4013      	ands	r3, r2
 8004202:	2b00      	cmp	r3, #0
 8004204:	d01a      	beq.n	800423c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0304 	and.w	r3, r3, #4
 8004210:	2b00      	cmp	r3, #0
 8004212:	d013      	beq.n	800423c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f022 0204 	bic.w	r2, r2, #4
 8004222:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004228:	2208      	movs	r2, #8
 800422a:	409a      	lsls	r2, r3
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004234:	f043 0201 	orr.w	r2, r3, #1
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004240:	2201      	movs	r2, #1
 8004242:	409a      	lsls	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	4013      	ands	r3, r2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d012      	beq.n	8004272 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00b      	beq.n	8004272 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800425e:	2201      	movs	r2, #1
 8004260:	409a      	lsls	r2, r3
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800426a:	f043 0202 	orr.w	r2, r3, #2
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004276:	2204      	movs	r2, #4
 8004278:	409a      	lsls	r2, r3
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	4013      	ands	r3, r2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d012      	beq.n	80042a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0302 	and.w	r3, r3, #2
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00b      	beq.n	80042a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004294:	2204      	movs	r2, #4
 8004296:	409a      	lsls	r2, r3
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042a0:	f043 0204 	orr.w	r2, r3, #4
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ac:	2210      	movs	r2, #16
 80042ae:	409a      	lsls	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4013      	ands	r3, r2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d043      	beq.n	8004340 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 0308 	and.w	r3, r3, #8
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d03c      	beq.n	8004340 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ca:	2210      	movs	r2, #16
 80042cc:	409a      	lsls	r2, r3
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d018      	beq.n	8004312 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d108      	bne.n	8004300 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d024      	beq.n	8004340 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	4798      	blx	r3
 80042fe:	e01f      	b.n	8004340 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004304:	2b00      	cmp	r3, #0
 8004306:	d01b      	beq.n	8004340 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	4798      	blx	r3
 8004310:	e016      	b.n	8004340 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800431c:	2b00      	cmp	r3, #0
 800431e:	d107      	bne.n	8004330 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f022 0208 	bic.w	r2, r2, #8
 800432e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004334:	2b00      	cmp	r3, #0
 8004336:	d003      	beq.n	8004340 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004344:	2220      	movs	r2, #32
 8004346:	409a      	lsls	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	4013      	ands	r3, r2
 800434c:	2b00      	cmp	r3, #0
 800434e:	f000 808f 	beq.w	8004470 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 0310 	and.w	r3, r3, #16
 800435c:	2b00      	cmp	r3, #0
 800435e:	f000 8087 	beq.w	8004470 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004366:	2220      	movs	r2, #32
 8004368:	409a      	lsls	r2, r3
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b05      	cmp	r3, #5
 8004378:	d136      	bne.n	80043e8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f022 0216 	bic.w	r2, r2, #22
 8004388:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	695a      	ldr	r2, [r3, #20]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004398:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d103      	bne.n	80043aa <HAL_DMA_IRQHandler+0x1da>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d007      	beq.n	80043ba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f022 0208 	bic.w	r2, r2, #8
 80043b8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043be:	223f      	movs	r2, #63	; 0x3f
 80043c0:	409a      	lsls	r2, r3
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d07e      	beq.n	80044dc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	4798      	blx	r3
        }
        return;
 80043e6:	e079      	b.n	80044dc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d01d      	beq.n	8004432 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d10d      	bne.n	8004420 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004408:	2b00      	cmp	r3, #0
 800440a:	d031      	beq.n	8004470 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	4798      	blx	r3
 8004414:	e02c      	b.n	8004470 <HAL_DMA_IRQHandler+0x2a0>
 8004416:	bf00      	nop
 8004418:	20000000 	.word	0x20000000
 800441c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004424:	2b00      	cmp	r3, #0
 8004426:	d023      	beq.n	8004470 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	4798      	blx	r3
 8004430:	e01e      	b.n	8004470 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800443c:	2b00      	cmp	r3, #0
 800443e:	d10f      	bne.n	8004460 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f022 0210 	bic.w	r2, r2, #16
 800444e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004464:	2b00      	cmp	r3, #0
 8004466:	d003      	beq.n	8004470 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004474:	2b00      	cmp	r3, #0
 8004476:	d032      	beq.n	80044de <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800447c:	f003 0301 	and.w	r3, r3, #1
 8004480:	2b00      	cmp	r3, #0
 8004482:	d022      	beq.n	80044ca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2205      	movs	r2, #5
 8004488:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f022 0201 	bic.w	r2, r2, #1
 800449a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	3301      	adds	r3, #1
 80044a0:	60bb      	str	r3, [r7, #8]
 80044a2:	697a      	ldr	r2, [r7, #20]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d307      	bcc.n	80044b8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d1f2      	bne.n	800449c <HAL_DMA_IRQHandler+0x2cc>
 80044b6:	e000      	b.n	80044ba <HAL_DMA_IRQHandler+0x2ea>
          break;
 80044b8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d005      	beq.n	80044de <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	4798      	blx	r3
 80044da:	e000      	b.n	80044de <HAL_DMA_IRQHandler+0x30e>
        return;
 80044dc:	bf00      	nop
    }
  }
}
 80044de:	3718      	adds	r7, #24
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b085      	sub	sp, #20
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
 80044f0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004500:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	683a      	ldr	r2, [r7, #0]
 8004508:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	2b40      	cmp	r3, #64	; 0x40
 8004510:	d108      	bne.n	8004524 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004522:	e007      	b.n	8004534 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68ba      	ldr	r2, [r7, #8]
 800452a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	60da      	str	r2, [r3, #12]
}
 8004534:	bf00      	nop
 8004536:	3714      	adds	r7, #20
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr

08004540 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	b2db      	uxtb	r3, r3
 800454e:	3b10      	subs	r3, #16
 8004550:	4a14      	ldr	r2, [pc, #80]	; (80045a4 <DMA_CalcBaseAndBitshift+0x64>)
 8004552:	fba2 2303 	umull	r2, r3, r2, r3
 8004556:	091b      	lsrs	r3, r3, #4
 8004558:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800455a:	4a13      	ldr	r2, [pc, #76]	; (80045a8 <DMA_CalcBaseAndBitshift+0x68>)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	4413      	add	r3, r2
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	461a      	mov	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2b03      	cmp	r3, #3
 800456c:	d909      	bls.n	8004582 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004576:	f023 0303 	bic.w	r3, r3, #3
 800457a:	1d1a      	adds	r2, r3, #4
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	659a      	str	r2, [r3, #88]	; 0x58
 8004580:	e007      	b.n	8004592 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800458a:	f023 0303 	bic.w	r3, r3, #3
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004596:	4618      	mov	r0, r3
 8004598:	3714      	adds	r7, #20
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	aaaaaaab 	.word	0xaaaaaaab
 80045a8:	0800e7cc 	.word	0x0800e7cc

080045ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b085      	sub	sp, #20
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045b4:	2300      	movs	r3, #0
 80045b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	699b      	ldr	r3, [r3, #24]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d11f      	bne.n	8004606 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	2b03      	cmp	r3, #3
 80045ca:	d856      	bhi.n	800467a <DMA_CheckFifoParam+0xce>
 80045cc:	a201      	add	r2, pc, #4	; (adr r2, 80045d4 <DMA_CheckFifoParam+0x28>)
 80045ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d2:	bf00      	nop
 80045d4:	080045e5 	.word	0x080045e5
 80045d8:	080045f7 	.word	0x080045f7
 80045dc:	080045e5 	.word	0x080045e5
 80045e0:	0800467b 	.word	0x0800467b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d046      	beq.n	800467e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045f4:	e043      	b.n	800467e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045fe:	d140      	bne.n	8004682 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004604:	e03d      	b.n	8004682 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800460e:	d121      	bne.n	8004654 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	2b03      	cmp	r3, #3
 8004614:	d837      	bhi.n	8004686 <DMA_CheckFifoParam+0xda>
 8004616:	a201      	add	r2, pc, #4	; (adr r2, 800461c <DMA_CheckFifoParam+0x70>)
 8004618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800461c:	0800462d 	.word	0x0800462d
 8004620:	08004633 	.word	0x08004633
 8004624:	0800462d 	.word	0x0800462d
 8004628:	08004645 	.word	0x08004645
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	73fb      	strb	r3, [r7, #15]
      break;
 8004630:	e030      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004636:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d025      	beq.n	800468a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004642:	e022      	b.n	800468a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004648:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800464c:	d11f      	bne.n	800468e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004652:	e01c      	b.n	800468e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	2b02      	cmp	r3, #2
 8004658:	d903      	bls.n	8004662 <DMA_CheckFifoParam+0xb6>
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	2b03      	cmp	r3, #3
 800465e:	d003      	beq.n	8004668 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004660:	e018      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	73fb      	strb	r3, [r7, #15]
      break;
 8004666:	e015      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800466c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d00e      	beq.n	8004692 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	73fb      	strb	r3, [r7, #15]
      break;
 8004678:	e00b      	b.n	8004692 <DMA_CheckFifoParam+0xe6>
      break;
 800467a:	bf00      	nop
 800467c:	e00a      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      break;
 800467e:	bf00      	nop
 8004680:	e008      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      break;
 8004682:	bf00      	nop
 8004684:	e006      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      break;
 8004686:	bf00      	nop
 8004688:	e004      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      break;
 800468a:	bf00      	nop
 800468c:	e002      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      break;   
 800468e:	bf00      	nop
 8004690:	e000      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      break;
 8004692:	bf00      	nop
    }
  } 
  
  return status; 
 8004694:	7bfb      	ldrb	r3, [r7, #15]
}
 8004696:	4618      	mov	r0, r3
 8004698:	3714      	adds	r7, #20
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr
 80046a2:	bf00      	nop

080046a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b089      	sub	sp, #36	; 0x24
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80046ae:	2300      	movs	r3, #0
 80046b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80046b2:	2300      	movs	r3, #0
 80046b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80046b6:	2300      	movs	r3, #0
 80046b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046ba:	2300      	movs	r3, #0
 80046bc:	61fb      	str	r3, [r7, #28]
 80046be:	e159      	b.n	8004974 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80046c0:	2201      	movs	r2, #1
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	fa02 f303 	lsl.w	r3, r2, r3
 80046c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	4013      	ands	r3, r2
 80046d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80046d4:	693a      	ldr	r2, [r7, #16]
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	429a      	cmp	r2, r3
 80046da:	f040 8148 	bne.w	800496e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f003 0303 	and.w	r3, r3, #3
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d005      	beq.n	80046f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d130      	bne.n	8004758 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	005b      	lsls	r3, r3, #1
 8004700:	2203      	movs	r2, #3
 8004702:	fa02 f303 	lsl.w	r3, r2, r3
 8004706:	43db      	mvns	r3, r3
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	4013      	ands	r3, r2
 800470c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	69fb      	ldr	r3, [r7, #28]
 8004714:	005b      	lsls	r3, r3, #1
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	69ba      	ldr	r2, [r7, #24]
 800471c:	4313      	orrs	r3, r2
 800471e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	69ba      	ldr	r2, [r7, #24]
 8004724:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800472c:	2201      	movs	r2, #1
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	fa02 f303 	lsl.w	r3, r2, r3
 8004734:	43db      	mvns	r3, r3
 8004736:	69ba      	ldr	r2, [r7, #24]
 8004738:	4013      	ands	r3, r2
 800473a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	091b      	lsrs	r3, r3, #4
 8004742:	f003 0201 	and.w	r2, r3, #1
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	fa02 f303 	lsl.w	r3, r2, r3
 800474c:	69ba      	ldr	r2, [r7, #24]
 800474e:	4313      	orrs	r3, r2
 8004750:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	69ba      	ldr	r2, [r7, #24]
 8004756:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f003 0303 	and.w	r3, r3, #3
 8004760:	2b03      	cmp	r3, #3
 8004762:	d017      	beq.n	8004794 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	005b      	lsls	r3, r3, #1
 800476e:	2203      	movs	r2, #3
 8004770:	fa02 f303 	lsl.w	r3, r2, r3
 8004774:	43db      	mvns	r3, r3
 8004776:	69ba      	ldr	r2, [r7, #24]
 8004778:	4013      	ands	r3, r2
 800477a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	689a      	ldr	r2, [r3, #8]
 8004780:	69fb      	ldr	r3, [r7, #28]
 8004782:	005b      	lsls	r3, r3, #1
 8004784:	fa02 f303 	lsl.w	r3, r2, r3
 8004788:	69ba      	ldr	r2, [r7, #24]
 800478a:	4313      	orrs	r3, r2
 800478c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f003 0303 	and.w	r3, r3, #3
 800479c:	2b02      	cmp	r3, #2
 800479e:	d123      	bne.n	80047e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	08da      	lsrs	r2, r3, #3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	3208      	adds	r2, #8
 80047a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	f003 0307 	and.w	r3, r3, #7
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	220f      	movs	r2, #15
 80047b8:	fa02 f303 	lsl.w	r3, r2, r3
 80047bc:	43db      	mvns	r3, r3
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	4013      	ands	r3, r2
 80047c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	691a      	ldr	r2, [r3, #16]
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	f003 0307 	and.w	r3, r3, #7
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	fa02 f303 	lsl.w	r3, r2, r3
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	08da      	lsrs	r2, r3, #3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	3208      	adds	r2, #8
 80047e2:	69b9      	ldr	r1, [r7, #24]
 80047e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	005b      	lsls	r3, r3, #1
 80047f2:	2203      	movs	r2, #3
 80047f4:	fa02 f303 	lsl.w	r3, r2, r3
 80047f8:	43db      	mvns	r3, r3
 80047fa:	69ba      	ldr	r2, [r7, #24]
 80047fc:	4013      	ands	r3, r2
 80047fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f003 0203 	and.w	r2, r3, #3
 8004808:	69fb      	ldr	r3, [r7, #28]
 800480a:	005b      	lsls	r3, r3, #1
 800480c:	fa02 f303 	lsl.w	r3, r2, r3
 8004810:	69ba      	ldr	r2, [r7, #24]
 8004812:	4313      	orrs	r3, r2
 8004814:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004824:	2b00      	cmp	r3, #0
 8004826:	f000 80a2 	beq.w	800496e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800482a:	2300      	movs	r3, #0
 800482c:	60fb      	str	r3, [r7, #12]
 800482e:	4b57      	ldr	r3, [pc, #348]	; (800498c <HAL_GPIO_Init+0x2e8>)
 8004830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004832:	4a56      	ldr	r2, [pc, #344]	; (800498c <HAL_GPIO_Init+0x2e8>)
 8004834:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004838:	6453      	str	r3, [r2, #68]	; 0x44
 800483a:	4b54      	ldr	r3, [pc, #336]	; (800498c <HAL_GPIO_Init+0x2e8>)
 800483c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800483e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004842:	60fb      	str	r3, [r7, #12]
 8004844:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004846:	4a52      	ldr	r2, [pc, #328]	; (8004990 <HAL_GPIO_Init+0x2ec>)
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	089b      	lsrs	r3, r3, #2
 800484c:	3302      	adds	r3, #2
 800484e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004852:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	f003 0303 	and.w	r3, r3, #3
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	220f      	movs	r2, #15
 800485e:	fa02 f303 	lsl.w	r3, r2, r3
 8004862:	43db      	mvns	r3, r3
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	4013      	ands	r3, r2
 8004868:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a49      	ldr	r2, [pc, #292]	; (8004994 <HAL_GPIO_Init+0x2f0>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d019      	beq.n	80048a6 <HAL_GPIO_Init+0x202>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a48      	ldr	r2, [pc, #288]	; (8004998 <HAL_GPIO_Init+0x2f4>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d013      	beq.n	80048a2 <HAL_GPIO_Init+0x1fe>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a47      	ldr	r2, [pc, #284]	; (800499c <HAL_GPIO_Init+0x2f8>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d00d      	beq.n	800489e <HAL_GPIO_Init+0x1fa>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a46      	ldr	r2, [pc, #280]	; (80049a0 <HAL_GPIO_Init+0x2fc>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d007      	beq.n	800489a <HAL_GPIO_Init+0x1f6>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a45      	ldr	r2, [pc, #276]	; (80049a4 <HAL_GPIO_Init+0x300>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d101      	bne.n	8004896 <HAL_GPIO_Init+0x1f2>
 8004892:	2304      	movs	r3, #4
 8004894:	e008      	b.n	80048a8 <HAL_GPIO_Init+0x204>
 8004896:	2307      	movs	r3, #7
 8004898:	e006      	b.n	80048a8 <HAL_GPIO_Init+0x204>
 800489a:	2303      	movs	r3, #3
 800489c:	e004      	b.n	80048a8 <HAL_GPIO_Init+0x204>
 800489e:	2302      	movs	r3, #2
 80048a0:	e002      	b.n	80048a8 <HAL_GPIO_Init+0x204>
 80048a2:	2301      	movs	r3, #1
 80048a4:	e000      	b.n	80048a8 <HAL_GPIO_Init+0x204>
 80048a6:	2300      	movs	r3, #0
 80048a8:	69fa      	ldr	r2, [r7, #28]
 80048aa:	f002 0203 	and.w	r2, r2, #3
 80048ae:	0092      	lsls	r2, r2, #2
 80048b0:	4093      	lsls	r3, r2
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80048b8:	4935      	ldr	r1, [pc, #212]	; (8004990 <HAL_GPIO_Init+0x2ec>)
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	089b      	lsrs	r3, r3, #2
 80048be:	3302      	adds	r3, #2
 80048c0:	69ba      	ldr	r2, [r7, #24]
 80048c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048c6:	4b38      	ldr	r3, [pc, #224]	; (80049a8 <HAL_GPIO_Init+0x304>)
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	43db      	mvns	r3, r3
 80048d0:	69ba      	ldr	r2, [r7, #24]
 80048d2:	4013      	ands	r3, r2
 80048d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d003      	beq.n	80048ea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80048e2:	69ba      	ldr	r2, [r7, #24]
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048ea:	4a2f      	ldr	r2, [pc, #188]	; (80049a8 <HAL_GPIO_Init+0x304>)
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048f0:	4b2d      	ldr	r3, [pc, #180]	; (80049a8 <HAL_GPIO_Init+0x304>)
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	43db      	mvns	r3, r3
 80048fa:	69ba      	ldr	r2, [r7, #24]
 80048fc:	4013      	ands	r3, r2
 80048fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004908:	2b00      	cmp	r3, #0
 800490a:	d003      	beq.n	8004914 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800490c:	69ba      	ldr	r2, [r7, #24]
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	4313      	orrs	r3, r2
 8004912:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004914:	4a24      	ldr	r2, [pc, #144]	; (80049a8 <HAL_GPIO_Init+0x304>)
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800491a:	4b23      	ldr	r3, [pc, #140]	; (80049a8 <HAL_GPIO_Init+0x304>)
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	43db      	mvns	r3, r3
 8004924:	69ba      	ldr	r2, [r7, #24]
 8004926:	4013      	ands	r3, r2
 8004928:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d003      	beq.n	800493e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004936:	69ba      	ldr	r2, [r7, #24]
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	4313      	orrs	r3, r2
 800493c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800493e:	4a1a      	ldr	r2, [pc, #104]	; (80049a8 <HAL_GPIO_Init+0x304>)
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004944:	4b18      	ldr	r3, [pc, #96]	; (80049a8 <HAL_GPIO_Init+0x304>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	43db      	mvns	r3, r3
 800494e:	69ba      	ldr	r2, [r7, #24]
 8004950:	4013      	ands	r3, r2
 8004952:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d003      	beq.n	8004968 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004960:	69ba      	ldr	r2, [r7, #24]
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	4313      	orrs	r3, r2
 8004966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004968:	4a0f      	ldr	r2, [pc, #60]	; (80049a8 <HAL_GPIO_Init+0x304>)
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	3301      	adds	r3, #1
 8004972:	61fb      	str	r3, [r7, #28]
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	2b0f      	cmp	r3, #15
 8004978:	f67f aea2 	bls.w	80046c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800497c:	bf00      	nop
 800497e:	bf00      	nop
 8004980:	3724      	adds	r7, #36	; 0x24
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	40023800 	.word	0x40023800
 8004990:	40013800 	.word	0x40013800
 8004994:	40020000 	.word	0x40020000
 8004998:	40020400 	.word	0x40020400
 800499c:	40020800 	.word	0x40020800
 80049a0:	40020c00 	.word	0x40020c00
 80049a4:	40021000 	.word	0x40021000
 80049a8:	40013c00 	.word	0x40013c00

080049ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	460b      	mov	r3, r1
 80049b6:	807b      	strh	r3, [r7, #2]
 80049b8:	4613      	mov	r3, r2
 80049ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049bc:	787b      	ldrb	r3, [r7, #1]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049c2:	887a      	ldrh	r2, [r7, #2]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80049c8:	e003      	b.n	80049d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80049ca:	887b      	ldrh	r3, [r7, #2]
 80049cc:	041a      	lsls	r2, r3, #16
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	619a      	str	r2, [r3, #24]
}
 80049d2:	bf00      	nop
 80049d4:	370c      	adds	r7, #12
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
	...

080049e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d101      	bne.n	80049f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e12b      	b.n	8004c4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d106      	bne.n	8004a0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f7fe fa1a 	bl	8002e40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2224      	movs	r2, #36	; 0x24
 8004a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f022 0201 	bic.w	r2, r2, #1
 8004a22:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a32:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a42:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004a44:	f002 f870 	bl	8006b28 <HAL_RCC_GetPCLK1Freq>
 8004a48:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	4a81      	ldr	r2, [pc, #516]	; (8004c54 <HAL_I2C_Init+0x274>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d807      	bhi.n	8004a64 <HAL_I2C_Init+0x84>
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	4a80      	ldr	r2, [pc, #512]	; (8004c58 <HAL_I2C_Init+0x278>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	bf94      	ite	ls
 8004a5c:	2301      	movls	r3, #1
 8004a5e:	2300      	movhi	r3, #0
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	e006      	b.n	8004a72 <HAL_I2C_Init+0x92>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	4a7d      	ldr	r2, [pc, #500]	; (8004c5c <HAL_I2C_Init+0x27c>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	bf94      	ite	ls
 8004a6c:	2301      	movls	r3, #1
 8004a6e:	2300      	movhi	r3, #0
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d001      	beq.n	8004a7a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e0e7      	b.n	8004c4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	4a78      	ldr	r2, [pc, #480]	; (8004c60 <HAL_I2C_Init+0x280>)
 8004a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a82:	0c9b      	lsrs	r3, r3, #18
 8004a84:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	430a      	orrs	r2, r1
 8004a98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	4a6a      	ldr	r2, [pc, #424]	; (8004c54 <HAL_I2C_Init+0x274>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d802      	bhi.n	8004ab4 <HAL_I2C_Init+0xd4>
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	e009      	b.n	8004ac8 <HAL_I2C_Init+0xe8>
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004aba:	fb02 f303 	mul.w	r3, r2, r3
 8004abe:	4a69      	ldr	r2, [pc, #420]	; (8004c64 <HAL_I2C_Init+0x284>)
 8004ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac4:	099b      	lsrs	r3, r3, #6
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	6812      	ldr	r2, [r2, #0]
 8004acc:	430b      	orrs	r3, r1
 8004ace:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	69db      	ldr	r3, [r3, #28]
 8004ad6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004ada:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	495c      	ldr	r1, [pc, #368]	; (8004c54 <HAL_I2C_Init+0x274>)
 8004ae4:	428b      	cmp	r3, r1
 8004ae6:	d819      	bhi.n	8004b1c <HAL_I2C_Init+0x13c>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	1e59      	subs	r1, r3, #1
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	005b      	lsls	r3, r3, #1
 8004af2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004af6:	1c59      	adds	r1, r3, #1
 8004af8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004afc:	400b      	ands	r3, r1
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d00a      	beq.n	8004b18 <HAL_I2C_Init+0x138>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	1e59      	subs	r1, r3, #1
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	005b      	lsls	r3, r3, #1
 8004b0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b10:	3301      	adds	r3, #1
 8004b12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b16:	e051      	b.n	8004bbc <HAL_I2C_Init+0x1dc>
 8004b18:	2304      	movs	r3, #4
 8004b1a:	e04f      	b.n	8004bbc <HAL_I2C_Init+0x1dc>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d111      	bne.n	8004b48 <HAL_I2C_Init+0x168>
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	1e58      	subs	r0, r3, #1
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6859      	ldr	r1, [r3, #4]
 8004b2c:	460b      	mov	r3, r1
 8004b2e:	005b      	lsls	r3, r3, #1
 8004b30:	440b      	add	r3, r1
 8004b32:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b36:	3301      	adds	r3, #1
 8004b38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	bf0c      	ite	eq
 8004b40:	2301      	moveq	r3, #1
 8004b42:	2300      	movne	r3, #0
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	e012      	b.n	8004b6e <HAL_I2C_Init+0x18e>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	1e58      	subs	r0, r3, #1
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6859      	ldr	r1, [r3, #4]
 8004b50:	460b      	mov	r3, r1
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	440b      	add	r3, r1
 8004b56:	0099      	lsls	r1, r3, #2
 8004b58:	440b      	add	r3, r1
 8004b5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b5e:	3301      	adds	r3, #1
 8004b60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	bf0c      	ite	eq
 8004b68:	2301      	moveq	r3, #1
 8004b6a:	2300      	movne	r3, #0
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d001      	beq.n	8004b76 <HAL_I2C_Init+0x196>
 8004b72:	2301      	movs	r3, #1
 8004b74:	e022      	b.n	8004bbc <HAL_I2C_Init+0x1dc>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d10e      	bne.n	8004b9c <HAL_I2C_Init+0x1bc>
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	1e58      	subs	r0, r3, #1
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6859      	ldr	r1, [r3, #4]
 8004b86:	460b      	mov	r3, r1
 8004b88:	005b      	lsls	r3, r3, #1
 8004b8a:	440b      	add	r3, r1
 8004b8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b90:	3301      	adds	r3, #1
 8004b92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b9a:	e00f      	b.n	8004bbc <HAL_I2C_Init+0x1dc>
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	1e58      	subs	r0, r3, #1
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6859      	ldr	r1, [r3, #4]
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	440b      	add	r3, r1
 8004baa:	0099      	lsls	r1, r3, #2
 8004bac:	440b      	add	r3, r1
 8004bae:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bb8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004bbc:	6879      	ldr	r1, [r7, #4]
 8004bbe:	6809      	ldr	r1, [r1, #0]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	69da      	ldr	r2, [r3, #28]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a1b      	ldr	r3, [r3, #32]
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004bea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	6911      	ldr	r1, [r2, #16]
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	68d2      	ldr	r2, [r2, #12]
 8004bf6:	4311      	orrs	r1, r2
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	6812      	ldr	r2, [r2, #0]
 8004bfc:	430b      	orrs	r3, r1
 8004bfe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	695a      	ldr	r2, [r3, #20]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	431a      	orrs	r2, r3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f042 0201 	orr.w	r2, r2, #1
 8004c2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2220      	movs	r2, #32
 8004c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3710      	adds	r7, #16
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	000186a0 	.word	0x000186a0
 8004c58:	001e847f 	.word	0x001e847f
 8004c5c:	003d08ff 	.word	0x003d08ff
 8004c60:	431bde83 	.word	0x431bde83
 8004c64:	10624dd3 	.word	0x10624dd3

08004c68 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b088      	sub	sp, #32
 8004c6c:	af02      	add	r7, sp, #8
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	607a      	str	r2, [r7, #4]
 8004c72:	461a      	mov	r2, r3
 8004c74:	460b      	mov	r3, r1
 8004c76:	817b      	strh	r3, [r7, #10]
 8004c78:	4613      	mov	r3, r2
 8004c7a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c7c:	f7fe fc0c 	bl	8003498 <HAL_GetTick>
 8004c80:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b20      	cmp	r3, #32
 8004c8c:	f040 80e0 	bne.w	8004e50 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	9300      	str	r3, [sp, #0]
 8004c94:	2319      	movs	r3, #25
 8004c96:	2201      	movs	r2, #1
 8004c98:	4970      	ldr	r1, [pc, #448]	; (8004e5c <HAL_I2C_Master_Transmit+0x1f4>)
 8004c9a:	68f8      	ldr	r0, [r7, #12]
 8004c9c:	f001 f8f6 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d001      	beq.n	8004caa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004ca6:	2302      	movs	r3, #2
 8004ca8:	e0d3      	b.n	8004e52 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d101      	bne.n	8004cb8 <HAL_I2C_Master_Transmit+0x50>
 8004cb4:	2302      	movs	r3, #2
 8004cb6:	e0cc      	b.n	8004e52 <HAL_I2C_Master_Transmit+0x1ea>
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 0301 	and.w	r3, r3, #1
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d007      	beq.n	8004cde <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f042 0201 	orr.w	r2, r2, #1
 8004cdc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004cec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2221      	movs	r2, #33	; 0x21
 8004cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2210      	movs	r2, #16
 8004cfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	893a      	ldrh	r2, [r7, #8]
 8004d0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d14:	b29a      	uxth	r2, r3
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	4a50      	ldr	r2, [pc, #320]	; (8004e60 <HAL_I2C_Master_Transmit+0x1f8>)
 8004d1e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d20:	8979      	ldrh	r1, [r7, #10]
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	6a3a      	ldr	r2, [r7, #32]
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	f000 fde2 	bl	80058f0 <I2C_MasterRequestWrite>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d001      	beq.n	8004d36 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e08d      	b.n	8004e52 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d36:	2300      	movs	r3, #0
 8004d38:	613b      	str	r3, [r7, #16]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	695b      	ldr	r3, [r3, #20]
 8004d40:	613b      	str	r3, [r7, #16]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	699b      	ldr	r3, [r3, #24]
 8004d48:	613b      	str	r3, [r7, #16]
 8004d4a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004d4c:	e066      	b.n	8004e1c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	6a39      	ldr	r1, [r7, #32]
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	f001 f970 	bl	8006038 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00d      	beq.n	8004d7a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d62:	2b04      	cmp	r3, #4
 8004d64:	d107      	bne.n	8004d76 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d74:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e06b      	b.n	8004e52 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d7e:	781a      	ldrb	r2, [r3, #0]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d8a:	1c5a      	adds	r2, r3, #1
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	3b01      	subs	r3, #1
 8004d98:	b29a      	uxth	r2, r3
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004da2:	3b01      	subs	r3, #1
 8004da4:	b29a      	uxth	r2, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	695b      	ldr	r3, [r3, #20]
 8004db0:	f003 0304 	and.w	r3, r3, #4
 8004db4:	2b04      	cmp	r3, #4
 8004db6:	d11b      	bne.n	8004df0 <HAL_I2C_Master_Transmit+0x188>
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d017      	beq.n	8004df0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc4:	781a      	ldrb	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd0:	1c5a      	adds	r2, r3, #1
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	b29a      	uxth	r2, r3
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004de8:	3b01      	subs	r3, #1
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004df0:	697a      	ldr	r2, [r7, #20]
 8004df2:	6a39      	ldr	r1, [r7, #32]
 8004df4:	68f8      	ldr	r0, [r7, #12]
 8004df6:	f001 f960 	bl	80060ba <I2C_WaitOnBTFFlagUntilTimeout>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d00d      	beq.n	8004e1c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e04:	2b04      	cmp	r3, #4
 8004e06:	d107      	bne.n	8004e18 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e16:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e01a      	b.n	8004e52 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d194      	bne.n	8004d4e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2220      	movs	r2, #32
 8004e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	e000      	b.n	8004e52 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004e50:	2302      	movs	r3, #2
  }
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3718      	adds	r7, #24
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	00100002 	.word	0x00100002
 8004e60:	ffff0000 	.word	0xffff0000

08004e64 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b08c      	sub	sp, #48	; 0x30
 8004e68:	af02      	add	r7, sp, #8
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	607a      	str	r2, [r7, #4]
 8004e6e:	461a      	mov	r2, r3
 8004e70:	460b      	mov	r3, r1
 8004e72:	817b      	strh	r3, [r7, #10]
 8004e74:	4613      	mov	r3, r2
 8004e76:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e78:	f7fe fb0e 	bl	8003498 <HAL_GetTick>
 8004e7c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	2b20      	cmp	r3, #32
 8004e88:	f040 820b 	bne.w	80052a2 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8e:	9300      	str	r3, [sp, #0]
 8004e90:	2319      	movs	r3, #25
 8004e92:	2201      	movs	r2, #1
 8004e94:	497c      	ldr	r1, [pc, #496]	; (8005088 <HAL_I2C_Master_Receive+0x224>)
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f000 fff8 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d001      	beq.n	8004ea6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004ea2:	2302      	movs	r3, #2
 8004ea4:	e1fe      	b.n	80052a4 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d101      	bne.n	8004eb4 <HAL_I2C_Master_Receive+0x50>
 8004eb0:	2302      	movs	r3, #2
 8004eb2:	e1f7      	b.n	80052a4 <HAL_I2C_Master_Receive+0x440>
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d007      	beq.n	8004eda <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f042 0201 	orr.w	r2, r2, #1
 8004ed8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ee8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2222      	movs	r2, #34	; 0x22
 8004eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2210      	movs	r2, #16
 8004ef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2200      	movs	r2, #0
 8004efe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	893a      	ldrh	r2, [r7, #8]
 8004f0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f10:	b29a      	uxth	r2, r3
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	4a5c      	ldr	r2, [pc, #368]	; (800508c <HAL_I2C_Master_Receive+0x228>)
 8004f1a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004f1c:	8979      	ldrh	r1, [r7, #10]
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f22:	68f8      	ldr	r0, [r7, #12]
 8004f24:	f000 fd66 	bl	80059f4 <I2C_MasterRequestRead>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d001      	beq.n	8004f32 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e1b8      	b.n	80052a4 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d113      	bne.n	8004f62 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	623b      	str	r3, [r7, #32]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	695b      	ldr	r3, [r3, #20]
 8004f44:	623b      	str	r3, [r7, #32]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	623b      	str	r3, [r7, #32]
 8004f4e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f5e:	601a      	str	r2, [r3, #0]
 8004f60:	e18c      	b.n	800527c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d11b      	bne.n	8004fa2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f78:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	61fb      	str	r3, [r7, #28]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	61fb      	str	r3, [r7, #28]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	699b      	ldr	r3, [r3, #24]
 8004f8c:	61fb      	str	r3, [r7, #28]
 8004f8e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f9e:	601a      	str	r2, [r3, #0]
 8004fa0:	e16c      	b.n	800527c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d11b      	bne.n	8004fe2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fb8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004fc8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fca:	2300      	movs	r3, #0
 8004fcc:	61bb      	str	r3, [r7, #24]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	695b      	ldr	r3, [r3, #20]
 8004fd4:	61bb      	str	r3, [r7, #24]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	699b      	ldr	r3, [r3, #24]
 8004fdc:	61bb      	str	r3, [r7, #24]
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	e14c      	b.n	800527c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004ff0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	617b      	str	r3, [r7, #20]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	695b      	ldr	r3, [r3, #20]
 8004ffc:	617b      	str	r3, [r7, #20]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	699b      	ldr	r3, [r3, #24]
 8005004:	617b      	str	r3, [r7, #20]
 8005006:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005008:	e138      	b.n	800527c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800500e:	2b03      	cmp	r3, #3
 8005010:	f200 80f1 	bhi.w	80051f6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005018:	2b01      	cmp	r3, #1
 800501a:	d123      	bne.n	8005064 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800501c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800501e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005020:	68f8      	ldr	r0, [r7, #12]
 8005022:	f001 f88b 	bl	800613c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	d001      	beq.n	8005030 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e139      	b.n	80052a4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	691a      	ldr	r2, [r3, #16]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503a:	b2d2      	uxtb	r2, r2
 800503c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005042:	1c5a      	adds	r2, r3, #1
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800504c:	3b01      	subs	r3, #1
 800504e:	b29a      	uxth	r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005058:	b29b      	uxth	r3, r3
 800505a:	3b01      	subs	r3, #1
 800505c:	b29a      	uxth	r2, r3
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005062:	e10b      	b.n	800527c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005068:	2b02      	cmp	r3, #2
 800506a:	d14e      	bne.n	800510a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800506c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800506e:	9300      	str	r3, [sp, #0]
 8005070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005072:	2200      	movs	r2, #0
 8005074:	4906      	ldr	r1, [pc, #24]	; (8005090 <HAL_I2C_Master_Receive+0x22c>)
 8005076:	68f8      	ldr	r0, [r7, #12]
 8005078:	f000 ff08 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d008      	beq.n	8005094 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e10e      	b.n	80052a4 <HAL_I2C_Master_Receive+0x440>
 8005086:	bf00      	nop
 8005088:	00100002 	.word	0x00100002
 800508c:	ffff0000 	.word	0xffff0000
 8005090:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	691a      	ldr	r2, [r3, #16]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ae:	b2d2      	uxtb	r2, r2
 80050b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b6:	1c5a      	adds	r2, r3, #1
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050c0:	3b01      	subs	r3, #1
 80050c2:	b29a      	uxth	r2, r3
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	3b01      	subs	r3, #1
 80050d0:	b29a      	uxth	r2, r3
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	691a      	ldr	r2, [r3, #16]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e0:	b2d2      	uxtb	r2, r2
 80050e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e8:	1c5a      	adds	r2, r3, #1
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050f2:	3b01      	subs	r3, #1
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050fe:	b29b      	uxth	r3, r3
 8005100:	3b01      	subs	r3, #1
 8005102:	b29a      	uxth	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005108:	e0b8      	b.n	800527c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800510a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510c:	9300      	str	r3, [sp, #0]
 800510e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005110:	2200      	movs	r2, #0
 8005112:	4966      	ldr	r1, [pc, #408]	; (80052ac <HAL_I2C_Master_Receive+0x448>)
 8005114:	68f8      	ldr	r0, [r7, #12]
 8005116:	f000 feb9 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d001      	beq.n	8005124 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e0bf      	b.n	80052a4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005132:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	691a      	ldr	r2, [r3, #16]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513e:	b2d2      	uxtb	r2, r2
 8005140:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005146:	1c5a      	adds	r2, r3, #1
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005150:	3b01      	subs	r3, #1
 8005152:	b29a      	uxth	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800515c:	b29b      	uxth	r3, r3
 800515e:	3b01      	subs	r3, #1
 8005160:	b29a      	uxth	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800516c:	2200      	movs	r2, #0
 800516e:	494f      	ldr	r1, [pc, #316]	; (80052ac <HAL_I2C_Master_Receive+0x448>)
 8005170:	68f8      	ldr	r0, [r7, #12]
 8005172:	f000 fe8b 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d001      	beq.n	8005180 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e091      	b.n	80052a4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800518e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	691a      	ldr	r2, [r3, #16]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519a:	b2d2      	uxtb	r2, r2
 800519c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a2:	1c5a      	adds	r2, r3, #1
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ac:	3b01      	subs	r3, #1
 80051ae:	b29a      	uxth	r2, r3
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051b8:	b29b      	uxth	r3, r3
 80051ba:	3b01      	subs	r3, #1
 80051bc:	b29a      	uxth	r2, r3
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	691a      	ldr	r2, [r3, #16]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051cc:	b2d2      	uxtb	r2, r2
 80051ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d4:	1c5a      	adds	r2, r3, #1
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051de:	3b01      	subs	r3, #1
 80051e0:	b29a      	uxth	r2, r3
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	3b01      	subs	r3, #1
 80051ee:	b29a      	uxth	r2, r3
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80051f4:	e042      	b.n	800527c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80051fa:	68f8      	ldr	r0, [r7, #12]
 80051fc:	f000 ff9e 	bl	800613c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005200:	4603      	mov	r3, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	d001      	beq.n	800520a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e04c      	b.n	80052a4 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	691a      	ldr	r2, [r3, #16]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005214:	b2d2      	uxtb	r2, r2
 8005216:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800521c:	1c5a      	adds	r2, r3, #1
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005226:	3b01      	subs	r3, #1
 8005228:	b29a      	uxth	r2, r3
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005232:	b29b      	uxth	r3, r3
 8005234:	3b01      	subs	r3, #1
 8005236:	b29a      	uxth	r2, r3
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	695b      	ldr	r3, [r3, #20]
 8005242:	f003 0304 	and.w	r3, r3, #4
 8005246:	2b04      	cmp	r3, #4
 8005248:	d118      	bne.n	800527c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	691a      	ldr	r2, [r3, #16]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005254:	b2d2      	uxtb	r2, r2
 8005256:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800525c:	1c5a      	adds	r2, r3, #1
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005266:	3b01      	subs	r3, #1
 8005268:	b29a      	uxth	r2, r3
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005272:	b29b      	uxth	r3, r3
 8005274:	3b01      	subs	r3, #1
 8005276:	b29a      	uxth	r2, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005280:	2b00      	cmp	r3, #0
 8005282:	f47f aec2 	bne.w	800500a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2220      	movs	r2, #32
 800528a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800529e:	2300      	movs	r3, #0
 80052a0:	e000      	b.n	80052a4 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80052a2:	2302      	movs	r3, #2
  }
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3728      	adds	r7, #40	; 0x28
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	00010004 	.word	0x00010004

080052b0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b088      	sub	sp, #32
 80052b4:	af02      	add	r7, sp, #8
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	4608      	mov	r0, r1
 80052ba:	4611      	mov	r1, r2
 80052bc:	461a      	mov	r2, r3
 80052be:	4603      	mov	r3, r0
 80052c0:	817b      	strh	r3, [r7, #10]
 80052c2:	460b      	mov	r3, r1
 80052c4:	813b      	strh	r3, [r7, #8]
 80052c6:	4613      	mov	r3, r2
 80052c8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80052ca:	f7fe f8e5 	bl	8003498 <HAL_GetTick>
 80052ce:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	2b20      	cmp	r3, #32
 80052da:	f040 80d9 	bne.w	8005490 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	9300      	str	r3, [sp, #0]
 80052e2:	2319      	movs	r3, #25
 80052e4:	2201      	movs	r2, #1
 80052e6:	496d      	ldr	r1, [pc, #436]	; (800549c <HAL_I2C_Mem_Write+0x1ec>)
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f000 fdcf 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d001      	beq.n	80052f8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80052f4:	2302      	movs	r3, #2
 80052f6:	e0cc      	b.n	8005492 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d101      	bne.n	8005306 <HAL_I2C_Mem_Write+0x56>
 8005302:	2302      	movs	r3, #2
 8005304:	e0c5      	b.n	8005492 <HAL_I2C_Mem_Write+0x1e2>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2201      	movs	r2, #1
 800530a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0301 	and.w	r3, r3, #1
 8005318:	2b01      	cmp	r3, #1
 800531a:	d007      	beq.n	800532c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f042 0201 	orr.w	r2, r2, #1
 800532a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800533a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2221      	movs	r2, #33	; 0x21
 8005340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2240      	movs	r2, #64	; 0x40
 8005348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2200      	movs	r2, #0
 8005350:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6a3a      	ldr	r2, [r7, #32]
 8005356:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800535c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005362:	b29a      	uxth	r2, r3
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	4a4d      	ldr	r2, [pc, #308]	; (80054a0 <HAL_I2C_Mem_Write+0x1f0>)
 800536c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800536e:	88f8      	ldrh	r0, [r7, #6]
 8005370:	893a      	ldrh	r2, [r7, #8]
 8005372:	8979      	ldrh	r1, [r7, #10]
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	9301      	str	r3, [sp, #4]
 8005378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800537a:	9300      	str	r3, [sp, #0]
 800537c:	4603      	mov	r3, r0
 800537e:	68f8      	ldr	r0, [r7, #12]
 8005380:	f000 fc06 	bl	8005b90 <I2C_RequestMemoryWrite>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d052      	beq.n	8005430 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e081      	b.n	8005492 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800538e:	697a      	ldr	r2, [r7, #20]
 8005390:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005392:	68f8      	ldr	r0, [r7, #12]
 8005394:	f000 fe50 	bl	8006038 <I2C_WaitOnTXEFlagUntilTimeout>
 8005398:	4603      	mov	r3, r0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00d      	beq.n	80053ba <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a2:	2b04      	cmp	r3, #4
 80053a4:	d107      	bne.n	80053b6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e06b      	b.n	8005492 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053be:	781a      	ldrb	r2, [r3, #0]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ca:	1c5a      	adds	r2, r3, #1
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053d4:	3b01      	subs	r3, #1
 80053d6:	b29a      	uxth	r2, r3
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	3b01      	subs	r3, #1
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	695b      	ldr	r3, [r3, #20]
 80053f0:	f003 0304 	and.w	r3, r3, #4
 80053f4:	2b04      	cmp	r3, #4
 80053f6:	d11b      	bne.n	8005430 <HAL_I2C_Mem_Write+0x180>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d017      	beq.n	8005430 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005404:	781a      	ldrb	r2, [r3, #0]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005410:	1c5a      	adds	r2, r3, #1
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800541a:	3b01      	subs	r3, #1
 800541c:	b29a      	uxth	r2, r3
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005426:	b29b      	uxth	r3, r3
 8005428:	3b01      	subs	r3, #1
 800542a:	b29a      	uxth	r2, r3
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005434:	2b00      	cmp	r3, #0
 8005436:	d1aa      	bne.n	800538e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005438:	697a      	ldr	r2, [r7, #20]
 800543a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800543c:	68f8      	ldr	r0, [r7, #12]
 800543e:	f000 fe3c 	bl	80060ba <I2C_WaitOnBTFFlagUntilTimeout>
 8005442:	4603      	mov	r3, r0
 8005444:	2b00      	cmp	r3, #0
 8005446:	d00d      	beq.n	8005464 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544c:	2b04      	cmp	r3, #4
 800544e:	d107      	bne.n	8005460 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800545e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	e016      	b.n	8005492 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005472:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2220      	movs	r2, #32
 8005478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800548c:	2300      	movs	r3, #0
 800548e:	e000      	b.n	8005492 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005490:	2302      	movs	r3, #2
  }
}
 8005492:	4618      	mov	r0, r3
 8005494:	3718      	adds	r7, #24
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	00100002 	.word	0x00100002
 80054a0:	ffff0000 	.word	0xffff0000

080054a4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b08c      	sub	sp, #48	; 0x30
 80054a8:	af02      	add	r7, sp, #8
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	4608      	mov	r0, r1
 80054ae:	4611      	mov	r1, r2
 80054b0:	461a      	mov	r2, r3
 80054b2:	4603      	mov	r3, r0
 80054b4:	817b      	strh	r3, [r7, #10]
 80054b6:	460b      	mov	r3, r1
 80054b8:	813b      	strh	r3, [r7, #8]
 80054ba:	4613      	mov	r3, r2
 80054bc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80054be:	f7fd ffeb 	bl	8003498 <HAL_GetTick>
 80054c2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b20      	cmp	r3, #32
 80054ce:	f040 8208 	bne.w	80058e2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80054d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d4:	9300      	str	r3, [sp, #0]
 80054d6:	2319      	movs	r3, #25
 80054d8:	2201      	movs	r2, #1
 80054da:	497b      	ldr	r1, [pc, #492]	; (80056c8 <HAL_I2C_Mem_Read+0x224>)
 80054dc:	68f8      	ldr	r0, [r7, #12]
 80054de:	f000 fcd5 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d001      	beq.n	80054ec <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80054e8:	2302      	movs	r3, #2
 80054ea:	e1fb      	b.n	80058e4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d101      	bne.n	80054fa <HAL_I2C_Mem_Read+0x56>
 80054f6:	2302      	movs	r3, #2
 80054f8:	e1f4      	b.n	80058e4 <HAL_I2C_Mem_Read+0x440>
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	2b01      	cmp	r3, #1
 800550e:	d007      	beq.n	8005520 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f042 0201 	orr.w	r2, r2, #1
 800551e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800552e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2222      	movs	r2, #34	; 0x22
 8005534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2240      	movs	r2, #64	; 0x40
 800553c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800554a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005550:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005556:	b29a      	uxth	r2, r3
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	4a5b      	ldr	r2, [pc, #364]	; (80056cc <HAL_I2C_Mem_Read+0x228>)
 8005560:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005562:	88f8      	ldrh	r0, [r7, #6]
 8005564:	893a      	ldrh	r2, [r7, #8]
 8005566:	8979      	ldrh	r1, [r7, #10]
 8005568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800556a:	9301      	str	r3, [sp, #4]
 800556c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800556e:	9300      	str	r3, [sp, #0]
 8005570:	4603      	mov	r3, r0
 8005572:	68f8      	ldr	r0, [r7, #12]
 8005574:	f000 fba2 	bl	8005cbc <I2C_RequestMemoryRead>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d001      	beq.n	8005582 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e1b0      	b.n	80058e4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005586:	2b00      	cmp	r3, #0
 8005588:	d113      	bne.n	80055b2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800558a:	2300      	movs	r3, #0
 800558c:	623b      	str	r3, [r7, #32]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	695b      	ldr	r3, [r3, #20]
 8005594:	623b      	str	r3, [r7, #32]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	699b      	ldr	r3, [r3, #24]
 800559c:	623b      	str	r3, [r7, #32]
 800559e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055ae:	601a      	str	r2, [r3, #0]
 80055b0:	e184      	b.n	80058bc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d11b      	bne.n	80055f2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055ca:	2300      	movs	r3, #0
 80055cc:	61fb      	str	r3, [r7, #28]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	695b      	ldr	r3, [r3, #20]
 80055d4:	61fb      	str	r3, [r7, #28]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	699b      	ldr	r3, [r3, #24]
 80055dc:	61fb      	str	r3, [r7, #28]
 80055de:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055ee:	601a      	str	r2, [r3, #0]
 80055f0:	e164      	b.n	80058bc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055f6:	2b02      	cmp	r3, #2
 80055f8:	d11b      	bne.n	8005632 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005608:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005618:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800561a:	2300      	movs	r3, #0
 800561c:	61bb      	str	r3, [r7, #24]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	695b      	ldr	r3, [r3, #20]
 8005624:	61bb      	str	r3, [r7, #24]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	61bb      	str	r3, [r7, #24]
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	e144      	b.n	80058bc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005632:	2300      	movs	r3, #0
 8005634:	617b      	str	r3, [r7, #20]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	695b      	ldr	r3, [r3, #20]
 800563c:	617b      	str	r3, [r7, #20]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	617b      	str	r3, [r7, #20]
 8005646:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005648:	e138      	b.n	80058bc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800564e:	2b03      	cmp	r3, #3
 8005650:	f200 80f1 	bhi.w	8005836 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005658:	2b01      	cmp	r3, #1
 800565a:	d123      	bne.n	80056a4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800565c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800565e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005660:	68f8      	ldr	r0, [r7, #12]
 8005662:	f000 fd6b 	bl	800613c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d001      	beq.n	8005670 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	e139      	b.n	80058e4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	691a      	ldr	r2, [r3, #16]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567a:	b2d2      	uxtb	r2, r2
 800567c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005682:	1c5a      	adds	r2, r3, #1
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800568c:	3b01      	subs	r3, #1
 800568e:	b29a      	uxth	r2, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005698:	b29b      	uxth	r3, r3
 800569a:	3b01      	subs	r3, #1
 800569c:	b29a      	uxth	r2, r3
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80056a2:	e10b      	b.n	80058bc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d14e      	bne.n	800574a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80056ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ae:	9300      	str	r3, [sp, #0]
 80056b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056b2:	2200      	movs	r2, #0
 80056b4:	4906      	ldr	r1, [pc, #24]	; (80056d0 <HAL_I2C_Mem_Read+0x22c>)
 80056b6:	68f8      	ldr	r0, [r7, #12]
 80056b8:	f000 fbe8 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d008      	beq.n	80056d4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e10e      	b.n	80058e4 <HAL_I2C_Mem_Read+0x440>
 80056c6:	bf00      	nop
 80056c8:	00100002 	.word	0x00100002
 80056cc:	ffff0000 	.word	0xffff0000
 80056d0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	691a      	ldr	r2, [r3, #16]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ee:	b2d2      	uxtb	r2, r2
 80056f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f6:	1c5a      	adds	r2, r3, #1
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005700:	3b01      	subs	r3, #1
 8005702:	b29a      	uxth	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800570c:	b29b      	uxth	r3, r3
 800570e:	3b01      	subs	r3, #1
 8005710:	b29a      	uxth	r2, r3
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	691a      	ldr	r2, [r3, #16]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005720:	b2d2      	uxtb	r2, r2
 8005722:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005728:	1c5a      	adds	r2, r3, #1
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005732:	3b01      	subs	r3, #1
 8005734:	b29a      	uxth	r2, r3
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800573e:	b29b      	uxth	r3, r3
 8005740:	3b01      	subs	r3, #1
 8005742:	b29a      	uxth	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005748:	e0b8      	b.n	80058bc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800574a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574c:	9300      	str	r3, [sp, #0]
 800574e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005750:	2200      	movs	r2, #0
 8005752:	4966      	ldr	r1, [pc, #408]	; (80058ec <HAL_I2C_Mem_Read+0x448>)
 8005754:	68f8      	ldr	r0, [r7, #12]
 8005756:	f000 fb99 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d001      	beq.n	8005764 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e0bf      	b.n	80058e4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005772:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	691a      	ldr	r2, [r3, #16]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577e:	b2d2      	uxtb	r2, r2
 8005780:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005786:	1c5a      	adds	r2, r3, #1
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005790:	3b01      	subs	r3, #1
 8005792:	b29a      	uxth	r2, r3
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800579c:	b29b      	uxth	r3, r3
 800579e:	3b01      	subs	r3, #1
 80057a0:	b29a      	uxth	r2, r3
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80057a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ac:	2200      	movs	r2, #0
 80057ae:	494f      	ldr	r1, [pc, #316]	; (80058ec <HAL_I2C_Mem_Read+0x448>)
 80057b0:	68f8      	ldr	r0, [r7, #12]
 80057b2:	f000 fb6b 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d001      	beq.n	80057c0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	e091      	b.n	80058e4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	691a      	ldr	r2, [r3, #16]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057da:	b2d2      	uxtb	r2, r2
 80057dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e2:	1c5a      	adds	r2, r3, #1
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ec:	3b01      	subs	r3, #1
 80057ee:	b29a      	uxth	r2, r3
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	3b01      	subs	r3, #1
 80057fc:	b29a      	uxth	r2, r3
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	691a      	ldr	r2, [r3, #16]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580c:	b2d2      	uxtb	r2, r2
 800580e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005814:	1c5a      	adds	r2, r3, #1
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800581e:	3b01      	subs	r3, #1
 8005820:	b29a      	uxth	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800582a:	b29b      	uxth	r3, r3
 800582c:	3b01      	subs	r3, #1
 800582e:	b29a      	uxth	r2, r3
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005834:	e042      	b.n	80058bc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005836:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005838:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800583a:	68f8      	ldr	r0, [r7, #12]
 800583c:	f000 fc7e 	bl	800613c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e04c      	b.n	80058e4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	691a      	ldr	r2, [r3, #16]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005854:	b2d2      	uxtb	r2, r2
 8005856:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585c:	1c5a      	adds	r2, r3, #1
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005866:	3b01      	subs	r3, #1
 8005868:	b29a      	uxth	r2, r3
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005872:	b29b      	uxth	r3, r3
 8005874:	3b01      	subs	r3, #1
 8005876:	b29a      	uxth	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	f003 0304 	and.w	r3, r3, #4
 8005886:	2b04      	cmp	r3, #4
 8005888:	d118      	bne.n	80058bc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	691a      	ldr	r2, [r3, #16]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005894:	b2d2      	uxtb	r2, r2
 8005896:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800589c:	1c5a      	adds	r2, r3, #1
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058a6:	3b01      	subs	r3, #1
 80058a8:	b29a      	uxth	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058b2:	b29b      	uxth	r3, r3
 80058b4:	3b01      	subs	r3, #1
 80058b6:	b29a      	uxth	r2, r3
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f47f aec2 	bne.w	800564a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2220      	movs	r2, #32
 80058ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80058de:	2300      	movs	r3, #0
 80058e0:	e000      	b.n	80058e4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80058e2:	2302      	movs	r3, #2
  }
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3728      	adds	r7, #40	; 0x28
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}
 80058ec:	00010004 	.word	0x00010004

080058f0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b088      	sub	sp, #32
 80058f4:	af02      	add	r7, sp, #8
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	607a      	str	r2, [r7, #4]
 80058fa:	603b      	str	r3, [r7, #0]
 80058fc:	460b      	mov	r3, r1
 80058fe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005904:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	2b08      	cmp	r3, #8
 800590a:	d006      	beq.n	800591a <I2C_MasterRequestWrite+0x2a>
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	2b01      	cmp	r3, #1
 8005910:	d003      	beq.n	800591a <I2C_MasterRequestWrite+0x2a>
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005918:	d108      	bne.n	800592c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005928:	601a      	str	r2, [r3, #0]
 800592a:	e00b      	b.n	8005944 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005930:	2b12      	cmp	r3, #18
 8005932:	d107      	bne.n	8005944 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005942:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005950:	68f8      	ldr	r0, [r7, #12]
 8005952:	f000 fa9b 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d00d      	beq.n	8005978 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005966:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800596a:	d103      	bne.n	8005974 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005972:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005974:	2303      	movs	r3, #3
 8005976:	e035      	b.n	80059e4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	691b      	ldr	r3, [r3, #16]
 800597c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005980:	d108      	bne.n	8005994 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005982:	897b      	ldrh	r3, [r7, #10]
 8005984:	b2db      	uxtb	r3, r3
 8005986:	461a      	mov	r2, r3
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005990:	611a      	str	r2, [r3, #16]
 8005992:	e01b      	b.n	80059cc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005994:	897b      	ldrh	r3, [r7, #10]
 8005996:	11db      	asrs	r3, r3, #7
 8005998:	b2db      	uxtb	r3, r3
 800599a:	f003 0306 	and.w	r3, r3, #6
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	f063 030f 	orn	r3, r3, #15
 80059a4:	b2da      	uxtb	r2, r3
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	490e      	ldr	r1, [pc, #56]	; (80059ec <I2C_MasterRequestWrite+0xfc>)
 80059b2:	68f8      	ldr	r0, [r7, #12]
 80059b4:	f000 fac1 	bl	8005f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d001      	beq.n	80059c2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e010      	b.n	80059e4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80059c2:	897b      	ldrh	r3, [r7, #10]
 80059c4:	b2da      	uxtb	r2, r3
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	687a      	ldr	r2, [r7, #4]
 80059d0:	4907      	ldr	r1, [pc, #28]	; (80059f0 <I2C_MasterRequestWrite+0x100>)
 80059d2:	68f8      	ldr	r0, [r7, #12]
 80059d4:	f000 fab1 	bl	8005f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059d8:	4603      	mov	r3, r0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d001      	beq.n	80059e2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e000      	b.n	80059e4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80059e2:	2300      	movs	r3, #0
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3718      	adds	r7, #24
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}
 80059ec:	00010008 	.word	0x00010008
 80059f0:	00010002 	.word	0x00010002

080059f4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b088      	sub	sp, #32
 80059f8:	af02      	add	r7, sp, #8
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	607a      	str	r2, [r7, #4]
 80059fe:	603b      	str	r3, [r7, #0]
 8005a00:	460b      	mov	r3, r1
 8005a02:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a08:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a18:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	2b08      	cmp	r3, #8
 8005a1e:	d006      	beq.n	8005a2e <I2C_MasterRequestRead+0x3a>
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d003      	beq.n	8005a2e <I2C_MasterRequestRead+0x3a>
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005a2c:	d108      	bne.n	8005a40 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a3c:	601a      	str	r2, [r3, #0]
 8005a3e:	e00b      	b.n	8005a58 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a44:	2b11      	cmp	r3, #17
 8005a46:	d107      	bne.n	8005a58 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a56:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	9300      	str	r3, [sp, #0]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005a64:	68f8      	ldr	r0, [r7, #12]
 8005a66:	f000 fa11 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d00d      	beq.n	8005a8c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a7e:	d103      	bne.n	8005a88 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a86:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005a88:	2303      	movs	r3, #3
 8005a8a:	e079      	b.n	8005b80 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	691b      	ldr	r3, [r3, #16]
 8005a90:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a94:	d108      	bne.n	8005aa8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005a96:	897b      	ldrh	r3, [r7, #10]
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	f043 0301 	orr.w	r3, r3, #1
 8005a9e:	b2da      	uxtb	r2, r3
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	611a      	str	r2, [r3, #16]
 8005aa6:	e05f      	b.n	8005b68 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005aa8:	897b      	ldrh	r3, [r7, #10]
 8005aaa:	11db      	asrs	r3, r3, #7
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	f003 0306 	and.w	r3, r3, #6
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	f063 030f 	orn	r3, r3, #15
 8005ab8:	b2da      	uxtb	r2, r3
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	4930      	ldr	r1, [pc, #192]	; (8005b88 <I2C_MasterRequestRead+0x194>)
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f000 fa37 	bl	8005f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d001      	beq.n	8005ad6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e054      	b.n	8005b80 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005ad6:	897b      	ldrh	r3, [r7, #10]
 8005ad8:	b2da      	uxtb	r2, r3
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	4929      	ldr	r1, [pc, #164]	; (8005b8c <I2C_MasterRequestRead+0x198>)
 8005ae6:	68f8      	ldr	r0, [r7, #12]
 8005ae8:	f000 fa27 	bl	8005f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005aec:	4603      	mov	r3, r0
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d001      	beq.n	8005af6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e044      	b.n	8005b80 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005af6:	2300      	movs	r3, #0
 8005af8:	613b      	str	r3, [r7, #16]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	695b      	ldr	r3, [r3, #20]
 8005b00:	613b      	str	r3, [r7, #16]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	699b      	ldr	r3, [r3, #24]
 8005b08:	613b      	str	r3, [r7, #16]
 8005b0a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b1a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	9300      	str	r3, [sp, #0]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b28:	68f8      	ldr	r0, [r7, #12]
 8005b2a:	f000 f9af 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d00d      	beq.n	8005b50 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b42:	d103      	bne.n	8005b4c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b4a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005b4c:	2303      	movs	r3, #3
 8005b4e:	e017      	b.n	8005b80 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005b50:	897b      	ldrh	r3, [r7, #10]
 8005b52:	11db      	asrs	r3, r3, #7
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	f003 0306 	and.w	r3, r3, #6
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	f063 030e 	orn	r3, r3, #14
 8005b60:	b2da      	uxtb	r2, r3
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	4907      	ldr	r1, [pc, #28]	; (8005b8c <I2C_MasterRequestRead+0x198>)
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	f000 f9e3 	bl	8005f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d001      	beq.n	8005b7e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e000      	b.n	8005b80 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3718      	adds	r7, #24
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	00010008 	.word	0x00010008
 8005b8c:	00010002 	.word	0x00010002

08005b90 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b088      	sub	sp, #32
 8005b94:	af02      	add	r7, sp, #8
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	4608      	mov	r0, r1
 8005b9a:	4611      	mov	r1, r2
 8005b9c:	461a      	mov	r2, r3
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	817b      	strh	r3, [r7, #10]
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	813b      	strh	r3, [r7, #8]
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bb8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	6a3b      	ldr	r3, [r7, #32]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	f000 f960 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d00d      	beq.n	8005bee <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bdc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005be0:	d103      	bne.n	8005bea <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005be8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e05f      	b.n	8005cae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005bee:	897b      	ldrh	r3, [r7, #10]
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005bfc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c00:	6a3a      	ldr	r2, [r7, #32]
 8005c02:	492d      	ldr	r1, [pc, #180]	; (8005cb8 <I2C_RequestMemoryWrite+0x128>)
 8005c04:	68f8      	ldr	r0, [r7, #12]
 8005c06:	f000 f998 	bl	8005f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d001      	beq.n	8005c14 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e04c      	b.n	8005cae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c14:	2300      	movs	r3, #0
 8005c16:	617b      	str	r3, [r7, #20]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	617b      	str	r3, [r7, #20]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	617b      	str	r3, [r7, #20]
 8005c28:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c2c:	6a39      	ldr	r1, [r7, #32]
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	f000 fa02 	bl	8006038 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d00d      	beq.n	8005c56 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3e:	2b04      	cmp	r3, #4
 8005c40:	d107      	bne.n	8005c52 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c50:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e02b      	b.n	8005cae <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005c56:	88fb      	ldrh	r3, [r7, #6]
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d105      	bne.n	8005c68 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005c5c:	893b      	ldrh	r3, [r7, #8]
 8005c5e:	b2da      	uxtb	r2, r3
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	611a      	str	r2, [r3, #16]
 8005c66:	e021      	b.n	8005cac <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005c68:	893b      	ldrh	r3, [r7, #8]
 8005c6a:	0a1b      	lsrs	r3, r3, #8
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	b2da      	uxtb	r2, r3
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c78:	6a39      	ldr	r1, [r7, #32]
 8005c7a:	68f8      	ldr	r0, [r7, #12]
 8005c7c:	f000 f9dc 	bl	8006038 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c80:	4603      	mov	r3, r0
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00d      	beq.n	8005ca2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8a:	2b04      	cmp	r3, #4
 8005c8c:	d107      	bne.n	8005c9e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c9c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e005      	b.n	8005cae <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ca2:	893b      	ldrh	r3, [r7, #8]
 8005ca4:	b2da      	uxtb	r2, r3
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005cac:	2300      	movs	r3, #0
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3718      	adds	r7, #24
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}
 8005cb6:	bf00      	nop
 8005cb8:	00010002 	.word	0x00010002

08005cbc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b088      	sub	sp, #32
 8005cc0:	af02      	add	r7, sp, #8
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	4608      	mov	r0, r1
 8005cc6:	4611      	mov	r1, r2
 8005cc8:	461a      	mov	r2, r3
 8005cca:	4603      	mov	r3, r0
 8005ccc:	817b      	strh	r3, [r7, #10]
 8005cce:	460b      	mov	r3, r1
 8005cd0:	813b      	strh	r3, [r7, #8]
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ce4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005cf4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	6a3b      	ldr	r3, [r7, #32]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005d02:	68f8      	ldr	r0, [r7, #12]
 8005d04:	f000 f8c2 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00d      	beq.n	8005d2a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d1c:	d103      	bne.n	8005d26 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d24:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e0aa      	b.n	8005e80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005d2a:	897b      	ldrh	r3, [r7, #10]
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	461a      	mov	r2, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005d38:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d3c:	6a3a      	ldr	r2, [r7, #32]
 8005d3e:	4952      	ldr	r1, [pc, #328]	; (8005e88 <I2C_RequestMemoryRead+0x1cc>)
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f000 f8fa 	bl	8005f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d001      	beq.n	8005d50 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e097      	b.n	8005e80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d50:	2300      	movs	r3, #0
 8005d52:	617b      	str	r3, [r7, #20]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	617b      	str	r3, [r7, #20]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	699b      	ldr	r3, [r3, #24]
 8005d62:	617b      	str	r3, [r7, #20]
 8005d64:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d68:	6a39      	ldr	r1, [r7, #32]
 8005d6a:	68f8      	ldr	r0, [r7, #12]
 8005d6c:	f000 f964 	bl	8006038 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d00d      	beq.n	8005d92 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d7a:	2b04      	cmp	r3, #4
 8005d7c:	d107      	bne.n	8005d8e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d8c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e076      	b.n	8005e80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d92:	88fb      	ldrh	r3, [r7, #6]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d105      	bne.n	8005da4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d98:	893b      	ldrh	r3, [r7, #8]
 8005d9a:	b2da      	uxtb	r2, r3
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	611a      	str	r2, [r3, #16]
 8005da2:	e021      	b.n	8005de8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005da4:	893b      	ldrh	r3, [r7, #8]
 8005da6:	0a1b      	lsrs	r3, r3, #8
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	b2da      	uxtb	r2, r3
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005db2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005db4:	6a39      	ldr	r1, [r7, #32]
 8005db6:	68f8      	ldr	r0, [r7, #12]
 8005db8:	f000 f93e 	bl	8006038 <I2C_WaitOnTXEFlagUntilTimeout>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d00d      	beq.n	8005dde <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dc6:	2b04      	cmp	r3, #4
 8005dc8:	d107      	bne.n	8005dda <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dd8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e050      	b.n	8005e80 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005dde:	893b      	ldrh	r3, [r7, #8]
 8005de0:	b2da      	uxtb	r2, r3
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dea:	6a39      	ldr	r1, [r7, #32]
 8005dec:	68f8      	ldr	r0, [r7, #12]
 8005dee:	f000 f923 	bl	8006038 <I2C_WaitOnTXEFlagUntilTimeout>
 8005df2:	4603      	mov	r3, r0
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d00d      	beq.n	8005e14 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfc:	2b04      	cmp	r3, #4
 8005dfe:	d107      	bne.n	8005e10 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e0e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e035      	b.n	8005e80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e22:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e26:	9300      	str	r3, [sp, #0]
 8005e28:	6a3b      	ldr	r3, [r7, #32]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005e30:	68f8      	ldr	r0, [r7, #12]
 8005e32:	f000 f82b 	bl	8005e8c <I2C_WaitOnFlagUntilTimeout>
 8005e36:	4603      	mov	r3, r0
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d00d      	beq.n	8005e58 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e4a:	d103      	bne.n	8005e54 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e52:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005e54:	2303      	movs	r3, #3
 8005e56:	e013      	b.n	8005e80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005e58:	897b      	ldrh	r3, [r7, #10]
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	f043 0301 	orr.w	r3, r3, #1
 8005e60:	b2da      	uxtb	r2, r3
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6a:	6a3a      	ldr	r2, [r7, #32]
 8005e6c:	4906      	ldr	r1, [pc, #24]	; (8005e88 <I2C_RequestMemoryRead+0x1cc>)
 8005e6e:	68f8      	ldr	r0, [r7, #12]
 8005e70:	f000 f863 	bl	8005f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e74:	4603      	mov	r3, r0
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d001      	beq.n	8005e7e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e000      	b.n	8005e80 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005e7e:	2300      	movs	r3, #0
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3718      	adds	r7, #24
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	00010002 	.word	0x00010002

08005e8c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	603b      	str	r3, [r7, #0]
 8005e98:	4613      	mov	r3, r2
 8005e9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e9c:	e025      	b.n	8005eea <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ea4:	d021      	beq.n	8005eea <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ea6:	f7fd faf7 	bl	8003498 <HAL_GetTick>
 8005eaa:	4602      	mov	r2, r0
 8005eac:	69bb      	ldr	r3, [r7, #24]
 8005eae:	1ad3      	subs	r3, r2, r3
 8005eb0:	683a      	ldr	r2, [r7, #0]
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d302      	bcc.n	8005ebc <I2C_WaitOnFlagUntilTimeout+0x30>
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d116      	bne.n	8005eea <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2220      	movs	r2, #32
 8005ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed6:	f043 0220 	orr.w	r2, r3, #32
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e023      	b.n	8005f32 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	0c1b      	lsrs	r3, r3, #16
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d10d      	bne.n	8005f10 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	695b      	ldr	r3, [r3, #20]
 8005efa:	43da      	mvns	r2, r3
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	4013      	ands	r3, r2
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	bf0c      	ite	eq
 8005f06:	2301      	moveq	r3, #1
 8005f08:	2300      	movne	r3, #0
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	e00c      	b.n	8005f2a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	699b      	ldr	r3, [r3, #24]
 8005f16:	43da      	mvns	r2, r3
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	4013      	ands	r3, r2
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	bf0c      	ite	eq
 8005f22:	2301      	moveq	r3, #1
 8005f24:	2300      	movne	r3, #0
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	461a      	mov	r2, r3
 8005f2a:	79fb      	ldrb	r3, [r7, #7]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d0b6      	beq.n	8005e9e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f30:	2300      	movs	r3, #0
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3710      	adds	r7, #16
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b084      	sub	sp, #16
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	60f8      	str	r0, [r7, #12]
 8005f42:	60b9      	str	r1, [r7, #8]
 8005f44:	607a      	str	r2, [r7, #4]
 8005f46:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f48:	e051      	b.n	8005fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	695b      	ldr	r3, [r3, #20]
 8005f50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f58:	d123      	bne.n	8005fa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f68:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f72:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2200      	movs	r2, #0
 8005f78:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2220      	movs	r2, #32
 8005f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8e:	f043 0204 	orr.w	r2, r3, #4
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e046      	b.n	8006030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fa8:	d021      	beq.n	8005fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005faa:	f7fd fa75 	bl	8003498 <HAL_GetTick>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	1ad3      	subs	r3, r2, r3
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d302      	bcc.n	8005fc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d116      	bne.n	8005fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2220      	movs	r2, #32
 8005fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fda:	f043 0220 	orr.w	r2, r3, #32
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005fea:	2301      	movs	r3, #1
 8005fec:	e020      	b.n	8006030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	0c1b      	lsrs	r3, r3, #16
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d10c      	bne.n	8006012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	43da      	mvns	r2, r3
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	4013      	ands	r3, r2
 8006004:	b29b      	uxth	r3, r3
 8006006:	2b00      	cmp	r3, #0
 8006008:	bf14      	ite	ne
 800600a:	2301      	movne	r3, #1
 800600c:	2300      	moveq	r3, #0
 800600e:	b2db      	uxtb	r3, r3
 8006010:	e00b      	b.n	800602a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	699b      	ldr	r3, [r3, #24]
 8006018:	43da      	mvns	r2, r3
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	4013      	ands	r3, r2
 800601e:	b29b      	uxth	r3, r3
 8006020:	2b00      	cmp	r3, #0
 8006022:	bf14      	ite	ne
 8006024:	2301      	movne	r3, #1
 8006026:	2300      	moveq	r3, #0
 8006028:	b2db      	uxtb	r3, r3
 800602a:	2b00      	cmp	r3, #0
 800602c:	d18d      	bne.n	8005f4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800602e:	2300      	movs	r3, #0
}
 8006030:	4618      	mov	r0, r3
 8006032:	3710      	adds	r7, #16
 8006034:	46bd      	mov	sp, r7
 8006036:	bd80      	pop	{r7, pc}

08006038 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006044:	e02d      	b.n	80060a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006046:	68f8      	ldr	r0, [r7, #12]
 8006048:	f000 f8ce 	bl	80061e8 <I2C_IsAcknowledgeFailed>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d001      	beq.n	8006056 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e02d      	b.n	80060b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800605c:	d021      	beq.n	80060a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800605e:	f7fd fa1b 	bl	8003498 <HAL_GetTick>
 8006062:	4602      	mov	r2, r0
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	1ad3      	subs	r3, r2, r3
 8006068:	68ba      	ldr	r2, [r7, #8]
 800606a:	429a      	cmp	r2, r3
 800606c:	d302      	bcc.n	8006074 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d116      	bne.n	80060a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2200      	movs	r2, #0
 8006078:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2220      	movs	r2, #32
 800607e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608e:	f043 0220 	orr.w	r2, r3, #32
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	e007      	b.n	80060b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	695b      	ldr	r3, [r3, #20]
 80060a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060ac:	2b80      	cmp	r3, #128	; 0x80
 80060ae:	d1ca      	bne.n	8006046 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80060b0:	2300      	movs	r3, #0
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	3710      	adds	r7, #16
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}

080060ba <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060ba:	b580      	push	{r7, lr}
 80060bc:	b084      	sub	sp, #16
 80060be:	af00      	add	r7, sp, #0
 80060c0:	60f8      	str	r0, [r7, #12]
 80060c2:	60b9      	str	r1, [r7, #8]
 80060c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80060c6:	e02d      	b.n	8006124 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80060c8:	68f8      	ldr	r0, [r7, #12]
 80060ca:	f000 f88d 	bl	80061e8 <I2C_IsAcknowledgeFailed>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d001      	beq.n	80060d8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e02d      	b.n	8006134 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060de:	d021      	beq.n	8006124 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060e0:	f7fd f9da 	bl	8003498 <HAL_GetTick>
 80060e4:	4602      	mov	r2, r0
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	68ba      	ldr	r2, [r7, #8]
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d302      	bcc.n	80060f6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d116      	bne.n	8006124 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2200      	movs	r2, #0
 80060fa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2220      	movs	r2, #32
 8006100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2200      	movs	r2, #0
 8006108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006110:	f043 0220 	orr.w	r2, r3, #32
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2200      	movs	r2, #0
 800611c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	e007      	b.n	8006134 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	695b      	ldr	r3, [r3, #20]
 800612a:	f003 0304 	and.w	r3, r3, #4
 800612e:	2b04      	cmp	r3, #4
 8006130:	d1ca      	bne.n	80060c8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006132:	2300      	movs	r3, #0
}
 8006134:	4618      	mov	r0, r3
 8006136:	3710      	adds	r7, #16
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006148:	e042      	b.n	80061d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	695b      	ldr	r3, [r3, #20]
 8006150:	f003 0310 	and.w	r3, r3, #16
 8006154:	2b10      	cmp	r3, #16
 8006156:	d119      	bne.n	800618c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f06f 0210 	mvn.w	r2, #16
 8006160:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2200      	movs	r2, #0
 8006166:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2220      	movs	r2, #32
 800616c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2200      	movs	r2, #0
 8006174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e029      	b.n	80061e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800618c:	f7fd f984 	bl	8003498 <HAL_GetTick>
 8006190:	4602      	mov	r2, r0
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	1ad3      	subs	r3, r2, r3
 8006196:	68ba      	ldr	r2, [r7, #8]
 8006198:	429a      	cmp	r2, r3
 800619a:	d302      	bcc.n	80061a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d116      	bne.n	80061d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2200      	movs	r2, #0
 80061a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2220      	movs	r2, #32
 80061ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061bc:	f043 0220 	orr.w	r2, r3, #32
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e007      	b.n	80061e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	695b      	ldr	r3, [r3, #20]
 80061d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061da:	2b40      	cmp	r3, #64	; 0x40
 80061dc:	d1b5      	bne.n	800614a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80061de:	2300      	movs	r3, #0
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3710      	adds	r7, #16
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}

080061e8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	695b      	ldr	r3, [r3, #20]
 80061f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061fe:	d11b      	bne.n	8006238 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006208:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2220      	movs	r2, #32
 8006214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006224:	f043 0204 	orr.w	r2, r3, #4
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e000      	b.n	800623a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006238:	2300      	movs	r3, #0
}
 800623a:	4618      	mov	r0, r3
 800623c:	370c      	adds	r7, #12
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr
	...

08006248 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b086      	sub	sp, #24
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e267      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 0301 	and.w	r3, r3, #1
 8006262:	2b00      	cmp	r3, #0
 8006264:	d075      	beq.n	8006352 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006266:	4b88      	ldr	r3, [pc, #544]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	f003 030c 	and.w	r3, r3, #12
 800626e:	2b04      	cmp	r3, #4
 8006270:	d00c      	beq.n	800628c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006272:	4b85      	ldr	r3, [pc, #532]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800627a:	2b08      	cmp	r3, #8
 800627c:	d112      	bne.n	80062a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800627e:	4b82      	ldr	r3, [pc, #520]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006286:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800628a:	d10b      	bne.n	80062a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800628c:	4b7e      	ldr	r3, [pc, #504]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006294:	2b00      	cmp	r3, #0
 8006296:	d05b      	beq.n	8006350 <HAL_RCC_OscConfig+0x108>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d157      	bne.n	8006350 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e242      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062ac:	d106      	bne.n	80062bc <HAL_RCC_OscConfig+0x74>
 80062ae:	4b76      	ldr	r3, [pc, #472]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a75      	ldr	r2, [pc, #468]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 80062b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062b8:	6013      	str	r3, [r2, #0]
 80062ba:	e01d      	b.n	80062f8 <HAL_RCC_OscConfig+0xb0>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80062c4:	d10c      	bne.n	80062e0 <HAL_RCC_OscConfig+0x98>
 80062c6:	4b70      	ldr	r3, [pc, #448]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a6f      	ldr	r2, [pc, #444]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 80062cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80062d0:	6013      	str	r3, [r2, #0]
 80062d2:	4b6d      	ldr	r3, [pc, #436]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a6c      	ldr	r2, [pc, #432]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 80062d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062dc:	6013      	str	r3, [r2, #0]
 80062de:	e00b      	b.n	80062f8 <HAL_RCC_OscConfig+0xb0>
 80062e0:	4b69      	ldr	r3, [pc, #420]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a68      	ldr	r2, [pc, #416]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 80062e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062ea:	6013      	str	r3, [r2, #0]
 80062ec:	4b66      	ldr	r3, [pc, #408]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a65      	ldr	r2, [pc, #404]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 80062f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d013      	beq.n	8006328 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006300:	f7fd f8ca 	bl	8003498 <HAL_GetTick>
 8006304:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006306:	e008      	b.n	800631a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006308:	f7fd f8c6 	bl	8003498 <HAL_GetTick>
 800630c:	4602      	mov	r2, r0
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	2b64      	cmp	r3, #100	; 0x64
 8006314:	d901      	bls.n	800631a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006316:	2303      	movs	r3, #3
 8006318:	e207      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800631a:	4b5b      	ldr	r3, [pc, #364]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006322:	2b00      	cmp	r3, #0
 8006324:	d0f0      	beq.n	8006308 <HAL_RCC_OscConfig+0xc0>
 8006326:	e014      	b.n	8006352 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006328:	f7fd f8b6 	bl	8003498 <HAL_GetTick>
 800632c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800632e:	e008      	b.n	8006342 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006330:	f7fd f8b2 	bl	8003498 <HAL_GetTick>
 8006334:	4602      	mov	r2, r0
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	2b64      	cmp	r3, #100	; 0x64
 800633c:	d901      	bls.n	8006342 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800633e:	2303      	movs	r3, #3
 8006340:	e1f3      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006342:	4b51      	ldr	r3, [pc, #324]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800634a:	2b00      	cmp	r3, #0
 800634c:	d1f0      	bne.n	8006330 <HAL_RCC_OscConfig+0xe8>
 800634e:	e000      	b.n	8006352 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006350:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0302 	and.w	r3, r3, #2
 800635a:	2b00      	cmp	r3, #0
 800635c:	d063      	beq.n	8006426 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800635e:	4b4a      	ldr	r3, [pc, #296]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	f003 030c 	and.w	r3, r3, #12
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00b      	beq.n	8006382 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800636a:	4b47      	ldr	r3, [pc, #284]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006372:	2b08      	cmp	r3, #8
 8006374:	d11c      	bne.n	80063b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006376:	4b44      	ldr	r3, [pc, #272]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800637e:	2b00      	cmp	r3, #0
 8006380:	d116      	bne.n	80063b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006382:	4b41      	ldr	r3, [pc, #260]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 0302 	and.w	r3, r3, #2
 800638a:	2b00      	cmp	r3, #0
 800638c:	d005      	beq.n	800639a <HAL_RCC_OscConfig+0x152>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	2b01      	cmp	r3, #1
 8006394:	d001      	beq.n	800639a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e1c7      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800639a:	4b3b      	ldr	r3, [pc, #236]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	00db      	lsls	r3, r3, #3
 80063a8:	4937      	ldr	r1, [pc, #220]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 80063aa:	4313      	orrs	r3, r2
 80063ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063ae:	e03a      	b.n	8006426 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d020      	beq.n	80063fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063b8:	4b34      	ldr	r3, [pc, #208]	; (800648c <HAL_RCC_OscConfig+0x244>)
 80063ba:	2201      	movs	r2, #1
 80063bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063be:	f7fd f86b 	bl	8003498 <HAL_GetTick>
 80063c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063c4:	e008      	b.n	80063d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80063c6:	f7fd f867 	bl	8003498 <HAL_GetTick>
 80063ca:	4602      	mov	r2, r0
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	1ad3      	subs	r3, r2, r3
 80063d0:	2b02      	cmp	r3, #2
 80063d2:	d901      	bls.n	80063d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80063d4:	2303      	movs	r3, #3
 80063d6:	e1a8      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063d8:	4b2b      	ldr	r3, [pc, #172]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0302 	and.w	r3, r3, #2
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d0f0      	beq.n	80063c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063e4:	4b28      	ldr	r3, [pc, #160]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	691b      	ldr	r3, [r3, #16]
 80063f0:	00db      	lsls	r3, r3, #3
 80063f2:	4925      	ldr	r1, [pc, #148]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 80063f4:	4313      	orrs	r3, r2
 80063f6:	600b      	str	r3, [r1, #0]
 80063f8:	e015      	b.n	8006426 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063fa:	4b24      	ldr	r3, [pc, #144]	; (800648c <HAL_RCC_OscConfig+0x244>)
 80063fc:	2200      	movs	r2, #0
 80063fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006400:	f7fd f84a 	bl	8003498 <HAL_GetTick>
 8006404:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006406:	e008      	b.n	800641a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006408:	f7fd f846 	bl	8003498 <HAL_GetTick>
 800640c:	4602      	mov	r2, r0
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	2b02      	cmp	r3, #2
 8006414:	d901      	bls.n	800641a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006416:	2303      	movs	r3, #3
 8006418:	e187      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800641a:	4b1b      	ldr	r3, [pc, #108]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f003 0302 	and.w	r3, r3, #2
 8006422:	2b00      	cmp	r3, #0
 8006424:	d1f0      	bne.n	8006408 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 0308 	and.w	r3, r3, #8
 800642e:	2b00      	cmp	r3, #0
 8006430:	d036      	beq.n	80064a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	695b      	ldr	r3, [r3, #20]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d016      	beq.n	8006468 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800643a:	4b15      	ldr	r3, [pc, #84]	; (8006490 <HAL_RCC_OscConfig+0x248>)
 800643c:	2201      	movs	r2, #1
 800643e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006440:	f7fd f82a 	bl	8003498 <HAL_GetTick>
 8006444:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006446:	e008      	b.n	800645a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006448:	f7fd f826 	bl	8003498 <HAL_GetTick>
 800644c:	4602      	mov	r2, r0
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	2b02      	cmp	r3, #2
 8006454:	d901      	bls.n	800645a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006456:	2303      	movs	r3, #3
 8006458:	e167      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800645a:	4b0b      	ldr	r3, [pc, #44]	; (8006488 <HAL_RCC_OscConfig+0x240>)
 800645c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800645e:	f003 0302 	and.w	r3, r3, #2
 8006462:	2b00      	cmp	r3, #0
 8006464:	d0f0      	beq.n	8006448 <HAL_RCC_OscConfig+0x200>
 8006466:	e01b      	b.n	80064a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006468:	4b09      	ldr	r3, [pc, #36]	; (8006490 <HAL_RCC_OscConfig+0x248>)
 800646a:	2200      	movs	r2, #0
 800646c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800646e:	f7fd f813 	bl	8003498 <HAL_GetTick>
 8006472:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006474:	e00e      	b.n	8006494 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006476:	f7fd f80f 	bl	8003498 <HAL_GetTick>
 800647a:	4602      	mov	r2, r0
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	1ad3      	subs	r3, r2, r3
 8006480:	2b02      	cmp	r3, #2
 8006482:	d907      	bls.n	8006494 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	e150      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
 8006488:	40023800 	.word	0x40023800
 800648c:	42470000 	.word	0x42470000
 8006490:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006494:	4b88      	ldr	r3, [pc, #544]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 8006496:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006498:	f003 0302 	and.w	r3, r3, #2
 800649c:	2b00      	cmp	r3, #0
 800649e:	d1ea      	bne.n	8006476 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f003 0304 	and.w	r3, r3, #4
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	f000 8097 	beq.w	80065dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064ae:	2300      	movs	r3, #0
 80064b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064b2:	4b81      	ldr	r3, [pc, #516]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 80064b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d10f      	bne.n	80064de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064be:	2300      	movs	r3, #0
 80064c0:	60bb      	str	r3, [r7, #8]
 80064c2:	4b7d      	ldr	r3, [pc, #500]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 80064c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c6:	4a7c      	ldr	r2, [pc, #496]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 80064c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064cc:	6413      	str	r3, [r2, #64]	; 0x40
 80064ce:	4b7a      	ldr	r3, [pc, #488]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 80064d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064d6:	60bb      	str	r3, [r7, #8]
 80064d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80064da:	2301      	movs	r3, #1
 80064dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064de:	4b77      	ldr	r3, [pc, #476]	; (80066bc <HAL_RCC_OscConfig+0x474>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d118      	bne.n	800651c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80064ea:	4b74      	ldr	r3, [pc, #464]	; (80066bc <HAL_RCC_OscConfig+0x474>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a73      	ldr	r2, [pc, #460]	; (80066bc <HAL_RCC_OscConfig+0x474>)
 80064f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064f6:	f7fc ffcf 	bl	8003498 <HAL_GetTick>
 80064fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064fc:	e008      	b.n	8006510 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064fe:	f7fc ffcb 	bl	8003498 <HAL_GetTick>
 8006502:	4602      	mov	r2, r0
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	1ad3      	subs	r3, r2, r3
 8006508:	2b02      	cmp	r3, #2
 800650a:	d901      	bls.n	8006510 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800650c:	2303      	movs	r3, #3
 800650e:	e10c      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006510:	4b6a      	ldr	r3, [pc, #424]	; (80066bc <HAL_RCC_OscConfig+0x474>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006518:	2b00      	cmp	r3, #0
 800651a:	d0f0      	beq.n	80064fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	2b01      	cmp	r3, #1
 8006522:	d106      	bne.n	8006532 <HAL_RCC_OscConfig+0x2ea>
 8006524:	4b64      	ldr	r3, [pc, #400]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 8006526:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006528:	4a63      	ldr	r2, [pc, #396]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 800652a:	f043 0301 	orr.w	r3, r3, #1
 800652e:	6713      	str	r3, [r2, #112]	; 0x70
 8006530:	e01c      	b.n	800656c <HAL_RCC_OscConfig+0x324>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	2b05      	cmp	r3, #5
 8006538:	d10c      	bne.n	8006554 <HAL_RCC_OscConfig+0x30c>
 800653a:	4b5f      	ldr	r3, [pc, #380]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 800653c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800653e:	4a5e      	ldr	r2, [pc, #376]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 8006540:	f043 0304 	orr.w	r3, r3, #4
 8006544:	6713      	str	r3, [r2, #112]	; 0x70
 8006546:	4b5c      	ldr	r3, [pc, #368]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 8006548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800654a:	4a5b      	ldr	r2, [pc, #364]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 800654c:	f043 0301 	orr.w	r3, r3, #1
 8006550:	6713      	str	r3, [r2, #112]	; 0x70
 8006552:	e00b      	b.n	800656c <HAL_RCC_OscConfig+0x324>
 8006554:	4b58      	ldr	r3, [pc, #352]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 8006556:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006558:	4a57      	ldr	r2, [pc, #348]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 800655a:	f023 0301 	bic.w	r3, r3, #1
 800655e:	6713      	str	r3, [r2, #112]	; 0x70
 8006560:	4b55      	ldr	r3, [pc, #340]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 8006562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006564:	4a54      	ldr	r2, [pc, #336]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 8006566:	f023 0304 	bic.w	r3, r3, #4
 800656a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d015      	beq.n	80065a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006574:	f7fc ff90 	bl	8003498 <HAL_GetTick>
 8006578:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800657a:	e00a      	b.n	8006592 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800657c:	f7fc ff8c 	bl	8003498 <HAL_GetTick>
 8006580:	4602      	mov	r2, r0
 8006582:	693b      	ldr	r3, [r7, #16]
 8006584:	1ad3      	subs	r3, r2, r3
 8006586:	f241 3288 	movw	r2, #5000	; 0x1388
 800658a:	4293      	cmp	r3, r2
 800658c:	d901      	bls.n	8006592 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800658e:	2303      	movs	r3, #3
 8006590:	e0cb      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006592:	4b49      	ldr	r3, [pc, #292]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 8006594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006596:	f003 0302 	and.w	r3, r3, #2
 800659a:	2b00      	cmp	r3, #0
 800659c:	d0ee      	beq.n	800657c <HAL_RCC_OscConfig+0x334>
 800659e:	e014      	b.n	80065ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065a0:	f7fc ff7a 	bl	8003498 <HAL_GetTick>
 80065a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065a6:	e00a      	b.n	80065be <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065a8:	f7fc ff76 	bl	8003498 <HAL_GetTick>
 80065ac:	4602      	mov	r2, r0
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	1ad3      	subs	r3, r2, r3
 80065b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d901      	bls.n	80065be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e0b5      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065be:	4b3e      	ldr	r3, [pc, #248]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 80065c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065c2:	f003 0302 	and.w	r3, r3, #2
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d1ee      	bne.n	80065a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80065ca:	7dfb      	ldrb	r3, [r7, #23]
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	d105      	bne.n	80065dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065d0:	4b39      	ldr	r3, [pc, #228]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 80065d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d4:	4a38      	ldr	r2, [pc, #224]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 80065d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065da:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	699b      	ldr	r3, [r3, #24]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	f000 80a1 	beq.w	8006728 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80065e6:	4b34      	ldr	r3, [pc, #208]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	f003 030c 	and.w	r3, r3, #12
 80065ee:	2b08      	cmp	r3, #8
 80065f0:	d05c      	beq.n	80066ac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	699b      	ldr	r3, [r3, #24]
 80065f6:	2b02      	cmp	r3, #2
 80065f8:	d141      	bne.n	800667e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065fa:	4b31      	ldr	r3, [pc, #196]	; (80066c0 <HAL_RCC_OscConfig+0x478>)
 80065fc:	2200      	movs	r2, #0
 80065fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006600:	f7fc ff4a 	bl	8003498 <HAL_GetTick>
 8006604:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006606:	e008      	b.n	800661a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006608:	f7fc ff46 	bl	8003498 <HAL_GetTick>
 800660c:	4602      	mov	r2, r0
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	1ad3      	subs	r3, r2, r3
 8006612:	2b02      	cmp	r3, #2
 8006614:	d901      	bls.n	800661a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006616:	2303      	movs	r3, #3
 8006618:	e087      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800661a:	4b27      	ldr	r3, [pc, #156]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006622:	2b00      	cmp	r3, #0
 8006624:	d1f0      	bne.n	8006608 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	69da      	ldr	r2, [r3, #28]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a1b      	ldr	r3, [r3, #32]
 800662e:	431a      	orrs	r2, r3
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006634:	019b      	lsls	r3, r3, #6
 8006636:	431a      	orrs	r2, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800663c:	085b      	lsrs	r3, r3, #1
 800663e:	3b01      	subs	r3, #1
 8006640:	041b      	lsls	r3, r3, #16
 8006642:	431a      	orrs	r2, r3
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006648:	061b      	lsls	r3, r3, #24
 800664a:	491b      	ldr	r1, [pc, #108]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 800664c:	4313      	orrs	r3, r2
 800664e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006650:	4b1b      	ldr	r3, [pc, #108]	; (80066c0 <HAL_RCC_OscConfig+0x478>)
 8006652:	2201      	movs	r2, #1
 8006654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006656:	f7fc ff1f 	bl	8003498 <HAL_GetTick>
 800665a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800665c:	e008      	b.n	8006670 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800665e:	f7fc ff1b 	bl	8003498 <HAL_GetTick>
 8006662:	4602      	mov	r2, r0
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	2b02      	cmp	r3, #2
 800666a:	d901      	bls.n	8006670 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800666c:	2303      	movs	r3, #3
 800666e:	e05c      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006670:	4b11      	ldr	r3, [pc, #68]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006678:	2b00      	cmp	r3, #0
 800667a:	d0f0      	beq.n	800665e <HAL_RCC_OscConfig+0x416>
 800667c:	e054      	b.n	8006728 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800667e:	4b10      	ldr	r3, [pc, #64]	; (80066c0 <HAL_RCC_OscConfig+0x478>)
 8006680:	2200      	movs	r2, #0
 8006682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006684:	f7fc ff08 	bl	8003498 <HAL_GetTick>
 8006688:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800668a:	e008      	b.n	800669e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800668c:	f7fc ff04 	bl	8003498 <HAL_GetTick>
 8006690:	4602      	mov	r2, r0
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	1ad3      	subs	r3, r2, r3
 8006696:	2b02      	cmp	r3, #2
 8006698:	d901      	bls.n	800669e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800669a:	2303      	movs	r3, #3
 800669c:	e045      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800669e:	4b06      	ldr	r3, [pc, #24]	; (80066b8 <HAL_RCC_OscConfig+0x470>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d1f0      	bne.n	800668c <HAL_RCC_OscConfig+0x444>
 80066aa:	e03d      	b.n	8006728 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	699b      	ldr	r3, [r3, #24]
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d107      	bne.n	80066c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80066b4:	2301      	movs	r3, #1
 80066b6:	e038      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
 80066b8:	40023800 	.word	0x40023800
 80066bc:	40007000 	.word	0x40007000
 80066c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80066c4:	4b1b      	ldr	r3, [pc, #108]	; (8006734 <HAL_RCC_OscConfig+0x4ec>)
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	699b      	ldr	r3, [r3, #24]
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d028      	beq.n	8006724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80066dc:	429a      	cmp	r2, r3
 80066de:	d121      	bne.n	8006724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d11a      	bne.n	8006724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80066f4:	4013      	ands	r3, r2
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80066fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d111      	bne.n	8006724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800670a:	085b      	lsrs	r3, r3, #1
 800670c:	3b01      	subs	r3, #1
 800670e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006710:	429a      	cmp	r2, r3
 8006712:	d107      	bne.n	8006724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800671e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006720:	429a      	cmp	r2, r3
 8006722:	d001      	beq.n	8006728 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e000      	b.n	800672a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006728:	2300      	movs	r3, #0
}
 800672a:	4618      	mov	r0, r3
 800672c:	3718      	adds	r7, #24
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}
 8006732:	bf00      	nop
 8006734:	40023800 	.word	0x40023800

08006738 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b084      	sub	sp, #16
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d101      	bne.n	800674c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	e0cc      	b.n	80068e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800674c:	4b68      	ldr	r3, [pc, #416]	; (80068f0 <HAL_RCC_ClockConfig+0x1b8>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f003 0307 	and.w	r3, r3, #7
 8006754:	683a      	ldr	r2, [r7, #0]
 8006756:	429a      	cmp	r2, r3
 8006758:	d90c      	bls.n	8006774 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800675a:	4b65      	ldr	r3, [pc, #404]	; (80068f0 <HAL_RCC_ClockConfig+0x1b8>)
 800675c:	683a      	ldr	r2, [r7, #0]
 800675e:	b2d2      	uxtb	r2, r2
 8006760:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006762:	4b63      	ldr	r3, [pc, #396]	; (80068f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 0307 	and.w	r3, r3, #7
 800676a:	683a      	ldr	r2, [r7, #0]
 800676c:	429a      	cmp	r2, r3
 800676e:	d001      	beq.n	8006774 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	e0b8      	b.n	80068e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f003 0302 	and.w	r3, r3, #2
 800677c:	2b00      	cmp	r3, #0
 800677e:	d020      	beq.n	80067c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f003 0304 	and.w	r3, r3, #4
 8006788:	2b00      	cmp	r3, #0
 800678a:	d005      	beq.n	8006798 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800678c:	4b59      	ldr	r3, [pc, #356]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	4a58      	ldr	r2, [pc, #352]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006792:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006796:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f003 0308 	and.w	r3, r3, #8
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d005      	beq.n	80067b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80067a4:	4b53      	ldr	r3, [pc, #332]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 80067a6:	689b      	ldr	r3, [r3, #8]
 80067a8:	4a52      	ldr	r2, [pc, #328]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 80067aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80067ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067b0:	4b50      	ldr	r3, [pc, #320]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	689b      	ldr	r3, [r3, #8]
 80067bc:	494d      	ldr	r1, [pc, #308]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 0301 	and.w	r3, r3, #1
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d044      	beq.n	8006858 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d107      	bne.n	80067e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067d6:	4b47      	ldr	r3, [pc, #284]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d119      	bne.n	8006816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	e07f      	b.n	80068e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	2b02      	cmp	r3, #2
 80067ec:	d003      	beq.n	80067f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80067f2:	2b03      	cmp	r3, #3
 80067f4:	d107      	bne.n	8006806 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067f6:	4b3f      	ldr	r3, [pc, #252]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d109      	bne.n	8006816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006802:	2301      	movs	r3, #1
 8006804:	e06f      	b.n	80068e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006806:	4b3b      	ldr	r3, [pc, #236]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f003 0302 	and.w	r3, r3, #2
 800680e:	2b00      	cmp	r3, #0
 8006810:	d101      	bne.n	8006816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e067      	b.n	80068e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006816:	4b37      	ldr	r3, [pc, #220]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	f023 0203 	bic.w	r2, r3, #3
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	4934      	ldr	r1, [pc, #208]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006824:	4313      	orrs	r3, r2
 8006826:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006828:	f7fc fe36 	bl	8003498 <HAL_GetTick>
 800682c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800682e:	e00a      	b.n	8006846 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006830:	f7fc fe32 	bl	8003498 <HAL_GetTick>
 8006834:	4602      	mov	r2, r0
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	1ad3      	subs	r3, r2, r3
 800683a:	f241 3288 	movw	r2, #5000	; 0x1388
 800683e:	4293      	cmp	r3, r2
 8006840:	d901      	bls.n	8006846 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006842:	2303      	movs	r3, #3
 8006844:	e04f      	b.n	80068e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006846:	4b2b      	ldr	r3, [pc, #172]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	f003 020c 	and.w	r2, r3, #12
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	009b      	lsls	r3, r3, #2
 8006854:	429a      	cmp	r2, r3
 8006856:	d1eb      	bne.n	8006830 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006858:	4b25      	ldr	r3, [pc, #148]	; (80068f0 <HAL_RCC_ClockConfig+0x1b8>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 0307 	and.w	r3, r3, #7
 8006860:	683a      	ldr	r2, [r7, #0]
 8006862:	429a      	cmp	r2, r3
 8006864:	d20c      	bcs.n	8006880 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006866:	4b22      	ldr	r3, [pc, #136]	; (80068f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006868:	683a      	ldr	r2, [r7, #0]
 800686a:	b2d2      	uxtb	r2, r2
 800686c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800686e:	4b20      	ldr	r3, [pc, #128]	; (80068f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f003 0307 	and.w	r3, r3, #7
 8006876:	683a      	ldr	r2, [r7, #0]
 8006878:	429a      	cmp	r2, r3
 800687a:	d001      	beq.n	8006880 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800687c:	2301      	movs	r3, #1
 800687e:	e032      	b.n	80068e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f003 0304 	and.w	r3, r3, #4
 8006888:	2b00      	cmp	r3, #0
 800688a:	d008      	beq.n	800689e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800688c:	4b19      	ldr	r3, [pc, #100]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	68db      	ldr	r3, [r3, #12]
 8006898:	4916      	ldr	r1, [pc, #88]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 800689a:	4313      	orrs	r3, r2
 800689c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f003 0308 	and.w	r3, r3, #8
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d009      	beq.n	80068be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80068aa:	4b12      	ldr	r3, [pc, #72]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068ac:	689b      	ldr	r3, [r3, #8]
 80068ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	00db      	lsls	r3, r3, #3
 80068b8:	490e      	ldr	r1, [pc, #56]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068ba:	4313      	orrs	r3, r2
 80068bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80068be:	f000 f821 	bl	8006904 <HAL_RCC_GetSysClockFreq>
 80068c2:	4602      	mov	r2, r0
 80068c4:	4b0b      	ldr	r3, [pc, #44]	; (80068f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	091b      	lsrs	r3, r3, #4
 80068ca:	f003 030f 	and.w	r3, r3, #15
 80068ce:	490a      	ldr	r1, [pc, #40]	; (80068f8 <HAL_RCC_ClockConfig+0x1c0>)
 80068d0:	5ccb      	ldrb	r3, [r1, r3]
 80068d2:	fa22 f303 	lsr.w	r3, r2, r3
 80068d6:	4a09      	ldr	r2, [pc, #36]	; (80068fc <HAL_RCC_ClockConfig+0x1c4>)
 80068d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80068da:	4b09      	ldr	r3, [pc, #36]	; (8006900 <HAL_RCC_ClockConfig+0x1c8>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4618      	mov	r0, r3
 80068e0:	f7fc fbe6 	bl	80030b0 <HAL_InitTick>

  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3710      	adds	r7, #16
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	bf00      	nop
 80068f0:	40023c00 	.word	0x40023c00
 80068f4:	40023800 	.word	0x40023800
 80068f8:	0800e7b4 	.word	0x0800e7b4
 80068fc:	20000000 	.word	0x20000000
 8006900:	20000004 	.word	0x20000004

08006904 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006904:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006908:	b094      	sub	sp, #80	; 0x50
 800690a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800690c:	2300      	movs	r3, #0
 800690e:	647b      	str	r3, [r7, #68]	; 0x44
 8006910:	2300      	movs	r3, #0
 8006912:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006914:	2300      	movs	r3, #0
 8006916:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006918:	2300      	movs	r3, #0
 800691a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800691c:	4b79      	ldr	r3, [pc, #484]	; (8006b04 <HAL_RCC_GetSysClockFreq+0x200>)
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	f003 030c 	and.w	r3, r3, #12
 8006924:	2b08      	cmp	r3, #8
 8006926:	d00d      	beq.n	8006944 <HAL_RCC_GetSysClockFreq+0x40>
 8006928:	2b08      	cmp	r3, #8
 800692a:	f200 80e1 	bhi.w	8006af0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800692e:	2b00      	cmp	r3, #0
 8006930:	d002      	beq.n	8006938 <HAL_RCC_GetSysClockFreq+0x34>
 8006932:	2b04      	cmp	r3, #4
 8006934:	d003      	beq.n	800693e <HAL_RCC_GetSysClockFreq+0x3a>
 8006936:	e0db      	b.n	8006af0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006938:	4b73      	ldr	r3, [pc, #460]	; (8006b08 <HAL_RCC_GetSysClockFreq+0x204>)
 800693a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800693c:	e0db      	b.n	8006af6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800693e:	4b73      	ldr	r3, [pc, #460]	; (8006b0c <HAL_RCC_GetSysClockFreq+0x208>)
 8006940:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006942:	e0d8      	b.n	8006af6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006944:	4b6f      	ldr	r3, [pc, #444]	; (8006b04 <HAL_RCC_GetSysClockFreq+0x200>)
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800694c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800694e:	4b6d      	ldr	r3, [pc, #436]	; (8006b04 <HAL_RCC_GetSysClockFreq+0x200>)
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006956:	2b00      	cmp	r3, #0
 8006958:	d063      	beq.n	8006a22 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800695a:	4b6a      	ldr	r3, [pc, #424]	; (8006b04 <HAL_RCC_GetSysClockFreq+0x200>)
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	099b      	lsrs	r3, r3, #6
 8006960:	2200      	movs	r2, #0
 8006962:	63bb      	str	r3, [r7, #56]	; 0x38
 8006964:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006968:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800696c:	633b      	str	r3, [r7, #48]	; 0x30
 800696e:	2300      	movs	r3, #0
 8006970:	637b      	str	r3, [r7, #52]	; 0x34
 8006972:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006976:	4622      	mov	r2, r4
 8006978:	462b      	mov	r3, r5
 800697a:	f04f 0000 	mov.w	r0, #0
 800697e:	f04f 0100 	mov.w	r1, #0
 8006982:	0159      	lsls	r1, r3, #5
 8006984:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006988:	0150      	lsls	r0, r2, #5
 800698a:	4602      	mov	r2, r0
 800698c:	460b      	mov	r3, r1
 800698e:	4621      	mov	r1, r4
 8006990:	1a51      	subs	r1, r2, r1
 8006992:	6139      	str	r1, [r7, #16]
 8006994:	4629      	mov	r1, r5
 8006996:	eb63 0301 	sbc.w	r3, r3, r1
 800699a:	617b      	str	r3, [r7, #20]
 800699c:	f04f 0200 	mov.w	r2, #0
 80069a0:	f04f 0300 	mov.w	r3, #0
 80069a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069a8:	4659      	mov	r1, fp
 80069aa:	018b      	lsls	r3, r1, #6
 80069ac:	4651      	mov	r1, sl
 80069ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80069b2:	4651      	mov	r1, sl
 80069b4:	018a      	lsls	r2, r1, #6
 80069b6:	4651      	mov	r1, sl
 80069b8:	ebb2 0801 	subs.w	r8, r2, r1
 80069bc:	4659      	mov	r1, fp
 80069be:	eb63 0901 	sbc.w	r9, r3, r1
 80069c2:	f04f 0200 	mov.w	r2, #0
 80069c6:	f04f 0300 	mov.w	r3, #0
 80069ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80069d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80069d6:	4690      	mov	r8, r2
 80069d8:	4699      	mov	r9, r3
 80069da:	4623      	mov	r3, r4
 80069dc:	eb18 0303 	adds.w	r3, r8, r3
 80069e0:	60bb      	str	r3, [r7, #8]
 80069e2:	462b      	mov	r3, r5
 80069e4:	eb49 0303 	adc.w	r3, r9, r3
 80069e8:	60fb      	str	r3, [r7, #12]
 80069ea:	f04f 0200 	mov.w	r2, #0
 80069ee:	f04f 0300 	mov.w	r3, #0
 80069f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80069f6:	4629      	mov	r1, r5
 80069f8:	024b      	lsls	r3, r1, #9
 80069fa:	4621      	mov	r1, r4
 80069fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006a00:	4621      	mov	r1, r4
 8006a02:	024a      	lsls	r2, r1, #9
 8006a04:	4610      	mov	r0, r2
 8006a06:	4619      	mov	r1, r3
 8006a08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006a10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006a14:	f7fa f970 	bl	8000cf8 <__aeabi_uldivmod>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	460b      	mov	r3, r1
 8006a1c:	4613      	mov	r3, r2
 8006a1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a20:	e058      	b.n	8006ad4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a22:	4b38      	ldr	r3, [pc, #224]	; (8006b04 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	099b      	lsrs	r3, r3, #6
 8006a28:	2200      	movs	r2, #0
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	4611      	mov	r1, r2
 8006a2e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006a32:	623b      	str	r3, [r7, #32]
 8006a34:	2300      	movs	r3, #0
 8006a36:	627b      	str	r3, [r7, #36]	; 0x24
 8006a38:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006a3c:	4642      	mov	r2, r8
 8006a3e:	464b      	mov	r3, r9
 8006a40:	f04f 0000 	mov.w	r0, #0
 8006a44:	f04f 0100 	mov.w	r1, #0
 8006a48:	0159      	lsls	r1, r3, #5
 8006a4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a4e:	0150      	lsls	r0, r2, #5
 8006a50:	4602      	mov	r2, r0
 8006a52:	460b      	mov	r3, r1
 8006a54:	4641      	mov	r1, r8
 8006a56:	ebb2 0a01 	subs.w	sl, r2, r1
 8006a5a:	4649      	mov	r1, r9
 8006a5c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006a60:	f04f 0200 	mov.w	r2, #0
 8006a64:	f04f 0300 	mov.w	r3, #0
 8006a68:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006a6c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006a70:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006a74:	ebb2 040a 	subs.w	r4, r2, sl
 8006a78:	eb63 050b 	sbc.w	r5, r3, fp
 8006a7c:	f04f 0200 	mov.w	r2, #0
 8006a80:	f04f 0300 	mov.w	r3, #0
 8006a84:	00eb      	lsls	r3, r5, #3
 8006a86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a8a:	00e2      	lsls	r2, r4, #3
 8006a8c:	4614      	mov	r4, r2
 8006a8e:	461d      	mov	r5, r3
 8006a90:	4643      	mov	r3, r8
 8006a92:	18e3      	adds	r3, r4, r3
 8006a94:	603b      	str	r3, [r7, #0]
 8006a96:	464b      	mov	r3, r9
 8006a98:	eb45 0303 	adc.w	r3, r5, r3
 8006a9c:	607b      	str	r3, [r7, #4]
 8006a9e:	f04f 0200 	mov.w	r2, #0
 8006aa2:	f04f 0300 	mov.w	r3, #0
 8006aa6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006aaa:	4629      	mov	r1, r5
 8006aac:	028b      	lsls	r3, r1, #10
 8006aae:	4621      	mov	r1, r4
 8006ab0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ab4:	4621      	mov	r1, r4
 8006ab6:	028a      	lsls	r2, r1, #10
 8006ab8:	4610      	mov	r0, r2
 8006aba:	4619      	mov	r1, r3
 8006abc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006abe:	2200      	movs	r2, #0
 8006ac0:	61bb      	str	r3, [r7, #24]
 8006ac2:	61fa      	str	r2, [r7, #28]
 8006ac4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ac8:	f7fa f916 	bl	8000cf8 <__aeabi_uldivmod>
 8006acc:	4602      	mov	r2, r0
 8006ace:	460b      	mov	r3, r1
 8006ad0:	4613      	mov	r3, r2
 8006ad2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006ad4:	4b0b      	ldr	r3, [pc, #44]	; (8006b04 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	0c1b      	lsrs	r3, r3, #16
 8006ada:	f003 0303 	and.w	r3, r3, #3
 8006ade:	3301      	adds	r3, #1
 8006ae0:	005b      	lsls	r3, r3, #1
 8006ae2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006ae4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006ae6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006aee:	e002      	b.n	8006af6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006af0:	4b05      	ldr	r3, [pc, #20]	; (8006b08 <HAL_RCC_GetSysClockFreq+0x204>)
 8006af2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006af4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006af6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3750      	adds	r7, #80	; 0x50
 8006afc:	46bd      	mov	sp, r7
 8006afe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b02:	bf00      	nop
 8006b04:	40023800 	.word	0x40023800
 8006b08:	00f42400 	.word	0x00f42400
 8006b0c:	007a1200 	.word	0x007a1200

08006b10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b10:	b480      	push	{r7}
 8006b12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b14:	4b03      	ldr	r3, [pc, #12]	; (8006b24 <HAL_RCC_GetHCLKFreq+0x14>)
 8006b16:	681b      	ldr	r3, [r3, #0]
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr
 8006b22:	bf00      	nop
 8006b24:	20000000 	.word	0x20000000

08006b28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006b2c:	f7ff fff0 	bl	8006b10 <HAL_RCC_GetHCLKFreq>
 8006b30:	4602      	mov	r2, r0
 8006b32:	4b05      	ldr	r3, [pc, #20]	; (8006b48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	0a9b      	lsrs	r3, r3, #10
 8006b38:	f003 0307 	and.w	r3, r3, #7
 8006b3c:	4903      	ldr	r1, [pc, #12]	; (8006b4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b3e:	5ccb      	ldrb	r3, [r1, r3]
 8006b40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	bd80      	pop	{r7, pc}
 8006b48:	40023800 	.word	0x40023800
 8006b4c:	0800e7c4 	.word	0x0800e7c4

08006b50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006b54:	f7ff ffdc 	bl	8006b10 <HAL_RCC_GetHCLKFreq>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	4b05      	ldr	r3, [pc, #20]	; (8006b70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	0b5b      	lsrs	r3, r3, #13
 8006b60:	f003 0307 	and.w	r3, r3, #7
 8006b64:	4903      	ldr	r1, [pc, #12]	; (8006b74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b66:	5ccb      	ldrb	r3, [r1, r3]
 8006b68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	bd80      	pop	{r7, pc}
 8006b70:	40023800 	.word	0x40023800
 8006b74:	0800e7c4 	.word	0x0800e7c4

08006b78 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b083      	sub	sp, #12
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	220f      	movs	r2, #15
 8006b86:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006b88:	4b12      	ldr	r3, [pc, #72]	; (8006bd4 <HAL_RCC_GetClockConfig+0x5c>)
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	f003 0203 	and.w	r2, r3, #3
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006b94:	4b0f      	ldr	r3, [pc, #60]	; (8006bd4 <HAL_RCC_GetClockConfig+0x5c>)
 8006b96:	689b      	ldr	r3, [r3, #8]
 8006b98:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006ba0:	4b0c      	ldr	r3, [pc, #48]	; (8006bd4 <HAL_RCC_GetClockConfig+0x5c>)
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006bac:	4b09      	ldr	r3, [pc, #36]	; (8006bd4 <HAL_RCC_GetClockConfig+0x5c>)
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	08db      	lsrs	r3, r3, #3
 8006bb2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006bba:	4b07      	ldr	r3, [pc, #28]	; (8006bd8 <HAL_RCC_GetClockConfig+0x60>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f003 0207 	and.w	r2, r3, #7
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	601a      	str	r2, [r3, #0]
}
 8006bc6:	bf00      	nop
 8006bc8:	370c      	adds	r7, #12
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd0:	4770      	bx	lr
 8006bd2:	bf00      	nop
 8006bd4:	40023800 	.word	0x40023800
 8006bd8:	40023c00 	.word	0x40023c00

08006bdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b082      	sub	sp, #8
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d101      	bne.n	8006bee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	e041      	b.n	8006c72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d106      	bne.n	8006c08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f7fc f964 	bl	8002ed0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2202      	movs	r2, #2
 8006c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681a      	ldr	r2, [r3, #0]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	3304      	adds	r3, #4
 8006c18:	4619      	mov	r1, r3
 8006c1a:	4610      	mov	r0, r2
 8006c1c:	f000 fc8e 	bl	800753c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c70:	2300      	movs	r3, #0
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3708      	adds	r7, #8
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
	...

08006c7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b085      	sub	sp, #20
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d001      	beq.n	8006c94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	e044      	b.n	8006d1e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2202      	movs	r2, #2
 8006c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	68da      	ldr	r2, [r3, #12]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f042 0201 	orr.w	r2, r2, #1
 8006caa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a1e      	ldr	r2, [pc, #120]	; (8006d2c <HAL_TIM_Base_Start_IT+0xb0>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d018      	beq.n	8006ce8 <HAL_TIM_Base_Start_IT+0x6c>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cbe:	d013      	beq.n	8006ce8 <HAL_TIM_Base_Start_IT+0x6c>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a1a      	ldr	r2, [pc, #104]	; (8006d30 <HAL_TIM_Base_Start_IT+0xb4>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d00e      	beq.n	8006ce8 <HAL_TIM_Base_Start_IT+0x6c>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a19      	ldr	r2, [pc, #100]	; (8006d34 <HAL_TIM_Base_Start_IT+0xb8>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d009      	beq.n	8006ce8 <HAL_TIM_Base_Start_IT+0x6c>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a17      	ldr	r2, [pc, #92]	; (8006d38 <HAL_TIM_Base_Start_IT+0xbc>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d004      	beq.n	8006ce8 <HAL_TIM_Base_Start_IT+0x6c>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a16      	ldr	r2, [pc, #88]	; (8006d3c <HAL_TIM_Base_Start_IT+0xc0>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d111      	bne.n	8006d0c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f003 0307 	and.w	r3, r3, #7
 8006cf2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2b06      	cmp	r3, #6
 8006cf8:	d010      	beq.n	8006d1c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f042 0201 	orr.w	r2, r2, #1
 8006d08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d0a:	e007      	b.n	8006d1c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f042 0201 	orr.w	r2, r2, #1
 8006d1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3714      	adds	r7, #20
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	40010000 	.word	0x40010000
 8006d30:	40000400 	.word	0x40000400
 8006d34:	40000800 	.word	0x40000800
 8006d38:	40000c00 	.word	0x40000c00
 8006d3c:	40014000 	.word	0x40014000

08006d40 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b082      	sub	sp, #8
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d101      	bne.n	8006d52 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e041      	b.n	8006dd6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d106      	bne.n	8006d6c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f000 f839 	bl	8006dde <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2202      	movs	r2, #2
 8006d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	3304      	adds	r3, #4
 8006d7c:	4619      	mov	r1, r3
 8006d7e:	4610      	mov	r0, r2
 8006d80:	f000 fbdc 	bl	800753c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2201      	movs	r2, #1
 8006db0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006dd4:	2300      	movs	r3, #0
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	3708      	adds	r7, #8
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}

08006dde <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006dde:	b480      	push	{r7}
 8006de0:	b083      	sub	sp, #12
 8006de2:	af00      	add	r7, sp, #0
 8006de4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006de6:	bf00      	nop
 8006de8:	370c      	adds	r7, #12
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
	...

08006df4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b084      	sub	sp, #16
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d104      	bne.n	8006e12 <HAL_TIM_IC_Start_IT+0x1e>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e0e:	b2db      	uxtb	r3, r3
 8006e10:	e013      	b.n	8006e3a <HAL_TIM_IC_Start_IT+0x46>
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	2b04      	cmp	r3, #4
 8006e16:	d104      	bne.n	8006e22 <HAL_TIM_IC_Start_IT+0x2e>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006e1e:	b2db      	uxtb	r3, r3
 8006e20:	e00b      	b.n	8006e3a <HAL_TIM_IC_Start_IT+0x46>
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	2b08      	cmp	r3, #8
 8006e26:	d104      	bne.n	8006e32 <HAL_TIM_IC_Start_IT+0x3e>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	e003      	b.n	8006e3a <HAL_TIM_IC_Start_IT+0x46>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d104      	bne.n	8006e4c <HAL_TIM_IC_Start_IT+0x58>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006e48:	b2db      	uxtb	r3, r3
 8006e4a:	e013      	b.n	8006e74 <HAL_TIM_IC_Start_IT+0x80>
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	2b04      	cmp	r3, #4
 8006e50:	d104      	bne.n	8006e5c <HAL_TIM_IC_Start_IT+0x68>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	e00b      	b.n	8006e74 <HAL_TIM_IC_Start_IT+0x80>
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	2b08      	cmp	r3, #8
 8006e60:	d104      	bne.n	8006e6c <HAL_TIM_IC_Start_IT+0x78>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	e003      	b.n	8006e74 <HAL_TIM_IC_Start_IT+0x80>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006e76:	7bbb      	ldrb	r3, [r7, #14]
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d102      	bne.n	8006e82 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006e7c:	7b7b      	ldrb	r3, [r7, #13]
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d001      	beq.n	8006e86 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	e0c2      	b.n	800700c <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d104      	bne.n	8006e96 <HAL_TIM_IC_Start_IT+0xa2>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2202      	movs	r2, #2
 8006e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e94:	e013      	b.n	8006ebe <HAL_TIM_IC_Start_IT+0xca>
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	2b04      	cmp	r3, #4
 8006e9a:	d104      	bne.n	8006ea6 <HAL_TIM_IC_Start_IT+0xb2>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2202      	movs	r2, #2
 8006ea0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ea4:	e00b      	b.n	8006ebe <HAL_TIM_IC_Start_IT+0xca>
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	2b08      	cmp	r3, #8
 8006eaa:	d104      	bne.n	8006eb6 <HAL_TIM_IC_Start_IT+0xc2>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2202      	movs	r2, #2
 8006eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006eb4:	e003      	b.n	8006ebe <HAL_TIM_IC_Start_IT+0xca>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2202      	movs	r2, #2
 8006eba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d104      	bne.n	8006ece <HAL_TIM_IC_Start_IT+0xda>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2202      	movs	r2, #2
 8006ec8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ecc:	e013      	b.n	8006ef6 <HAL_TIM_IC_Start_IT+0x102>
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	2b04      	cmp	r3, #4
 8006ed2:	d104      	bne.n	8006ede <HAL_TIM_IC_Start_IT+0xea>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2202      	movs	r2, #2
 8006ed8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006edc:	e00b      	b.n	8006ef6 <HAL_TIM_IC_Start_IT+0x102>
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	2b08      	cmp	r3, #8
 8006ee2:	d104      	bne.n	8006eee <HAL_TIM_IC_Start_IT+0xfa>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2202      	movs	r2, #2
 8006ee8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006eec:	e003      	b.n	8006ef6 <HAL_TIM_IC_Start_IT+0x102>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2202      	movs	r2, #2
 8006ef2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	2b0c      	cmp	r3, #12
 8006efa:	d841      	bhi.n	8006f80 <HAL_TIM_IC_Start_IT+0x18c>
 8006efc:	a201      	add	r2, pc, #4	; (adr r2, 8006f04 <HAL_TIM_IC_Start_IT+0x110>)
 8006efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f02:	bf00      	nop
 8006f04:	08006f39 	.word	0x08006f39
 8006f08:	08006f81 	.word	0x08006f81
 8006f0c:	08006f81 	.word	0x08006f81
 8006f10:	08006f81 	.word	0x08006f81
 8006f14:	08006f4b 	.word	0x08006f4b
 8006f18:	08006f81 	.word	0x08006f81
 8006f1c:	08006f81 	.word	0x08006f81
 8006f20:	08006f81 	.word	0x08006f81
 8006f24:	08006f5d 	.word	0x08006f5d
 8006f28:	08006f81 	.word	0x08006f81
 8006f2c:	08006f81 	.word	0x08006f81
 8006f30:	08006f81 	.word	0x08006f81
 8006f34:	08006f6f 	.word	0x08006f6f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68da      	ldr	r2, [r3, #12]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f042 0202 	orr.w	r2, r2, #2
 8006f46:	60da      	str	r2, [r3, #12]
      break;
 8006f48:	e01d      	b.n	8006f86 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	68da      	ldr	r2, [r3, #12]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f042 0204 	orr.w	r2, r2, #4
 8006f58:	60da      	str	r2, [r3, #12]
      break;
 8006f5a:	e014      	b.n	8006f86 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	68da      	ldr	r2, [r3, #12]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f042 0208 	orr.w	r2, r2, #8
 8006f6a:	60da      	str	r2, [r3, #12]
      break;
 8006f6c:	e00b      	b.n	8006f86 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	68da      	ldr	r2, [r3, #12]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f042 0210 	orr.w	r2, r2, #16
 8006f7c:	60da      	str	r2, [r3, #12]
      break;
 8006f7e:	e002      	b.n	8006f86 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	73fb      	strb	r3, [r7, #15]
      break;
 8006f84:	bf00      	nop
  }

  if (status == HAL_OK)
 8006f86:	7bfb      	ldrb	r3, [r7, #15]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d13e      	bne.n	800700a <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	2201      	movs	r2, #1
 8006f92:	6839      	ldr	r1, [r7, #0]
 8006f94:	4618      	mov	r0, r3
 8006f96:	f000 fd09 	bl	80079ac <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a1d      	ldr	r2, [pc, #116]	; (8007014 <HAL_TIM_IC_Start_IT+0x220>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d018      	beq.n	8006fd6 <HAL_TIM_IC_Start_IT+0x1e2>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fac:	d013      	beq.n	8006fd6 <HAL_TIM_IC_Start_IT+0x1e2>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a19      	ldr	r2, [pc, #100]	; (8007018 <HAL_TIM_IC_Start_IT+0x224>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d00e      	beq.n	8006fd6 <HAL_TIM_IC_Start_IT+0x1e2>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a17      	ldr	r2, [pc, #92]	; (800701c <HAL_TIM_IC_Start_IT+0x228>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d009      	beq.n	8006fd6 <HAL_TIM_IC_Start_IT+0x1e2>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a16      	ldr	r2, [pc, #88]	; (8007020 <HAL_TIM_IC_Start_IT+0x22c>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d004      	beq.n	8006fd6 <HAL_TIM_IC_Start_IT+0x1e2>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a14      	ldr	r2, [pc, #80]	; (8007024 <HAL_TIM_IC_Start_IT+0x230>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d111      	bne.n	8006ffa <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	689b      	ldr	r3, [r3, #8]
 8006fdc:	f003 0307 	and.w	r3, r3, #7
 8006fe0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	2b06      	cmp	r3, #6
 8006fe6:	d010      	beq.n	800700a <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f042 0201 	orr.w	r2, r2, #1
 8006ff6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ff8:	e007      	b.n	800700a <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	681a      	ldr	r2, [r3, #0]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f042 0201 	orr.w	r2, r2, #1
 8007008:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800700a:	7bfb      	ldrb	r3, [r7, #15]
}
 800700c:	4618      	mov	r0, r3
 800700e:	3710      	adds	r7, #16
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}
 8007014:	40010000 	.word	0x40010000
 8007018:	40000400 	.word	0x40000400
 800701c:	40000800 	.word	0x40000800
 8007020:	40000c00 	.word	0x40000c00
 8007024:	40014000 	.word	0x40014000

08007028 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	691b      	ldr	r3, [r3, #16]
 8007036:	f003 0302 	and.w	r3, r3, #2
 800703a:	2b02      	cmp	r3, #2
 800703c:	d122      	bne.n	8007084 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	68db      	ldr	r3, [r3, #12]
 8007044:	f003 0302 	and.w	r3, r3, #2
 8007048:	2b02      	cmp	r3, #2
 800704a:	d11b      	bne.n	8007084 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f06f 0202 	mvn.w	r2, #2
 8007054:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2201      	movs	r2, #1
 800705a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	699b      	ldr	r3, [r3, #24]
 8007062:	f003 0303 	and.w	r3, r3, #3
 8007066:	2b00      	cmp	r3, #0
 8007068:	d003      	beq.n	8007072 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f7fb f97a 	bl	8002364 <HAL_TIM_IC_CaptureCallback>
 8007070:	e005      	b.n	800707e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 fa43 	bl	80074fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	f000 fa4a 	bl	8007512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2200      	movs	r2, #0
 8007082:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	691b      	ldr	r3, [r3, #16]
 800708a:	f003 0304 	and.w	r3, r3, #4
 800708e:	2b04      	cmp	r3, #4
 8007090:	d122      	bne.n	80070d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	68db      	ldr	r3, [r3, #12]
 8007098:	f003 0304 	and.w	r3, r3, #4
 800709c:	2b04      	cmp	r3, #4
 800709e:	d11b      	bne.n	80070d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f06f 0204 	mvn.w	r2, #4
 80070a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2202      	movs	r2, #2
 80070ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	699b      	ldr	r3, [r3, #24]
 80070b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d003      	beq.n	80070c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f7fb f950 	bl	8002364 <HAL_TIM_IC_CaptureCallback>
 80070c4:	e005      	b.n	80070d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 fa19 	bl	80074fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 fa20 	bl	8007512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	691b      	ldr	r3, [r3, #16]
 80070de:	f003 0308 	and.w	r3, r3, #8
 80070e2:	2b08      	cmp	r3, #8
 80070e4:	d122      	bne.n	800712c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	68db      	ldr	r3, [r3, #12]
 80070ec:	f003 0308 	and.w	r3, r3, #8
 80070f0:	2b08      	cmp	r3, #8
 80070f2:	d11b      	bne.n	800712c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f06f 0208 	mvn.w	r2, #8
 80070fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2204      	movs	r2, #4
 8007102:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	69db      	ldr	r3, [r3, #28]
 800710a:	f003 0303 	and.w	r3, r3, #3
 800710e:	2b00      	cmp	r3, #0
 8007110:	d003      	beq.n	800711a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f7fb f926 	bl	8002364 <HAL_TIM_IC_CaptureCallback>
 8007118:	e005      	b.n	8007126 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 f9ef 	bl	80074fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f000 f9f6 	bl	8007512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2200      	movs	r2, #0
 800712a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	691b      	ldr	r3, [r3, #16]
 8007132:	f003 0310 	and.w	r3, r3, #16
 8007136:	2b10      	cmp	r3, #16
 8007138:	d122      	bne.n	8007180 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	f003 0310 	and.w	r3, r3, #16
 8007144:	2b10      	cmp	r3, #16
 8007146:	d11b      	bne.n	8007180 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f06f 0210 	mvn.w	r2, #16
 8007150:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2208      	movs	r2, #8
 8007156:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	69db      	ldr	r3, [r3, #28]
 800715e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007162:	2b00      	cmp	r3, #0
 8007164:	d003      	beq.n	800716e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f7fb f8fc 	bl	8002364 <HAL_TIM_IC_CaptureCallback>
 800716c:	e005      	b.n	800717a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 f9c5 	bl	80074fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f000 f9cc 	bl	8007512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2200      	movs	r2, #0
 800717e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	691b      	ldr	r3, [r3, #16]
 8007186:	f003 0301 	and.w	r3, r3, #1
 800718a:	2b01      	cmp	r3, #1
 800718c:	d10e      	bne.n	80071ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	68db      	ldr	r3, [r3, #12]
 8007194:	f003 0301 	and.w	r3, r3, #1
 8007198:	2b01      	cmp	r3, #1
 800719a:	d107      	bne.n	80071ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f06f 0201 	mvn.w	r2, #1
 80071a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f7fb fd86 	bl	8002cb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071b6:	2b80      	cmp	r3, #128	; 0x80
 80071b8:	d10e      	bne.n	80071d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071c4:	2b80      	cmp	r3, #128	; 0x80
 80071c6:	d107      	bne.n	80071d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80071d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f000 fc88 	bl	8007ae8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	691b      	ldr	r3, [r3, #16]
 80071de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071e2:	2b40      	cmp	r3, #64	; 0x40
 80071e4:	d10e      	bne.n	8007204 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	68db      	ldr	r3, [r3, #12]
 80071ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071f0:	2b40      	cmp	r3, #64	; 0x40
 80071f2:	d107      	bne.n	8007204 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80071fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 f991 	bl	8007526 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	f003 0320 	and.w	r3, r3, #32
 800720e:	2b20      	cmp	r3, #32
 8007210:	d10e      	bne.n	8007230 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	68db      	ldr	r3, [r3, #12]
 8007218:	f003 0320 	and.w	r3, r3, #32
 800721c:	2b20      	cmp	r3, #32
 800721e:	d107      	bne.n	8007230 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f06f 0220 	mvn.w	r2, #32
 8007228:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f000 fc52 	bl	8007ad4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007230:	bf00      	nop
 8007232:	3708      	adds	r7, #8
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b086      	sub	sp, #24
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007244:	2300      	movs	r3, #0
 8007246:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800724e:	2b01      	cmp	r3, #1
 8007250:	d101      	bne.n	8007256 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007252:	2302      	movs	r3, #2
 8007254:	e088      	b.n	8007368 <HAL_TIM_IC_ConfigChannel+0x130>
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2201      	movs	r2, #1
 800725a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d11b      	bne.n	800729c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	6818      	ldr	r0, [r3, #0]
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	6819      	ldr	r1, [r3, #0]
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	685a      	ldr	r2, [r3, #4]
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	f000 f9e2 	bl	800763c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	699a      	ldr	r2, [r3, #24]
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f022 020c 	bic.w	r2, r2, #12
 8007286:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	6999      	ldr	r1, [r3, #24]
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	689a      	ldr	r2, [r3, #8]
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	430a      	orrs	r2, r1
 8007298:	619a      	str	r2, [r3, #24]
 800729a:	e060      	b.n	800735e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2b04      	cmp	r3, #4
 80072a0:	d11c      	bne.n	80072dc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	6818      	ldr	r0, [r3, #0]
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	6819      	ldr	r1, [r3, #0]
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	685a      	ldr	r2, [r3, #4]
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	68db      	ldr	r3, [r3, #12]
 80072b2:	f000 fa5a 	bl	800776a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	699a      	ldr	r2, [r3, #24]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80072c4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	6999      	ldr	r1, [r3, #24]
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	021a      	lsls	r2, r3, #8
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	430a      	orrs	r2, r1
 80072d8:	619a      	str	r2, [r3, #24]
 80072da:	e040      	b.n	800735e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2b08      	cmp	r3, #8
 80072e0:	d11b      	bne.n	800731a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	6818      	ldr	r0, [r3, #0]
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	6819      	ldr	r1, [r3, #0]
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	685a      	ldr	r2, [r3, #4]
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	68db      	ldr	r3, [r3, #12]
 80072f2:	f000 faa7 	bl	8007844 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	69da      	ldr	r2, [r3, #28]
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f022 020c 	bic.w	r2, r2, #12
 8007304:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	69d9      	ldr	r1, [r3, #28]
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	689a      	ldr	r2, [r3, #8]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	430a      	orrs	r2, r1
 8007316:	61da      	str	r2, [r3, #28]
 8007318:	e021      	b.n	800735e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2b0c      	cmp	r3, #12
 800731e:	d11c      	bne.n	800735a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6818      	ldr	r0, [r3, #0]
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	6819      	ldr	r1, [r3, #0]
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	685a      	ldr	r2, [r3, #4]
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	f000 fac4 	bl	80078bc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	69da      	ldr	r2, [r3, #28]
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007342:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	69d9      	ldr	r1, [r3, #28]
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	021a      	lsls	r2, r3, #8
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	430a      	orrs	r2, r1
 8007356:	61da      	str	r2, [r3, #28]
 8007358:	e001      	b.n	800735e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007366:	7dfb      	ldrb	r3, [r7, #23]
}
 8007368:	4618      	mov	r0, r3
 800736a:	3718      	adds	r7, #24
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800737a:	2300      	movs	r3, #0
 800737c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007384:	2b01      	cmp	r3, #1
 8007386:	d101      	bne.n	800738c <HAL_TIM_ConfigClockSource+0x1c>
 8007388:	2302      	movs	r3, #2
 800738a:	e0b4      	b.n	80074f6 <HAL_TIM_ConfigClockSource+0x186>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2202      	movs	r2, #2
 8007398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80073aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80073b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073c4:	d03e      	beq.n	8007444 <HAL_TIM_ConfigClockSource+0xd4>
 80073c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073ca:	f200 8087 	bhi.w	80074dc <HAL_TIM_ConfigClockSource+0x16c>
 80073ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073d2:	f000 8086 	beq.w	80074e2 <HAL_TIM_ConfigClockSource+0x172>
 80073d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073da:	d87f      	bhi.n	80074dc <HAL_TIM_ConfigClockSource+0x16c>
 80073dc:	2b70      	cmp	r3, #112	; 0x70
 80073de:	d01a      	beq.n	8007416 <HAL_TIM_ConfigClockSource+0xa6>
 80073e0:	2b70      	cmp	r3, #112	; 0x70
 80073e2:	d87b      	bhi.n	80074dc <HAL_TIM_ConfigClockSource+0x16c>
 80073e4:	2b60      	cmp	r3, #96	; 0x60
 80073e6:	d050      	beq.n	800748a <HAL_TIM_ConfigClockSource+0x11a>
 80073e8:	2b60      	cmp	r3, #96	; 0x60
 80073ea:	d877      	bhi.n	80074dc <HAL_TIM_ConfigClockSource+0x16c>
 80073ec:	2b50      	cmp	r3, #80	; 0x50
 80073ee:	d03c      	beq.n	800746a <HAL_TIM_ConfigClockSource+0xfa>
 80073f0:	2b50      	cmp	r3, #80	; 0x50
 80073f2:	d873      	bhi.n	80074dc <HAL_TIM_ConfigClockSource+0x16c>
 80073f4:	2b40      	cmp	r3, #64	; 0x40
 80073f6:	d058      	beq.n	80074aa <HAL_TIM_ConfigClockSource+0x13a>
 80073f8:	2b40      	cmp	r3, #64	; 0x40
 80073fa:	d86f      	bhi.n	80074dc <HAL_TIM_ConfigClockSource+0x16c>
 80073fc:	2b30      	cmp	r3, #48	; 0x30
 80073fe:	d064      	beq.n	80074ca <HAL_TIM_ConfigClockSource+0x15a>
 8007400:	2b30      	cmp	r3, #48	; 0x30
 8007402:	d86b      	bhi.n	80074dc <HAL_TIM_ConfigClockSource+0x16c>
 8007404:	2b20      	cmp	r3, #32
 8007406:	d060      	beq.n	80074ca <HAL_TIM_ConfigClockSource+0x15a>
 8007408:	2b20      	cmp	r3, #32
 800740a:	d867      	bhi.n	80074dc <HAL_TIM_ConfigClockSource+0x16c>
 800740c:	2b00      	cmp	r3, #0
 800740e:	d05c      	beq.n	80074ca <HAL_TIM_ConfigClockSource+0x15a>
 8007410:	2b10      	cmp	r3, #16
 8007412:	d05a      	beq.n	80074ca <HAL_TIM_ConfigClockSource+0x15a>
 8007414:	e062      	b.n	80074dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6818      	ldr	r0, [r3, #0]
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	6899      	ldr	r1, [r3, #8]
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	685a      	ldr	r2, [r3, #4]
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	f000 faa1 	bl	800796c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007438:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	68ba      	ldr	r2, [r7, #8]
 8007440:	609a      	str	r2, [r3, #8]
      break;
 8007442:	e04f      	b.n	80074e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6818      	ldr	r0, [r3, #0]
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	6899      	ldr	r1, [r3, #8]
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	685a      	ldr	r2, [r3, #4]
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	68db      	ldr	r3, [r3, #12]
 8007454:	f000 fa8a 	bl	800796c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	689a      	ldr	r2, [r3, #8]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007466:	609a      	str	r2, [r3, #8]
      break;
 8007468:	e03c      	b.n	80074e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6818      	ldr	r0, [r3, #0]
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	6859      	ldr	r1, [r3, #4]
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	68db      	ldr	r3, [r3, #12]
 8007476:	461a      	mov	r2, r3
 8007478:	f000 f948 	bl	800770c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	2150      	movs	r1, #80	; 0x50
 8007482:	4618      	mov	r0, r3
 8007484:	f000 fa57 	bl	8007936 <TIM_ITRx_SetConfig>
      break;
 8007488:	e02c      	b.n	80074e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6818      	ldr	r0, [r3, #0]
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	6859      	ldr	r1, [r3, #4]
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	68db      	ldr	r3, [r3, #12]
 8007496:	461a      	mov	r2, r3
 8007498:	f000 f9a4 	bl	80077e4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	2160      	movs	r1, #96	; 0x60
 80074a2:	4618      	mov	r0, r3
 80074a4:	f000 fa47 	bl	8007936 <TIM_ITRx_SetConfig>
      break;
 80074a8:	e01c      	b.n	80074e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6818      	ldr	r0, [r3, #0]
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	6859      	ldr	r1, [r3, #4]
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	461a      	mov	r2, r3
 80074b8:	f000 f928 	bl	800770c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	2140      	movs	r1, #64	; 0x40
 80074c2:	4618      	mov	r0, r3
 80074c4:	f000 fa37 	bl	8007936 <TIM_ITRx_SetConfig>
      break;
 80074c8:	e00c      	b.n	80074e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4619      	mov	r1, r3
 80074d4:	4610      	mov	r0, r2
 80074d6:	f000 fa2e 	bl	8007936 <TIM_ITRx_SetConfig>
      break;
 80074da:	e003      	b.n	80074e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80074dc:	2301      	movs	r3, #1
 80074de:	73fb      	strb	r3, [r7, #15]
      break;
 80074e0:	e000      	b.n	80074e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80074e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2201      	movs	r2, #1
 80074e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2200      	movs	r2, #0
 80074f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80074f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3710      	adds	r7, #16
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}

080074fe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80074fe:	b480      	push	{r7}
 8007500:	b083      	sub	sp, #12
 8007502:	af00      	add	r7, sp, #0
 8007504:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007506:	bf00      	nop
 8007508:	370c      	adds	r7, #12
 800750a:	46bd      	mov	sp, r7
 800750c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007510:	4770      	bx	lr

08007512 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007512:	b480      	push	{r7}
 8007514:	b083      	sub	sp, #12
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800751a:	bf00      	nop
 800751c:	370c      	adds	r7, #12
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr

08007526 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007526:	b480      	push	{r7}
 8007528:	b083      	sub	sp, #12
 800752a:	af00      	add	r7, sp, #0
 800752c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800752e:	bf00      	nop
 8007530:	370c      	adds	r7, #12
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr
	...

0800753c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800753c:	b480      	push	{r7}
 800753e:	b085      	sub	sp, #20
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	4a34      	ldr	r2, [pc, #208]	; (8007620 <TIM_Base_SetConfig+0xe4>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d00f      	beq.n	8007574 <TIM_Base_SetConfig+0x38>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800755a:	d00b      	beq.n	8007574 <TIM_Base_SetConfig+0x38>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	4a31      	ldr	r2, [pc, #196]	; (8007624 <TIM_Base_SetConfig+0xe8>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d007      	beq.n	8007574 <TIM_Base_SetConfig+0x38>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	4a30      	ldr	r2, [pc, #192]	; (8007628 <TIM_Base_SetConfig+0xec>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d003      	beq.n	8007574 <TIM_Base_SetConfig+0x38>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4a2f      	ldr	r2, [pc, #188]	; (800762c <TIM_Base_SetConfig+0xf0>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d108      	bne.n	8007586 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800757a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	4313      	orrs	r3, r2
 8007584:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	4a25      	ldr	r2, [pc, #148]	; (8007620 <TIM_Base_SetConfig+0xe4>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d01b      	beq.n	80075c6 <TIM_Base_SetConfig+0x8a>
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007594:	d017      	beq.n	80075c6 <TIM_Base_SetConfig+0x8a>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	4a22      	ldr	r2, [pc, #136]	; (8007624 <TIM_Base_SetConfig+0xe8>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d013      	beq.n	80075c6 <TIM_Base_SetConfig+0x8a>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	4a21      	ldr	r2, [pc, #132]	; (8007628 <TIM_Base_SetConfig+0xec>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d00f      	beq.n	80075c6 <TIM_Base_SetConfig+0x8a>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4a20      	ldr	r2, [pc, #128]	; (800762c <TIM_Base_SetConfig+0xf0>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d00b      	beq.n	80075c6 <TIM_Base_SetConfig+0x8a>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	4a1f      	ldr	r2, [pc, #124]	; (8007630 <TIM_Base_SetConfig+0xf4>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d007      	beq.n	80075c6 <TIM_Base_SetConfig+0x8a>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	4a1e      	ldr	r2, [pc, #120]	; (8007634 <TIM_Base_SetConfig+0xf8>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d003      	beq.n	80075c6 <TIM_Base_SetConfig+0x8a>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	4a1d      	ldr	r2, [pc, #116]	; (8007638 <TIM_Base_SetConfig+0xfc>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d108      	bne.n	80075d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	68fa      	ldr	r2, [r7, #12]
 80075d4:	4313      	orrs	r3, r2
 80075d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	695b      	ldr	r3, [r3, #20]
 80075e2:	4313      	orrs	r3, r2
 80075e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	68fa      	ldr	r2, [r7, #12]
 80075ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	689a      	ldr	r2, [r3, #8]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	4a08      	ldr	r2, [pc, #32]	; (8007620 <TIM_Base_SetConfig+0xe4>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d103      	bne.n	800760c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	691a      	ldr	r2, [r3, #16]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2201      	movs	r2, #1
 8007610:	615a      	str	r2, [r3, #20]
}
 8007612:	bf00      	nop
 8007614:	3714      	adds	r7, #20
 8007616:	46bd      	mov	sp, r7
 8007618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761c:	4770      	bx	lr
 800761e:	bf00      	nop
 8007620:	40010000 	.word	0x40010000
 8007624:	40000400 	.word	0x40000400
 8007628:	40000800 	.word	0x40000800
 800762c:	40000c00 	.word	0x40000c00
 8007630:	40014000 	.word	0x40014000
 8007634:	40014400 	.word	0x40014400
 8007638:	40014800 	.word	0x40014800

0800763c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800763c:	b480      	push	{r7}
 800763e:	b087      	sub	sp, #28
 8007640:	af00      	add	r7, sp, #0
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	60b9      	str	r1, [r7, #8]
 8007646:	607a      	str	r2, [r7, #4]
 8007648:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	6a1b      	ldr	r3, [r3, #32]
 800764e:	f023 0201 	bic.w	r2, r3, #1
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	699b      	ldr	r3, [r3, #24]
 800765a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	6a1b      	ldr	r3, [r3, #32]
 8007660:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	4a24      	ldr	r2, [pc, #144]	; (80076f8 <TIM_TI1_SetConfig+0xbc>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d013      	beq.n	8007692 <TIM_TI1_SetConfig+0x56>
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007670:	d00f      	beq.n	8007692 <TIM_TI1_SetConfig+0x56>
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	4a21      	ldr	r2, [pc, #132]	; (80076fc <TIM_TI1_SetConfig+0xc0>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d00b      	beq.n	8007692 <TIM_TI1_SetConfig+0x56>
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	4a20      	ldr	r2, [pc, #128]	; (8007700 <TIM_TI1_SetConfig+0xc4>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d007      	beq.n	8007692 <TIM_TI1_SetConfig+0x56>
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	4a1f      	ldr	r2, [pc, #124]	; (8007704 <TIM_TI1_SetConfig+0xc8>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d003      	beq.n	8007692 <TIM_TI1_SetConfig+0x56>
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	4a1e      	ldr	r2, [pc, #120]	; (8007708 <TIM_TI1_SetConfig+0xcc>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d101      	bne.n	8007696 <TIM_TI1_SetConfig+0x5a>
 8007692:	2301      	movs	r3, #1
 8007694:	e000      	b.n	8007698 <TIM_TI1_SetConfig+0x5c>
 8007696:	2300      	movs	r3, #0
 8007698:	2b00      	cmp	r3, #0
 800769a:	d008      	beq.n	80076ae <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	f023 0303 	bic.w	r3, r3, #3
 80076a2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80076a4:	697a      	ldr	r2, [r7, #20]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	4313      	orrs	r3, r2
 80076aa:	617b      	str	r3, [r7, #20]
 80076ac:	e003      	b.n	80076b6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	f043 0301 	orr.w	r3, r3, #1
 80076b4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80076bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	011b      	lsls	r3, r3, #4
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	697a      	ldr	r2, [r7, #20]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	f023 030a 	bic.w	r3, r3, #10
 80076d0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	f003 030a 	and.w	r3, r3, #10
 80076d8:	693a      	ldr	r2, [r7, #16]
 80076da:	4313      	orrs	r3, r2
 80076dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	697a      	ldr	r2, [r7, #20]
 80076e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	693a      	ldr	r2, [r7, #16]
 80076e8:	621a      	str	r2, [r3, #32]
}
 80076ea:	bf00      	nop
 80076ec:	371c      	adds	r7, #28
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr
 80076f6:	bf00      	nop
 80076f8:	40010000 	.word	0x40010000
 80076fc:	40000400 	.word	0x40000400
 8007700:	40000800 	.word	0x40000800
 8007704:	40000c00 	.word	0x40000c00
 8007708:	40014000 	.word	0x40014000

0800770c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800770c:	b480      	push	{r7}
 800770e:	b087      	sub	sp, #28
 8007710:	af00      	add	r7, sp, #0
 8007712:	60f8      	str	r0, [r7, #12]
 8007714:	60b9      	str	r1, [r7, #8]
 8007716:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	6a1b      	ldr	r3, [r3, #32]
 800771c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	6a1b      	ldr	r3, [r3, #32]
 8007722:	f023 0201 	bic.w	r2, r3, #1
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	699b      	ldr	r3, [r3, #24]
 800772e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007736:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	011b      	lsls	r3, r3, #4
 800773c:	693a      	ldr	r2, [r7, #16]
 800773e:	4313      	orrs	r3, r2
 8007740:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	f023 030a 	bic.w	r3, r3, #10
 8007748:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800774a:	697a      	ldr	r2, [r7, #20]
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	4313      	orrs	r3, r2
 8007750:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	693a      	ldr	r2, [r7, #16]
 8007756:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	697a      	ldr	r2, [r7, #20]
 800775c:	621a      	str	r2, [r3, #32]
}
 800775e:	bf00      	nop
 8007760:	371c      	adds	r7, #28
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr

0800776a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800776a:	b480      	push	{r7}
 800776c:	b087      	sub	sp, #28
 800776e:	af00      	add	r7, sp, #0
 8007770:	60f8      	str	r0, [r7, #12]
 8007772:	60b9      	str	r1, [r7, #8]
 8007774:	607a      	str	r2, [r7, #4]
 8007776:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6a1b      	ldr	r3, [r3, #32]
 800777c:	f023 0210 	bic.w	r2, r3, #16
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	699b      	ldr	r3, [r3, #24]
 8007788:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	6a1b      	ldr	r3, [r3, #32]
 800778e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007796:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	021b      	lsls	r3, r3, #8
 800779c:	697a      	ldr	r2, [r7, #20]
 800779e:	4313      	orrs	r3, r2
 80077a0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80077a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	031b      	lsls	r3, r3, #12
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	697a      	ldr	r2, [r7, #20]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80077bc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	011b      	lsls	r3, r3, #4
 80077c2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80077c6:	693a      	ldr	r2, [r7, #16]
 80077c8:	4313      	orrs	r3, r2
 80077ca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	697a      	ldr	r2, [r7, #20]
 80077d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	693a      	ldr	r2, [r7, #16]
 80077d6:	621a      	str	r2, [r3, #32]
}
 80077d8:	bf00      	nop
 80077da:	371c      	adds	r7, #28
 80077dc:	46bd      	mov	sp, r7
 80077de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e2:	4770      	bx	lr

080077e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b087      	sub	sp, #28
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	60f8      	str	r0, [r7, #12]
 80077ec:	60b9      	str	r1, [r7, #8]
 80077ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6a1b      	ldr	r3, [r3, #32]
 80077f4:	f023 0210 	bic.w	r2, r3, #16
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	699b      	ldr	r3, [r3, #24]
 8007800:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6a1b      	ldr	r3, [r3, #32]
 8007806:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800780e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	031b      	lsls	r3, r3, #12
 8007814:	697a      	ldr	r2, [r7, #20]
 8007816:	4313      	orrs	r3, r2
 8007818:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007820:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	011b      	lsls	r3, r3, #4
 8007826:	693a      	ldr	r2, [r7, #16]
 8007828:	4313      	orrs	r3, r2
 800782a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	697a      	ldr	r2, [r7, #20]
 8007830:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	693a      	ldr	r2, [r7, #16]
 8007836:	621a      	str	r2, [r3, #32]
}
 8007838:	bf00      	nop
 800783a:	371c      	adds	r7, #28
 800783c:	46bd      	mov	sp, r7
 800783e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007842:	4770      	bx	lr

08007844 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007844:	b480      	push	{r7}
 8007846:	b087      	sub	sp, #28
 8007848:	af00      	add	r7, sp, #0
 800784a:	60f8      	str	r0, [r7, #12]
 800784c:	60b9      	str	r1, [r7, #8]
 800784e:	607a      	str	r2, [r7, #4]
 8007850:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	6a1b      	ldr	r3, [r3, #32]
 8007856:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	69db      	ldr	r3, [r3, #28]
 8007862:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	6a1b      	ldr	r3, [r3, #32]
 8007868:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	f023 0303 	bic.w	r3, r3, #3
 8007870:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007872:	697a      	ldr	r2, [r7, #20]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	4313      	orrs	r3, r2
 8007878:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007880:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	011b      	lsls	r3, r3, #4
 8007886:	b2db      	uxtb	r3, r3
 8007888:	697a      	ldr	r2, [r7, #20]
 800788a:	4313      	orrs	r3, r2
 800788c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007894:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	021b      	lsls	r3, r3, #8
 800789a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800789e:	693a      	ldr	r2, [r7, #16]
 80078a0:	4313      	orrs	r3, r2
 80078a2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	697a      	ldr	r2, [r7, #20]
 80078a8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	693a      	ldr	r2, [r7, #16]
 80078ae:	621a      	str	r2, [r3, #32]
}
 80078b0:	bf00      	nop
 80078b2:	371c      	adds	r7, #28
 80078b4:	46bd      	mov	sp, r7
 80078b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ba:	4770      	bx	lr

080078bc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80078bc:	b480      	push	{r7}
 80078be:	b087      	sub	sp, #28
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	60f8      	str	r0, [r7, #12]
 80078c4:	60b9      	str	r1, [r7, #8]
 80078c6:	607a      	str	r2, [r7, #4]
 80078c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6a1b      	ldr	r3, [r3, #32]
 80078ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	69db      	ldr	r3, [r3, #28]
 80078da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6a1b      	ldr	r3, [r3, #32]
 80078e0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078e8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	021b      	lsls	r3, r3, #8
 80078ee:	697a      	ldr	r2, [r7, #20]
 80078f0:	4313      	orrs	r3, r2
 80078f2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80078fa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	031b      	lsls	r3, r3, #12
 8007900:	b29b      	uxth	r3, r3
 8007902:	697a      	ldr	r2, [r7, #20]
 8007904:	4313      	orrs	r3, r2
 8007906:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800790e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	031b      	lsls	r3, r3, #12
 8007914:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007918:	693a      	ldr	r2, [r7, #16]
 800791a:	4313      	orrs	r3, r2
 800791c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	697a      	ldr	r2, [r7, #20]
 8007922:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	693a      	ldr	r2, [r7, #16]
 8007928:	621a      	str	r2, [r3, #32]
}
 800792a:	bf00      	nop
 800792c:	371c      	adds	r7, #28
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr

08007936 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007936:	b480      	push	{r7}
 8007938:	b085      	sub	sp, #20
 800793a:	af00      	add	r7, sp, #0
 800793c:	6078      	str	r0, [r7, #4]
 800793e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800794c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800794e:	683a      	ldr	r2, [r7, #0]
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	4313      	orrs	r3, r2
 8007954:	f043 0307 	orr.w	r3, r3, #7
 8007958:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	68fa      	ldr	r2, [r7, #12]
 800795e:	609a      	str	r2, [r3, #8]
}
 8007960:	bf00      	nop
 8007962:	3714      	adds	r7, #20
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr

0800796c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800796c:	b480      	push	{r7}
 800796e:	b087      	sub	sp, #28
 8007970:	af00      	add	r7, sp, #0
 8007972:	60f8      	str	r0, [r7, #12]
 8007974:	60b9      	str	r1, [r7, #8]
 8007976:	607a      	str	r2, [r7, #4]
 8007978:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007986:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	021a      	lsls	r2, r3, #8
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	431a      	orrs	r2, r3
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	4313      	orrs	r3, r2
 8007994:	697a      	ldr	r2, [r7, #20]
 8007996:	4313      	orrs	r3, r2
 8007998:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	697a      	ldr	r2, [r7, #20]
 800799e:	609a      	str	r2, [r3, #8]
}
 80079a0:	bf00      	nop
 80079a2:	371c      	adds	r7, #28
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr

080079ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80079ac:	b480      	push	{r7}
 80079ae:	b087      	sub	sp, #28
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	60b9      	str	r1, [r7, #8]
 80079b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	f003 031f 	and.w	r3, r3, #31
 80079be:	2201      	movs	r2, #1
 80079c0:	fa02 f303 	lsl.w	r3, r2, r3
 80079c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	6a1a      	ldr	r2, [r3, #32]
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	43db      	mvns	r3, r3
 80079ce:	401a      	ands	r2, r3
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6a1a      	ldr	r2, [r3, #32]
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	f003 031f 	and.w	r3, r3, #31
 80079de:	6879      	ldr	r1, [r7, #4]
 80079e0:	fa01 f303 	lsl.w	r3, r1, r3
 80079e4:	431a      	orrs	r2, r3
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	621a      	str	r2, [r3, #32]
}
 80079ea:	bf00      	nop
 80079ec:	371c      	adds	r7, #28
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr
	...

080079f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b085      	sub	sp, #20
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
 8007a00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	d101      	bne.n	8007a10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a0c:	2302      	movs	r3, #2
 8007a0e:	e050      	b.n	8007ab2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2201      	movs	r2, #1
 8007a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2202      	movs	r2, #2
 8007a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	689b      	ldr	r3, [r3, #8]
 8007a2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	68fa      	ldr	r2, [r7, #12]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a1c      	ldr	r2, [pc, #112]	; (8007ac0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d018      	beq.n	8007a86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a5c:	d013      	beq.n	8007a86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	4a18      	ldr	r2, [pc, #96]	; (8007ac4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d00e      	beq.n	8007a86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a16      	ldr	r2, [pc, #88]	; (8007ac8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d009      	beq.n	8007a86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a15      	ldr	r2, [pc, #84]	; (8007acc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d004      	beq.n	8007a86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a13      	ldr	r2, [pc, #76]	; (8007ad0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d10c      	bne.n	8007aa0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	68ba      	ldr	r2, [r7, #8]
 8007a94:	4313      	orrs	r3, r2
 8007a96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	68ba      	ldr	r2, [r7, #8]
 8007a9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ab0:	2300      	movs	r3, #0
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3714      	adds	r7, #20
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	40010000 	.word	0x40010000
 8007ac4:	40000400 	.word	0x40000400
 8007ac8:	40000800 	.word	0x40000800
 8007acc:	40000c00 	.word	0x40000c00
 8007ad0:	40014000 	.word	0x40014000

08007ad4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007adc:	bf00      	nop
 8007ade:	370c      	adds	r7, #12
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr

08007ae8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007af0:	bf00      	nop
 8007af2:	370c      	adds	r7, #12
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr

08007afc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b082      	sub	sp, #8
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d101      	bne.n	8007b0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	e03f      	b.n	8007b8e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d106      	bne.n	8007b28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f7fb fa40 	bl	8002fa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2224      	movs	r2, #36	; 0x24
 8007b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	68da      	ldr	r2, [r3, #12]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f000 fc7b 	bl	800843c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	691a      	ldr	r2, [r3, #16]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	695a      	ldr	r2, [r3, #20]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	68da      	ldr	r2, [r3, #12]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2220      	movs	r2, #32
 8007b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2220      	movs	r2, #32
 8007b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007b8c:	2300      	movs	r3, #0
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3708      	adds	r7, #8
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
	...

08007b98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b0ba      	sub	sp, #232	; 0xe8
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	68db      	ldr	r3, [r3, #12]
 8007bb0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	695b      	ldr	r3, [r3, #20]
 8007bba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bce:	f003 030f 	and.w	r3, r3, #15
 8007bd2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007bd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d10f      	bne.n	8007bfe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007bde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007be2:	f003 0320 	and.w	r3, r3, #32
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d009      	beq.n	8007bfe <HAL_UART_IRQHandler+0x66>
 8007bea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bee:	f003 0320 	and.w	r3, r3, #32
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d003      	beq.n	8007bfe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f000 fb65 	bl	80082c6 <UART_Receive_IT>
      return;
 8007bfc:	e256      	b.n	80080ac <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007bfe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	f000 80de 	beq.w	8007dc4 <HAL_UART_IRQHandler+0x22c>
 8007c08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c0c:	f003 0301 	and.w	r3, r3, #1
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d106      	bne.n	8007c22 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c18:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	f000 80d1 	beq.w	8007dc4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c26:	f003 0301 	and.w	r3, r3, #1
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d00b      	beq.n	8007c46 <HAL_UART_IRQHandler+0xae>
 8007c2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d005      	beq.n	8007c46 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3e:	f043 0201 	orr.w	r2, r3, #1
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c4a:	f003 0304 	and.w	r3, r3, #4
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d00b      	beq.n	8007c6a <HAL_UART_IRQHandler+0xd2>
 8007c52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c56:	f003 0301 	and.w	r3, r3, #1
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d005      	beq.n	8007c6a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c62:	f043 0202 	orr.w	r2, r3, #2
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c6e:	f003 0302 	and.w	r3, r3, #2
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d00b      	beq.n	8007c8e <HAL_UART_IRQHandler+0xf6>
 8007c76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c7a:	f003 0301 	and.w	r3, r3, #1
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d005      	beq.n	8007c8e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c86:	f043 0204 	orr.w	r2, r3, #4
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c92:	f003 0308 	and.w	r3, r3, #8
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d011      	beq.n	8007cbe <HAL_UART_IRQHandler+0x126>
 8007c9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c9e:	f003 0320 	and.w	r3, r3, #32
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d105      	bne.n	8007cb2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007ca6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007caa:	f003 0301 	and.w	r3, r3, #1
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d005      	beq.n	8007cbe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cb6:	f043 0208 	orr.w	r2, r3, #8
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	f000 81ed 	beq.w	80080a2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007cc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ccc:	f003 0320 	and.w	r3, r3, #32
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d008      	beq.n	8007ce6 <HAL_UART_IRQHandler+0x14e>
 8007cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007cd8:	f003 0320 	and.w	r3, r3, #32
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d002      	beq.n	8007ce6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f000 faf0 	bl	80082c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	695b      	ldr	r3, [r3, #20]
 8007cec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cf0:	2b40      	cmp	r3, #64	; 0x40
 8007cf2:	bf0c      	ite	eq
 8007cf4:	2301      	moveq	r3, #1
 8007cf6:	2300      	movne	r3, #0
 8007cf8:	b2db      	uxtb	r3, r3
 8007cfa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d02:	f003 0308 	and.w	r3, r3, #8
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d103      	bne.n	8007d12 <HAL_UART_IRQHandler+0x17a>
 8007d0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d04f      	beq.n	8007db2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f000 f9f8 	bl	8008108 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	695b      	ldr	r3, [r3, #20]
 8007d1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d22:	2b40      	cmp	r3, #64	; 0x40
 8007d24:	d141      	bne.n	8007daa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	3314      	adds	r3, #20
 8007d2c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d30:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007d34:	e853 3f00 	ldrex	r3, [r3]
 8007d38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007d3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007d40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	3314      	adds	r3, #20
 8007d4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007d52:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007d56:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007d5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007d62:	e841 2300 	strex	r3, r2, [r1]
 8007d66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007d6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d1d9      	bne.n	8007d26 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d013      	beq.n	8007da2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d7e:	4a7d      	ldr	r2, [pc, #500]	; (8007f74 <HAL_UART_IRQHandler+0x3dc>)
 8007d80:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d86:	4618      	mov	r0, r3
 8007d88:	f7fc fa00 	bl	800418c <HAL_DMA_Abort_IT>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d016      	beq.n	8007dc0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d98:	687a      	ldr	r2, [r7, #4]
 8007d9a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007d9c:	4610      	mov	r0, r2
 8007d9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007da0:	e00e      	b.n	8007dc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 f99a 	bl	80080dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007da8:	e00a      	b.n	8007dc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f000 f996 	bl	80080dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007db0:	e006      	b.n	8007dc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f000 f992 	bl	80080dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007dbe:	e170      	b.n	80080a2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007dc0:	bf00      	nop
    return;
 8007dc2:	e16e      	b.n	80080a2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	f040 814a 	bne.w	8008062 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dd2:	f003 0310 	and.w	r3, r3, #16
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	f000 8143 	beq.w	8008062 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007de0:	f003 0310 	and.w	r3, r3, #16
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	f000 813c 	beq.w	8008062 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007dea:	2300      	movs	r3, #0
 8007dec:	60bb      	str	r3, [r7, #8]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	60bb      	str	r3, [r7, #8]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	60bb      	str	r3, [r7, #8]
 8007dfe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	695b      	ldr	r3, [r3, #20]
 8007e06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e0a:	2b40      	cmp	r3, #64	; 0x40
 8007e0c:	f040 80b4 	bne.w	8007f78 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007e1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	f000 8140 	beq.w	80080a6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007e2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	f080 8139 	bcs.w	80080a6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007e3a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e40:	69db      	ldr	r3, [r3, #28]
 8007e42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e46:	f000 8088 	beq.w	8007f5a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	330c      	adds	r3, #12
 8007e50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007e58:	e853 3f00 	ldrex	r3, [r3]
 8007e5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007e60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007e64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e68:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	330c      	adds	r3, #12
 8007e72:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007e76:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007e7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007e82:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007e86:	e841 2300 	strex	r3, r2, [r1]
 8007e8a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007e8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d1d9      	bne.n	8007e4a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	3314      	adds	r3, #20
 8007e9c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ea0:	e853 3f00 	ldrex	r3, [r3]
 8007ea4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007ea6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007ea8:	f023 0301 	bic.w	r3, r3, #1
 8007eac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	3314      	adds	r3, #20
 8007eb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007eba:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007ebe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007ec2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007ec6:	e841 2300 	strex	r3, r2, [r1]
 8007eca:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007ecc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d1e1      	bne.n	8007e96 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	3314      	adds	r3, #20
 8007ed8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eda:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007edc:	e853 3f00 	ldrex	r3, [r3]
 8007ee0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007ee2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007ee4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ee8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	3314      	adds	r3, #20
 8007ef2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007ef6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007ef8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007efc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007efe:	e841 2300 	strex	r3, r2, [r1]
 8007f02:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007f04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d1e3      	bne.n	8007ed2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2220      	movs	r2, #32
 8007f0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2200      	movs	r2, #0
 8007f16:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	330c      	adds	r3, #12
 8007f1e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f22:	e853 3f00 	ldrex	r3, [r3]
 8007f26:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007f28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f2a:	f023 0310 	bic.w	r3, r3, #16
 8007f2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	330c      	adds	r3, #12
 8007f38:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007f3c:	65ba      	str	r2, [r7, #88]	; 0x58
 8007f3e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f40:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007f42:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007f44:	e841 2300 	strex	r3, r2, [r1]
 8007f48:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007f4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d1e3      	bne.n	8007f18 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f54:	4618      	mov	r0, r3
 8007f56:	f7fc f8a9 	bl	80040ac <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f62:	b29b      	uxth	r3, r3
 8007f64:	1ad3      	subs	r3, r2, r3
 8007f66:	b29b      	uxth	r3, r3
 8007f68:	4619      	mov	r1, r3
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 f8c0 	bl	80080f0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007f70:	e099      	b.n	80080a6 <HAL_UART_IRQHandler+0x50e>
 8007f72:	bf00      	nop
 8007f74:	080081cf 	.word	0x080081cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f80:	b29b      	uxth	r3, r3
 8007f82:	1ad3      	subs	r3, r2, r3
 8007f84:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	f000 808b 	beq.w	80080aa <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007f94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	f000 8086 	beq.w	80080aa <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	330c      	adds	r3, #12
 8007fa4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fa8:	e853 3f00 	ldrex	r3, [r3]
 8007fac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007fae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fb0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007fb4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	330c      	adds	r3, #12
 8007fbe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007fc2:	647a      	str	r2, [r7, #68]	; 0x44
 8007fc4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007fc8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007fca:	e841 2300 	strex	r3, r2, [r1]
 8007fce:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007fd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d1e3      	bne.n	8007f9e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	3314      	adds	r3, #20
 8007fdc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe0:	e853 3f00 	ldrex	r3, [r3]
 8007fe4:	623b      	str	r3, [r7, #32]
   return(result);
 8007fe6:	6a3b      	ldr	r3, [r7, #32]
 8007fe8:	f023 0301 	bic.w	r3, r3, #1
 8007fec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	3314      	adds	r3, #20
 8007ff6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007ffa:	633a      	str	r2, [r7, #48]	; 0x30
 8007ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ffe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008000:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008002:	e841 2300 	strex	r3, r2, [r1]
 8008006:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800800a:	2b00      	cmp	r3, #0
 800800c:	d1e3      	bne.n	8007fd6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2220      	movs	r2, #32
 8008012:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2200      	movs	r2, #0
 800801a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	330c      	adds	r3, #12
 8008022:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008024:	693b      	ldr	r3, [r7, #16]
 8008026:	e853 3f00 	ldrex	r3, [r3]
 800802a:	60fb      	str	r3, [r7, #12]
   return(result);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f023 0310 	bic.w	r3, r3, #16
 8008032:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	330c      	adds	r3, #12
 800803c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008040:	61fa      	str	r2, [r7, #28]
 8008042:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008044:	69b9      	ldr	r1, [r7, #24]
 8008046:	69fa      	ldr	r2, [r7, #28]
 8008048:	e841 2300 	strex	r3, r2, [r1]
 800804c:	617b      	str	r3, [r7, #20]
   return(result);
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d1e3      	bne.n	800801c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008054:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008058:	4619      	mov	r1, r3
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f000 f848 	bl	80080f0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008060:	e023      	b.n	80080aa <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800806a:	2b00      	cmp	r3, #0
 800806c:	d009      	beq.n	8008082 <HAL_UART_IRQHandler+0x4ea>
 800806e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008072:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008076:	2b00      	cmp	r3, #0
 8008078:	d003      	beq.n	8008082 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f000 f8bb 	bl	80081f6 <UART_Transmit_IT>
    return;
 8008080:	e014      	b.n	80080ac <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008086:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800808a:	2b00      	cmp	r3, #0
 800808c:	d00e      	beq.n	80080ac <HAL_UART_IRQHandler+0x514>
 800808e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008092:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008096:	2b00      	cmp	r3, #0
 8008098:	d008      	beq.n	80080ac <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f000 f8fb 	bl	8008296 <UART_EndTransmit_IT>
    return;
 80080a0:	e004      	b.n	80080ac <HAL_UART_IRQHandler+0x514>
    return;
 80080a2:	bf00      	nop
 80080a4:	e002      	b.n	80080ac <HAL_UART_IRQHandler+0x514>
      return;
 80080a6:	bf00      	nop
 80080a8:	e000      	b.n	80080ac <HAL_UART_IRQHandler+0x514>
      return;
 80080aa:	bf00      	nop
  }
}
 80080ac:	37e8      	adds	r7, #232	; 0xe8
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}
 80080b2:	bf00      	nop

080080b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b083      	sub	sp, #12
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80080bc:	bf00      	nop
 80080be:	370c      	adds	r7, #12
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr

080080c8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b083      	sub	sp, #12
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80080d0:	bf00      	nop
 80080d2:	370c      	adds	r7, #12
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr

080080dc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80080dc:	b480      	push	{r7}
 80080de:	b083      	sub	sp, #12
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80080e4:	bf00      	nop
 80080e6:	370c      	adds	r7, #12
 80080e8:	46bd      	mov	sp, r7
 80080ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ee:	4770      	bx	lr

080080f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b083      	sub	sp, #12
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	460b      	mov	r3, r1
 80080fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80080fc:	bf00      	nop
 80080fe:	370c      	adds	r7, #12
 8008100:	46bd      	mov	sp, r7
 8008102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008106:	4770      	bx	lr

08008108 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008108:	b480      	push	{r7}
 800810a:	b095      	sub	sp, #84	; 0x54
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	330c      	adds	r3, #12
 8008116:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008118:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800811a:	e853 3f00 	ldrex	r3, [r3]
 800811e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008122:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008126:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	330c      	adds	r3, #12
 800812e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008130:	643a      	str	r2, [r7, #64]	; 0x40
 8008132:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008134:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008136:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008138:	e841 2300 	strex	r3, r2, [r1]
 800813c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800813e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008140:	2b00      	cmp	r3, #0
 8008142:	d1e5      	bne.n	8008110 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	3314      	adds	r3, #20
 800814a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800814c:	6a3b      	ldr	r3, [r7, #32]
 800814e:	e853 3f00 	ldrex	r3, [r3]
 8008152:	61fb      	str	r3, [r7, #28]
   return(result);
 8008154:	69fb      	ldr	r3, [r7, #28]
 8008156:	f023 0301 	bic.w	r3, r3, #1
 800815a:	64bb      	str	r3, [r7, #72]	; 0x48
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	3314      	adds	r3, #20
 8008162:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008164:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008166:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008168:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800816a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800816c:	e841 2300 	strex	r3, r2, [r1]
 8008170:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008174:	2b00      	cmp	r3, #0
 8008176:	d1e5      	bne.n	8008144 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800817c:	2b01      	cmp	r3, #1
 800817e:	d119      	bne.n	80081b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	330c      	adds	r3, #12
 8008186:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	e853 3f00 	ldrex	r3, [r3]
 800818e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	f023 0310 	bic.w	r3, r3, #16
 8008196:	647b      	str	r3, [r7, #68]	; 0x44
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	330c      	adds	r3, #12
 800819e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80081a0:	61ba      	str	r2, [r7, #24]
 80081a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a4:	6979      	ldr	r1, [r7, #20]
 80081a6:	69ba      	ldr	r2, [r7, #24]
 80081a8:	e841 2300 	strex	r3, r2, [r1]
 80081ac:	613b      	str	r3, [r7, #16]
   return(result);
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d1e5      	bne.n	8008180 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2220      	movs	r2, #32
 80081b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80081c2:	bf00      	nop
 80081c4:	3754      	adds	r7, #84	; 0x54
 80081c6:	46bd      	mov	sp, r7
 80081c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081cc:	4770      	bx	lr

080081ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80081ce:	b580      	push	{r7, lr}
 80081d0:	b084      	sub	sp, #16
 80081d2:	af00      	add	r7, sp, #0
 80081d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2200      	movs	r2, #0
 80081e6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80081e8:	68f8      	ldr	r0, [r7, #12]
 80081ea:	f7ff ff77 	bl	80080dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081ee:	bf00      	nop
 80081f0:	3710      	adds	r7, #16
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80081f6:	b480      	push	{r7}
 80081f8:	b085      	sub	sp, #20
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008204:	b2db      	uxtb	r3, r3
 8008206:	2b21      	cmp	r3, #33	; 0x21
 8008208:	d13e      	bne.n	8008288 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008212:	d114      	bne.n	800823e <UART_Transmit_IT+0x48>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	691b      	ldr	r3, [r3, #16]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d110      	bne.n	800823e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6a1b      	ldr	r3, [r3, #32]
 8008220:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	881b      	ldrh	r3, [r3, #0]
 8008226:	461a      	mov	r2, r3
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008230:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6a1b      	ldr	r3, [r3, #32]
 8008236:	1c9a      	adds	r2, r3, #2
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	621a      	str	r2, [r3, #32]
 800823c:	e008      	b.n	8008250 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6a1b      	ldr	r3, [r3, #32]
 8008242:	1c59      	adds	r1, r3, #1
 8008244:	687a      	ldr	r2, [r7, #4]
 8008246:	6211      	str	r1, [r2, #32]
 8008248:	781a      	ldrb	r2, [r3, #0]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008254:	b29b      	uxth	r3, r3
 8008256:	3b01      	subs	r3, #1
 8008258:	b29b      	uxth	r3, r3
 800825a:	687a      	ldr	r2, [r7, #4]
 800825c:	4619      	mov	r1, r3
 800825e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008260:	2b00      	cmp	r3, #0
 8008262:	d10f      	bne.n	8008284 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	68da      	ldr	r2, [r3, #12]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008272:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	68da      	ldr	r2, [r3, #12]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008282:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008284:	2300      	movs	r3, #0
 8008286:	e000      	b.n	800828a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008288:	2302      	movs	r3, #2
  }
}
 800828a:	4618      	mov	r0, r3
 800828c:	3714      	adds	r7, #20
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr

08008296 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008296:	b580      	push	{r7, lr}
 8008298:	b082      	sub	sp, #8
 800829a:	af00      	add	r7, sp, #0
 800829c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	68da      	ldr	r2, [r3, #12]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2220      	movs	r2, #32
 80082b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f7ff fefc 	bl	80080b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80082bc:	2300      	movs	r3, #0
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3708      	adds	r7, #8
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}

080082c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80082c6:	b580      	push	{r7, lr}
 80082c8:	b08c      	sub	sp, #48	; 0x30
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80082d4:	b2db      	uxtb	r3, r3
 80082d6:	2b22      	cmp	r3, #34	; 0x22
 80082d8:	f040 80ab 	bne.w	8008432 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082e4:	d117      	bne.n	8008316 <UART_Receive_IT+0x50>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	691b      	ldr	r3, [r3, #16]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d113      	bne.n	8008316 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80082ee:	2300      	movs	r3, #0
 80082f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082f6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	b29b      	uxth	r3, r3
 8008300:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008304:	b29a      	uxth	r2, r3
 8008306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008308:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800830e:	1c9a      	adds	r2, r3, #2
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	629a      	str	r2, [r3, #40]	; 0x28
 8008314:	e026      	b.n	8008364 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800831a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800831c:	2300      	movs	r3, #0
 800831e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	689b      	ldr	r3, [r3, #8]
 8008324:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008328:	d007      	beq.n	800833a <UART_Receive_IT+0x74>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d10a      	bne.n	8008348 <UART_Receive_IT+0x82>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	691b      	ldr	r3, [r3, #16]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d106      	bne.n	8008348 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	b2da      	uxtb	r2, r3
 8008342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008344:	701a      	strb	r2, [r3, #0]
 8008346:	e008      	b.n	800835a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	685b      	ldr	r3, [r3, #4]
 800834e:	b2db      	uxtb	r3, r3
 8008350:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008354:	b2da      	uxtb	r2, r3
 8008356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008358:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800835e:	1c5a      	adds	r2, r3, #1
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008368:	b29b      	uxth	r3, r3
 800836a:	3b01      	subs	r3, #1
 800836c:	b29b      	uxth	r3, r3
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	4619      	mov	r1, r3
 8008372:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008374:	2b00      	cmp	r3, #0
 8008376:	d15a      	bne.n	800842e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	68da      	ldr	r2, [r3, #12]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f022 0220 	bic.w	r2, r2, #32
 8008386:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68da      	ldr	r2, [r3, #12]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008396:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	695a      	ldr	r2, [r3, #20]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f022 0201 	bic.w	r2, r2, #1
 80083a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2220      	movs	r2, #32
 80083ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d135      	bne.n	8008424 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	330c      	adds	r3, #12
 80083c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	e853 3f00 	ldrex	r3, [r3]
 80083cc:	613b      	str	r3, [r7, #16]
   return(result);
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	f023 0310 	bic.w	r3, r3, #16
 80083d4:	627b      	str	r3, [r7, #36]	; 0x24
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	330c      	adds	r3, #12
 80083dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083de:	623a      	str	r2, [r7, #32]
 80083e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e2:	69f9      	ldr	r1, [r7, #28]
 80083e4:	6a3a      	ldr	r2, [r7, #32]
 80083e6:	e841 2300 	strex	r3, r2, [r1]
 80083ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80083ec:	69bb      	ldr	r3, [r7, #24]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d1e5      	bne.n	80083be <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f003 0310 	and.w	r3, r3, #16
 80083fc:	2b10      	cmp	r3, #16
 80083fe:	d10a      	bne.n	8008416 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008400:	2300      	movs	r3, #0
 8008402:	60fb      	str	r3, [r7, #12]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	60fb      	str	r3, [r7, #12]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	685b      	ldr	r3, [r3, #4]
 8008412:	60fb      	str	r3, [r7, #12]
 8008414:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800841a:	4619      	mov	r1, r3
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f7ff fe67 	bl	80080f0 <HAL_UARTEx_RxEventCallback>
 8008422:	e002      	b.n	800842a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f7ff fe4f 	bl	80080c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800842a:	2300      	movs	r3, #0
 800842c:	e002      	b.n	8008434 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800842e:	2300      	movs	r3, #0
 8008430:	e000      	b.n	8008434 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008432:	2302      	movs	r3, #2
  }
}
 8008434:	4618      	mov	r0, r3
 8008436:	3730      	adds	r7, #48	; 0x30
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}

0800843c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800843c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008440:	b0c0      	sub	sp, #256	; 0x100
 8008442:	af00      	add	r7, sp, #0
 8008444:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	691b      	ldr	r3, [r3, #16]
 8008450:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008458:	68d9      	ldr	r1, [r3, #12]
 800845a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800845e:	681a      	ldr	r2, [r3, #0]
 8008460:	ea40 0301 	orr.w	r3, r0, r1
 8008464:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800846a:	689a      	ldr	r2, [r3, #8]
 800846c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008470:	691b      	ldr	r3, [r3, #16]
 8008472:	431a      	orrs	r2, r3
 8008474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008478:	695b      	ldr	r3, [r3, #20]
 800847a:	431a      	orrs	r2, r3
 800847c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008480:	69db      	ldr	r3, [r3, #28]
 8008482:	4313      	orrs	r3, r2
 8008484:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	68db      	ldr	r3, [r3, #12]
 8008490:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008494:	f021 010c 	bic.w	r1, r1, #12
 8008498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800849c:	681a      	ldr	r2, [r3, #0]
 800849e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80084a2:	430b      	orrs	r3, r1
 80084a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80084a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	695b      	ldr	r3, [r3, #20]
 80084ae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80084b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084b6:	6999      	ldr	r1, [r3, #24]
 80084b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084bc:	681a      	ldr	r2, [r3, #0]
 80084be:	ea40 0301 	orr.w	r3, r0, r1
 80084c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80084c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084c8:	681a      	ldr	r2, [r3, #0]
 80084ca:	4b8f      	ldr	r3, [pc, #572]	; (8008708 <UART_SetConfig+0x2cc>)
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d005      	beq.n	80084dc <UART_SetConfig+0xa0>
 80084d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084d4:	681a      	ldr	r2, [r3, #0]
 80084d6:	4b8d      	ldr	r3, [pc, #564]	; (800870c <UART_SetConfig+0x2d0>)
 80084d8:	429a      	cmp	r2, r3
 80084da:	d104      	bne.n	80084e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80084dc:	f7fe fb38 	bl	8006b50 <HAL_RCC_GetPCLK2Freq>
 80084e0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80084e4:	e003      	b.n	80084ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80084e6:	f7fe fb1f 	bl	8006b28 <HAL_RCC_GetPCLK1Freq>
 80084ea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80084ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084f2:	69db      	ldr	r3, [r3, #28]
 80084f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80084f8:	f040 810c 	bne.w	8008714 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80084fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008500:	2200      	movs	r2, #0
 8008502:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008506:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800850a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800850e:	4622      	mov	r2, r4
 8008510:	462b      	mov	r3, r5
 8008512:	1891      	adds	r1, r2, r2
 8008514:	65b9      	str	r1, [r7, #88]	; 0x58
 8008516:	415b      	adcs	r3, r3
 8008518:	65fb      	str	r3, [r7, #92]	; 0x5c
 800851a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800851e:	4621      	mov	r1, r4
 8008520:	eb12 0801 	adds.w	r8, r2, r1
 8008524:	4629      	mov	r1, r5
 8008526:	eb43 0901 	adc.w	r9, r3, r1
 800852a:	f04f 0200 	mov.w	r2, #0
 800852e:	f04f 0300 	mov.w	r3, #0
 8008532:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008536:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800853a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800853e:	4690      	mov	r8, r2
 8008540:	4699      	mov	r9, r3
 8008542:	4623      	mov	r3, r4
 8008544:	eb18 0303 	adds.w	r3, r8, r3
 8008548:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800854c:	462b      	mov	r3, r5
 800854e:	eb49 0303 	adc.w	r3, r9, r3
 8008552:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	2200      	movs	r2, #0
 800855e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008562:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008566:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800856a:	460b      	mov	r3, r1
 800856c:	18db      	adds	r3, r3, r3
 800856e:	653b      	str	r3, [r7, #80]	; 0x50
 8008570:	4613      	mov	r3, r2
 8008572:	eb42 0303 	adc.w	r3, r2, r3
 8008576:	657b      	str	r3, [r7, #84]	; 0x54
 8008578:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800857c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008580:	f7f8 fbba 	bl	8000cf8 <__aeabi_uldivmod>
 8008584:	4602      	mov	r2, r0
 8008586:	460b      	mov	r3, r1
 8008588:	4b61      	ldr	r3, [pc, #388]	; (8008710 <UART_SetConfig+0x2d4>)
 800858a:	fba3 2302 	umull	r2, r3, r3, r2
 800858e:	095b      	lsrs	r3, r3, #5
 8008590:	011c      	lsls	r4, r3, #4
 8008592:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008596:	2200      	movs	r2, #0
 8008598:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800859c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80085a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80085a4:	4642      	mov	r2, r8
 80085a6:	464b      	mov	r3, r9
 80085a8:	1891      	adds	r1, r2, r2
 80085aa:	64b9      	str	r1, [r7, #72]	; 0x48
 80085ac:	415b      	adcs	r3, r3
 80085ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80085b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80085b4:	4641      	mov	r1, r8
 80085b6:	eb12 0a01 	adds.w	sl, r2, r1
 80085ba:	4649      	mov	r1, r9
 80085bc:	eb43 0b01 	adc.w	fp, r3, r1
 80085c0:	f04f 0200 	mov.w	r2, #0
 80085c4:	f04f 0300 	mov.w	r3, #0
 80085c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80085cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80085d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80085d4:	4692      	mov	sl, r2
 80085d6:	469b      	mov	fp, r3
 80085d8:	4643      	mov	r3, r8
 80085da:	eb1a 0303 	adds.w	r3, sl, r3
 80085de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80085e2:	464b      	mov	r3, r9
 80085e4:	eb4b 0303 	adc.w	r3, fp, r3
 80085e8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80085ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	2200      	movs	r2, #0
 80085f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80085f8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80085fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008600:	460b      	mov	r3, r1
 8008602:	18db      	adds	r3, r3, r3
 8008604:	643b      	str	r3, [r7, #64]	; 0x40
 8008606:	4613      	mov	r3, r2
 8008608:	eb42 0303 	adc.w	r3, r2, r3
 800860c:	647b      	str	r3, [r7, #68]	; 0x44
 800860e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008612:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008616:	f7f8 fb6f 	bl	8000cf8 <__aeabi_uldivmod>
 800861a:	4602      	mov	r2, r0
 800861c:	460b      	mov	r3, r1
 800861e:	4611      	mov	r1, r2
 8008620:	4b3b      	ldr	r3, [pc, #236]	; (8008710 <UART_SetConfig+0x2d4>)
 8008622:	fba3 2301 	umull	r2, r3, r3, r1
 8008626:	095b      	lsrs	r3, r3, #5
 8008628:	2264      	movs	r2, #100	; 0x64
 800862a:	fb02 f303 	mul.w	r3, r2, r3
 800862e:	1acb      	subs	r3, r1, r3
 8008630:	00db      	lsls	r3, r3, #3
 8008632:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008636:	4b36      	ldr	r3, [pc, #216]	; (8008710 <UART_SetConfig+0x2d4>)
 8008638:	fba3 2302 	umull	r2, r3, r3, r2
 800863c:	095b      	lsrs	r3, r3, #5
 800863e:	005b      	lsls	r3, r3, #1
 8008640:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008644:	441c      	add	r4, r3
 8008646:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800864a:	2200      	movs	r2, #0
 800864c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008650:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008654:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008658:	4642      	mov	r2, r8
 800865a:	464b      	mov	r3, r9
 800865c:	1891      	adds	r1, r2, r2
 800865e:	63b9      	str	r1, [r7, #56]	; 0x38
 8008660:	415b      	adcs	r3, r3
 8008662:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008664:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008668:	4641      	mov	r1, r8
 800866a:	1851      	adds	r1, r2, r1
 800866c:	6339      	str	r1, [r7, #48]	; 0x30
 800866e:	4649      	mov	r1, r9
 8008670:	414b      	adcs	r3, r1
 8008672:	637b      	str	r3, [r7, #52]	; 0x34
 8008674:	f04f 0200 	mov.w	r2, #0
 8008678:	f04f 0300 	mov.w	r3, #0
 800867c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008680:	4659      	mov	r1, fp
 8008682:	00cb      	lsls	r3, r1, #3
 8008684:	4651      	mov	r1, sl
 8008686:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800868a:	4651      	mov	r1, sl
 800868c:	00ca      	lsls	r2, r1, #3
 800868e:	4610      	mov	r0, r2
 8008690:	4619      	mov	r1, r3
 8008692:	4603      	mov	r3, r0
 8008694:	4642      	mov	r2, r8
 8008696:	189b      	adds	r3, r3, r2
 8008698:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800869c:	464b      	mov	r3, r9
 800869e:	460a      	mov	r2, r1
 80086a0:	eb42 0303 	adc.w	r3, r2, r3
 80086a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80086a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	2200      	movs	r2, #0
 80086b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80086b4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80086b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80086bc:	460b      	mov	r3, r1
 80086be:	18db      	adds	r3, r3, r3
 80086c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80086c2:	4613      	mov	r3, r2
 80086c4:	eb42 0303 	adc.w	r3, r2, r3
 80086c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80086ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80086ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80086d2:	f7f8 fb11 	bl	8000cf8 <__aeabi_uldivmod>
 80086d6:	4602      	mov	r2, r0
 80086d8:	460b      	mov	r3, r1
 80086da:	4b0d      	ldr	r3, [pc, #52]	; (8008710 <UART_SetConfig+0x2d4>)
 80086dc:	fba3 1302 	umull	r1, r3, r3, r2
 80086e0:	095b      	lsrs	r3, r3, #5
 80086e2:	2164      	movs	r1, #100	; 0x64
 80086e4:	fb01 f303 	mul.w	r3, r1, r3
 80086e8:	1ad3      	subs	r3, r2, r3
 80086ea:	00db      	lsls	r3, r3, #3
 80086ec:	3332      	adds	r3, #50	; 0x32
 80086ee:	4a08      	ldr	r2, [pc, #32]	; (8008710 <UART_SetConfig+0x2d4>)
 80086f0:	fba2 2303 	umull	r2, r3, r2, r3
 80086f4:	095b      	lsrs	r3, r3, #5
 80086f6:	f003 0207 	and.w	r2, r3, #7
 80086fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4422      	add	r2, r4
 8008702:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008704:	e105      	b.n	8008912 <UART_SetConfig+0x4d6>
 8008706:	bf00      	nop
 8008708:	40011000 	.word	0x40011000
 800870c:	40011400 	.word	0x40011400
 8008710:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008714:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008718:	2200      	movs	r2, #0
 800871a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800871e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008722:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008726:	4642      	mov	r2, r8
 8008728:	464b      	mov	r3, r9
 800872a:	1891      	adds	r1, r2, r2
 800872c:	6239      	str	r1, [r7, #32]
 800872e:	415b      	adcs	r3, r3
 8008730:	627b      	str	r3, [r7, #36]	; 0x24
 8008732:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008736:	4641      	mov	r1, r8
 8008738:	1854      	adds	r4, r2, r1
 800873a:	4649      	mov	r1, r9
 800873c:	eb43 0501 	adc.w	r5, r3, r1
 8008740:	f04f 0200 	mov.w	r2, #0
 8008744:	f04f 0300 	mov.w	r3, #0
 8008748:	00eb      	lsls	r3, r5, #3
 800874a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800874e:	00e2      	lsls	r2, r4, #3
 8008750:	4614      	mov	r4, r2
 8008752:	461d      	mov	r5, r3
 8008754:	4643      	mov	r3, r8
 8008756:	18e3      	adds	r3, r4, r3
 8008758:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800875c:	464b      	mov	r3, r9
 800875e:	eb45 0303 	adc.w	r3, r5, r3
 8008762:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008766:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	2200      	movs	r2, #0
 800876e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008772:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008776:	f04f 0200 	mov.w	r2, #0
 800877a:	f04f 0300 	mov.w	r3, #0
 800877e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008782:	4629      	mov	r1, r5
 8008784:	008b      	lsls	r3, r1, #2
 8008786:	4621      	mov	r1, r4
 8008788:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800878c:	4621      	mov	r1, r4
 800878e:	008a      	lsls	r2, r1, #2
 8008790:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008794:	f7f8 fab0 	bl	8000cf8 <__aeabi_uldivmod>
 8008798:	4602      	mov	r2, r0
 800879a:	460b      	mov	r3, r1
 800879c:	4b60      	ldr	r3, [pc, #384]	; (8008920 <UART_SetConfig+0x4e4>)
 800879e:	fba3 2302 	umull	r2, r3, r3, r2
 80087a2:	095b      	lsrs	r3, r3, #5
 80087a4:	011c      	lsls	r4, r3, #4
 80087a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80087aa:	2200      	movs	r2, #0
 80087ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80087b0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80087b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80087b8:	4642      	mov	r2, r8
 80087ba:	464b      	mov	r3, r9
 80087bc:	1891      	adds	r1, r2, r2
 80087be:	61b9      	str	r1, [r7, #24]
 80087c0:	415b      	adcs	r3, r3
 80087c2:	61fb      	str	r3, [r7, #28]
 80087c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80087c8:	4641      	mov	r1, r8
 80087ca:	1851      	adds	r1, r2, r1
 80087cc:	6139      	str	r1, [r7, #16]
 80087ce:	4649      	mov	r1, r9
 80087d0:	414b      	adcs	r3, r1
 80087d2:	617b      	str	r3, [r7, #20]
 80087d4:	f04f 0200 	mov.w	r2, #0
 80087d8:	f04f 0300 	mov.w	r3, #0
 80087dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80087e0:	4659      	mov	r1, fp
 80087e2:	00cb      	lsls	r3, r1, #3
 80087e4:	4651      	mov	r1, sl
 80087e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80087ea:	4651      	mov	r1, sl
 80087ec:	00ca      	lsls	r2, r1, #3
 80087ee:	4610      	mov	r0, r2
 80087f0:	4619      	mov	r1, r3
 80087f2:	4603      	mov	r3, r0
 80087f4:	4642      	mov	r2, r8
 80087f6:	189b      	adds	r3, r3, r2
 80087f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80087fc:	464b      	mov	r3, r9
 80087fe:	460a      	mov	r2, r1
 8008800:	eb42 0303 	adc.w	r3, r2, r3
 8008804:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	2200      	movs	r2, #0
 8008810:	67bb      	str	r3, [r7, #120]	; 0x78
 8008812:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008814:	f04f 0200 	mov.w	r2, #0
 8008818:	f04f 0300 	mov.w	r3, #0
 800881c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008820:	4649      	mov	r1, r9
 8008822:	008b      	lsls	r3, r1, #2
 8008824:	4641      	mov	r1, r8
 8008826:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800882a:	4641      	mov	r1, r8
 800882c:	008a      	lsls	r2, r1, #2
 800882e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008832:	f7f8 fa61 	bl	8000cf8 <__aeabi_uldivmod>
 8008836:	4602      	mov	r2, r0
 8008838:	460b      	mov	r3, r1
 800883a:	4b39      	ldr	r3, [pc, #228]	; (8008920 <UART_SetConfig+0x4e4>)
 800883c:	fba3 1302 	umull	r1, r3, r3, r2
 8008840:	095b      	lsrs	r3, r3, #5
 8008842:	2164      	movs	r1, #100	; 0x64
 8008844:	fb01 f303 	mul.w	r3, r1, r3
 8008848:	1ad3      	subs	r3, r2, r3
 800884a:	011b      	lsls	r3, r3, #4
 800884c:	3332      	adds	r3, #50	; 0x32
 800884e:	4a34      	ldr	r2, [pc, #208]	; (8008920 <UART_SetConfig+0x4e4>)
 8008850:	fba2 2303 	umull	r2, r3, r2, r3
 8008854:	095b      	lsrs	r3, r3, #5
 8008856:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800885a:	441c      	add	r4, r3
 800885c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008860:	2200      	movs	r2, #0
 8008862:	673b      	str	r3, [r7, #112]	; 0x70
 8008864:	677a      	str	r2, [r7, #116]	; 0x74
 8008866:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800886a:	4642      	mov	r2, r8
 800886c:	464b      	mov	r3, r9
 800886e:	1891      	adds	r1, r2, r2
 8008870:	60b9      	str	r1, [r7, #8]
 8008872:	415b      	adcs	r3, r3
 8008874:	60fb      	str	r3, [r7, #12]
 8008876:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800887a:	4641      	mov	r1, r8
 800887c:	1851      	adds	r1, r2, r1
 800887e:	6039      	str	r1, [r7, #0]
 8008880:	4649      	mov	r1, r9
 8008882:	414b      	adcs	r3, r1
 8008884:	607b      	str	r3, [r7, #4]
 8008886:	f04f 0200 	mov.w	r2, #0
 800888a:	f04f 0300 	mov.w	r3, #0
 800888e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008892:	4659      	mov	r1, fp
 8008894:	00cb      	lsls	r3, r1, #3
 8008896:	4651      	mov	r1, sl
 8008898:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800889c:	4651      	mov	r1, sl
 800889e:	00ca      	lsls	r2, r1, #3
 80088a0:	4610      	mov	r0, r2
 80088a2:	4619      	mov	r1, r3
 80088a4:	4603      	mov	r3, r0
 80088a6:	4642      	mov	r2, r8
 80088a8:	189b      	adds	r3, r3, r2
 80088aa:	66bb      	str	r3, [r7, #104]	; 0x68
 80088ac:	464b      	mov	r3, r9
 80088ae:	460a      	mov	r2, r1
 80088b0:	eb42 0303 	adc.w	r3, r2, r3
 80088b4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80088b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	2200      	movs	r2, #0
 80088be:	663b      	str	r3, [r7, #96]	; 0x60
 80088c0:	667a      	str	r2, [r7, #100]	; 0x64
 80088c2:	f04f 0200 	mov.w	r2, #0
 80088c6:	f04f 0300 	mov.w	r3, #0
 80088ca:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80088ce:	4649      	mov	r1, r9
 80088d0:	008b      	lsls	r3, r1, #2
 80088d2:	4641      	mov	r1, r8
 80088d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80088d8:	4641      	mov	r1, r8
 80088da:	008a      	lsls	r2, r1, #2
 80088dc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80088e0:	f7f8 fa0a 	bl	8000cf8 <__aeabi_uldivmod>
 80088e4:	4602      	mov	r2, r0
 80088e6:	460b      	mov	r3, r1
 80088e8:	4b0d      	ldr	r3, [pc, #52]	; (8008920 <UART_SetConfig+0x4e4>)
 80088ea:	fba3 1302 	umull	r1, r3, r3, r2
 80088ee:	095b      	lsrs	r3, r3, #5
 80088f0:	2164      	movs	r1, #100	; 0x64
 80088f2:	fb01 f303 	mul.w	r3, r1, r3
 80088f6:	1ad3      	subs	r3, r2, r3
 80088f8:	011b      	lsls	r3, r3, #4
 80088fa:	3332      	adds	r3, #50	; 0x32
 80088fc:	4a08      	ldr	r2, [pc, #32]	; (8008920 <UART_SetConfig+0x4e4>)
 80088fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008902:	095b      	lsrs	r3, r3, #5
 8008904:	f003 020f 	and.w	r2, r3, #15
 8008908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4422      	add	r2, r4
 8008910:	609a      	str	r2, [r3, #8]
}
 8008912:	bf00      	nop
 8008914:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008918:	46bd      	mov	sp, r7
 800891a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800891e:	bf00      	nop
 8008920:	51eb851f 	.word	0x51eb851f

08008924 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008924:	b480      	push	{r7}
 8008926:	b085      	sub	sp, #20
 8008928:	af00      	add	r7, sp, #0
 800892a:	4603      	mov	r3, r0
 800892c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800892e:	2300      	movs	r3, #0
 8008930:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008932:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008936:	2b84      	cmp	r3, #132	; 0x84
 8008938:	d005      	beq.n	8008946 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800893a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	4413      	add	r3, r2
 8008942:	3303      	adds	r3, #3
 8008944:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008946:	68fb      	ldr	r3, [r7, #12]
}
 8008948:	4618      	mov	r0, r3
 800894a:	3714      	adds	r7, #20
 800894c:	46bd      	mov	sp, r7
 800894e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008952:	4770      	bx	lr

08008954 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008954:	b580      	push	{r7, lr}
 8008956:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008958:	f001 f926 	bl	8009ba8 <vTaskStartScheduler>
  
  return osOK;
 800895c:	2300      	movs	r3, #0
}
 800895e:	4618      	mov	r0, r3
 8008960:	bd80      	pop	{r7, pc}

08008962 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008962:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008964:	b089      	sub	sp, #36	; 0x24
 8008966:	af04      	add	r7, sp, #16
 8008968:	6078      	str	r0, [r7, #4]
 800896a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	695b      	ldr	r3, [r3, #20]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d020      	beq.n	80089b6 <osThreadCreate+0x54>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	699b      	ldr	r3, [r3, #24]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d01c      	beq.n	80089b6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	685c      	ldr	r4, [r3, #4]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681d      	ldr	r5, [r3, #0]
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	691e      	ldr	r6, [r3, #16]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800898e:	4618      	mov	r0, r3
 8008990:	f7ff ffc8 	bl	8008924 <makeFreeRtosPriority>
 8008994:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	695b      	ldr	r3, [r3, #20]
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800899e:	9202      	str	r2, [sp, #8]
 80089a0:	9301      	str	r3, [sp, #4]
 80089a2:	9100      	str	r1, [sp, #0]
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	4632      	mov	r2, r6
 80089a8:	4629      	mov	r1, r5
 80089aa:	4620      	mov	r0, r4
 80089ac:	f000 ff34 	bl	8009818 <xTaskCreateStatic>
 80089b0:	4603      	mov	r3, r0
 80089b2:	60fb      	str	r3, [r7, #12]
 80089b4:	e01c      	b.n	80089f0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	685c      	ldr	r4, [r3, #4]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80089c2:	b29e      	uxth	r6, r3
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80089ca:	4618      	mov	r0, r3
 80089cc:	f7ff ffaa 	bl	8008924 <makeFreeRtosPriority>
 80089d0:	4602      	mov	r2, r0
 80089d2:	f107 030c 	add.w	r3, r7, #12
 80089d6:	9301      	str	r3, [sp, #4]
 80089d8:	9200      	str	r2, [sp, #0]
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	4632      	mov	r2, r6
 80089de:	4629      	mov	r1, r5
 80089e0:	4620      	mov	r0, r4
 80089e2:	f000 ff76 	bl	80098d2 <xTaskCreate>
 80089e6:	4603      	mov	r3, r0
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	d001      	beq.n	80089f0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80089ec:	2300      	movs	r3, #0
 80089ee:	e000      	b.n	80089f2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80089f0:	68fb      	ldr	r3, [r7, #12]
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3714      	adds	r7, #20
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080089fa <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80089fa:	b580      	push	{r7, lr}
 80089fc:	b084      	sub	sp, #16
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d001      	beq.n	8008a10 <osDelay+0x16>
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	e000      	b.n	8008a12 <osDelay+0x18>
 8008a10:	2301      	movs	r3, #1
 8008a12:	4618      	mov	r0, r3
 8008a14:	f001 f894 	bl	8009b40 <vTaskDelay>
  
  return osOK;
 8008a18:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	3710      	adds	r7, #16
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd80      	pop	{r7, pc}

08008a22 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008a22:	b480      	push	{r7}
 8008a24:	b083      	sub	sp, #12
 8008a26:	af00      	add	r7, sp, #0
 8008a28:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f103 0208 	add.w	r2, r3, #8
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f04f 32ff 	mov.w	r2, #4294967295
 8008a3a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f103 0208 	add.w	r2, r3, #8
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f103 0208 	add.w	r2, r3, #8
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2200      	movs	r2, #0
 8008a54:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008a56:	bf00      	nop
 8008a58:	370c      	adds	r7, #12
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr

08008a62 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008a62:	b480      	push	{r7}
 8008a64:	b083      	sub	sp, #12
 8008a66:	af00      	add	r7, sp, #0
 8008a68:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008a70:	bf00      	nop
 8008a72:	370c      	adds	r7, #12
 8008a74:	46bd      	mov	sp, r7
 8008a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7a:	4770      	bx	lr

08008a7c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b085      	sub	sp, #20
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
 8008a84:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	685b      	ldr	r3, [r3, #4]
 8008a8a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	68fa      	ldr	r2, [r7, #12]
 8008a90:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	689a      	ldr	r2, [r3, #8]
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	689b      	ldr	r3, [r3, #8]
 8008a9e:	683a      	ldr	r2, [r7, #0]
 8008aa0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	683a      	ldr	r2, [r7, #0]
 8008aa6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	687a      	ldr	r2, [r7, #4]
 8008aac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	1c5a      	adds	r2, r3, #1
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	601a      	str	r2, [r3, #0]
}
 8008ab8:	bf00      	nop
 8008aba:	3714      	adds	r7, #20
 8008abc:	46bd      	mov	sp, r7
 8008abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac2:	4770      	bx	lr

08008ac4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b085      	sub	sp, #20
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ada:	d103      	bne.n	8008ae4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	691b      	ldr	r3, [r3, #16]
 8008ae0:	60fb      	str	r3, [r7, #12]
 8008ae2:	e00c      	b.n	8008afe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	3308      	adds	r3, #8
 8008ae8:	60fb      	str	r3, [r7, #12]
 8008aea:	e002      	b.n	8008af2 <vListInsert+0x2e>
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	60fb      	str	r3, [r7, #12]
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	685b      	ldr	r3, [r3, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	68ba      	ldr	r2, [r7, #8]
 8008afa:	429a      	cmp	r2, r3
 8008afc:	d2f6      	bcs.n	8008aec <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	685a      	ldr	r2, [r3, #4]
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	685b      	ldr	r3, [r3, #4]
 8008b0a:	683a      	ldr	r2, [r7, #0]
 8008b0c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	68fa      	ldr	r2, [r7, #12]
 8008b12:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	683a      	ldr	r2, [r7, #0]
 8008b18:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	1c5a      	adds	r2, r3, #1
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	601a      	str	r2, [r3, #0]
}
 8008b2a:	bf00      	nop
 8008b2c:	3714      	adds	r7, #20
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b34:	4770      	bx	lr

08008b36 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008b36:	b480      	push	{r7}
 8008b38:	b085      	sub	sp, #20
 8008b3a:	af00      	add	r7, sp, #0
 8008b3c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	691b      	ldr	r3, [r3, #16]
 8008b42:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	687a      	ldr	r2, [r7, #4]
 8008b4a:	6892      	ldr	r2, [r2, #8]
 8008b4c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	689b      	ldr	r3, [r3, #8]
 8008b52:	687a      	ldr	r2, [r7, #4]
 8008b54:	6852      	ldr	r2, [r2, #4]
 8008b56:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	685b      	ldr	r3, [r3, #4]
 8008b5c:	687a      	ldr	r2, [r7, #4]
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	d103      	bne.n	8008b6a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	689a      	ldr	r2, [r3, #8]
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	1e5a      	subs	r2, r3, #1
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3714      	adds	r7, #20
 8008b82:	46bd      	mov	sp, r7
 8008b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b88:	4770      	bx	lr
	...

08008b8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d10a      	bne.n	8008bb6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ba4:	f383 8811 	msr	BASEPRI, r3
 8008ba8:	f3bf 8f6f 	isb	sy
 8008bac:	f3bf 8f4f 	dsb	sy
 8008bb0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008bb2:	bf00      	nop
 8008bb4:	e7fe      	b.n	8008bb4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008bb6:	f002 fab5 	bl	800b124 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681a      	ldr	r2, [r3, #0]
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bc2:	68f9      	ldr	r1, [r7, #12]
 8008bc4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008bc6:	fb01 f303 	mul.w	r3, r1, r3
 8008bca:	441a      	add	r2, r3
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681a      	ldr	r2, [r3, #0]
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681a      	ldr	r2, [r3, #0]
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008be6:	3b01      	subs	r3, #1
 8008be8:	68f9      	ldr	r1, [r7, #12]
 8008bea:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008bec:	fb01 f303 	mul.w	r3, r1, r3
 8008bf0:	441a      	add	r2, r3
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	22ff      	movs	r2, #255	; 0xff
 8008bfa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	22ff      	movs	r2, #255	; 0xff
 8008c02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d114      	bne.n	8008c36 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	691b      	ldr	r3, [r3, #16]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d01a      	beq.n	8008c4a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	3310      	adds	r3, #16
 8008c18:	4618      	mov	r0, r3
 8008c1a:	f001 fa49 	bl	800a0b0 <xTaskRemoveFromEventList>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d012      	beq.n	8008c4a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008c24:	4b0c      	ldr	r3, [pc, #48]	; (8008c58 <xQueueGenericReset+0xcc>)
 8008c26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c2a:	601a      	str	r2, [r3, #0]
 8008c2c:	f3bf 8f4f 	dsb	sy
 8008c30:	f3bf 8f6f 	isb	sy
 8008c34:	e009      	b.n	8008c4a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	3310      	adds	r3, #16
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f7ff fef1 	bl	8008a22 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	3324      	adds	r3, #36	; 0x24
 8008c44:	4618      	mov	r0, r3
 8008c46:	f7ff feec 	bl	8008a22 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008c4a:	f002 fa9b 	bl	800b184 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008c4e:	2301      	movs	r3, #1
}
 8008c50:	4618      	mov	r0, r3
 8008c52:	3710      	adds	r7, #16
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}
 8008c58:	e000ed04 	.word	0xe000ed04

08008c5c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b08e      	sub	sp, #56	; 0x38
 8008c60:	af02      	add	r7, sp, #8
 8008c62:	60f8      	str	r0, [r7, #12]
 8008c64:	60b9      	str	r1, [r7, #8]
 8008c66:	607a      	str	r2, [r7, #4]
 8008c68:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d10a      	bne.n	8008c86 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c74:	f383 8811 	msr	BASEPRI, r3
 8008c78:	f3bf 8f6f 	isb	sy
 8008c7c:	f3bf 8f4f 	dsb	sy
 8008c80:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008c82:	bf00      	nop
 8008c84:	e7fe      	b.n	8008c84 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d10a      	bne.n	8008ca2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c90:	f383 8811 	msr	BASEPRI, r3
 8008c94:	f3bf 8f6f 	isb	sy
 8008c98:	f3bf 8f4f 	dsb	sy
 8008c9c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008c9e:	bf00      	nop
 8008ca0:	e7fe      	b.n	8008ca0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d002      	beq.n	8008cae <xQueueGenericCreateStatic+0x52>
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d001      	beq.n	8008cb2 <xQueueGenericCreateStatic+0x56>
 8008cae:	2301      	movs	r3, #1
 8008cb0:	e000      	b.n	8008cb4 <xQueueGenericCreateStatic+0x58>
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d10a      	bne.n	8008cce <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cbc:	f383 8811 	msr	BASEPRI, r3
 8008cc0:	f3bf 8f6f 	isb	sy
 8008cc4:	f3bf 8f4f 	dsb	sy
 8008cc8:	623b      	str	r3, [r7, #32]
}
 8008cca:	bf00      	nop
 8008ccc:	e7fe      	b.n	8008ccc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d102      	bne.n	8008cda <xQueueGenericCreateStatic+0x7e>
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d101      	bne.n	8008cde <xQueueGenericCreateStatic+0x82>
 8008cda:	2301      	movs	r3, #1
 8008cdc:	e000      	b.n	8008ce0 <xQueueGenericCreateStatic+0x84>
 8008cde:	2300      	movs	r3, #0
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d10a      	bne.n	8008cfa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ce8:	f383 8811 	msr	BASEPRI, r3
 8008cec:	f3bf 8f6f 	isb	sy
 8008cf0:	f3bf 8f4f 	dsb	sy
 8008cf4:	61fb      	str	r3, [r7, #28]
}
 8008cf6:	bf00      	nop
 8008cf8:	e7fe      	b.n	8008cf8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008cfa:	2348      	movs	r3, #72	; 0x48
 8008cfc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	2b48      	cmp	r3, #72	; 0x48
 8008d02:	d00a      	beq.n	8008d1a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d08:	f383 8811 	msr	BASEPRI, r3
 8008d0c:	f3bf 8f6f 	isb	sy
 8008d10:	f3bf 8f4f 	dsb	sy
 8008d14:	61bb      	str	r3, [r7, #24]
}
 8008d16:	bf00      	nop
 8008d18:	e7fe      	b.n	8008d18 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008d1a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d00d      	beq.n	8008d42 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d28:	2201      	movs	r2, #1
 8008d2a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008d2e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d34:	9300      	str	r3, [sp, #0]
 8008d36:	4613      	mov	r3, r2
 8008d38:	687a      	ldr	r2, [r7, #4]
 8008d3a:	68b9      	ldr	r1, [r7, #8]
 8008d3c:	68f8      	ldr	r0, [r7, #12]
 8008d3e:	f000 f83f 	bl	8008dc0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3730      	adds	r7, #48	; 0x30
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}

08008d4c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b08a      	sub	sp, #40	; 0x28
 8008d50:	af02      	add	r7, sp, #8
 8008d52:	60f8      	str	r0, [r7, #12]
 8008d54:	60b9      	str	r1, [r7, #8]
 8008d56:	4613      	mov	r3, r2
 8008d58:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d10a      	bne.n	8008d76 <xQueueGenericCreate+0x2a>
	__asm volatile
 8008d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d64:	f383 8811 	msr	BASEPRI, r3
 8008d68:	f3bf 8f6f 	isb	sy
 8008d6c:	f3bf 8f4f 	dsb	sy
 8008d70:	613b      	str	r3, [r7, #16]
}
 8008d72:	bf00      	nop
 8008d74:	e7fe      	b.n	8008d74 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	68ba      	ldr	r2, [r7, #8]
 8008d7a:	fb02 f303 	mul.w	r3, r2, r3
 8008d7e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008d80:	69fb      	ldr	r3, [r7, #28]
 8008d82:	3348      	adds	r3, #72	; 0x48
 8008d84:	4618      	mov	r0, r3
 8008d86:	f002 faef 	bl	800b368 <pvPortMalloc>
 8008d8a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008d8c:	69bb      	ldr	r3, [r7, #24]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d011      	beq.n	8008db6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008d92:	69bb      	ldr	r3, [r7, #24]
 8008d94:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	3348      	adds	r3, #72	; 0x48
 8008d9a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008d9c:	69bb      	ldr	r3, [r7, #24]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008da4:	79fa      	ldrb	r2, [r7, #7]
 8008da6:	69bb      	ldr	r3, [r7, #24]
 8008da8:	9300      	str	r3, [sp, #0]
 8008daa:	4613      	mov	r3, r2
 8008dac:	697a      	ldr	r2, [r7, #20]
 8008dae:	68b9      	ldr	r1, [r7, #8]
 8008db0:	68f8      	ldr	r0, [r7, #12]
 8008db2:	f000 f805 	bl	8008dc0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008db6:	69bb      	ldr	r3, [r7, #24]
	}
 8008db8:	4618      	mov	r0, r3
 8008dba:	3720      	adds	r7, #32
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	bd80      	pop	{r7, pc}

08008dc0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b084      	sub	sp, #16
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	60f8      	str	r0, [r7, #12]
 8008dc8:	60b9      	str	r1, [r7, #8]
 8008dca:	607a      	str	r2, [r7, #4]
 8008dcc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d103      	bne.n	8008ddc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008dd4:	69bb      	ldr	r3, [r7, #24]
 8008dd6:	69ba      	ldr	r2, [r7, #24]
 8008dd8:	601a      	str	r2, [r3, #0]
 8008dda:	e002      	b.n	8008de2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008ddc:	69bb      	ldr	r3, [r7, #24]
 8008dde:	687a      	ldr	r2, [r7, #4]
 8008de0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008de2:	69bb      	ldr	r3, [r7, #24]
 8008de4:	68fa      	ldr	r2, [r7, #12]
 8008de6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008de8:	69bb      	ldr	r3, [r7, #24]
 8008dea:	68ba      	ldr	r2, [r7, #8]
 8008dec:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008dee:	2101      	movs	r1, #1
 8008df0:	69b8      	ldr	r0, [r7, #24]
 8008df2:	f7ff fecb 	bl	8008b8c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008df6:	bf00      	nop
 8008df8:	3710      	adds	r7, #16
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}
	...

08008e00 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b08e      	sub	sp, #56	; 0x38
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	60f8      	str	r0, [r7, #12]
 8008e08:	60b9      	str	r1, [r7, #8]
 8008e0a:	607a      	str	r2, [r7, #4]
 8008e0c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d10a      	bne.n	8008e32 <xQueueGenericSend+0x32>
	__asm volatile
 8008e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e20:	f383 8811 	msr	BASEPRI, r3
 8008e24:	f3bf 8f6f 	isb	sy
 8008e28:	f3bf 8f4f 	dsb	sy
 8008e2c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008e2e:	bf00      	nop
 8008e30:	e7fe      	b.n	8008e30 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d103      	bne.n	8008e40 <xQueueGenericSend+0x40>
 8008e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d101      	bne.n	8008e44 <xQueueGenericSend+0x44>
 8008e40:	2301      	movs	r3, #1
 8008e42:	e000      	b.n	8008e46 <xQueueGenericSend+0x46>
 8008e44:	2300      	movs	r3, #0
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d10a      	bne.n	8008e60 <xQueueGenericSend+0x60>
	__asm volatile
 8008e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e4e:	f383 8811 	msr	BASEPRI, r3
 8008e52:	f3bf 8f6f 	isb	sy
 8008e56:	f3bf 8f4f 	dsb	sy
 8008e5a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008e5c:	bf00      	nop
 8008e5e:	e7fe      	b.n	8008e5e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	2b02      	cmp	r3, #2
 8008e64:	d103      	bne.n	8008e6e <xQueueGenericSend+0x6e>
 8008e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e6a:	2b01      	cmp	r3, #1
 8008e6c:	d101      	bne.n	8008e72 <xQueueGenericSend+0x72>
 8008e6e:	2301      	movs	r3, #1
 8008e70:	e000      	b.n	8008e74 <xQueueGenericSend+0x74>
 8008e72:	2300      	movs	r3, #0
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d10a      	bne.n	8008e8e <xQueueGenericSend+0x8e>
	__asm volatile
 8008e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e7c:	f383 8811 	msr	BASEPRI, r3
 8008e80:	f3bf 8f6f 	isb	sy
 8008e84:	f3bf 8f4f 	dsb	sy
 8008e88:	623b      	str	r3, [r7, #32]
}
 8008e8a:	bf00      	nop
 8008e8c:	e7fe      	b.n	8008e8c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008e8e:	f001 facb 	bl	800a428 <xTaskGetSchedulerState>
 8008e92:	4603      	mov	r3, r0
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d102      	bne.n	8008e9e <xQueueGenericSend+0x9e>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d101      	bne.n	8008ea2 <xQueueGenericSend+0xa2>
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e000      	b.n	8008ea4 <xQueueGenericSend+0xa4>
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d10a      	bne.n	8008ebe <xQueueGenericSend+0xbe>
	__asm volatile
 8008ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eac:	f383 8811 	msr	BASEPRI, r3
 8008eb0:	f3bf 8f6f 	isb	sy
 8008eb4:	f3bf 8f4f 	dsb	sy
 8008eb8:	61fb      	str	r3, [r7, #28]
}
 8008eba:	bf00      	nop
 8008ebc:	e7fe      	b.n	8008ebc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008ebe:	f002 f931 	bl	800b124 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ec4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d302      	bcc.n	8008ed4 <xQueueGenericSend+0xd4>
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	2b02      	cmp	r3, #2
 8008ed2:	d129      	bne.n	8008f28 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008ed4:	683a      	ldr	r2, [r7, #0]
 8008ed6:	68b9      	ldr	r1, [r7, #8]
 8008ed8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008eda:	f000 fb2f 	bl	800953c <prvCopyDataToQueue>
 8008ede:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d010      	beq.n	8008f0a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eea:	3324      	adds	r3, #36	; 0x24
 8008eec:	4618      	mov	r0, r3
 8008eee:	f001 f8df 	bl	800a0b0 <xTaskRemoveFromEventList>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d013      	beq.n	8008f20 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008ef8:	4b3f      	ldr	r3, [pc, #252]	; (8008ff8 <xQueueGenericSend+0x1f8>)
 8008efa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008efe:	601a      	str	r2, [r3, #0]
 8008f00:	f3bf 8f4f 	dsb	sy
 8008f04:	f3bf 8f6f 	isb	sy
 8008f08:	e00a      	b.n	8008f20 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d007      	beq.n	8008f20 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008f10:	4b39      	ldr	r3, [pc, #228]	; (8008ff8 <xQueueGenericSend+0x1f8>)
 8008f12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f16:	601a      	str	r2, [r3, #0]
 8008f18:	f3bf 8f4f 	dsb	sy
 8008f1c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008f20:	f002 f930 	bl	800b184 <vPortExitCritical>
				return pdPASS;
 8008f24:	2301      	movs	r3, #1
 8008f26:	e063      	b.n	8008ff0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d103      	bne.n	8008f36 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008f2e:	f002 f929 	bl	800b184 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008f32:	2300      	movs	r3, #0
 8008f34:	e05c      	b.n	8008ff0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008f36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d106      	bne.n	8008f4a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008f3c:	f107 0314 	add.w	r3, r7, #20
 8008f40:	4618      	mov	r0, r3
 8008f42:	f001 f917 	bl	800a174 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008f46:	2301      	movs	r3, #1
 8008f48:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008f4a:	f002 f91b 	bl	800b184 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008f4e:	f000 fe91 	bl	8009c74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008f52:	f002 f8e7 	bl	800b124 <vPortEnterCritical>
 8008f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008f5c:	b25b      	sxtb	r3, r3
 8008f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f62:	d103      	bne.n	8008f6c <xQueueGenericSend+0x16c>
 8008f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f66:	2200      	movs	r2, #0
 8008f68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008f72:	b25b      	sxtb	r3, r3
 8008f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f78:	d103      	bne.n	8008f82 <xQueueGenericSend+0x182>
 8008f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008f82:	f002 f8ff 	bl	800b184 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008f86:	1d3a      	adds	r2, r7, #4
 8008f88:	f107 0314 	add.w	r3, r7, #20
 8008f8c:	4611      	mov	r1, r2
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f001 f906 	bl	800a1a0 <xTaskCheckForTimeOut>
 8008f94:	4603      	mov	r3, r0
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d124      	bne.n	8008fe4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008f9a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008f9c:	f000 fbc6 	bl	800972c <prvIsQueueFull>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d018      	beq.n	8008fd8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fa8:	3310      	adds	r3, #16
 8008faa:	687a      	ldr	r2, [r7, #4]
 8008fac:	4611      	mov	r1, r2
 8008fae:	4618      	mov	r0, r3
 8008fb0:	f001 f82e 	bl	800a010 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008fb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008fb6:	f000 fb51 	bl	800965c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008fba:	f000 fe69 	bl	8009c90 <xTaskResumeAll>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	f47f af7c 	bne.w	8008ebe <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008fc6:	4b0c      	ldr	r3, [pc, #48]	; (8008ff8 <xQueueGenericSend+0x1f8>)
 8008fc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fcc:	601a      	str	r2, [r3, #0]
 8008fce:	f3bf 8f4f 	dsb	sy
 8008fd2:	f3bf 8f6f 	isb	sy
 8008fd6:	e772      	b.n	8008ebe <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008fd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008fda:	f000 fb3f 	bl	800965c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008fde:	f000 fe57 	bl	8009c90 <xTaskResumeAll>
 8008fe2:	e76c      	b.n	8008ebe <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008fe4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008fe6:	f000 fb39 	bl	800965c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008fea:	f000 fe51 	bl	8009c90 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008fee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3738      	adds	r7, #56	; 0x38
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}
 8008ff8:	e000ed04 	.word	0xe000ed04

08008ffc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b090      	sub	sp, #64	; 0x40
 8009000:	af00      	add	r7, sp, #0
 8009002:	60f8      	str	r0, [r7, #12]
 8009004:	60b9      	str	r1, [r7, #8]
 8009006:	607a      	str	r2, [r7, #4]
 8009008:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800900e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009010:	2b00      	cmp	r3, #0
 8009012:	d10a      	bne.n	800902a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009018:	f383 8811 	msr	BASEPRI, r3
 800901c:	f3bf 8f6f 	isb	sy
 8009020:	f3bf 8f4f 	dsb	sy
 8009024:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009026:	bf00      	nop
 8009028:	e7fe      	b.n	8009028 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d103      	bne.n	8009038 <xQueueGenericSendFromISR+0x3c>
 8009030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009034:	2b00      	cmp	r3, #0
 8009036:	d101      	bne.n	800903c <xQueueGenericSendFromISR+0x40>
 8009038:	2301      	movs	r3, #1
 800903a:	e000      	b.n	800903e <xQueueGenericSendFromISR+0x42>
 800903c:	2300      	movs	r3, #0
 800903e:	2b00      	cmp	r3, #0
 8009040:	d10a      	bne.n	8009058 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009046:	f383 8811 	msr	BASEPRI, r3
 800904a:	f3bf 8f6f 	isb	sy
 800904e:	f3bf 8f4f 	dsb	sy
 8009052:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009054:	bf00      	nop
 8009056:	e7fe      	b.n	8009056 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	2b02      	cmp	r3, #2
 800905c:	d103      	bne.n	8009066 <xQueueGenericSendFromISR+0x6a>
 800905e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009062:	2b01      	cmp	r3, #1
 8009064:	d101      	bne.n	800906a <xQueueGenericSendFromISR+0x6e>
 8009066:	2301      	movs	r3, #1
 8009068:	e000      	b.n	800906c <xQueueGenericSendFromISR+0x70>
 800906a:	2300      	movs	r3, #0
 800906c:	2b00      	cmp	r3, #0
 800906e:	d10a      	bne.n	8009086 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009074:	f383 8811 	msr	BASEPRI, r3
 8009078:	f3bf 8f6f 	isb	sy
 800907c:	f3bf 8f4f 	dsb	sy
 8009080:	623b      	str	r3, [r7, #32]
}
 8009082:	bf00      	nop
 8009084:	e7fe      	b.n	8009084 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009086:	f002 f92f 	bl	800b2e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800908a:	f3ef 8211 	mrs	r2, BASEPRI
 800908e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009092:	f383 8811 	msr	BASEPRI, r3
 8009096:	f3bf 8f6f 	isb	sy
 800909a:	f3bf 8f4f 	dsb	sy
 800909e:	61fa      	str	r2, [r7, #28]
 80090a0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80090a2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80090a4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80090a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090ae:	429a      	cmp	r2, r3
 80090b0:	d302      	bcc.n	80090b8 <xQueueGenericSendFromISR+0xbc>
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	2b02      	cmp	r3, #2
 80090b6:	d12f      	bne.n	8009118 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80090b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80090be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80090c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80090c8:	683a      	ldr	r2, [r7, #0]
 80090ca:	68b9      	ldr	r1, [r7, #8]
 80090cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80090ce:	f000 fa35 	bl	800953c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80090d2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80090d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090da:	d112      	bne.n	8009102 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80090dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d016      	beq.n	8009112 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80090e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090e6:	3324      	adds	r3, #36	; 0x24
 80090e8:	4618      	mov	r0, r3
 80090ea:	f000 ffe1 	bl	800a0b0 <xTaskRemoveFromEventList>
 80090ee:	4603      	mov	r3, r0
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d00e      	beq.n	8009112 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d00b      	beq.n	8009112 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2201      	movs	r2, #1
 80090fe:	601a      	str	r2, [r3, #0]
 8009100:	e007      	b.n	8009112 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009102:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009106:	3301      	adds	r3, #1
 8009108:	b2db      	uxtb	r3, r3
 800910a:	b25a      	sxtb	r2, r3
 800910c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800910e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009112:	2301      	movs	r3, #1
 8009114:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009116:	e001      	b.n	800911c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009118:	2300      	movs	r3, #0
 800911a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800911c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800911e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009126:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009128:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800912a:	4618      	mov	r0, r3
 800912c:	3740      	adds	r7, #64	; 0x40
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}
	...

08009134 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b08c      	sub	sp, #48	; 0x30
 8009138:	af00      	add	r7, sp, #0
 800913a:	60f8      	str	r0, [r7, #12]
 800913c:	60b9      	str	r1, [r7, #8]
 800913e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009140:	2300      	movs	r3, #0
 8009142:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800914a:	2b00      	cmp	r3, #0
 800914c:	d10a      	bne.n	8009164 <xQueueReceive+0x30>
	__asm volatile
 800914e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009152:	f383 8811 	msr	BASEPRI, r3
 8009156:	f3bf 8f6f 	isb	sy
 800915a:	f3bf 8f4f 	dsb	sy
 800915e:	623b      	str	r3, [r7, #32]
}
 8009160:	bf00      	nop
 8009162:	e7fe      	b.n	8009162 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d103      	bne.n	8009172 <xQueueReceive+0x3e>
 800916a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800916c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800916e:	2b00      	cmp	r3, #0
 8009170:	d101      	bne.n	8009176 <xQueueReceive+0x42>
 8009172:	2301      	movs	r3, #1
 8009174:	e000      	b.n	8009178 <xQueueReceive+0x44>
 8009176:	2300      	movs	r3, #0
 8009178:	2b00      	cmp	r3, #0
 800917a:	d10a      	bne.n	8009192 <xQueueReceive+0x5e>
	__asm volatile
 800917c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009180:	f383 8811 	msr	BASEPRI, r3
 8009184:	f3bf 8f6f 	isb	sy
 8009188:	f3bf 8f4f 	dsb	sy
 800918c:	61fb      	str	r3, [r7, #28]
}
 800918e:	bf00      	nop
 8009190:	e7fe      	b.n	8009190 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009192:	f001 f949 	bl	800a428 <xTaskGetSchedulerState>
 8009196:	4603      	mov	r3, r0
 8009198:	2b00      	cmp	r3, #0
 800919a:	d102      	bne.n	80091a2 <xQueueReceive+0x6e>
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d101      	bne.n	80091a6 <xQueueReceive+0x72>
 80091a2:	2301      	movs	r3, #1
 80091a4:	e000      	b.n	80091a8 <xQueueReceive+0x74>
 80091a6:	2300      	movs	r3, #0
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d10a      	bne.n	80091c2 <xQueueReceive+0x8e>
	__asm volatile
 80091ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b0:	f383 8811 	msr	BASEPRI, r3
 80091b4:	f3bf 8f6f 	isb	sy
 80091b8:	f3bf 8f4f 	dsb	sy
 80091bc:	61bb      	str	r3, [r7, #24]
}
 80091be:	bf00      	nop
 80091c0:	e7fe      	b.n	80091c0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80091c2:	f001 ffaf 	bl	800b124 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80091c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091ca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80091cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d01f      	beq.n	8009212 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80091d2:	68b9      	ldr	r1, [r7, #8]
 80091d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80091d6:	f000 fa1b 	bl	8009610 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80091da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091dc:	1e5a      	subs	r2, r3, #1
 80091de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80091e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e4:	691b      	ldr	r3, [r3, #16]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d00f      	beq.n	800920a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80091ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ec:	3310      	adds	r3, #16
 80091ee:	4618      	mov	r0, r3
 80091f0:	f000 ff5e 	bl	800a0b0 <xTaskRemoveFromEventList>
 80091f4:	4603      	mov	r3, r0
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d007      	beq.n	800920a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80091fa:	4b3d      	ldr	r3, [pc, #244]	; (80092f0 <xQueueReceive+0x1bc>)
 80091fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009200:	601a      	str	r2, [r3, #0]
 8009202:	f3bf 8f4f 	dsb	sy
 8009206:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800920a:	f001 ffbb 	bl	800b184 <vPortExitCritical>
				return pdPASS;
 800920e:	2301      	movs	r3, #1
 8009210:	e069      	b.n	80092e6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d103      	bne.n	8009220 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009218:	f001 ffb4 	bl	800b184 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800921c:	2300      	movs	r3, #0
 800921e:	e062      	b.n	80092e6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009222:	2b00      	cmp	r3, #0
 8009224:	d106      	bne.n	8009234 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009226:	f107 0310 	add.w	r3, r7, #16
 800922a:	4618      	mov	r0, r3
 800922c:	f000 ffa2 	bl	800a174 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009230:	2301      	movs	r3, #1
 8009232:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009234:	f001 ffa6 	bl	800b184 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009238:	f000 fd1c 	bl	8009c74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800923c:	f001 ff72 	bl	800b124 <vPortEnterCritical>
 8009240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009242:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009246:	b25b      	sxtb	r3, r3
 8009248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800924c:	d103      	bne.n	8009256 <xQueueReceive+0x122>
 800924e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009250:	2200      	movs	r2, #0
 8009252:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009258:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800925c:	b25b      	sxtb	r3, r3
 800925e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009262:	d103      	bne.n	800926c <xQueueReceive+0x138>
 8009264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009266:	2200      	movs	r2, #0
 8009268:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800926c:	f001 ff8a 	bl	800b184 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009270:	1d3a      	adds	r2, r7, #4
 8009272:	f107 0310 	add.w	r3, r7, #16
 8009276:	4611      	mov	r1, r2
 8009278:	4618      	mov	r0, r3
 800927a:	f000 ff91 	bl	800a1a0 <xTaskCheckForTimeOut>
 800927e:	4603      	mov	r3, r0
 8009280:	2b00      	cmp	r3, #0
 8009282:	d123      	bne.n	80092cc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009284:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009286:	f000 fa3b 	bl	8009700 <prvIsQueueEmpty>
 800928a:	4603      	mov	r3, r0
 800928c:	2b00      	cmp	r3, #0
 800928e:	d017      	beq.n	80092c0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009292:	3324      	adds	r3, #36	; 0x24
 8009294:	687a      	ldr	r2, [r7, #4]
 8009296:	4611      	mov	r1, r2
 8009298:	4618      	mov	r0, r3
 800929a:	f000 feb9 	bl	800a010 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800929e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092a0:	f000 f9dc 	bl	800965c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80092a4:	f000 fcf4 	bl	8009c90 <xTaskResumeAll>
 80092a8:	4603      	mov	r3, r0
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d189      	bne.n	80091c2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80092ae:	4b10      	ldr	r3, [pc, #64]	; (80092f0 <xQueueReceive+0x1bc>)
 80092b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092b4:	601a      	str	r2, [r3, #0]
 80092b6:	f3bf 8f4f 	dsb	sy
 80092ba:	f3bf 8f6f 	isb	sy
 80092be:	e780      	b.n	80091c2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80092c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092c2:	f000 f9cb 	bl	800965c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80092c6:	f000 fce3 	bl	8009c90 <xTaskResumeAll>
 80092ca:	e77a      	b.n	80091c2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80092cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092ce:	f000 f9c5 	bl	800965c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80092d2:	f000 fcdd 	bl	8009c90 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80092d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092d8:	f000 fa12 	bl	8009700 <prvIsQueueEmpty>
 80092dc:	4603      	mov	r3, r0
 80092de:	2b00      	cmp	r3, #0
 80092e0:	f43f af6f 	beq.w	80091c2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80092e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	3730      	adds	r7, #48	; 0x30
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}
 80092ee:	bf00      	nop
 80092f0:	e000ed04 	.word	0xe000ed04

080092f4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b08e      	sub	sp, #56	; 0x38
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
 80092fc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80092fe:	2300      	movs	r3, #0
 8009300:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009306:	2300      	movs	r3, #0
 8009308:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800930a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800930c:	2b00      	cmp	r3, #0
 800930e:	d10a      	bne.n	8009326 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8009310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009314:	f383 8811 	msr	BASEPRI, r3
 8009318:	f3bf 8f6f 	isb	sy
 800931c:	f3bf 8f4f 	dsb	sy
 8009320:	623b      	str	r3, [r7, #32]
}
 8009322:	bf00      	nop
 8009324:	e7fe      	b.n	8009324 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800932a:	2b00      	cmp	r3, #0
 800932c:	d00a      	beq.n	8009344 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800932e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009332:	f383 8811 	msr	BASEPRI, r3
 8009336:	f3bf 8f6f 	isb	sy
 800933a:	f3bf 8f4f 	dsb	sy
 800933e:	61fb      	str	r3, [r7, #28]
}
 8009340:	bf00      	nop
 8009342:	e7fe      	b.n	8009342 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009344:	f001 f870 	bl	800a428 <xTaskGetSchedulerState>
 8009348:	4603      	mov	r3, r0
 800934a:	2b00      	cmp	r3, #0
 800934c:	d102      	bne.n	8009354 <xQueueSemaphoreTake+0x60>
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d101      	bne.n	8009358 <xQueueSemaphoreTake+0x64>
 8009354:	2301      	movs	r3, #1
 8009356:	e000      	b.n	800935a <xQueueSemaphoreTake+0x66>
 8009358:	2300      	movs	r3, #0
 800935a:	2b00      	cmp	r3, #0
 800935c:	d10a      	bne.n	8009374 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800935e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009362:	f383 8811 	msr	BASEPRI, r3
 8009366:	f3bf 8f6f 	isb	sy
 800936a:	f3bf 8f4f 	dsb	sy
 800936e:	61bb      	str	r3, [r7, #24]
}
 8009370:	bf00      	nop
 8009372:	e7fe      	b.n	8009372 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009374:	f001 fed6 	bl	800b124 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800937a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800937c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800937e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009380:	2b00      	cmp	r3, #0
 8009382:	d024      	beq.n	80093ce <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009386:	1e5a      	subs	r2, r3, #1
 8009388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800938a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800938c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d104      	bne.n	800939e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009394:	f001 f9f0 	bl	800a778 <pvTaskIncrementMutexHeldCount>
 8009398:	4602      	mov	r2, r0
 800939a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800939c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800939e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093a0:	691b      	ldr	r3, [r3, #16]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d00f      	beq.n	80093c6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80093a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093a8:	3310      	adds	r3, #16
 80093aa:	4618      	mov	r0, r3
 80093ac:	f000 fe80 	bl	800a0b0 <xTaskRemoveFromEventList>
 80093b0:	4603      	mov	r3, r0
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d007      	beq.n	80093c6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80093b6:	4b54      	ldr	r3, [pc, #336]	; (8009508 <xQueueSemaphoreTake+0x214>)
 80093b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093bc:	601a      	str	r2, [r3, #0]
 80093be:	f3bf 8f4f 	dsb	sy
 80093c2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80093c6:	f001 fedd 	bl	800b184 <vPortExitCritical>
				return pdPASS;
 80093ca:	2301      	movs	r3, #1
 80093cc:	e097      	b.n	80094fe <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d111      	bne.n	80093f8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80093d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d00a      	beq.n	80093f0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80093da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093de:	f383 8811 	msr	BASEPRI, r3
 80093e2:	f3bf 8f6f 	isb	sy
 80093e6:	f3bf 8f4f 	dsb	sy
 80093ea:	617b      	str	r3, [r7, #20]
}
 80093ec:	bf00      	nop
 80093ee:	e7fe      	b.n	80093ee <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80093f0:	f001 fec8 	bl	800b184 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80093f4:	2300      	movs	r3, #0
 80093f6:	e082      	b.n	80094fe <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80093f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d106      	bne.n	800940c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80093fe:	f107 030c 	add.w	r3, r7, #12
 8009402:	4618      	mov	r0, r3
 8009404:	f000 feb6 	bl	800a174 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009408:	2301      	movs	r3, #1
 800940a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800940c:	f001 feba 	bl	800b184 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009410:	f000 fc30 	bl	8009c74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009414:	f001 fe86 	bl	800b124 <vPortEnterCritical>
 8009418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800941a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800941e:	b25b      	sxtb	r3, r3
 8009420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009424:	d103      	bne.n	800942e <xQueueSemaphoreTake+0x13a>
 8009426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009428:	2200      	movs	r2, #0
 800942a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800942e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009430:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009434:	b25b      	sxtb	r3, r3
 8009436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800943a:	d103      	bne.n	8009444 <xQueueSemaphoreTake+0x150>
 800943c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800943e:	2200      	movs	r2, #0
 8009440:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009444:	f001 fe9e 	bl	800b184 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009448:	463a      	mov	r2, r7
 800944a:	f107 030c 	add.w	r3, r7, #12
 800944e:	4611      	mov	r1, r2
 8009450:	4618      	mov	r0, r3
 8009452:	f000 fea5 	bl	800a1a0 <xTaskCheckForTimeOut>
 8009456:	4603      	mov	r3, r0
 8009458:	2b00      	cmp	r3, #0
 800945a:	d132      	bne.n	80094c2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800945c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800945e:	f000 f94f 	bl	8009700 <prvIsQueueEmpty>
 8009462:	4603      	mov	r3, r0
 8009464:	2b00      	cmp	r3, #0
 8009466:	d026      	beq.n	80094b6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d109      	bne.n	8009484 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8009470:	f001 fe58 	bl	800b124 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009476:	689b      	ldr	r3, [r3, #8]
 8009478:	4618      	mov	r0, r3
 800947a:	f000 fff3 	bl	800a464 <xTaskPriorityInherit>
 800947e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8009480:	f001 fe80 	bl	800b184 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009486:	3324      	adds	r3, #36	; 0x24
 8009488:	683a      	ldr	r2, [r7, #0]
 800948a:	4611      	mov	r1, r2
 800948c:	4618      	mov	r0, r3
 800948e:	f000 fdbf 	bl	800a010 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009492:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009494:	f000 f8e2 	bl	800965c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009498:	f000 fbfa 	bl	8009c90 <xTaskResumeAll>
 800949c:	4603      	mov	r3, r0
 800949e:	2b00      	cmp	r3, #0
 80094a0:	f47f af68 	bne.w	8009374 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80094a4:	4b18      	ldr	r3, [pc, #96]	; (8009508 <xQueueSemaphoreTake+0x214>)
 80094a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094aa:	601a      	str	r2, [r3, #0]
 80094ac:	f3bf 8f4f 	dsb	sy
 80094b0:	f3bf 8f6f 	isb	sy
 80094b4:	e75e      	b.n	8009374 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80094b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80094b8:	f000 f8d0 	bl	800965c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80094bc:	f000 fbe8 	bl	8009c90 <xTaskResumeAll>
 80094c0:	e758      	b.n	8009374 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80094c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80094c4:	f000 f8ca 	bl	800965c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80094c8:	f000 fbe2 	bl	8009c90 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80094cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80094ce:	f000 f917 	bl	8009700 <prvIsQueueEmpty>
 80094d2:	4603      	mov	r3, r0
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	f43f af4d 	beq.w	8009374 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80094da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d00d      	beq.n	80094fc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80094e0:	f001 fe20 	bl	800b124 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80094e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80094e6:	f000 f811 	bl	800950c <prvGetDisinheritPriorityAfterTimeout>
 80094ea:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80094ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094ee:	689b      	ldr	r3, [r3, #8]
 80094f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80094f2:	4618      	mov	r0, r3
 80094f4:	f001 f8b2 	bl	800a65c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80094f8:	f001 fe44 	bl	800b184 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80094fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3738      	adds	r7, #56	; 0x38
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}
 8009506:	bf00      	nop
 8009508:	e000ed04 	.word	0xe000ed04

0800950c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800950c:	b480      	push	{r7}
 800950e:	b085      	sub	sp, #20
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009518:	2b00      	cmp	r3, #0
 800951a:	d006      	beq.n	800952a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f1c3 0307 	rsb	r3, r3, #7
 8009526:	60fb      	str	r3, [r7, #12]
 8009528:	e001      	b.n	800952e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800952a:	2300      	movs	r3, #0
 800952c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800952e:	68fb      	ldr	r3, [r7, #12]
	}
 8009530:	4618      	mov	r0, r3
 8009532:	3714      	adds	r7, #20
 8009534:	46bd      	mov	sp, r7
 8009536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953a:	4770      	bx	lr

0800953c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b086      	sub	sp, #24
 8009540:	af00      	add	r7, sp, #0
 8009542:	60f8      	str	r0, [r7, #12]
 8009544:	60b9      	str	r1, [r7, #8]
 8009546:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009548:	2300      	movs	r3, #0
 800954a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009550:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009556:	2b00      	cmp	r3, #0
 8009558:	d10d      	bne.n	8009576 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d14d      	bne.n	80095fe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	689b      	ldr	r3, [r3, #8]
 8009566:	4618      	mov	r0, r3
 8009568:	f000 fff2 	bl	800a550 <xTaskPriorityDisinherit>
 800956c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2200      	movs	r2, #0
 8009572:	609a      	str	r2, [r3, #8]
 8009574:	e043      	b.n	80095fe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d119      	bne.n	80095b0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	6858      	ldr	r0, [r3, #4]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009584:	461a      	mov	r2, r3
 8009586:	68b9      	ldr	r1, [r7, #8]
 8009588:	f002 f902 	bl	800b790 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	685a      	ldr	r2, [r3, #4]
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009594:	441a      	add	r2, r3
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	685a      	ldr	r2, [r3, #4]
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	429a      	cmp	r2, r3
 80095a4:	d32b      	bcc.n	80095fe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681a      	ldr	r2, [r3, #0]
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	605a      	str	r2, [r3, #4]
 80095ae:	e026      	b.n	80095fe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	68d8      	ldr	r0, [r3, #12]
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095b8:	461a      	mov	r2, r3
 80095ba:	68b9      	ldr	r1, [r7, #8]
 80095bc:	f002 f8e8 	bl	800b790 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	68da      	ldr	r2, [r3, #12]
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095c8:	425b      	negs	r3, r3
 80095ca:	441a      	add	r2, r3
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	68da      	ldr	r2, [r3, #12]
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	429a      	cmp	r2, r3
 80095da:	d207      	bcs.n	80095ec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	689a      	ldr	r2, [r3, #8]
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095e4:	425b      	negs	r3, r3
 80095e6:	441a      	add	r2, r3
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2b02      	cmp	r3, #2
 80095f0:	d105      	bne.n	80095fe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80095f2:	693b      	ldr	r3, [r7, #16]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d002      	beq.n	80095fe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	3b01      	subs	r3, #1
 80095fc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	1c5a      	adds	r2, r3, #1
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009606:	697b      	ldr	r3, [r7, #20]
}
 8009608:	4618      	mov	r0, r3
 800960a:	3718      	adds	r7, #24
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}

08009610 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b082      	sub	sp, #8
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800961e:	2b00      	cmp	r3, #0
 8009620:	d018      	beq.n	8009654 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	68da      	ldr	r2, [r3, #12]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800962a:	441a      	add	r2, r3
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	68da      	ldr	r2, [r3, #12]
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	689b      	ldr	r3, [r3, #8]
 8009638:	429a      	cmp	r2, r3
 800963a:	d303      	bcc.n	8009644 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681a      	ldr	r2, [r3, #0]
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	68d9      	ldr	r1, [r3, #12]
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800964c:	461a      	mov	r2, r3
 800964e:	6838      	ldr	r0, [r7, #0]
 8009650:	f002 f89e 	bl	800b790 <memcpy>
	}
}
 8009654:	bf00      	nop
 8009656:	3708      	adds	r7, #8
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}

0800965c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b084      	sub	sp, #16
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009664:	f001 fd5e 	bl	800b124 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800966e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009670:	e011      	b.n	8009696 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009676:	2b00      	cmp	r3, #0
 8009678:	d012      	beq.n	80096a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	3324      	adds	r3, #36	; 0x24
 800967e:	4618      	mov	r0, r3
 8009680:	f000 fd16 	bl	800a0b0 <xTaskRemoveFromEventList>
 8009684:	4603      	mov	r3, r0
 8009686:	2b00      	cmp	r3, #0
 8009688:	d001      	beq.n	800968e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800968a:	f000 fdeb 	bl	800a264 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800968e:	7bfb      	ldrb	r3, [r7, #15]
 8009690:	3b01      	subs	r3, #1
 8009692:	b2db      	uxtb	r3, r3
 8009694:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800969a:	2b00      	cmp	r3, #0
 800969c:	dce9      	bgt.n	8009672 <prvUnlockQueue+0x16>
 800969e:	e000      	b.n	80096a2 <prvUnlockQueue+0x46>
					break;
 80096a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	22ff      	movs	r2, #255	; 0xff
 80096a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80096aa:	f001 fd6b 	bl	800b184 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80096ae:	f001 fd39 	bl	800b124 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80096b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80096ba:	e011      	b.n	80096e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	691b      	ldr	r3, [r3, #16]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d012      	beq.n	80096ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	3310      	adds	r3, #16
 80096c8:	4618      	mov	r0, r3
 80096ca:	f000 fcf1 	bl	800a0b0 <xTaskRemoveFromEventList>
 80096ce:	4603      	mov	r3, r0
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d001      	beq.n	80096d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80096d4:	f000 fdc6 	bl	800a264 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80096d8:	7bbb      	ldrb	r3, [r7, #14]
 80096da:	3b01      	subs	r3, #1
 80096dc:	b2db      	uxtb	r3, r3
 80096de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80096e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	dce9      	bgt.n	80096bc <prvUnlockQueue+0x60>
 80096e8:	e000      	b.n	80096ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80096ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	22ff      	movs	r2, #255	; 0xff
 80096f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80096f4:	f001 fd46 	bl	800b184 <vPortExitCritical>
}
 80096f8:	bf00      	nop
 80096fa:	3710      	adds	r7, #16
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}

08009700 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b084      	sub	sp, #16
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009708:	f001 fd0c 	bl	800b124 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009710:	2b00      	cmp	r3, #0
 8009712:	d102      	bne.n	800971a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009714:	2301      	movs	r3, #1
 8009716:	60fb      	str	r3, [r7, #12]
 8009718:	e001      	b.n	800971e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800971a:	2300      	movs	r3, #0
 800971c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800971e:	f001 fd31 	bl	800b184 <vPortExitCritical>

	return xReturn;
 8009722:	68fb      	ldr	r3, [r7, #12]
}
 8009724:	4618      	mov	r0, r3
 8009726:	3710      	adds	r7, #16
 8009728:	46bd      	mov	sp, r7
 800972a:	bd80      	pop	{r7, pc}

0800972c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b084      	sub	sp, #16
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009734:	f001 fcf6 	bl	800b124 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009740:	429a      	cmp	r2, r3
 8009742:	d102      	bne.n	800974a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009744:	2301      	movs	r3, #1
 8009746:	60fb      	str	r3, [r7, #12]
 8009748:	e001      	b.n	800974e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800974a:	2300      	movs	r3, #0
 800974c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800974e:	f001 fd19 	bl	800b184 <vPortExitCritical>

	return xReturn;
 8009752:	68fb      	ldr	r3, [r7, #12]
}
 8009754:	4618      	mov	r0, r3
 8009756:	3710      	adds	r7, #16
 8009758:	46bd      	mov	sp, r7
 800975a:	bd80      	pop	{r7, pc}

0800975c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800975c:	b480      	push	{r7}
 800975e:	b085      	sub	sp, #20
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
 8009764:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009766:	2300      	movs	r3, #0
 8009768:	60fb      	str	r3, [r7, #12]
 800976a:	e014      	b.n	8009796 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800976c:	4a0f      	ldr	r2, [pc, #60]	; (80097ac <vQueueAddToRegistry+0x50>)
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d10b      	bne.n	8009790 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009778:	490c      	ldr	r1, [pc, #48]	; (80097ac <vQueueAddToRegistry+0x50>)
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	683a      	ldr	r2, [r7, #0]
 800977e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009782:	4a0a      	ldr	r2, [pc, #40]	; (80097ac <vQueueAddToRegistry+0x50>)
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	00db      	lsls	r3, r3, #3
 8009788:	4413      	add	r3, r2
 800978a:	687a      	ldr	r2, [r7, #4]
 800978c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800978e:	e006      	b.n	800979e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	3301      	adds	r3, #1
 8009794:	60fb      	str	r3, [r7, #12]
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2b07      	cmp	r3, #7
 800979a:	d9e7      	bls.n	800976c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800979c:	bf00      	nop
 800979e:	bf00      	nop
 80097a0:	3714      	adds	r7, #20
 80097a2:	46bd      	mov	sp, r7
 80097a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a8:	4770      	bx	lr
 80097aa:	bf00      	nop
 80097ac:	20000c14 	.word	0x20000c14

080097b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b086      	sub	sp, #24
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	60f8      	str	r0, [r7, #12]
 80097b8:	60b9      	str	r1, [r7, #8]
 80097ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80097c0:	f001 fcb0 	bl	800b124 <vPortEnterCritical>
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80097ca:	b25b      	sxtb	r3, r3
 80097cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097d0:	d103      	bne.n	80097da <vQueueWaitForMessageRestricted+0x2a>
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	2200      	movs	r2, #0
 80097d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80097e0:	b25b      	sxtb	r3, r3
 80097e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097e6:	d103      	bne.n	80097f0 <vQueueWaitForMessageRestricted+0x40>
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	2200      	movs	r2, #0
 80097ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80097f0:	f001 fcc8 	bl	800b184 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d106      	bne.n	800980a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80097fc:	697b      	ldr	r3, [r7, #20]
 80097fe:	3324      	adds	r3, #36	; 0x24
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	68b9      	ldr	r1, [r7, #8]
 8009804:	4618      	mov	r0, r3
 8009806:	f000 fc27 	bl	800a058 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800980a:	6978      	ldr	r0, [r7, #20]
 800980c:	f7ff ff26 	bl	800965c <prvUnlockQueue>
	}
 8009810:	bf00      	nop
 8009812:	3718      	adds	r7, #24
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009818:	b580      	push	{r7, lr}
 800981a:	b08e      	sub	sp, #56	; 0x38
 800981c:	af04      	add	r7, sp, #16
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	607a      	str	r2, [r7, #4]
 8009824:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009826:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009828:	2b00      	cmp	r3, #0
 800982a:	d10a      	bne.n	8009842 <xTaskCreateStatic+0x2a>
	__asm volatile
 800982c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009830:	f383 8811 	msr	BASEPRI, r3
 8009834:	f3bf 8f6f 	isb	sy
 8009838:	f3bf 8f4f 	dsb	sy
 800983c:	623b      	str	r3, [r7, #32]
}
 800983e:	bf00      	nop
 8009840:	e7fe      	b.n	8009840 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009844:	2b00      	cmp	r3, #0
 8009846:	d10a      	bne.n	800985e <xTaskCreateStatic+0x46>
	__asm volatile
 8009848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800984c:	f383 8811 	msr	BASEPRI, r3
 8009850:	f3bf 8f6f 	isb	sy
 8009854:	f3bf 8f4f 	dsb	sy
 8009858:	61fb      	str	r3, [r7, #28]
}
 800985a:	bf00      	nop
 800985c:	e7fe      	b.n	800985c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800985e:	2354      	movs	r3, #84	; 0x54
 8009860:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	2b54      	cmp	r3, #84	; 0x54
 8009866:	d00a      	beq.n	800987e <xTaskCreateStatic+0x66>
	__asm volatile
 8009868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800986c:	f383 8811 	msr	BASEPRI, r3
 8009870:	f3bf 8f6f 	isb	sy
 8009874:	f3bf 8f4f 	dsb	sy
 8009878:	61bb      	str	r3, [r7, #24]
}
 800987a:	bf00      	nop
 800987c:	e7fe      	b.n	800987c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800987e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009882:	2b00      	cmp	r3, #0
 8009884:	d01e      	beq.n	80098c4 <xTaskCreateStatic+0xac>
 8009886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009888:	2b00      	cmp	r3, #0
 800988a:	d01b      	beq.n	80098c4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800988c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800988e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009892:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009894:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009898:	2202      	movs	r2, #2
 800989a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800989e:	2300      	movs	r3, #0
 80098a0:	9303      	str	r3, [sp, #12]
 80098a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a4:	9302      	str	r3, [sp, #8]
 80098a6:	f107 0314 	add.w	r3, r7, #20
 80098aa:	9301      	str	r3, [sp, #4]
 80098ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098ae:	9300      	str	r3, [sp, #0]
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	687a      	ldr	r2, [r7, #4]
 80098b4:	68b9      	ldr	r1, [r7, #8]
 80098b6:	68f8      	ldr	r0, [r7, #12]
 80098b8:	f000 f850 	bl	800995c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80098bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80098be:	f000 f8d5 	bl	8009a6c <prvAddNewTaskToReadyList>
 80098c2:	e001      	b.n	80098c8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80098c4:	2300      	movs	r3, #0
 80098c6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80098c8:	697b      	ldr	r3, [r7, #20]
	}
 80098ca:	4618      	mov	r0, r3
 80098cc:	3728      	adds	r7, #40	; 0x28
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd80      	pop	{r7, pc}

080098d2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80098d2:	b580      	push	{r7, lr}
 80098d4:	b08c      	sub	sp, #48	; 0x30
 80098d6:	af04      	add	r7, sp, #16
 80098d8:	60f8      	str	r0, [r7, #12]
 80098da:	60b9      	str	r1, [r7, #8]
 80098dc:	603b      	str	r3, [r7, #0]
 80098de:	4613      	mov	r3, r2
 80098e0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80098e2:	88fb      	ldrh	r3, [r7, #6]
 80098e4:	009b      	lsls	r3, r3, #2
 80098e6:	4618      	mov	r0, r3
 80098e8:	f001 fd3e 	bl	800b368 <pvPortMalloc>
 80098ec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d00e      	beq.n	8009912 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80098f4:	2054      	movs	r0, #84	; 0x54
 80098f6:	f001 fd37 	bl	800b368 <pvPortMalloc>
 80098fa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80098fc:	69fb      	ldr	r3, [r7, #28]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d003      	beq.n	800990a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009902:	69fb      	ldr	r3, [r7, #28]
 8009904:	697a      	ldr	r2, [r7, #20]
 8009906:	631a      	str	r2, [r3, #48]	; 0x30
 8009908:	e005      	b.n	8009916 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800990a:	6978      	ldr	r0, [r7, #20]
 800990c:	f001 fdf8 	bl	800b500 <vPortFree>
 8009910:	e001      	b.n	8009916 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009912:	2300      	movs	r3, #0
 8009914:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009916:	69fb      	ldr	r3, [r7, #28]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d017      	beq.n	800994c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800991c:	69fb      	ldr	r3, [r7, #28]
 800991e:	2200      	movs	r2, #0
 8009920:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009924:	88fa      	ldrh	r2, [r7, #6]
 8009926:	2300      	movs	r3, #0
 8009928:	9303      	str	r3, [sp, #12]
 800992a:	69fb      	ldr	r3, [r7, #28]
 800992c:	9302      	str	r3, [sp, #8]
 800992e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009930:	9301      	str	r3, [sp, #4]
 8009932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009934:	9300      	str	r3, [sp, #0]
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	68b9      	ldr	r1, [r7, #8]
 800993a:	68f8      	ldr	r0, [r7, #12]
 800993c:	f000 f80e 	bl	800995c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009940:	69f8      	ldr	r0, [r7, #28]
 8009942:	f000 f893 	bl	8009a6c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009946:	2301      	movs	r3, #1
 8009948:	61bb      	str	r3, [r7, #24]
 800994a:	e002      	b.n	8009952 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800994c:	f04f 33ff 	mov.w	r3, #4294967295
 8009950:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009952:	69bb      	ldr	r3, [r7, #24]
	}
 8009954:	4618      	mov	r0, r3
 8009956:	3720      	adds	r7, #32
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}

0800995c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b088      	sub	sp, #32
 8009960:	af00      	add	r7, sp, #0
 8009962:	60f8      	str	r0, [r7, #12]
 8009964:	60b9      	str	r1, [r7, #8]
 8009966:	607a      	str	r2, [r7, #4]
 8009968:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800996a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800996c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009974:	3b01      	subs	r3, #1
 8009976:	009b      	lsls	r3, r3, #2
 8009978:	4413      	add	r3, r2
 800997a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800997c:	69bb      	ldr	r3, [r7, #24]
 800997e:	f023 0307 	bic.w	r3, r3, #7
 8009982:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009984:	69bb      	ldr	r3, [r7, #24]
 8009986:	f003 0307 	and.w	r3, r3, #7
 800998a:	2b00      	cmp	r3, #0
 800998c:	d00a      	beq.n	80099a4 <prvInitialiseNewTask+0x48>
	__asm volatile
 800998e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009992:	f383 8811 	msr	BASEPRI, r3
 8009996:	f3bf 8f6f 	isb	sy
 800999a:	f3bf 8f4f 	dsb	sy
 800999e:	617b      	str	r3, [r7, #20]
}
 80099a0:	bf00      	nop
 80099a2:	e7fe      	b.n	80099a2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d01f      	beq.n	80099ea <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80099aa:	2300      	movs	r3, #0
 80099ac:	61fb      	str	r3, [r7, #28]
 80099ae:	e012      	b.n	80099d6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80099b0:	68ba      	ldr	r2, [r7, #8]
 80099b2:	69fb      	ldr	r3, [r7, #28]
 80099b4:	4413      	add	r3, r2
 80099b6:	7819      	ldrb	r1, [r3, #0]
 80099b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099ba:	69fb      	ldr	r3, [r7, #28]
 80099bc:	4413      	add	r3, r2
 80099be:	3334      	adds	r3, #52	; 0x34
 80099c0:	460a      	mov	r2, r1
 80099c2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80099c4:	68ba      	ldr	r2, [r7, #8]
 80099c6:	69fb      	ldr	r3, [r7, #28]
 80099c8:	4413      	add	r3, r2
 80099ca:	781b      	ldrb	r3, [r3, #0]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d006      	beq.n	80099de <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80099d0:	69fb      	ldr	r3, [r7, #28]
 80099d2:	3301      	adds	r3, #1
 80099d4:	61fb      	str	r3, [r7, #28]
 80099d6:	69fb      	ldr	r3, [r7, #28]
 80099d8:	2b0f      	cmp	r3, #15
 80099da:	d9e9      	bls.n	80099b0 <prvInitialiseNewTask+0x54>
 80099dc:	e000      	b.n	80099e0 <prvInitialiseNewTask+0x84>
			{
				break;
 80099de:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80099e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099e2:	2200      	movs	r2, #0
 80099e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80099e8:	e003      	b.n	80099f2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80099ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ec:	2200      	movs	r2, #0
 80099ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80099f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099f4:	2b06      	cmp	r3, #6
 80099f6:	d901      	bls.n	80099fc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80099f8:	2306      	movs	r3, #6
 80099fa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80099fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a00:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a06:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a10:	3304      	adds	r3, #4
 8009a12:	4618      	mov	r0, r3
 8009a14:	f7ff f825 	bl	8008a62 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a1a:	3318      	adds	r3, #24
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	f7ff f820 	bl	8008a62 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a26:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a2a:	f1c3 0207 	rsb	r2, r3, #7
 8009a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a30:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a36:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a40:	2200      	movs	r2, #0
 8009a42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009a46:	683a      	ldr	r2, [r7, #0]
 8009a48:	68f9      	ldr	r1, [r7, #12]
 8009a4a:	69b8      	ldr	r0, [r7, #24]
 8009a4c:	f001 fa40 	bl	800aed0 <pxPortInitialiseStack>
 8009a50:	4602      	mov	r2, r0
 8009a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a54:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d002      	beq.n	8009a62 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009a5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a62:	bf00      	nop
 8009a64:	3720      	adds	r7, #32
 8009a66:	46bd      	mov	sp, r7
 8009a68:	bd80      	pop	{r7, pc}
	...

08009a6c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b082      	sub	sp, #8
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009a74:	f001 fb56 	bl	800b124 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009a78:	4b2a      	ldr	r3, [pc, #168]	; (8009b24 <prvAddNewTaskToReadyList+0xb8>)
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	3301      	adds	r3, #1
 8009a7e:	4a29      	ldr	r2, [pc, #164]	; (8009b24 <prvAddNewTaskToReadyList+0xb8>)
 8009a80:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009a82:	4b29      	ldr	r3, [pc, #164]	; (8009b28 <prvAddNewTaskToReadyList+0xbc>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d109      	bne.n	8009a9e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009a8a:	4a27      	ldr	r2, [pc, #156]	; (8009b28 <prvAddNewTaskToReadyList+0xbc>)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009a90:	4b24      	ldr	r3, [pc, #144]	; (8009b24 <prvAddNewTaskToReadyList+0xb8>)
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	2b01      	cmp	r3, #1
 8009a96:	d110      	bne.n	8009aba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009a98:	f000 fc08 	bl	800a2ac <prvInitialiseTaskLists>
 8009a9c:	e00d      	b.n	8009aba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009a9e:	4b23      	ldr	r3, [pc, #140]	; (8009b2c <prvAddNewTaskToReadyList+0xc0>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d109      	bne.n	8009aba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009aa6:	4b20      	ldr	r3, [pc, #128]	; (8009b28 <prvAddNewTaskToReadyList+0xbc>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ab0:	429a      	cmp	r2, r3
 8009ab2:	d802      	bhi.n	8009aba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009ab4:	4a1c      	ldr	r2, [pc, #112]	; (8009b28 <prvAddNewTaskToReadyList+0xbc>)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009aba:	4b1d      	ldr	r3, [pc, #116]	; (8009b30 <prvAddNewTaskToReadyList+0xc4>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	3301      	adds	r3, #1
 8009ac0:	4a1b      	ldr	r2, [pc, #108]	; (8009b30 <prvAddNewTaskToReadyList+0xc4>)
 8009ac2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ac8:	2201      	movs	r2, #1
 8009aca:	409a      	lsls	r2, r3
 8009acc:	4b19      	ldr	r3, [pc, #100]	; (8009b34 <prvAddNewTaskToReadyList+0xc8>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	4313      	orrs	r3, r2
 8009ad2:	4a18      	ldr	r2, [pc, #96]	; (8009b34 <prvAddNewTaskToReadyList+0xc8>)
 8009ad4:	6013      	str	r3, [r2, #0]
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ada:	4613      	mov	r3, r2
 8009adc:	009b      	lsls	r3, r3, #2
 8009ade:	4413      	add	r3, r2
 8009ae0:	009b      	lsls	r3, r3, #2
 8009ae2:	4a15      	ldr	r2, [pc, #84]	; (8009b38 <prvAddNewTaskToReadyList+0xcc>)
 8009ae4:	441a      	add	r2, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	3304      	adds	r3, #4
 8009aea:	4619      	mov	r1, r3
 8009aec:	4610      	mov	r0, r2
 8009aee:	f7fe ffc5 	bl	8008a7c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009af2:	f001 fb47 	bl	800b184 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009af6:	4b0d      	ldr	r3, [pc, #52]	; (8009b2c <prvAddNewTaskToReadyList+0xc0>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d00e      	beq.n	8009b1c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009afe:	4b0a      	ldr	r3, [pc, #40]	; (8009b28 <prvAddNewTaskToReadyList+0xbc>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b08:	429a      	cmp	r2, r3
 8009b0a:	d207      	bcs.n	8009b1c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009b0c:	4b0b      	ldr	r3, [pc, #44]	; (8009b3c <prvAddNewTaskToReadyList+0xd0>)
 8009b0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b12:	601a      	str	r2, [r3, #0]
 8009b14:	f3bf 8f4f 	dsb	sy
 8009b18:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b1c:	bf00      	nop
 8009b1e:	3708      	adds	r7, #8
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}
 8009b24:	20000d54 	.word	0x20000d54
 8009b28:	20000c54 	.word	0x20000c54
 8009b2c:	20000d60 	.word	0x20000d60
 8009b30:	20000d70 	.word	0x20000d70
 8009b34:	20000d5c 	.word	0x20000d5c
 8009b38:	20000c58 	.word	0x20000c58
 8009b3c:	e000ed04 	.word	0xe000ed04

08009b40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b084      	sub	sp, #16
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d017      	beq.n	8009b82 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009b52:	4b13      	ldr	r3, [pc, #76]	; (8009ba0 <vTaskDelay+0x60>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d00a      	beq.n	8009b70 <vTaskDelay+0x30>
	__asm volatile
 8009b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b5e:	f383 8811 	msr	BASEPRI, r3
 8009b62:	f3bf 8f6f 	isb	sy
 8009b66:	f3bf 8f4f 	dsb	sy
 8009b6a:	60bb      	str	r3, [r7, #8]
}
 8009b6c:	bf00      	nop
 8009b6e:	e7fe      	b.n	8009b6e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009b70:	f000 f880 	bl	8009c74 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009b74:	2100      	movs	r1, #0
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	f000 fe12 	bl	800a7a0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009b7c:	f000 f888 	bl	8009c90 <xTaskResumeAll>
 8009b80:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d107      	bne.n	8009b98 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009b88:	4b06      	ldr	r3, [pc, #24]	; (8009ba4 <vTaskDelay+0x64>)
 8009b8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b8e:	601a      	str	r2, [r3, #0]
 8009b90:	f3bf 8f4f 	dsb	sy
 8009b94:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009b98:	bf00      	nop
 8009b9a:	3710      	adds	r7, #16
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}
 8009ba0:	20000d7c 	.word	0x20000d7c
 8009ba4:	e000ed04 	.word	0xe000ed04

08009ba8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b08a      	sub	sp, #40	; 0x28
 8009bac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009bb6:	463a      	mov	r2, r7
 8009bb8:	1d39      	adds	r1, r7, #4
 8009bba:	f107 0308 	add.w	r3, r7, #8
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f7f8 fb9c 	bl	80022fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009bc4:	6839      	ldr	r1, [r7, #0]
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	68ba      	ldr	r2, [r7, #8]
 8009bca:	9202      	str	r2, [sp, #8]
 8009bcc:	9301      	str	r3, [sp, #4]
 8009bce:	2300      	movs	r3, #0
 8009bd0:	9300      	str	r3, [sp, #0]
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	460a      	mov	r2, r1
 8009bd6:	4921      	ldr	r1, [pc, #132]	; (8009c5c <vTaskStartScheduler+0xb4>)
 8009bd8:	4821      	ldr	r0, [pc, #132]	; (8009c60 <vTaskStartScheduler+0xb8>)
 8009bda:	f7ff fe1d 	bl	8009818 <xTaskCreateStatic>
 8009bde:	4603      	mov	r3, r0
 8009be0:	4a20      	ldr	r2, [pc, #128]	; (8009c64 <vTaskStartScheduler+0xbc>)
 8009be2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009be4:	4b1f      	ldr	r3, [pc, #124]	; (8009c64 <vTaskStartScheduler+0xbc>)
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d002      	beq.n	8009bf2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009bec:	2301      	movs	r3, #1
 8009bee:	617b      	str	r3, [r7, #20]
 8009bf0:	e001      	b.n	8009bf6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009bf6:	697b      	ldr	r3, [r7, #20]
 8009bf8:	2b01      	cmp	r3, #1
 8009bfa:	d102      	bne.n	8009c02 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009bfc:	f000 fe36 	bl	800a86c <xTimerCreateTimerTask>
 8009c00:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	d116      	bne.n	8009c36 <vTaskStartScheduler+0x8e>
	__asm volatile
 8009c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c0c:	f383 8811 	msr	BASEPRI, r3
 8009c10:	f3bf 8f6f 	isb	sy
 8009c14:	f3bf 8f4f 	dsb	sy
 8009c18:	613b      	str	r3, [r7, #16]
}
 8009c1a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009c1c:	4b12      	ldr	r3, [pc, #72]	; (8009c68 <vTaskStartScheduler+0xc0>)
 8009c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c22:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009c24:	4b11      	ldr	r3, [pc, #68]	; (8009c6c <vTaskStartScheduler+0xc4>)
 8009c26:	2201      	movs	r2, #1
 8009c28:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009c2a:	4b11      	ldr	r3, [pc, #68]	; (8009c70 <vTaskStartScheduler+0xc8>)
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009c30:	f001 f9d6 	bl	800afe0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009c34:	e00e      	b.n	8009c54 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c3c:	d10a      	bne.n	8009c54 <vTaskStartScheduler+0xac>
	__asm volatile
 8009c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c42:	f383 8811 	msr	BASEPRI, r3
 8009c46:	f3bf 8f6f 	isb	sy
 8009c4a:	f3bf 8f4f 	dsb	sy
 8009c4e:	60fb      	str	r3, [r7, #12]
}
 8009c50:	bf00      	nop
 8009c52:	e7fe      	b.n	8009c52 <vTaskStartScheduler+0xaa>
}
 8009c54:	bf00      	nop
 8009c56:	3718      	adds	r7, #24
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bd80      	pop	{r7, pc}
 8009c5c:	0800e79c 	.word	0x0800e79c
 8009c60:	0800a27d 	.word	0x0800a27d
 8009c64:	20000d78 	.word	0x20000d78
 8009c68:	20000d74 	.word	0x20000d74
 8009c6c:	20000d60 	.word	0x20000d60
 8009c70:	20000d58 	.word	0x20000d58

08009c74 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009c74:	b480      	push	{r7}
 8009c76:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009c78:	4b04      	ldr	r3, [pc, #16]	; (8009c8c <vTaskSuspendAll+0x18>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	3301      	adds	r3, #1
 8009c7e:	4a03      	ldr	r2, [pc, #12]	; (8009c8c <vTaskSuspendAll+0x18>)
 8009c80:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009c82:	bf00      	nop
 8009c84:	46bd      	mov	sp, r7
 8009c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8a:	4770      	bx	lr
 8009c8c:	20000d7c 	.word	0x20000d7c

08009c90 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b084      	sub	sp, #16
 8009c94:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009c96:	2300      	movs	r3, #0
 8009c98:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009c9e:	4b41      	ldr	r3, [pc, #260]	; (8009da4 <xTaskResumeAll+0x114>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d10a      	bne.n	8009cbc <xTaskResumeAll+0x2c>
	__asm volatile
 8009ca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009caa:	f383 8811 	msr	BASEPRI, r3
 8009cae:	f3bf 8f6f 	isb	sy
 8009cb2:	f3bf 8f4f 	dsb	sy
 8009cb6:	603b      	str	r3, [r7, #0]
}
 8009cb8:	bf00      	nop
 8009cba:	e7fe      	b.n	8009cba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009cbc:	f001 fa32 	bl	800b124 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009cc0:	4b38      	ldr	r3, [pc, #224]	; (8009da4 <xTaskResumeAll+0x114>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	3b01      	subs	r3, #1
 8009cc6:	4a37      	ldr	r2, [pc, #220]	; (8009da4 <xTaskResumeAll+0x114>)
 8009cc8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009cca:	4b36      	ldr	r3, [pc, #216]	; (8009da4 <xTaskResumeAll+0x114>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d161      	bne.n	8009d96 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009cd2:	4b35      	ldr	r3, [pc, #212]	; (8009da8 <xTaskResumeAll+0x118>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d05d      	beq.n	8009d96 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009cda:	e02e      	b.n	8009d3a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cdc:	4b33      	ldr	r3, [pc, #204]	; (8009dac <xTaskResumeAll+0x11c>)
 8009cde:	68db      	ldr	r3, [r3, #12]
 8009ce0:	68db      	ldr	r3, [r3, #12]
 8009ce2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	3318      	adds	r3, #24
 8009ce8:	4618      	mov	r0, r3
 8009cea:	f7fe ff24 	bl	8008b36 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	3304      	adds	r3, #4
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f7fe ff1f 	bl	8008b36 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cfc:	2201      	movs	r2, #1
 8009cfe:	409a      	lsls	r2, r3
 8009d00:	4b2b      	ldr	r3, [pc, #172]	; (8009db0 <xTaskResumeAll+0x120>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	4313      	orrs	r3, r2
 8009d06:	4a2a      	ldr	r2, [pc, #168]	; (8009db0 <xTaskResumeAll+0x120>)
 8009d08:	6013      	str	r3, [r2, #0]
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d0e:	4613      	mov	r3, r2
 8009d10:	009b      	lsls	r3, r3, #2
 8009d12:	4413      	add	r3, r2
 8009d14:	009b      	lsls	r3, r3, #2
 8009d16:	4a27      	ldr	r2, [pc, #156]	; (8009db4 <xTaskResumeAll+0x124>)
 8009d18:	441a      	add	r2, r3
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	3304      	adds	r3, #4
 8009d1e:	4619      	mov	r1, r3
 8009d20:	4610      	mov	r0, r2
 8009d22:	f7fe feab 	bl	8008a7c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d2a:	4b23      	ldr	r3, [pc, #140]	; (8009db8 <xTaskResumeAll+0x128>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d302      	bcc.n	8009d3a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8009d34:	4b21      	ldr	r3, [pc, #132]	; (8009dbc <xTaskResumeAll+0x12c>)
 8009d36:	2201      	movs	r2, #1
 8009d38:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009d3a:	4b1c      	ldr	r3, [pc, #112]	; (8009dac <xTaskResumeAll+0x11c>)
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d1cc      	bne.n	8009cdc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d001      	beq.n	8009d4c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009d48:	f000 fb4e 	bl	800a3e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009d4c:	4b1c      	ldr	r3, [pc, #112]	; (8009dc0 <xTaskResumeAll+0x130>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d010      	beq.n	8009d7a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009d58:	f000 f846 	bl	8009de8 <xTaskIncrementTick>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d002      	beq.n	8009d68 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8009d62:	4b16      	ldr	r3, [pc, #88]	; (8009dbc <xTaskResumeAll+0x12c>)
 8009d64:	2201      	movs	r2, #1
 8009d66:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	3b01      	subs	r3, #1
 8009d6c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d1f1      	bne.n	8009d58 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8009d74:	4b12      	ldr	r3, [pc, #72]	; (8009dc0 <xTaskResumeAll+0x130>)
 8009d76:	2200      	movs	r2, #0
 8009d78:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009d7a:	4b10      	ldr	r3, [pc, #64]	; (8009dbc <xTaskResumeAll+0x12c>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d009      	beq.n	8009d96 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009d82:	2301      	movs	r3, #1
 8009d84:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009d86:	4b0f      	ldr	r3, [pc, #60]	; (8009dc4 <xTaskResumeAll+0x134>)
 8009d88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d8c:	601a      	str	r2, [r3, #0]
 8009d8e:	f3bf 8f4f 	dsb	sy
 8009d92:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009d96:	f001 f9f5 	bl	800b184 <vPortExitCritical>

	return xAlreadyYielded;
 8009d9a:	68bb      	ldr	r3, [r7, #8]
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	3710      	adds	r7, #16
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}
 8009da4:	20000d7c 	.word	0x20000d7c
 8009da8:	20000d54 	.word	0x20000d54
 8009dac:	20000d14 	.word	0x20000d14
 8009db0:	20000d5c 	.word	0x20000d5c
 8009db4:	20000c58 	.word	0x20000c58
 8009db8:	20000c54 	.word	0x20000c54
 8009dbc:	20000d68 	.word	0x20000d68
 8009dc0:	20000d64 	.word	0x20000d64
 8009dc4:	e000ed04 	.word	0xe000ed04

08009dc8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009dc8:	b480      	push	{r7}
 8009dca:	b083      	sub	sp, #12
 8009dcc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009dce:	4b05      	ldr	r3, [pc, #20]	; (8009de4 <xTaskGetTickCount+0x1c>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009dd4:	687b      	ldr	r3, [r7, #4]
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	370c      	adds	r7, #12
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de0:	4770      	bx	lr
 8009de2:	bf00      	nop
 8009de4:	20000d58 	.word	0x20000d58

08009de8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b086      	sub	sp, #24
 8009dec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009dee:	2300      	movs	r3, #0
 8009df0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009df2:	4b4e      	ldr	r3, [pc, #312]	; (8009f2c <xTaskIncrementTick+0x144>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	f040 808e 	bne.w	8009f18 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009dfc:	4b4c      	ldr	r3, [pc, #304]	; (8009f30 <xTaskIncrementTick+0x148>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	3301      	adds	r3, #1
 8009e02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009e04:	4a4a      	ldr	r2, [pc, #296]	; (8009f30 <xTaskIncrementTick+0x148>)
 8009e06:	693b      	ldr	r3, [r7, #16]
 8009e08:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d120      	bne.n	8009e52 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009e10:	4b48      	ldr	r3, [pc, #288]	; (8009f34 <xTaskIncrementTick+0x14c>)
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d00a      	beq.n	8009e30 <xTaskIncrementTick+0x48>
	__asm volatile
 8009e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e1e:	f383 8811 	msr	BASEPRI, r3
 8009e22:	f3bf 8f6f 	isb	sy
 8009e26:	f3bf 8f4f 	dsb	sy
 8009e2a:	603b      	str	r3, [r7, #0]
}
 8009e2c:	bf00      	nop
 8009e2e:	e7fe      	b.n	8009e2e <xTaskIncrementTick+0x46>
 8009e30:	4b40      	ldr	r3, [pc, #256]	; (8009f34 <xTaskIncrementTick+0x14c>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	60fb      	str	r3, [r7, #12]
 8009e36:	4b40      	ldr	r3, [pc, #256]	; (8009f38 <xTaskIncrementTick+0x150>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	4a3e      	ldr	r2, [pc, #248]	; (8009f34 <xTaskIncrementTick+0x14c>)
 8009e3c:	6013      	str	r3, [r2, #0]
 8009e3e:	4a3e      	ldr	r2, [pc, #248]	; (8009f38 <xTaskIncrementTick+0x150>)
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	6013      	str	r3, [r2, #0]
 8009e44:	4b3d      	ldr	r3, [pc, #244]	; (8009f3c <xTaskIncrementTick+0x154>)
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	3301      	adds	r3, #1
 8009e4a:	4a3c      	ldr	r2, [pc, #240]	; (8009f3c <xTaskIncrementTick+0x154>)
 8009e4c:	6013      	str	r3, [r2, #0]
 8009e4e:	f000 facb 	bl	800a3e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009e52:	4b3b      	ldr	r3, [pc, #236]	; (8009f40 <xTaskIncrementTick+0x158>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	693a      	ldr	r2, [r7, #16]
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d348      	bcc.n	8009eee <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e5c:	4b35      	ldr	r3, [pc, #212]	; (8009f34 <xTaskIncrementTick+0x14c>)
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d104      	bne.n	8009e70 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e66:	4b36      	ldr	r3, [pc, #216]	; (8009f40 <xTaskIncrementTick+0x158>)
 8009e68:	f04f 32ff 	mov.w	r2, #4294967295
 8009e6c:	601a      	str	r2, [r3, #0]
					break;
 8009e6e:	e03e      	b.n	8009eee <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e70:	4b30      	ldr	r3, [pc, #192]	; (8009f34 <xTaskIncrementTick+0x14c>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	68db      	ldr	r3, [r3, #12]
 8009e76:	68db      	ldr	r3, [r3, #12]
 8009e78:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	685b      	ldr	r3, [r3, #4]
 8009e7e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009e80:	693a      	ldr	r2, [r7, #16]
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d203      	bcs.n	8009e90 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009e88:	4a2d      	ldr	r2, [pc, #180]	; (8009f40 <xTaskIncrementTick+0x158>)
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009e8e:	e02e      	b.n	8009eee <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	3304      	adds	r3, #4
 8009e94:	4618      	mov	r0, r3
 8009e96:	f7fe fe4e 	bl	8008b36 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d004      	beq.n	8009eac <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	3318      	adds	r3, #24
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	f7fe fe45 	bl	8008b36 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	409a      	lsls	r2, r3
 8009eb4:	4b23      	ldr	r3, [pc, #140]	; (8009f44 <xTaskIncrementTick+0x15c>)
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	4a22      	ldr	r2, [pc, #136]	; (8009f44 <xTaskIncrementTick+0x15c>)
 8009ebc:	6013      	str	r3, [r2, #0]
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ec2:	4613      	mov	r3, r2
 8009ec4:	009b      	lsls	r3, r3, #2
 8009ec6:	4413      	add	r3, r2
 8009ec8:	009b      	lsls	r3, r3, #2
 8009eca:	4a1f      	ldr	r2, [pc, #124]	; (8009f48 <xTaskIncrementTick+0x160>)
 8009ecc:	441a      	add	r2, r3
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	3304      	adds	r3, #4
 8009ed2:	4619      	mov	r1, r3
 8009ed4:	4610      	mov	r0, r2
 8009ed6:	f7fe fdd1 	bl	8008a7c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ede:	4b1b      	ldr	r3, [pc, #108]	; (8009f4c <xTaskIncrementTick+0x164>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ee4:	429a      	cmp	r2, r3
 8009ee6:	d3b9      	bcc.n	8009e5c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009ee8:	2301      	movs	r3, #1
 8009eea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009eec:	e7b6      	b.n	8009e5c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009eee:	4b17      	ldr	r3, [pc, #92]	; (8009f4c <xTaskIncrementTick+0x164>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ef4:	4914      	ldr	r1, [pc, #80]	; (8009f48 <xTaskIncrementTick+0x160>)
 8009ef6:	4613      	mov	r3, r2
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	4413      	add	r3, r2
 8009efc:	009b      	lsls	r3, r3, #2
 8009efe:	440b      	add	r3, r1
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	2b01      	cmp	r3, #1
 8009f04:	d901      	bls.n	8009f0a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8009f06:	2301      	movs	r3, #1
 8009f08:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009f0a:	4b11      	ldr	r3, [pc, #68]	; (8009f50 <xTaskIncrementTick+0x168>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d007      	beq.n	8009f22 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8009f12:	2301      	movs	r3, #1
 8009f14:	617b      	str	r3, [r7, #20]
 8009f16:	e004      	b.n	8009f22 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009f18:	4b0e      	ldr	r3, [pc, #56]	; (8009f54 <xTaskIncrementTick+0x16c>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	3301      	adds	r3, #1
 8009f1e:	4a0d      	ldr	r2, [pc, #52]	; (8009f54 <xTaskIncrementTick+0x16c>)
 8009f20:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009f22:	697b      	ldr	r3, [r7, #20]
}
 8009f24:	4618      	mov	r0, r3
 8009f26:	3718      	adds	r7, #24
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	bd80      	pop	{r7, pc}
 8009f2c:	20000d7c 	.word	0x20000d7c
 8009f30:	20000d58 	.word	0x20000d58
 8009f34:	20000d0c 	.word	0x20000d0c
 8009f38:	20000d10 	.word	0x20000d10
 8009f3c:	20000d6c 	.word	0x20000d6c
 8009f40:	20000d74 	.word	0x20000d74
 8009f44:	20000d5c 	.word	0x20000d5c
 8009f48:	20000c58 	.word	0x20000c58
 8009f4c:	20000c54 	.word	0x20000c54
 8009f50:	20000d68 	.word	0x20000d68
 8009f54:	20000d64 	.word	0x20000d64

08009f58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b087      	sub	sp, #28
 8009f5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009f5e:	4b27      	ldr	r3, [pc, #156]	; (8009ffc <vTaskSwitchContext+0xa4>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d003      	beq.n	8009f6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009f66:	4b26      	ldr	r3, [pc, #152]	; (800a000 <vTaskSwitchContext+0xa8>)
 8009f68:	2201      	movs	r2, #1
 8009f6a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009f6c:	e03f      	b.n	8009fee <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8009f6e:	4b24      	ldr	r3, [pc, #144]	; (800a000 <vTaskSwitchContext+0xa8>)
 8009f70:	2200      	movs	r2, #0
 8009f72:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f74:	4b23      	ldr	r3, [pc, #140]	; (800a004 <vTaskSwitchContext+0xac>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	fab3 f383 	clz	r3, r3
 8009f80:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009f82:	7afb      	ldrb	r3, [r7, #11]
 8009f84:	f1c3 031f 	rsb	r3, r3, #31
 8009f88:	617b      	str	r3, [r7, #20]
 8009f8a:	491f      	ldr	r1, [pc, #124]	; (800a008 <vTaskSwitchContext+0xb0>)
 8009f8c:	697a      	ldr	r2, [r7, #20]
 8009f8e:	4613      	mov	r3, r2
 8009f90:	009b      	lsls	r3, r3, #2
 8009f92:	4413      	add	r3, r2
 8009f94:	009b      	lsls	r3, r3, #2
 8009f96:	440b      	add	r3, r1
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d10a      	bne.n	8009fb4 <vTaskSwitchContext+0x5c>
	__asm volatile
 8009f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fa2:	f383 8811 	msr	BASEPRI, r3
 8009fa6:	f3bf 8f6f 	isb	sy
 8009faa:	f3bf 8f4f 	dsb	sy
 8009fae:	607b      	str	r3, [r7, #4]
}
 8009fb0:	bf00      	nop
 8009fb2:	e7fe      	b.n	8009fb2 <vTaskSwitchContext+0x5a>
 8009fb4:	697a      	ldr	r2, [r7, #20]
 8009fb6:	4613      	mov	r3, r2
 8009fb8:	009b      	lsls	r3, r3, #2
 8009fba:	4413      	add	r3, r2
 8009fbc:	009b      	lsls	r3, r3, #2
 8009fbe:	4a12      	ldr	r2, [pc, #72]	; (800a008 <vTaskSwitchContext+0xb0>)
 8009fc0:	4413      	add	r3, r2
 8009fc2:	613b      	str	r3, [r7, #16]
 8009fc4:	693b      	ldr	r3, [r7, #16]
 8009fc6:	685b      	ldr	r3, [r3, #4]
 8009fc8:	685a      	ldr	r2, [r3, #4]
 8009fca:	693b      	ldr	r3, [r7, #16]
 8009fcc:	605a      	str	r2, [r3, #4]
 8009fce:	693b      	ldr	r3, [r7, #16]
 8009fd0:	685a      	ldr	r2, [r3, #4]
 8009fd2:	693b      	ldr	r3, [r7, #16]
 8009fd4:	3308      	adds	r3, #8
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d104      	bne.n	8009fe4 <vTaskSwitchContext+0x8c>
 8009fda:	693b      	ldr	r3, [r7, #16]
 8009fdc:	685b      	ldr	r3, [r3, #4]
 8009fde:	685a      	ldr	r2, [r3, #4]
 8009fe0:	693b      	ldr	r3, [r7, #16]
 8009fe2:	605a      	str	r2, [r3, #4]
 8009fe4:	693b      	ldr	r3, [r7, #16]
 8009fe6:	685b      	ldr	r3, [r3, #4]
 8009fe8:	68db      	ldr	r3, [r3, #12]
 8009fea:	4a08      	ldr	r2, [pc, #32]	; (800a00c <vTaskSwitchContext+0xb4>)
 8009fec:	6013      	str	r3, [r2, #0]
}
 8009fee:	bf00      	nop
 8009ff0:	371c      	adds	r7, #28
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff8:	4770      	bx	lr
 8009ffa:	bf00      	nop
 8009ffc:	20000d7c 	.word	0x20000d7c
 800a000:	20000d68 	.word	0x20000d68
 800a004:	20000d5c 	.word	0x20000d5c
 800a008:	20000c58 	.word	0x20000c58
 800a00c:	20000c54 	.word	0x20000c54

0800a010 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b084      	sub	sp, #16
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
 800a018:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d10a      	bne.n	800a036 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a020:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a024:	f383 8811 	msr	BASEPRI, r3
 800a028:	f3bf 8f6f 	isb	sy
 800a02c:	f3bf 8f4f 	dsb	sy
 800a030:	60fb      	str	r3, [r7, #12]
}
 800a032:	bf00      	nop
 800a034:	e7fe      	b.n	800a034 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a036:	4b07      	ldr	r3, [pc, #28]	; (800a054 <vTaskPlaceOnEventList+0x44>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	3318      	adds	r3, #24
 800a03c:	4619      	mov	r1, r3
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f7fe fd40 	bl	8008ac4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a044:	2101      	movs	r1, #1
 800a046:	6838      	ldr	r0, [r7, #0]
 800a048:	f000 fbaa 	bl	800a7a0 <prvAddCurrentTaskToDelayedList>
}
 800a04c:	bf00      	nop
 800a04e:	3710      	adds	r7, #16
 800a050:	46bd      	mov	sp, r7
 800a052:	bd80      	pop	{r7, pc}
 800a054:	20000c54 	.word	0x20000c54

0800a058 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b086      	sub	sp, #24
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	60f8      	str	r0, [r7, #12]
 800a060:	60b9      	str	r1, [r7, #8]
 800a062:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d10a      	bne.n	800a080 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a06a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a06e:	f383 8811 	msr	BASEPRI, r3
 800a072:	f3bf 8f6f 	isb	sy
 800a076:	f3bf 8f4f 	dsb	sy
 800a07a:	617b      	str	r3, [r7, #20]
}
 800a07c:	bf00      	nop
 800a07e:	e7fe      	b.n	800a07e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a080:	4b0a      	ldr	r3, [pc, #40]	; (800a0ac <vTaskPlaceOnEventListRestricted+0x54>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	3318      	adds	r3, #24
 800a086:	4619      	mov	r1, r3
 800a088:	68f8      	ldr	r0, [r7, #12]
 800a08a:	f7fe fcf7 	bl	8008a7c <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d002      	beq.n	800a09a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a094:	f04f 33ff 	mov.w	r3, #4294967295
 800a098:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a09a:	6879      	ldr	r1, [r7, #4]
 800a09c:	68b8      	ldr	r0, [r7, #8]
 800a09e:	f000 fb7f 	bl	800a7a0 <prvAddCurrentTaskToDelayedList>
	}
 800a0a2:	bf00      	nop
 800a0a4:	3718      	adds	r7, #24
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}
 800a0aa:	bf00      	nop
 800a0ac:	20000c54 	.word	0x20000c54

0800a0b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b086      	sub	sp, #24
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	68db      	ldr	r3, [r3, #12]
 800a0bc:	68db      	ldr	r3, [r3, #12]
 800a0be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d10a      	bne.n	800a0dc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a0c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ca:	f383 8811 	msr	BASEPRI, r3
 800a0ce:	f3bf 8f6f 	isb	sy
 800a0d2:	f3bf 8f4f 	dsb	sy
 800a0d6:	60fb      	str	r3, [r7, #12]
}
 800a0d8:	bf00      	nop
 800a0da:	e7fe      	b.n	800a0da <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a0dc:	693b      	ldr	r3, [r7, #16]
 800a0de:	3318      	adds	r3, #24
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	f7fe fd28 	bl	8008b36 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0e6:	4b1d      	ldr	r3, [pc, #116]	; (800a15c <xTaskRemoveFromEventList+0xac>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d11c      	bne.n	800a128 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a0ee:	693b      	ldr	r3, [r7, #16]
 800a0f0:	3304      	adds	r3, #4
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f7fe fd1f 	bl	8008b36 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0fc:	2201      	movs	r2, #1
 800a0fe:	409a      	lsls	r2, r3
 800a100:	4b17      	ldr	r3, [pc, #92]	; (800a160 <xTaskRemoveFromEventList+0xb0>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4313      	orrs	r3, r2
 800a106:	4a16      	ldr	r2, [pc, #88]	; (800a160 <xTaskRemoveFromEventList+0xb0>)
 800a108:	6013      	str	r3, [r2, #0]
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a10e:	4613      	mov	r3, r2
 800a110:	009b      	lsls	r3, r3, #2
 800a112:	4413      	add	r3, r2
 800a114:	009b      	lsls	r3, r3, #2
 800a116:	4a13      	ldr	r2, [pc, #76]	; (800a164 <xTaskRemoveFromEventList+0xb4>)
 800a118:	441a      	add	r2, r3
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	3304      	adds	r3, #4
 800a11e:	4619      	mov	r1, r3
 800a120:	4610      	mov	r0, r2
 800a122:	f7fe fcab 	bl	8008a7c <vListInsertEnd>
 800a126:	e005      	b.n	800a134 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	3318      	adds	r3, #24
 800a12c:	4619      	mov	r1, r3
 800a12e:	480e      	ldr	r0, [pc, #56]	; (800a168 <xTaskRemoveFromEventList+0xb8>)
 800a130:	f7fe fca4 	bl	8008a7c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a138:	4b0c      	ldr	r3, [pc, #48]	; (800a16c <xTaskRemoveFromEventList+0xbc>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a13e:	429a      	cmp	r2, r3
 800a140:	d905      	bls.n	800a14e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a142:	2301      	movs	r3, #1
 800a144:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a146:	4b0a      	ldr	r3, [pc, #40]	; (800a170 <xTaskRemoveFromEventList+0xc0>)
 800a148:	2201      	movs	r2, #1
 800a14a:	601a      	str	r2, [r3, #0]
 800a14c:	e001      	b.n	800a152 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800a14e:	2300      	movs	r3, #0
 800a150:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a152:	697b      	ldr	r3, [r7, #20]
}
 800a154:	4618      	mov	r0, r3
 800a156:	3718      	adds	r7, #24
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}
 800a15c:	20000d7c 	.word	0x20000d7c
 800a160:	20000d5c 	.word	0x20000d5c
 800a164:	20000c58 	.word	0x20000c58
 800a168:	20000d14 	.word	0x20000d14
 800a16c:	20000c54 	.word	0x20000c54
 800a170:	20000d68 	.word	0x20000d68

0800a174 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a174:	b480      	push	{r7}
 800a176:	b083      	sub	sp, #12
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a17c:	4b06      	ldr	r3, [pc, #24]	; (800a198 <vTaskInternalSetTimeOutState+0x24>)
 800a17e:	681a      	ldr	r2, [r3, #0]
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a184:	4b05      	ldr	r3, [pc, #20]	; (800a19c <vTaskInternalSetTimeOutState+0x28>)
 800a186:	681a      	ldr	r2, [r3, #0]
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	605a      	str	r2, [r3, #4]
}
 800a18c:	bf00      	nop
 800a18e:	370c      	adds	r7, #12
 800a190:	46bd      	mov	sp, r7
 800a192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a196:	4770      	bx	lr
 800a198:	20000d6c 	.word	0x20000d6c
 800a19c:	20000d58 	.word	0x20000d58

0800a1a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b088      	sub	sp, #32
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d10a      	bne.n	800a1c6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1b4:	f383 8811 	msr	BASEPRI, r3
 800a1b8:	f3bf 8f6f 	isb	sy
 800a1bc:	f3bf 8f4f 	dsb	sy
 800a1c0:	613b      	str	r3, [r7, #16]
}
 800a1c2:	bf00      	nop
 800a1c4:	e7fe      	b.n	800a1c4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d10a      	bne.n	800a1e2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a1cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1d0:	f383 8811 	msr	BASEPRI, r3
 800a1d4:	f3bf 8f6f 	isb	sy
 800a1d8:	f3bf 8f4f 	dsb	sy
 800a1dc:	60fb      	str	r3, [r7, #12]
}
 800a1de:	bf00      	nop
 800a1e0:	e7fe      	b.n	800a1e0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a1e2:	f000 ff9f 	bl	800b124 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a1e6:	4b1d      	ldr	r3, [pc, #116]	; (800a25c <xTaskCheckForTimeOut+0xbc>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	685b      	ldr	r3, [r3, #4]
 800a1f0:	69ba      	ldr	r2, [r7, #24]
 800a1f2:	1ad3      	subs	r3, r2, r3
 800a1f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1fe:	d102      	bne.n	800a206 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a200:	2300      	movs	r3, #0
 800a202:	61fb      	str	r3, [r7, #28]
 800a204:	e023      	b.n	800a24e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681a      	ldr	r2, [r3, #0]
 800a20a:	4b15      	ldr	r3, [pc, #84]	; (800a260 <xTaskCheckForTimeOut+0xc0>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	429a      	cmp	r2, r3
 800a210:	d007      	beq.n	800a222 <xTaskCheckForTimeOut+0x82>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	685b      	ldr	r3, [r3, #4]
 800a216:	69ba      	ldr	r2, [r7, #24]
 800a218:	429a      	cmp	r2, r3
 800a21a:	d302      	bcc.n	800a222 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a21c:	2301      	movs	r3, #1
 800a21e:	61fb      	str	r3, [r7, #28]
 800a220:	e015      	b.n	800a24e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	697a      	ldr	r2, [r7, #20]
 800a228:	429a      	cmp	r2, r3
 800a22a:	d20b      	bcs.n	800a244 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	681a      	ldr	r2, [r3, #0]
 800a230:	697b      	ldr	r3, [r7, #20]
 800a232:	1ad2      	subs	r2, r2, r3
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f7ff ff9b 	bl	800a174 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a23e:	2300      	movs	r3, #0
 800a240:	61fb      	str	r3, [r7, #28]
 800a242:	e004      	b.n	800a24e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	2200      	movs	r2, #0
 800a248:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a24a:	2301      	movs	r3, #1
 800a24c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a24e:	f000 ff99 	bl	800b184 <vPortExitCritical>

	return xReturn;
 800a252:	69fb      	ldr	r3, [r7, #28]
}
 800a254:	4618      	mov	r0, r3
 800a256:	3720      	adds	r7, #32
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}
 800a25c:	20000d58 	.word	0x20000d58
 800a260:	20000d6c 	.word	0x20000d6c

0800a264 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a264:	b480      	push	{r7}
 800a266:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a268:	4b03      	ldr	r3, [pc, #12]	; (800a278 <vTaskMissedYield+0x14>)
 800a26a:	2201      	movs	r2, #1
 800a26c:	601a      	str	r2, [r3, #0]
}
 800a26e:	bf00      	nop
 800a270:	46bd      	mov	sp, r7
 800a272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a276:	4770      	bx	lr
 800a278:	20000d68 	.word	0x20000d68

0800a27c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b082      	sub	sp, #8
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a284:	f000 f852 	bl	800a32c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a288:	4b06      	ldr	r3, [pc, #24]	; (800a2a4 <prvIdleTask+0x28>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	2b01      	cmp	r3, #1
 800a28e:	d9f9      	bls.n	800a284 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a290:	4b05      	ldr	r3, [pc, #20]	; (800a2a8 <prvIdleTask+0x2c>)
 800a292:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a296:	601a      	str	r2, [r3, #0]
 800a298:	f3bf 8f4f 	dsb	sy
 800a29c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a2a0:	e7f0      	b.n	800a284 <prvIdleTask+0x8>
 800a2a2:	bf00      	nop
 800a2a4:	20000c58 	.word	0x20000c58
 800a2a8:	e000ed04 	.word	0xe000ed04

0800a2ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b082      	sub	sp, #8
 800a2b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	607b      	str	r3, [r7, #4]
 800a2b6:	e00c      	b.n	800a2d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a2b8:	687a      	ldr	r2, [r7, #4]
 800a2ba:	4613      	mov	r3, r2
 800a2bc:	009b      	lsls	r3, r3, #2
 800a2be:	4413      	add	r3, r2
 800a2c0:	009b      	lsls	r3, r3, #2
 800a2c2:	4a12      	ldr	r2, [pc, #72]	; (800a30c <prvInitialiseTaskLists+0x60>)
 800a2c4:	4413      	add	r3, r2
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f7fe fbab 	bl	8008a22 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	3301      	adds	r3, #1
 800a2d0:	607b      	str	r3, [r7, #4]
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2b06      	cmp	r3, #6
 800a2d6:	d9ef      	bls.n	800a2b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a2d8:	480d      	ldr	r0, [pc, #52]	; (800a310 <prvInitialiseTaskLists+0x64>)
 800a2da:	f7fe fba2 	bl	8008a22 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a2de:	480d      	ldr	r0, [pc, #52]	; (800a314 <prvInitialiseTaskLists+0x68>)
 800a2e0:	f7fe fb9f 	bl	8008a22 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a2e4:	480c      	ldr	r0, [pc, #48]	; (800a318 <prvInitialiseTaskLists+0x6c>)
 800a2e6:	f7fe fb9c 	bl	8008a22 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a2ea:	480c      	ldr	r0, [pc, #48]	; (800a31c <prvInitialiseTaskLists+0x70>)
 800a2ec:	f7fe fb99 	bl	8008a22 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a2f0:	480b      	ldr	r0, [pc, #44]	; (800a320 <prvInitialiseTaskLists+0x74>)
 800a2f2:	f7fe fb96 	bl	8008a22 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a2f6:	4b0b      	ldr	r3, [pc, #44]	; (800a324 <prvInitialiseTaskLists+0x78>)
 800a2f8:	4a05      	ldr	r2, [pc, #20]	; (800a310 <prvInitialiseTaskLists+0x64>)
 800a2fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a2fc:	4b0a      	ldr	r3, [pc, #40]	; (800a328 <prvInitialiseTaskLists+0x7c>)
 800a2fe:	4a05      	ldr	r2, [pc, #20]	; (800a314 <prvInitialiseTaskLists+0x68>)
 800a300:	601a      	str	r2, [r3, #0]
}
 800a302:	bf00      	nop
 800a304:	3708      	adds	r7, #8
 800a306:	46bd      	mov	sp, r7
 800a308:	bd80      	pop	{r7, pc}
 800a30a:	bf00      	nop
 800a30c:	20000c58 	.word	0x20000c58
 800a310:	20000ce4 	.word	0x20000ce4
 800a314:	20000cf8 	.word	0x20000cf8
 800a318:	20000d14 	.word	0x20000d14
 800a31c:	20000d28 	.word	0x20000d28
 800a320:	20000d40 	.word	0x20000d40
 800a324:	20000d0c 	.word	0x20000d0c
 800a328:	20000d10 	.word	0x20000d10

0800a32c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b082      	sub	sp, #8
 800a330:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a332:	e019      	b.n	800a368 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a334:	f000 fef6 	bl	800b124 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a338:	4b10      	ldr	r3, [pc, #64]	; (800a37c <prvCheckTasksWaitingTermination+0x50>)
 800a33a:	68db      	ldr	r3, [r3, #12]
 800a33c:	68db      	ldr	r3, [r3, #12]
 800a33e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	3304      	adds	r3, #4
 800a344:	4618      	mov	r0, r3
 800a346:	f7fe fbf6 	bl	8008b36 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a34a:	4b0d      	ldr	r3, [pc, #52]	; (800a380 <prvCheckTasksWaitingTermination+0x54>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	3b01      	subs	r3, #1
 800a350:	4a0b      	ldr	r2, [pc, #44]	; (800a380 <prvCheckTasksWaitingTermination+0x54>)
 800a352:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a354:	4b0b      	ldr	r3, [pc, #44]	; (800a384 <prvCheckTasksWaitingTermination+0x58>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	3b01      	subs	r3, #1
 800a35a:	4a0a      	ldr	r2, [pc, #40]	; (800a384 <prvCheckTasksWaitingTermination+0x58>)
 800a35c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a35e:	f000 ff11 	bl	800b184 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f000 f810 	bl	800a388 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a368:	4b06      	ldr	r3, [pc, #24]	; (800a384 <prvCheckTasksWaitingTermination+0x58>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d1e1      	bne.n	800a334 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a370:	bf00      	nop
 800a372:	bf00      	nop
 800a374:	3708      	adds	r7, #8
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}
 800a37a:	bf00      	nop
 800a37c:	20000d28 	.word	0x20000d28
 800a380:	20000d54 	.word	0x20000d54
 800a384:	20000d3c 	.word	0x20000d3c

0800a388 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b084      	sub	sp, #16
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a396:	2b00      	cmp	r3, #0
 800a398:	d108      	bne.n	800a3ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f001 f8ae 	bl	800b500 <vPortFree>
				vPortFree( pxTCB );
 800a3a4:	6878      	ldr	r0, [r7, #4]
 800a3a6:	f001 f8ab 	bl	800b500 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a3aa:	e018      	b.n	800a3de <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a3b2:	2b01      	cmp	r3, #1
 800a3b4:	d103      	bne.n	800a3be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f001 f8a2 	bl	800b500 <vPortFree>
	}
 800a3bc:	e00f      	b.n	800a3de <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a3c4:	2b02      	cmp	r3, #2
 800a3c6:	d00a      	beq.n	800a3de <prvDeleteTCB+0x56>
	__asm volatile
 800a3c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3cc:	f383 8811 	msr	BASEPRI, r3
 800a3d0:	f3bf 8f6f 	isb	sy
 800a3d4:	f3bf 8f4f 	dsb	sy
 800a3d8:	60fb      	str	r3, [r7, #12]
}
 800a3da:	bf00      	nop
 800a3dc:	e7fe      	b.n	800a3dc <prvDeleteTCB+0x54>
	}
 800a3de:	bf00      	nop
 800a3e0:	3710      	adds	r7, #16
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	bd80      	pop	{r7, pc}
	...

0800a3e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b083      	sub	sp, #12
 800a3ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a3ee:	4b0c      	ldr	r3, [pc, #48]	; (800a420 <prvResetNextTaskUnblockTime+0x38>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d104      	bne.n	800a402 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a3f8:	4b0a      	ldr	r3, [pc, #40]	; (800a424 <prvResetNextTaskUnblockTime+0x3c>)
 800a3fa:	f04f 32ff 	mov.w	r2, #4294967295
 800a3fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a400:	e008      	b.n	800a414 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a402:	4b07      	ldr	r3, [pc, #28]	; (800a420 <prvResetNextTaskUnblockTime+0x38>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	68db      	ldr	r3, [r3, #12]
 800a408:	68db      	ldr	r3, [r3, #12]
 800a40a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	685b      	ldr	r3, [r3, #4]
 800a410:	4a04      	ldr	r2, [pc, #16]	; (800a424 <prvResetNextTaskUnblockTime+0x3c>)
 800a412:	6013      	str	r3, [r2, #0]
}
 800a414:	bf00      	nop
 800a416:	370c      	adds	r7, #12
 800a418:	46bd      	mov	sp, r7
 800a41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41e:	4770      	bx	lr
 800a420:	20000d0c 	.word	0x20000d0c
 800a424:	20000d74 	.word	0x20000d74

0800a428 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a428:	b480      	push	{r7}
 800a42a:	b083      	sub	sp, #12
 800a42c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a42e:	4b0b      	ldr	r3, [pc, #44]	; (800a45c <xTaskGetSchedulerState+0x34>)
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d102      	bne.n	800a43c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a436:	2301      	movs	r3, #1
 800a438:	607b      	str	r3, [r7, #4]
 800a43a:	e008      	b.n	800a44e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a43c:	4b08      	ldr	r3, [pc, #32]	; (800a460 <xTaskGetSchedulerState+0x38>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d102      	bne.n	800a44a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a444:	2302      	movs	r3, #2
 800a446:	607b      	str	r3, [r7, #4]
 800a448:	e001      	b.n	800a44e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a44a:	2300      	movs	r3, #0
 800a44c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a44e:	687b      	ldr	r3, [r7, #4]
	}
 800a450:	4618      	mov	r0, r3
 800a452:	370c      	adds	r7, #12
 800a454:	46bd      	mov	sp, r7
 800a456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45a:	4770      	bx	lr
 800a45c:	20000d60 	.word	0x20000d60
 800a460:	20000d7c 	.word	0x20000d7c

0800a464 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a464:	b580      	push	{r7, lr}
 800a466:	b084      	sub	sp, #16
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a470:	2300      	movs	r3, #0
 800a472:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d05e      	beq.n	800a538 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a47e:	4b31      	ldr	r3, [pc, #196]	; (800a544 <xTaskPriorityInherit+0xe0>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a484:	429a      	cmp	r2, r3
 800a486:	d24e      	bcs.n	800a526 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	699b      	ldr	r3, [r3, #24]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	db06      	blt.n	800a49e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a490:	4b2c      	ldr	r3, [pc, #176]	; (800a544 <xTaskPriorityInherit+0xe0>)
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a496:	f1c3 0207 	rsb	r2, r3, #7
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	6959      	ldr	r1, [r3, #20]
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4a6:	4613      	mov	r3, r2
 800a4a8:	009b      	lsls	r3, r3, #2
 800a4aa:	4413      	add	r3, r2
 800a4ac:	009b      	lsls	r3, r3, #2
 800a4ae:	4a26      	ldr	r2, [pc, #152]	; (800a548 <xTaskPriorityInherit+0xe4>)
 800a4b0:	4413      	add	r3, r2
 800a4b2:	4299      	cmp	r1, r3
 800a4b4:	d12f      	bne.n	800a516 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	3304      	adds	r3, #4
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	f7fe fb3b 	bl	8008b36 <uxListRemove>
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d10a      	bne.n	800a4dc <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	fa02 f303 	lsl.w	r3, r2, r3
 800a4d0:	43da      	mvns	r2, r3
 800a4d2:	4b1e      	ldr	r3, [pc, #120]	; (800a54c <xTaskPriorityInherit+0xe8>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4013      	ands	r3, r2
 800a4d8:	4a1c      	ldr	r2, [pc, #112]	; (800a54c <xTaskPriorityInherit+0xe8>)
 800a4da:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a4dc:	4b19      	ldr	r3, [pc, #100]	; (800a544 <xTaskPriorityInherit+0xe0>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a4e6:	68bb      	ldr	r3, [r7, #8]
 800a4e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4ea:	2201      	movs	r2, #1
 800a4ec:	409a      	lsls	r2, r3
 800a4ee:	4b17      	ldr	r3, [pc, #92]	; (800a54c <xTaskPriorityInherit+0xe8>)
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	4313      	orrs	r3, r2
 800a4f4:	4a15      	ldr	r2, [pc, #84]	; (800a54c <xTaskPriorityInherit+0xe8>)
 800a4f6:	6013      	str	r3, [r2, #0]
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4fc:	4613      	mov	r3, r2
 800a4fe:	009b      	lsls	r3, r3, #2
 800a500:	4413      	add	r3, r2
 800a502:	009b      	lsls	r3, r3, #2
 800a504:	4a10      	ldr	r2, [pc, #64]	; (800a548 <xTaskPriorityInherit+0xe4>)
 800a506:	441a      	add	r2, r3
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	3304      	adds	r3, #4
 800a50c:	4619      	mov	r1, r3
 800a50e:	4610      	mov	r0, r2
 800a510:	f7fe fab4 	bl	8008a7c <vListInsertEnd>
 800a514:	e004      	b.n	800a520 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a516:	4b0b      	ldr	r3, [pc, #44]	; (800a544 <xTaskPriorityInherit+0xe0>)
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a51c:	68bb      	ldr	r3, [r7, #8]
 800a51e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a520:	2301      	movs	r3, #1
 800a522:	60fb      	str	r3, [r7, #12]
 800a524:	e008      	b.n	800a538 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a526:	68bb      	ldr	r3, [r7, #8]
 800a528:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a52a:	4b06      	ldr	r3, [pc, #24]	; (800a544 <xTaskPriorityInherit+0xe0>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a530:	429a      	cmp	r2, r3
 800a532:	d201      	bcs.n	800a538 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a534:	2301      	movs	r3, #1
 800a536:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a538:	68fb      	ldr	r3, [r7, #12]
	}
 800a53a:	4618      	mov	r0, r3
 800a53c:	3710      	adds	r7, #16
 800a53e:	46bd      	mov	sp, r7
 800a540:	bd80      	pop	{r7, pc}
 800a542:	bf00      	nop
 800a544:	20000c54 	.word	0x20000c54
 800a548:	20000c58 	.word	0x20000c58
 800a54c:	20000d5c 	.word	0x20000d5c

0800a550 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a550:	b580      	push	{r7, lr}
 800a552:	b086      	sub	sp, #24
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a55c:	2300      	movs	r3, #0
 800a55e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d06e      	beq.n	800a644 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a566:	4b3a      	ldr	r3, [pc, #232]	; (800a650 <xTaskPriorityDisinherit+0x100>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	693a      	ldr	r2, [r7, #16]
 800a56c:	429a      	cmp	r2, r3
 800a56e:	d00a      	beq.n	800a586 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a570:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a574:	f383 8811 	msr	BASEPRI, r3
 800a578:	f3bf 8f6f 	isb	sy
 800a57c:	f3bf 8f4f 	dsb	sy
 800a580:	60fb      	str	r3, [r7, #12]
}
 800a582:	bf00      	nop
 800a584:	e7fe      	b.n	800a584 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d10a      	bne.n	800a5a4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a58e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a592:	f383 8811 	msr	BASEPRI, r3
 800a596:	f3bf 8f6f 	isb	sy
 800a59a:	f3bf 8f4f 	dsb	sy
 800a59e:	60bb      	str	r3, [r7, #8]
}
 800a5a0:	bf00      	nop
 800a5a2:	e7fe      	b.n	800a5a2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a5a8:	1e5a      	subs	r2, r3, #1
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5b2:	693b      	ldr	r3, [r7, #16]
 800a5b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5b6:	429a      	cmp	r2, r3
 800a5b8:	d044      	beq.n	800a644 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d140      	bne.n	800a644 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a5c2:	693b      	ldr	r3, [r7, #16]
 800a5c4:	3304      	adds	r3, #4
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f7fe fab5 	bl	8008b36 <uxListRemove>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d115      	bne.n	800a5fe <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5d6:	491f      	ldr	r1, [pc, #124]	; (800a654 <xTaskPriorityDisinherit+0x104>)
 800a5d8:	4613      	mov	r3, r2
 800a5da:	009b      	lsls	r3, r3, #2
 800a5dc:	4413      	add	r3, r2
 800a5de:	009b      	lsls	r3, r3, #2
 800a5e0:	440b      	add	r3, r1
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d10a      	bne.n	800a5fe <xTaskPriorityDisinherit+0xae>
 800a5e8:	693b      	ldr	r3, [r7, #16]
 800a5ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	fa02 f303 	lsl.w	r3, r2, r3
 800a5f2:	43da      	mvns	r2, r3
 800a5f4:	4b18      	ldr	r3, [pc, #96]	; (800a658 <xTaskPriorityDisinherit+0x108>)
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	4013      	ands	r3, r2
 800a5fa:	4a17      	ldr	r2, [pc, #92]	; (800a658 <xTaskPriorityDisinherit+0x108>)
 800a5fc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a5fe:	693b      	ldr	r3, [r7, #16]
 800a600:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a602:	693b      	ldr	r3, [r7, #16]
 800a604:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a606:	693b      	ldr	r3, [r7, #16]
 800a608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a60a:	f1c3 0207 	rsb	r2, r3, #7
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a616:	2201      	movs	r2, #1
 800a618:	409a      	lsls	r2, r3
 800a61a:	4b0f      	ldr	r3, [pc, #60]	; (800a658 <xTaskPriorityDisinherit+0x108>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	4313      	orrs	r3, r2
 800a620:	4a0d      	ldr	r2, [pc, #52]	; (800a658 <xTaskPriorityDisinherit+0x108>)
 800a622:	6013      	str	r3, [r2, #0]
 800a624:	693b      	ldr	r3, [r7, #16]
 800a626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a628:	4613      	mov	r3, r2
 800a62a:	009b      	lsls	r3, r3, #2
 800a62c:	4413      	add	r3, r2
 800a62e:	009b      	lsls	r3, r3, #2
 800a630:	4a08      	ldr	r2, [pc, #32]	; (800a654 <xTaskPriorityDisinherit+0x104>)
 800a632:	441a      	add	r2, r3
 800a634:	693b      	ldr	r3, [r7, #16]
 800a636:	3304      	adds	r3, #4
 800a638:	4619      	mov	r1, r3
 800a63a:	4610      	mov	r0, r2
 800a63c:	f7fe fa1e 	bl	8008a7c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a640:	2301      	movs	r3, #1
 800a642:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a644:	697b      	ldr	r3, [r7, #20]
	}
 800a646:	4618      	mov	r0, r3
 800a648:	3718      	adds	r7, #24
 800a64a:	46bd      	mov	sp, r7
 800a64c:	bd80      	pop	{r7, pc}
 800a64e:	bf00      	nop
 800a650:	20000c54 	.word	0x20000c54
 800a654:	20000c58 	.word	0x20000c58
 800a658:	20000d5c 	.word	0x20000d5c

0800a65c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b088      	sub	sp, #32
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
 800a664:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a66a:	2301      	movs	r3, #1
 800a66c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d077      	beq.n	800a764 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a674:	69bb      	ldr	r3, [r7, #24]
 800a676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d10a      	bne.n	800a692 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800a67c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a680:	f383 8811 	msr	BASEPRI, r3
 800a684:	f3bf 8f6f 	isb	sy
 800a688:	f3bf 8f4f 	dsb	sy
 800a68c:	60fb      	str	r3, [r7, #12]
}
 800a68e:	bf00      	nop
 800a690:	e7fe      	b.n	800a690 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a692:	69bb      	ldr	r3, [r7, #24]
 800a694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a696:	683a      	ldr	r2, [r7, #0]
 800a698:	429a      	cmp	r2, r3
 800a69a:	d902      	bls.n	800a6a2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	61fb      	str	r3, [r7, #28]
 800a6a0:	e002      	b.n	800a6a8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a6a2:	69bb      	ldr	r3, [r7, #24]
 800a6a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6a6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a6a8:	69bb      	ldr	r3, [r7, #24]
 800a6aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6ac:	69fa      	ldr	r2, [r7, #28]
 800a6ae:	429a      	cmp	r2, r3
 800a6b0:	d058      	beq.n	800a764 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a6b2:	69bb      	ldr	r3, [r7, #24]
 800a6b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a6b6:	697a      	ldr	r2, [r7, #20]
 800a6b8:	429a      	cmp	r2, r3
 800a6ba:	d153      	bne.n	800a764 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a6bc:	4b2b      	ldr	r3, [pc, #172]	; (800a76c <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	69ba      	ldr	r2, [r7, #24]
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	d10a      	bne.n	800a6dc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800a6c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ca:	f383 8811 	msr	BASEPRI, r3
 800a6ce:	f3bf 8f6f 	isb	sy
 800a6d2:	f3bf 8f4f 	dsb	sy
 800a6d6:	60bb      	str	r3, [r7, #8]
}
 800a6d8:	bf00      	nop
 800a6da:	e7fe      	b.n	800a6da <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a6dc:	69bb      	ldr	r3, [r7, #24]
 800a6de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6e0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a6e2:	69bb      	ldr	r3, [r7, #24]
 800a6e4:	69fa      	ldr	r2, [r7, #28]
 800a6e6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a6e8:	69bb      	ldr	r3, [r7, #24]
 800a6ea:	699b      	ldr	r3, [r3, #24]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	db04      	blt.n	800a6fa <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6f0:	69fb      	ldr	r3, [r7, #28]
 800a6f2:	f1c3 0207 	rsb	r2, r3, #7
 800a6f6:	69bb      	ldr	r3, [r7, #24]
 800a6f8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a6fa:	69bb      	ldr	r3, [r7, #24]
 800a6fc:	6959      	ldr	r1, [r3, #20]
 800a6fe:	693a      	ldr	r2, [r7, #16]
 800a700:	4613      	mov	r3, r2
 800a702:	009b      	lsls	r3, r3, #2
 800a704:	4413      	add	r3, r2
 800a706:	009b      	lsls	r3, r3, #2
 800a708:	4a19      	ldr	r2, [pc, #100]	; (800a770 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a70a:	4413      	add	r3, r2
 800a70c:	4299      	cmp	r1, r3
 800a70e:	d129      	bne.n	800a764 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a710:	69bb      	ldr	r3, [r7, #24]
 800a712:	3304      	adds	r3, #4
 800a714:	4618      	mov	r0, r3
 800a716:	f7fe fa0e 	bl	8008b36 <uxListRemove>
 800a71a:	4603      	mov	r3, r0
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d10a      	bne.n	800a736 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a720:	69bb      	ldr	r3, [r7, #24]
 800a722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a724:	2201      	movs	r2, #1
 800a726:	fa02 f303 	lsl.w	r3, r2, r3
 800a72a:	43da      	mvns	r2, r3
 800a72c:	4b11      	ldr	r3, [pc, #68]	; (800a774 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	4013      	ands	r3, r2
 800a732:	4a10      	ldr	r2, [pc, #64]	; (800a774 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a734:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a736:	69bb      	ldr	r3, [r7, #24]
 800a738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a73a:	2201      	movs	r2, #1
 800a73c:	409a      	lsls	r2, r3
 800a73e:	4b0d      	ldr	r3, [pc, #52]	; (800a774 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	4313      	orrs	r3, r2
 800a744:	4a0b      	ldr	r2, [pc, #44]	; (800a774 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a746:	6013      	str	r3, [r2, #0]
 800a748:	69bb      	ldr	r3, [r7, #24]
 800a74a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a74c:	4613      	mov	r3, r2
 800a74e:	009b      	lsls	r3, r3, #2
 800a750:	4413      	add	r3, r2
 800a752:	009b      	lsls	r3, r3, #2
 800a754:	4a06      	ldr	r2, [pc, #24]	; (800a770 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a756:	441a      	add	r2, r3
 800a758:	69bb      	ldr	r3, [r7, #24]
 800a75a:	3304      	adds	r3, #4
 800a75c:	4619      	mov	r1, r3
 800a75e:	4610      	mov	r0, r2
 800a760:	f7fe f98c 	bl	8008a7c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a764:	bf00      	nop
 800a766:	3720      	adds	r7, #32
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}
 800a76c:	20000c54 	.word	0x20000c54
 800a770:	20000c58 	.word	0x20000c58
 800a774:	20000d5c 	.word	0x20000d5c

0800a778 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a778:	b480      	push	{r7}
 800a77a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a77c:	4b07      	ldr	r3, [pc, #28]	; (800a79c <pvTaskIncrementMutexHeldCount+0x24>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d004      	beq.n	800a78e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a784:	4b05      	ldr	r3, [pc, #20]	; (800a79c <pvTaskIncrementMutexHeldCount+0x24>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a78a:	3201      	adds	r2, #1
 800a78c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800a78e:	4b03      	ldr	r3, [pc, #12]	; (800a79c <pvTaskIncrementMutexHeldCount+0x24>)
 800a790:	681b      	ldr	r3, [r3, #0]
	}
 800a792:	4618      	mov	r0, r3
 800a794:	46bd      	mov	sp, r7
 800a796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79a:	4770      	bx	lr
 800a79c:	20000c54 	.word	0x20000c54

0800a7a0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b084      	sub	sp, #16
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
 800a7a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a7aa:	4b29      	ldr	r3, [pc, #164]	; (800a850 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a7b0:	4b28      	ldr	r3, [pc, #160]	; (800a854 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	3304      	adds	r3, #4
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	f7fe f9bd 	bl	8008b36 <uxListRemove>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d10b      	bne.n	800a7da <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a7c2:	4b24      	ldr	r3, [pc, #144]	; (800a854 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7c8:	2201      	movs	r2, #1
 800a7ca:	fa02 f303 	lsl.w	r3, r2, r3
 800a7ce:	43da      	mvns	r2, r3
 800a7d0:	4b21      	ldr	r3, [pc, #132]	; (800a858 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	4013      	ands	r3, r2
 800a7d6:	4a20      	ldr	r2, [pc, #128]	; (800a858 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a7d8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7e0:	d10a      	bne.n	800a7f8 <prvAddCurrentTaskToDelayedList+0x58>
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d007      	beq.n	800a7f8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a7e8:	4b1a      	ldr	r3, [pc, #104]	; (800a854 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	3304      	adds	r3, #4
 800a7ee:	4619      	mov	r1, r3
 800a7f0:	481a      	ldr	r0, [pc, #104]	; (800a85c <prvAddCurrentTaskToDelayedList+0xbc>)
 800a7f2:	f7fe f943 	bl	8008a7c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a7f6:	e026      	b.n	800a846 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a7f8:	68fa      	ldr	r2, [r7, #12]
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	4413      	add	r3, r2
 800a7fe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a800:	4b14      	ldr	r3, [pc, #80]	; (800a854 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	68ba      	ldr	r2, [r7, #8]
 800a806:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a808:	68ba      	ldr	r2, [r7, #8]
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	429a      	cmp	r2, r3
 800a80e:	d209      	bcs.n	800a824 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a810:	4b13      	ldr	r3, [pc, #76]	; (800a860 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	4b0f      	ldr	r3, [pc, #60]	; (800a854 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	3304      	adds	r3, #4
 800a81a:	4619      	mov	r1, r3
 800a81c:	4610      	mov	r0, r2
 800a81e:	f7fe f951 	bl	8008ac4 <vListInsert>
}
 800a822:	e010      	b.n	800a846 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a824:	4b0f      	ldr	r3, [pc, #60]	; (800a864 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a826:	681a      	ldr	r2, [r3, #0]
 800a828:	4b0a      	ldr	r3, [pc, #40]	; (800a854 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	3304      	adds	r3, #4
 800a82e:	4619      	mov	r1, r3
 800a830:	4610      	mov	r0, r2
 800a832:	f7fe f947 	bl	8008ac4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a836:	4b0c      	ldr	r3, [pc, #48]	; (800a868 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	68ba      	ldr	r2, [r7, #8]
 800a83c:	429a      	cmp	r2, r3
 800a83e:	d202      	bcs.n	800a846 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a840:	4a09      	ldr	r2, [pc, #36]	; (800a868 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a842:	68bb      	ldr	r3, [r7, #8]
 800a844:	6013      	str	r3, [r2, #0]
}
 800a846:	bf00      	nop
 800a848:	3710      	adds	r7, #16
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}
 800a84e:	bf00      	nop
 800a850:	20000d58 	.word	0x20000d58
 800a854:	20000c54 	.word	0x20000c54
 800a858:	20000d5c 	.word	0x20000d5c
 800a85c:	20000d40 	.word	0x20000d40
 800a860:	20000d10 	.word	0x20000d10
 800a864:	20000d0c 	.word	0x20000d0c
 800a868:	20000d74 	.word	0x20000d74

0800a86c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b08a      	sub	sp, #40	; 0x28
 800a870:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a872:	2300      	movs	r3, #0
 800a874:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a876:	f000 faeb 	bl	800ae50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a87a:	4b1c      	ldr	r3, [pc, #112]	; (800a8ec <xTimerCreateTimerTask+0x80>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d021      	beq.n	800a8c6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a882:	2300      	movs	r3, #0
 800a884:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a886:	2300      	movs	r3, #0
 800a888:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a88a:	1d3a      	adds	r2, r7, #4
 800a88c:	f107 0108 	add.w	r1, r7, #8
 800a890:	f107 030c 	add.w	r3, r7, #12
 800a894:	4618      	mov	r0, r3
 800a896:	f7f7 fd4b 	bl	8002330 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a89a:	6879      	ldr	r1, [r7, #4]
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	68fa      	ldr	r2, [r7, #12]
 800a8a0:	9202      	str	r2, [sp, #8]
 800a8a2:	9301      	str	r3, [sp, #4]
 800a8a4:	2302      	movs	r3, #2
 800a8a6:	9300      	str	r3, [sp, #0]
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	460a      	mov	r2, r1
 800a8ac:	4910      	ldr	r1, [pc, #64]	; (800a8f0 <xTimerCreateTimerTask+0x84>)
 800a8ae:	4811      	ldr	r0, [pc, #68]	; (800a8f4 <xTimerCreateTimerTask+0x88>)
 800a8b0:	f7fe ffb2 	bl	8009818 <xTaskCreateStatic>
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	4a10      	ldr	r2, [pc, #64]	; (800a8f8 <xTimerCreateTimerTask+0x8c>)
 800a8b8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a8ba:	4b0f      	ldr	r3, [pc, #60]	; (800a8f8 <xTimerCreateTimerTask+0x8c>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d001      	beq.n	800a8c6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a8c6:	697b      	ldr	r3, [r7, #20]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d10a      	bne.n	800a8e2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800a8cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8d0:	f383 8811 	msr	BASEPRI, r3
 800a8d4:	f3bf 8f6f 	isb	sy
 800a8d8:	f3bf 8f4f 	dsb	sy
 800a8dc:	613b      	str	r3, [r7, #16]
}
 800a8de:	bf00      	nop
 800a8e0:	e7fe      	b.n	800a8e0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a8e2:	697b      	ldr	r3, [r7, #20]
}
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	3718      	adds	r7, #24
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}
 800a8ec:	20000db0 	.word	0x20000db0
 800a8f0:	0800e7a4 	.word	0x0800e7a4
 800a8f4:	0800aa31 	.word	0x0800aa31
 800a8f8:	20000db4 	.word	0x20000db4

0800a8fc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b08a      	sub	sp, #40	; 0x28
 800a900:	af00      	add	r7, sp, #0
 800a902:	60f8      	str	r0, [r7, #12]
 800a904:	60b9      	str	r1, [r7, #8]
 800a906:	607a      	str	r2, [r7, #4]
 800a908:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a90a:	2300      	movs	r3, #0
 800a90c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d10a      	bne.n	800a92a <xTimerGenericCommand+0x2e>
	__asm volatile
 800a914:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a918:	f383 8811 	msr	BASEPRI, r3
 800a91c:	f3bf 8f6f 	isb	sy
 800a920:	f3bf 8f4f 	dsb	sy
 800a924:	623b      	str	r3, [r7, #32]
}
 800a926:	bf00      	nop
 800a928:	e7fe      	b.n	800a928 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a92a:	4b1a      	ldr	r3, [pc, #104]	; (800a994 <xTimerGenericCommand+0x98>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d02a      	beq.n	800a988 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a93e:	68bb      	ldr	r3, [r7, #8]
 800a940:	2b05      	cmp	r3, #5
 800a942:	dc18      	bgt.n	800a976 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a944:	f7ff fd70 	bl	800a428 <xTaskGetSchedulerState>
 800a948:	4603      	mov	r3, r0
 800a94a:	2b02      	cmp	r3, #2
 800a94c:	d109      	bne.n	800a962 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a94e:	4b11      	ldr	r3, [pc, #68]	; (800a994 <xTimerGenericCommand+0x98>)
 800a950:	6818      	ldr	r0, [r3, #0]
 800a952:	f107 0114 	add.w	r1, r7, #20
 800a956:	2300      	movs	r3, #0
 800a958:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a95a:	f7fe fa51 	bl	8008e00 <xQueueGenericSend>
 800a95e:	6278      	str	r0, [r7, #36]	; 0x24
 800a960:	e012      	b.n	800a988 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a962:	4b0c      	ldr	r3, [pc, #48]	; (800a994 <xTimerGenericCommand+0x98>)
 800a964:	6818      	ldr	r0, [r3, #0]
 800a966:	f107 0114 	add.w	r1, r7, #20
 800a96a:	2300      	movs	r3, #0
 800a96c:	2200      	movs	r2, #0
 800a96e:	f7fe fa47 	bl	8008e00 <xQueueGenericSend>
 800a972:	6278      	str	r0, [r7, #36]	; 0x24
 800a974:	e008      	b.n	800a988 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a976:	4b07      	ldr	r3, [pc, #28]	; (800a994 <xTimerGenericCommand+0x98>)
 800a978:	6818      	ldr	r0, [r3, #0]
 800a97a:	f107 0114 	add.w	r1, r7, #20
 800a97e:	2300      	movs	r3, #0
 800a980:	683a      	ldr	r2, [r7, #0]
 800a982:	f7fe fb3b 	bl	8008ffc <xQueueGenericSendFromISR>
 800a986:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3728      	adds	r7, #40	; 0x28
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}
 800a992:	bf00      	nop
 800a994:	20000db0 	.word	0x20000db0

0800a998 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b088      	sub	sp, #32
 800a99c:	af02      	add	r7, sp, #8
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9a2:	4b22      	ldr	r3, [pc, #136]	; (800aa2c <prvProcessExpiredTimer+0x94>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	68db      	ldr	r3, [r3, #12]
 800a9a8:	68db      	ldr	r3, [r3, #12]
 800a9aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	3304      	adds	r3, #4
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	f7fe f8c0 	bl	8008b36 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a9bc:	f003 0304 	and.w	r3, r3, #4
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d022      	beq.n	800aa0a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a9c4:	697b      	ldr	r3, [r7, #20]
 800a9c6:	699a      	ldr	r2, [r3, #24]
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	18d1      	adds	r1, r2, r3
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	683a      	ldr	r2, [r7, #0]
 800a9d0:	6978      	ldr	r0, [r7, #20]
 800a9d2:	f000 f8d1 	bl	800ab78 <prvInsertTimerInActiveList>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d01f      	beq.n	800aa1c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a9dc:	2300      	movs	r3, #0
 800a9de:	9300      	str	r3, [sp, #0]
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	687a      	ldr	r2, [r7, #4]
 800a9e4:	2100      	movs	r1, #0
 800a9e6:	6978      	ldr	r0, [r7, #20]
 800a9e8:	f7ff ff88 	bl	800a8fc <xTimerGenericCommand>
 800a9ec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a9ee:	693b      	ldr	r3, [r7, #16]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d113      	bne.n	800aa1c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a9f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9f8:	f383 8811 	msr	BASEPRI, r3
 800a9fc:	f3bf 8f6f 	isb	sy
 800aa00:	f3bf 8f4f 	dsb	sy
 800aa04:	60fb      	str	r3, [r7, #12]
}
 800aa06:	bf00      	nop
 800aa08:	e7fe      	b.n	800aa08 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aa0a:	697b      	ldr	r3, [r7, #20]
 800aa0c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800aa10:	f023 0301 	bic.w	r3, r3, #1
 800aa14:	b2da      	uxtb	r2, r3
 800aa16:	697b      	ldr	r3, [r7, #20]
 800aa18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aa1c:	697b      	ldr	r3, [r7, #20]
 800aa1e:	6a1b      	ldr	r3, [r3, #32]
 800aa20:	6978      	ldr	r0, [r7, #20]
 800aa22:	4798      	blx	r3
}
 800aa24:	bf00      	nop
 800aa26:	3718      	adds	r7, #24
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd80      	pop	{r7, pc}
 800aa2c:	20000da8 	.word	0x20000da8

0800aa30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b084      	sub	sp, #16
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aa38:	f107 0308 	add.w	r3, r7, #8
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	f000 f857 	bl	800aaf0 <prvGetNextExpireTime>
 800aa42:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	4619      	mov	r1, r3
 800aa48:	68f8      	ldr	r0, [r7, #12]
 800aa4a:	f000 f803 	bl	800aa54 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800aa4e:	f000 f8d5 	bl	800abfc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aa52:	e7f1      	b.n	800aa38 <prvTimerTask+0x8>

0800aa54 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b084      	sub	sp, #16
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
 800aa5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800aa5e:	f7ff f909 	bl	8009c74 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aa62:	f107 0308 	add.w	r3, r7, #8
 800aa66:	4618      	mov	r0, r3
 800aa68:	f000 f866 	bl	800ab38 <prvSampleTimeNow>
 800aa6c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d130      	bne.n	800aad6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d10a      	bne.n	800aa90 <prvProcessTimerOrBlockTask+0x3c>
 800aa7a:	687a      	ldr	r2, [r7, #4]
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	d806      	bhi.n	800aa90 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800aa82:	f7ff f905 	bl	8009c90 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800aa86:	68f9      	ldr	r1, [r7, #12]
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f7ff ff85 	bl	800a998 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800aa8e:	e024      	b.n	800aada <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d008      	beq.n	800aaa8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800aa96:	4b13      	ldr	r3, [pc, #76]	; (800aae4 <prvProcessTimerOrBlockTask+0x90>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d101      	bne.n	800aaa4 <prvProcessTimerOrBlockTask+0x50>
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	e000      	b.n	800aaa6 <prvProcessTimerOrBlockTask+0x52>
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800aaa8:	4b0f      	ldr	r3, [pc, #60]	; (800aae8 <prvProcessTimerOrBlockTask+0x94>)
 800aaaa:	6818      	ldr	r0, [r3, #0]
 800aaac:	687a      	ldr	r2, [r7, #4]
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	1ad3      	subs	r3, r2, r3
 800aab2:	683a      	ldr	r2, [r7, #0]
 800aab4:	4619      	mov	r1, r3
 800aab6:	f7fe fe7b 	bl	80097b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800aaba:	f7ff f8e9 	bl	8009c90 <xTaskResumeAll>
 800aabe:	4603      	mov	r3, r0
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d10a      	bne.n	800aada <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800aac4:	4b09      	ldr	r3, [pc, #36]	; (800aaec <prvProcessTimerOrBlockTask+0x98>)
 800aac6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aaca:	601a      	str	r2, [r3, #0]
 800aacc:	f3bf 8f4f 	dsb	sy
 800aad0:	f3bf 8f6f 	isb	sy
}
 800aad4:	e001      	b.n	800aada <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800aad6:	f7ff f8db 	bl	8009c90 <xTaskResumeAll>
}
 800aada:	bf00      	nop
 800aadc:	3710      	adds	r7, #16
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}
 800aae2:	bf00      	nop
 800aae4:	20000dac 	.word	0x20000dac
 800aae8:	20000db0 	.word	0x20000db0
 800aaec:	e000ed04 	.word	0xe000ed04

0800aaf0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800aaf0:	b480      	push	{r7}
 800aaf2:	b085      	sub	sp, #20
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800aaf8:	4b0e      	ldr	r3, [pc, #56]	; (800ab34 <prvGetNextExpireTime+0x44>)
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d101      	bne.n	800ab06 <prvGetNextExpireTime+0x16>
 800ab02:	2201      	movs	r2, #1
 800ab04:	e000      	b.n	800ab08 <prvGetNextExpireTime+0x18>
 800ab06:	2200      	movs	r2, #0
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d105      	bne.n	800ab20 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ab14:	4b07      	ldr	r3, [pc, #28]	; (800ab34 <prvGetNextExpireTime+0x44>)
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	68db      	ldr	r3, [r3, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	60fb      	str	r3, [r7, #12]
 800ab1e:	e001      	b.n	800ab24 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ab20:	2300      	movs	r3, #0
 800ab22:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ab24:	68fb      	ldr	r3, [r7, #12]
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3714      	adds	r7, #20
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab30:	4770      	bx	lr
 800ab32:	bf00      	nop
 800ab34:	20000da8 	.word	0x20000da8

0800ab38 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b084      	sub	sp, #16
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ab40:	f7ff f942 	bl	8009dc8 <xTaskGetTickCount>
 800ab44:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ab46:	4b0b      	ldr	r3, [pc, #44]	; (800ab74 <prvSampleTimeNow+0x3c>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	68fa      	ldr	r2, [r7, #12]
 800ab4c:	429a      	cmp	r2, r3
 800ab4e:	d205      	bcs.n	800ab5c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ab50:	f000 f91a 	bl	800ad88 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2201      	movs	r2, #1
 800ab58:	601a      	str	r2, [r3, #0]
 800ab5a:	e002      	b.n	800ab62 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2200      	movs	r2, #0
 800ab60:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ab62:	4a04      	ldr	r2, [pc, #16]	; (800ab74 <prvSampleTimeNow+0x3c>)
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ab68:	68fb      	ldr	r3, [r7, #12]
}
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	3710      	adds	r7, #16
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}
 800ab72:	bf00      	nop
 800ab74:	20000db8 	.word	0x20000db8

0800ab78 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b086      	sub	sp, #24
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	60f8      	str	r0, [r7, #12]
 800ab80:	60b9      	str	r1, [r7, #8]
 800ab82:	607a      	str	r2, [r7, #4]
 800ab84:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ab86:	2300      	movs	r3, #0
 800ab88:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	68ba      	ldr	r2, [r7, #8]
 800ab8e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	68fa      	ldr	r2, [r7, #12]
 800ab94:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ab96:	68ba      	ldr	r2, [r7, #8]
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	429a      	cmp	r2, r3
 800ab9c:	d812      	bhi.n	800abc4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab9e:	687a      	ldr	r2, [r7, #4]
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	1ad2      	subs	r2, r2, r3
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	699b      	ldr	r3, [r3, #24]
 800aba8:	429a      	cmp	r2, r3
 800abaa:	d302      	bcc.n	800abb2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800abac:	2301      	movs	r3, #1
 800abae:	617b      	str	r3, [r7, #20]
 800abb0:	e01b      	b.n	800abea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800abb2:	4b10      	ldr	r3, [pc, #64]	; (800abf4 <prvInsertTimerInActiveList+0x7c>)
 800abb4:	681a      	ldr	r2, [r3, #0]
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	3304      	adds	r3, #4
 800abba:	4619      	mov	r1, r3
 800abbc:	4610      	mov	r0, r2
 800abbe:	f7fd ff81 	bl	8008ac4 <vListInsert>
 800abc2:	e012      	b.n	800abea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800abc4:	687a      	ldr	r2, [r7, #4]
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	429a      	cmp	r2, r3
 800abca:	d206      	bcs.n	800abda <prvInsertTimerInActiveList+0x62>
 800abcc:	68ba      	ldr	r2, [r7, #8]
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	429a      	cmp	r2, r3
 800abd2:	d302      	bcc.n	800abda <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800abd4:	2301      	movs	r3, #1
 800abd6:	617b      	str	r3, [r7, #20]
 800abd8:	e007      	b.n	800abea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800abda:	4b07      	ldr	r3, [pc, #28]	; (800abf8 <prvInsertTimerInActiveList+0x80>)
 800abdc:	681a      	ldr	r2, [r3, #0]
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	3304      	adds	r3, #4
 800abe2:	4619      	mov	r1, r3
 800abe4:	4610      	mov	r0, r2
 800abe6:	f7fd ff6d 	bl	8008ac4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800abea:	697b      	ldr	r3, [r7, #20]
}
 800abec:	4618      	mov	r0, r3
 800abee:	3718      	adds	r7, #24
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bd80      	pop	{r7, pc}
 800abf4:	20000dac 	.word	0x20000dac
 800abf8:	20000da8 	.word	0x20000da8

0800abfc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b08c      	sub	sp, #48	; 0x30
 800ac00:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ac02:	e0ae      	b.n	800ad62 <prvProcessReceivedCommands+0x166>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	f2c0 80aa 	blt.w	800ad60 <prvProcessReceivedCommands+0x164>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ac10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac12:	695b      	ldr	r3, [r3, #20]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d004      	beq.n	800ac22 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ac18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac1a:	3304      	adds	r3, #4
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f7fd ff8a 	bl	8008b36 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ac22:	1d3b      	adds	r3, r7, #4
 800ac24:	4618      	mov	r0, r3
 800ac26:	f7ff ff87 	bl	800ab38 <prvSampleTimeNow>
 800ac2a:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	2b09      	cmp	r3, #9
 800ac30:	f200 8097 	bhi.w	800ad62 <prvProcessReceivedCommands+0x166>
 800ac34:	a201      	add	r2, pc, #4	; (adr r2, 800ac3c <prvProcessReceivedCommands+0x40>)
 800ac36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac3a:	bf00      	nop
 800ac3c:	0800ac65 	.word	0x0800ac65
 800ac40:	0800ac65 	.word	0x0800ac65
 800ac44:	0800ac65 	.word	0x0800ac65
 800ac48:	0800acd9 	.word	0x0800acd9
 800ac4c:	0800aced 	.word	0x0800aced
 800ac50:	0800ad37 	.word	0x0800ad37
 800ac54:	0800ac65 	.word	0x0800ac65
 800ac58:	0800ac65 	.word	0x0800ac65
 800ac5c:	0800acd9 	.word	0x0800acd9
 800ac60:	0800aced 	.word	0x0800aced
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ac64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac66:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ac6a:	f043 0301 	orr.w	r3, r3, #1
 800ac6e:	b2da      	uxtb	r2, r3
 800ac70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ac76:	68fa      	ldr	r2, [r7, #12]
 800ac78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac7a:	699b      	ldr	r3, [r3, #24]
 800ac7c:	18d1      	adds	r1, r2, r3
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	6a3a      	ldr	r2, [r7, #32]
 800ac82:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ac84:	f7ff ff78 	bl	800ab78 <prvInsertTimerInActiveList>
 800ac88:	4603      	mov	r3, r0
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d069      	beq.n	800ad62 <prvProcessReceivedCommands+0x166>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ac8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac90:	6a1b      	ldr	r3, [r3, #32]
 800ac92:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ac94:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ac96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac98:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ac9c:	f003 0304 	and.w	r3, r3, #4
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d05e      	beq.n	800ad62 <prvProcessReceivedCommands+0x166>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800aca4:	68fa      	ldr	r2, [r7, #12]
 800aca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aca8:	699b      	ldr	r3, [r3, #24]
 800acaa:	441a      	add	r2, r3
 800acac:	2300      	movs	r3, #0
 800acae:	9300      	str	r3, [sp, #0]
 800acb0:	2300      	movs	r3, #0
 800acb2:	2100      	movs	r1, #0
 800acb4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800acb6:	f7ff fe21 	bl	800a8fc <xTimerGenericCommand>
 800acba:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800acbc:	69fb      	ldr	r3, [r7, #28]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d14f      	bne.n	800ad62 <prvProcessReceivedCommands+0x166>
	__asm volatile
 800acc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acc6:	f383 8811 	msr	BASEPRI, r3
 800acca:	f3bf 8f6f 	isb	sy
 800acce:	f3bf 8f4f 	dsb	sy
 800acd2:	61bb      	str	r3, [r7, #24]
}
 800acd4:	bf00      	nop
 800acd6:	e7fe      	b.n	800acd6 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800acd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acda:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800acde:	f023 0301 	bic.w	r3, r3, #1
 800ace2:	b2da      	uxtb	r2, r3
 800ace4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ace6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 800acea:	e03a      	b.n	800ad62 <prvProcessReceivedCommands+0x166>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800acec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800acf2:	f043 0301 	orr.w	r3, r3, #1
 800acf6:	b2da      	uxtb	r2, r3
 800acf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acfa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800acfe:	68fa      	ldr	r2, [r7, #12]
 800ad00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad02:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ad04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad06:	699b      	ldr	r3, [r3, #24]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d10a      	bne.n	800ad22 <prvProcessReceivedCommands+0x126>
	__asm volatile
 800ad0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad10:	f383 8811 	msr	BASEPRI, r3
 800ad14:	f3bf 8f6f 	isb	sy
 800ad18:	f3bf 8f4f 	dsb	sy
 800ad1c:	617b      	str	r3, [r7, #20]
}
 800ad1e:	bf00      	nop
 800ad20:	e7fe      	b.n	800ad20 <prvProcessReceivedCommands+0x124>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ad22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad24:	699a      	ldr	r2, [r3, #24]
 800ad26:	6a3b      	ldr	r3, [r7, #32]
 800ad28:	18d1      	adds	r1, r2, r3
 800ad2a:	6a3b      	ldr	r3, [r7, #32]
 800ad2c:	6a3a      	ldr	r2, [r7, #32]
 800ad2e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ad30:	f7ff ff22 	bl	800ab78 <prvInsertTimerInActiveList>
					break;
 800ad34:	e015      	b.n	800ad62 <prvProcessReceivedCommands+0x166>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ad36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad38:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ad3c:	f003 0302 	and.w	r3, r3, #2
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d103      	bne.n	800ad4c <prvProcessReceivedCommands+0x150>
						{
							vPortFree( pxTimer );
 800ad44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ad46:	f000 fbdb 	bl	800b500 <vPortFree>
 800ad4a:	e00a      	b.n	800ad62 <prvProcessReceivedCommands+0x166>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ad4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad4e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ad52:	f023 0301 	bic.w	r3, r3, #1
 800ad56:	b2da      	uxtb	r2, r3
 800ad58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ad5e:	e000      	b.n	800ad62 <prvProcessReceivedCommands+0x166>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ad60:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ad62:	4b08      	ldr	r3, [pc, #32]	; (800ad84 <prvProcessReceivedCommands+0x188>)
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	f107 0108 	add.w	r1, r7, #8
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	f7fe f9e1 	bl	8009134 <xQueueReceive>
 800ad72:	4603      	mov	r3, r0
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	f47f af45 	bne.w	800ac04 <prvProcessReceivedCommands+0x8>
	}
}
 800ad7a:	bf00      	nop
 800ad7c:	bf00      	nop
 800ad7e:	3728      	adds	r7, #40	; 0x28
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}
 800ad84:	20000db0 	.word	0x20000db0

0800ad88 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b088      	sub	sp, #32
 800ad8c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ad8e:	e048      	b.n	800ae22 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ad90:	4b2d      	ldr	r3, [pc, #180]	; (800ae48 <prvSwitchTimerLists+0xc0>)
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	68db      	ldr	r3, [r3, #12]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad9a:	4b2b      	ldr	r3, [pc, #172]	; (800ae48 <prvSwitchTimerLists+0xc0>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	68db      	ldr	r3, [r3, #12]
 800ada0:	68db      	ldr	r3, [r3, #12]
 800ada2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	3304      	adds	r3, #4
 800ada8:	4618      	mov	r0, r3
 800adaa:	f7fd fec4 	bl	8008b36 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	6a1b      	ldr	r3, [r3, #32]
 800adb2:	68f8      	ldr	r0, [r7, #12]
 800adb4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800adbc:	f003 0304 	and.w	r3, r3, #4
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d02e      	beq.n	800ae22 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	699b      	ldr	r3, [r3, #24]
 800adc8:	693a      	ldr	r2, [r7, #16]
 800adca:	4413      	add	r3, r2
 800adcc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800adce:	68ba      	ldr	r2, [r7, #8]
 800add0:	693b      	ldr	r3, [r7, #16]
 800add2:	429a      	cmp	r2, r3
 800add4:	d90e      	bls.n	800adf4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	68ba      	ldr	r2, [r7, #8]
 800adda:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	68fa      	ldr	r2, [r7, #12]
 800ade0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ade2:	4b19      	ldr	r3, [pc, #100]	; (800ae48 <prvSwitchTimerLists+0xc0>)
 800ade4:	681a      	ldr	r2, [r3, #0]
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	3304      	adds	r3, #4
 800adea:	4619      	mov	r1, r3
 800adec:	4610      	mov	r0, r2
 800adee:	f7fd fe69 	bl	8008ac4 <vListInsert>
 800adf2:	e016      	b.n	800ae22 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800adf4:	2300      	movs	r3, #0
 800adf6:	9300      	str	r3, [sp, #0]
 800adf8:	2300      	movs	r3, #0
 800adfa:	693a      	ldr	r2, [r7, #16]
 800adfc:	2100      	movs	r1, #0
 800adfe:	68f8      	ldr	r0, [r7, #12]
 800ae00:	f7ff fd7c 	bl	800a8fc <xTimerGenericCommand>
 800ae04:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d10a      	bne.n	800ae22 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ae0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae10:	f383 8811 	msr	BASEPRI, r3
 800ae14:	f3bf 8f6f 	isb	sy
 800ae18:	f3bf 8f4f 	dsb	sy
 800ae1c:	603b      	str	r3, [r7, #0]
}
 800ae1e:	bf00      	nop
 800ae20:	e7fe      	b.n	800ae20 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ae22:	4b09      	ldr	r3, [pc, #36]	; (800ae48 <prvSwitchTimerLists+0xc0>)
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d1b1      	bne.n	800ad90 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ae2c:	4b06      	ldr	r3, [pc, #24]	; (800ae48 <prvSwitchTimerLists+0xc0>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ae32:	4b06      	ldr	r3, [pc, #24]	; (800ae4c <prvSwitchTimerLists+0xc4>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	4a04      	ldr	r2, [pc, #16]	; (800ae48 <prvSwitchTimerLists+0xc0>)
 800ae38:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ae3a:	4a04      	ldr	r2, [pc, #16]	; (800ae4c <prvSwitchTimerLists+0xc4>)
 800ae3c:	697b      	ldr	r3, [r7, #20]
 800ae3e:	6013      	str	r3, [r2, #0]
}
 800ae40:	bf00      	nop
 800ae42:	3718      	adds	r7, #24
 800ae44:	46bd      	mov	sp, r7
 800ae46:	bd80      	pop	{r7, pc}
 800ae48:	20000da8 	.word	0x20000da8
 800ae4c:	20000dac 	.word	0x20000dac

0800ae50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b082      	sub	sp, #8
 800ae54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ae56:	f000 f965 	bl	800b124 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ae5a:	4b15      	ldr	r3, [pc, #84]	; (800aeb0 <prvCheckForValidListAndQueue+0x60>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d120      	bne.n	800aea4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ae62:	4814      	ldr	r0, [pc, #80]	; (800aeb4 <prvCheckForValidListAndQueue+0x64>)
 800ae64:	f7fd fddd 	bl	8008a22 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ae68:	4813      	ldr	r0, [pc, #76]	; (800aeb8 <prvCheckForValidListAndQueue+0x68>)
 800ae6a:	f7fd fdda 	bl	8008a22 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ae6e:	4b13      	ldr	r3, [pc, #76]	; (800aebc <prvCheckForValidListAndQueue+0x6c>)
 800ae70:	4a10      	ldr	r2, [pc, #64]	; (800aeb4 <prvCheckForValidListAndQueue+0x64>)
 800ae72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ae74:	4b12      	ldr	r3, [pc, #72]	; (800aec0 <prvCheckForValidListAndQueue+0x70>)
 800ae76:	4a10      	ldr	r2, [pc, #64]	; (800aeb8 <prvCheckForValidListAndQueue+0x68>)
 800ae78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	9300      	str	r3, [sp, #0]
 800ae7e:	4b11      	ldr	r3, [pc, #68]	; (800aec4 <prvCheckForValidListAndQueue+0x74>)
 800ae80:	4a11      	ldr	r2, [pc, #68]	; (800aec8 <prvCheckForValidListAndQueue+0x78>)
 800ae82:	210c      	movs	r1, #12
 800ae84:	200a      	movs	r0, #10
 800ae86:	f7fd fee9 	bl	8008c5c <xQueueGenericCreateStatic>
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	4a08      	ldr	r2, [pc, #32]	; (800aeb0 <prvCheckForValidListAndQueue+0x60>)
 800ae8e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ae90:	4b07      	ldr	r3, [pc, #28]	; (800aeb0 <prvCheckForValidListAndQueue+0x60>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d005      	beq.n	800aea4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ae98:	4b05      	ldr	r3, [pc, #20]	; (800aeb0 <prvCheckForValidListAndQueue+0x60>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	490b      	ldr	r1, [pc, #44]	; (800aecc <prvCheckForValidListAndQueue+0x7c>)
 800ae9e:	4618      	mov	r0, r3
 800aea0:	f7fe fc5c 	bl	800975c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aea4:	f000 f96e 	bl	800b184 <vPortExitCritical>
}
 800aea8:	bf00      	nop
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	bd80      	pop	{r7, pc}
 800aeae:	bf00      	nop
 800aeb0:	20000db0 	.word	0x20000db0
 800aeb4:	20000d80 	.word	0x20000d80
 800aeb8:	20000d94 	.word	0x20000d94
 800aebc:	20000da8 	.word	0x20000da8
 800aec0:	20000dac 	.word	0x20000dac
 800aec4:	20000e34 	.word	0x20000e34
 800aec8:	20000dbc 	.word	0x20000dbc
 800aecc:	0800e7ac 	.word	0x0800e7ac

0800aed0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800aed0:	b480      	push	{r7}
 800aed2:	b085      	sub	sp, #20
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	60f8      	str	r0, [r7, #12]
 800aed8:	60b9      	str	r1, [r7, #8]
 800aeda:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	3b04      	subs	r3, #4
 800aee0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800aee8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	3b04      	subs	r3, #4
 800aeee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800aef0:	68bb      	ldr	r3, [r7, #8]
 800aef2:	f023 0201 	bic.w	r2, r3, #1
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	3b04      	subs	r3, #4
 800aefe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800af00:	4a0c      	ldr	r2, [pc, #48]	; (800af34 <pxPortInitialiseStack+0x64>)
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	3b14      	subs	r3, #20
 800af0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	3b04      	subs	r3, #4
 800af16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	f06f 0202 	mvn.w	r2, #2
 800af1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	3b20      	subs	r3, #32
 800af24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800af26:	68fb      	ldr	r3, [r7, #12]
}
 800af28:	4618      	mov	r0, r3
 800af2a:	3714      	adds	r7, #20
 800af2c:	46bd      	mov	sp, r7
 800af2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af32:	4770      	bx	lr
 800af34:	0800af39 	.word	0x0800af39

0800af38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800af38:	b480      	push	{r7}
 800af3a:	b085      	sub	sp, #20
 800af3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800af3e:	2300      	movs	r3, #0
 800af40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800af42:	4b12      	ldr	r3, [pc, #72]	; (800af8c <prvTaskExitError+0x54>)
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af4a:	d00a      	beq.n	800af62 <prvTaskExitError+0x2a>
	__asm volatile
 800af4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af50:	f383 8811 	msr	BASEPRI, r3
 800af54:	f3bf 8f6f 	isb	sy
 800af58:	f3bf 8f4f 	dsb	sy
 800af5c:	60fb      	str	r3, [r7, #12]
}
 800af5e:	bf00      	nop
 800af60:	e7fe      	b.n	800af60 <prvTaskExitError+0x28>
	__asm volatile
 800af62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af66:	f383 8811 	msr	BASEPRI, r3
 800af6a:	f3bf 8f6f 	isb	sy
 800af6e:	f3bf 8f4f 	dsb	sy
 800af72:	60bb      	str	r3, [r7, #8]
}
 800af74:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800af76:	bf00      	nop
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d0fc      	beq.n	800af78 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800af7e:	bf00      	nop
 800af80:	bf00      	nop
 800af82:	3714      	adds	r7, #20
 800af84:	46bd      	mov	sp, r7
 800af86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8a:	4770      	bx	lr
 800af8c:	2000000c 	.word	0x2000000c

0800af90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800af90:	4b07      	ldr	r3, [pc, #28]	; (800afb0 <pxCurrentTCBConst2>)
 800af92:	6819      	ldr	r1, [r3, #0]
 800af94:	6808      	ldr	r0, [r1, #0]
 800af96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af9a:	f380 8809 	msr	PSP, r0
 800af9e:	f3bf 8f6f 	isb	sy
 800afa2:	f04f 0000 	mov.w	r0, #0
 800afa6:	f380 8811 	msr	BASEPRI, r0
 800afaa:	4770      	bx	lr
 800afac:	f3af 8000 	nop.w

0800afb0 <pxCurrentTCBConst2>:
 800afb0:	20000c54 	.word	0x20000c54
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800afb4:	bf00      	nop
 800afb6:	bf00      	nop

0800afb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800afb8:	4808      	ldr	r0, [pc, #32]	; (800afdc <prvPortStartFirstTask+0x24>)
 800afba:	6800      	ldr	r0, [r0, #0]
 800afbc:	6800      	ldr	r0, [r0, #0]
 800afbe:	f380 8808 	msr	MSP, r0
 800afc2:	f04f 0000 	mov.w	r0, #0
 800afc6:	f380 8814 	msr	CONTROL, r0
 800afca:	b662      	cpsie	i
 800afcc:	b661      	cpsie	f
 800afce:	f3bf 8f4f 	dsb	sy
 800afd2:	f3bf 8f6f 	isb	sy
 800afd6:	df00      	svc	0
 800afd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800afda:	bf00      	nop
 800afdc:	e000ed08 	.word	0xe000ed08

0800afe0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b086      	sub	sp, #24
 800afe4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800afe6:	4b46      	ldr	r3, [pc, #280]	; (800b100 <xPortStartScheduler+0x120>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	4a46      	ldr	r2, [pc, #280]	; (800b104 <xPortStartScheduler+0x124>)
 800afec:	4293      	cmp	r3, r2
 800afee:	d10a      	bne.n	800b006 <xPortStartScheduler+0x26>
	__asm volatile
 800aff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aff4:	f383 8811 	msr	BASEPRI, r3
 800aff8:	f3bf 8f6f 	isb	sy
 800affc:	f3bf 8f4f 	dsb	sy
 800b000:	613b      	str	r3, [r7, #16]
}
 800b002:	bf00      	nop
 800b004:	e7fe      	b.n	800b004 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b006:	4b3e      	ldr	r3, [pc, #248]	; (800b100 <xPortStartScheduler+0x120>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	4a3f      	ldr	r2, [pc, #252]	; (800b108 <xPortStartScheduler+0x128>)
 800b00c:	4293      	cmp	r3, r2
 800b00e:	d10a      	bne.n	800b026 <xPortStartScheduler+0x46>
	__asm volatile
 800b010:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b014:	f383 8811 	msr	BASEPRI, r3
 800b018:	f3bf 8f6f 	isb	sy
 800b01c:	f3bf 8f4f 	dsb	sy
 800b020:	60fb      	str	r3, [r7, #12]
}
 800b022:	bf00      	nop
 800b024:	e7fe      	b.n	800b024 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b026:	4b39      	ldr	r3, [pc, #228]	; (800b10c <xPortStartScheduler+0x12c>)
 800b028:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	781b      	ldrb	r3, [r3, #0]
 800b02e:	b2db      	uxtb	r3, r3
 800b030:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b032:	697b      	ldr	r3, [r7, #20]
 800b034:	22ff      	movs	r2, #255	; 0xff
 800b036:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	781b      	ldrb	r3, [r3, #0]
 800b03c:	b2db      	uxtb	r3, r3
 800b03e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b040:	78fb      	ldrb	r3, [r7, #3]
 800b042:	b2db      	uxtb	r3, r3
 800b044:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b048:	b2da      	uxtb	r2, r3
 800b04a:	4b31      	ldr	r3, [pc, #196]	; (800b110 <xPortStartScheduler+0x130>)
 800b04c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b04e:	4b31      	ldr	r3, [pc, #196]	; (800b114 <xPortStartScheduler+0x134>)
 800b050:	2207      	movs	r2, #7
 800b052:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b054:	e009      	b.n	800b06a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b056:	4b2f      	ldr	r3, [pc, #188]	; (800b114 <xPortStartScheduler+0x134>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	3b01      	subs	r3, #1
 800b05c:	4a2d      	ldr	r2, [pc, #180]	; (800b114 <xPortStartScheduler+0x134>)
 800b05e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b060:	78fb      	ldrb	r3, [r7, #3]
 800b062:	b2db      	uxtb	r3, r3
 800b064:	005b      	lsls	r3, r3, #1
 800b066:	b2db      	uxtb	r3, r3
 800b068:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b06a:	78fb      	ldrb	r3, [r7, #3]
 800b06c:	b2db      	uxtb	r3, r3
 800b06e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b072:	2b80      	cmp	r3, #128	; 0x80
 800b074:	d0ef      	beq.n	800b056 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b076:	4b27      	ldr	r3, [pc, #156]	; (800b114 <xPortStartScheduler+0x134>)
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	f1c3 0307 	rsb	r3, r3, #7
 800b07e:	2b04      	cmp	r3, #4
 800b080:	d00a      	beq.n	800b098 <xPortStartScheduler+0xb8>
	__asm volatile
 800b082:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b086:	f383 8811 	msr	BASEPRI, r3
 800b08a:	f3bf 8f6f 	isb	sy
 800b08e:	f3bf 8f4f 	dsb	sy
 800b092:	60bb      	str	r3, [r7, #8]
}
 800b094:	bf00      	nop
 800b096:	e7fe      	b.n	800b096 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b098:	4b1e      	ldr	r3, [pc, #120]	; (800b114 <xPortStartScheduler+0x134>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	021b      	lsls	r3, r3, #8
 800b09e:	4a1d      	ldr	r2, [pc, #116]	; (800b114 <xPortStartScheduler+0x134>)
 800b0a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b0a2:	4b1c      	ldr	r3, [pc, #112]	; (800b114 <xPortStartScheduler+0x134>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b0aa:	4a1a      	ldr	r2, [pc, #104]	; (800b114 <xPortStartScheduler+0x134>)
 800b0ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	b2da      	uxtb	r2, r3
 800b0b2:	697b      	ldr	r3, [r7, #20]
 800b0b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b0b6:	4b18      	ldr	r3, [pc, #96]	; (800b118 <xPortStartScheduler+0x138>)
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	4a17      	ldr	r2, [pc, #92]	; (800b118 <xPortStartScheduler+0x138>)
 800b0bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b0c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b0c2:	4b15      	ldr	r3, [pc, #84]	; (800b118 <xPortStartScheduler+0x138>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	4a14      	ldr	r2, [pc, #80]	; (800b118 <xPortStartScheduler+0x138>)
 800b0c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b0cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b0ce:	f000 f8dd 	bl	800b28c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b0d2:	4b12      	ldr	r3, [pc, #72]	; (800b11c <xPortStartScheduler+0x13c>)
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b0d8:	f000 f8fc 	bl	800b2d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b0dc:	4b10      	ldr	r3, [pc, #64]	; (800b120 <xPortStartScheduler+0x140>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	4a0f      	ldr	r2, [pc, #60]	; (800b120 <xPortStartScheduler+0x140>)
 800b0e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b0e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b0e8:	f7ff ff66 	bl	800afb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b0ec:	f7fe ff34 	bl	8009f58 <vTaskSwitchContext>
	prvTaskExitError();
 800b0f0:	f7ff ff22 	bl	800af38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b0f4:	2300      	movs	r3, #0
}
 800b0f6:	4618      	mov	r0, r3
 800b0f8:	3718      	adds	r7, #24
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	bd80      	pop	{r7, pc}
 800b0fe:	bf00      	nop
 800b100:	e000ed00 	.word	0xe000ed00
 800b104:	410fc271 	.word	0x410fc271
 800b108:	410fc270 	.word	0x410fc270
 800b10c:	e000e400 	.word	0xe000e400
 800b110:	20000e7c 	.word	0x20000e7c
 800b114:	20000e80 	.word	0x20000e80
 800b118:	e000ed20 	.word	0xe000ed20
 800b11c:	2000000c 	.word	0x2000000c
 800b120:	e000ef34 	.word	0xe000ef34

0800b124 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b124:	b480      	push	{r7}
 800b126:	b083      	sub	sp, #12
 800b128:	af00      	add	r7, sp, #0
	__asm volatile
 800b12a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b12e:	f383 8811 	msr	BASEPRI, r3
 800b132:	f3bf 8f6f 	isb	sy
 800b136:	f3bf 8f4f 	dsb	sy
 800b13a:	607b      	str	r3, [r7, #4]
}
 800b13c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b13e:	4b0f      	ldr	r3, [pc, #60]	; (800b17c <vPortEnterCritical+0x58>)
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	3301      	adds	r3, #1
 800b144:	4a0d      	ldr	r2, [pc, #52]	; (800b17c <vPortEnterCritical+0x58>)
 800b146:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b148:	4b0c      	ldr	r3, [pc, #48]	; (800b17c <vPortEnterCritical+0x58>)
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	2b01      	cmp	r3, #1
 800b14e:	d10f      	bne.n	800b170 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b150:	4b0b      	ldr	r3, [pc, #44]	; (800b180 <vPortEnterCritical+0x5c>)
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	b2db      	uxtb	r3, r3
 800b156:	2b00      	cmp	r3, #0
 800b158:	d00a      	beq.n	800b170 <vPortEnterCritical+0x4c>
	__asm volatile
 800b15a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b15e:	f383 8811 	msr	BASEPRI, r3
 800b162:	f3bf 8f6f 	isb	sy
 800b166:	f3bf 8f4f 	dsb	sy
 800b16a:	603b      	str	r3, [r7, #0]
}
 800b16c:	bf00      	nop
 800b16e:	e7fe      	b.n	800b16e <vPortEnterCritical+0x4a>
	}
}
 800b170:	bf00      	nop
 800b172:	370c      	adds	r7, #12
 800b174:	46bd      	mov	sp, r7
 800b176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17a:	4770      	bx	lr
 800b17c:	2000000c 	.word	0x2000000c
 800b180:	e000ed04 	.word	0xe000ed04

0800b184 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b184:	b480      	push	{r7}
 800b186:	b083      	sub	sp, #12
 800b188:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b18a:	4b12      	ldr	r3, [pc, #72]	; (800b1d4 <vPortExitCritical+0x50>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d10a      	bne.n	800b1a8 <vPortExitCritical+0x24>
	__asm volatile
 800b192:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b196:	f383 8811 	msr	BASEPRI, r3
 800b19a:	f3bf 8f6f 	isb	sy
 800b19e:	f3bf 8f4f 	dsb	sy
 800b1a2:	607b      	str	r3, [r7, #4]
}
 800b1a4:	bf00      	nop
 800b1a6:	e7fe      	b.n	800b1a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b1a8:	4b0a      	ldr	r3, [pc, #40]	; (800b1d4 <vPortExitCritical+0x50>)
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	3b01      	subs	r3, #1
 800b1ae:	4a09      	ldr	r2, [pc, #36]	; (800b1d4 <vPortExitCritical+0x50>)
 800b1b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b1b2:	4b08      	ldr	r3, [pc, #32]	; (800b1d4 <vPortExitCritical+0x50>)
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d105      	bne.n	800b1c6 <vPortExitCritical+0x42>
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	f383 8811 	msr	BASEPRI, r3
}
 800b1c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b1c6:	bf00      	nop
 800b1c8:	370c      	adds	r7, #12
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d0:	4770      	bx	lr
 800b1d2:	bf00      	nop
 800b1d4:	2000000c 	.word	0x2000000c
	...

0800b1e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b1e0:	f3ef 8009 	mrs	r0, PSP
 800b1e4:	f3bf 8f6f 	isb	sy
 800b1e8:	4b15      	ldr	r3, [pc, #84]	; (800b240 <pxCurrentTCBConst>)
 800b1ea:	681a      	ldr	r2, [r3, #0]
 800b1ec:	f01e 0f10 	tst.w	lr, #16
 800b1f0:	bf08      	it	eq
 800b1f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b1f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1fa:	6010      	str	r0, [r2, #0]
 800b1fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b200:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b204:	f380 8811 	msr	BASEPRI, r0
 800b208:	f3bf 8f4f 	dsb	sy
 800b20c:	f3bf 8f6f 	isb	sy
 800b210:	f7fe fea2 	bl	8009f58 <vTaskSwitchContext>
 800b214:	f04f 0000 	mov.w	r0, #0
 800b218:	f380 8811 	msr	BASEPRI, r0
 800b21c:	bc09      	pop	{r0, r3}
 800b21e:	6819      	ldr	r1, [r3, #0]
 800b220:	6808      	ldr	r0, [r1, #0]
 800b222:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b226:	f01e 0f10 	tst.w	lr, #16
 800b22a:	bf08      	it	eq
 800b22c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b230:	f380 8809 	msr	PSP, r0
 800b234:	f3bf 8f6f 	isb	sy
 800b238:	4770      	bx	lr
 800b23a:	bf00      	nop
 800b23c:	f3af 8000 	nop.w

0800b240 <pxCurrentTCBConst>:
 800b240:	20000c54 	.word	0x20000c54
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b244:	bf00      	nop
 800b246:	bf00      	nop

0800b248 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b082      	sub	sp, #8
 800b24c:	af00      	add	r7, sp, #0
	__asm volatile
 800b24e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b252:	f383 8811 	msr	BASEPRI, r3
 800b256:	f3bf 8f6f 	isb	sy
 800b25a:	f3bf 8f4f 	dsb	sy
 800b25e:	607b      	str	r3, [r7, #4]
}
 800b260:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b262:	f7fe fdc1 	bl	8009de8 <xTaskIncrementTick>
 800b266:	4603      	mov	r3, r0
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d003      	beq.n	800b274 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b26c:	4b06      	ldr	r3, [pc, #24]	; (800b288 <SysTick_Handler+0x40>)
 800b26e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b272:	601a      	str	r2, [r3, #0]
 800b274:	2300      	movs	r3, #0
 800b276:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b278:	683b      	ldr	r3, [r7, #0]
 800b27a:	f383 8811 	msr	BASEPRI, r3
}
 800b27e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b280:	bf00      	nop
 800b282:	3708      	adds	r7, #8
 800b284:	46bd      	mov	sp, r7
 800b286:	bd80      	pop	{r7, pc}
 800b288:	e000ed04 	.word	0xe000ed04

0800b28c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b28c:	b480      	push	{r7}
 800b28e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b290:	4b0b      	ldr	r3, [pc, #44]	; (800b2c0 <vPortSetupTimerInterrupt+0x34>)
 800b292:	2200      	movs	r2, #0
 800b294:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b296:	4b0b      	ldr	r3, [pc, #44]	; (800b2c4 <vPortSetupTimerInterrupt+0x38>)
 800b298:	2200      	movs	r2, #0
 800b29a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b29c:	4b0a      	ldr	r3, [pc, #40]	; (800b2c8 <vPortSetupTimerInterrupt+0x3c>)
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	4a0a      	ldr	r2, [pc, #40]	; (800b2cc <vPortSetupTimerInterrupt+0x40>)
 800b2a2:	fba2 2303 	umull	r2, r3, r2, r3
 800b2a6:	099b      	lsrs	r3, r3, #6
 800b2a8:	4a09      	ldr	r2, [pc, #36]	; (800b2d0 <vPortSetupTimerInterrupt+0x44>)
 800b2aa:	3b01      	subs	r3, #1
 800b2ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b2ae:	4b04      	ldr	r3, [pc, #16]	; (800b2c0 <vPortSetupTimerInterrupt+0x34>)
 800b2b0:	2207      	movs	r2, #7
 800b2b2:	601a      	str	r2, [r3, #0]
}
 800b2b4:	bf00      	nop
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2bc:	4770      	bx	lr
 800b2be:	bf00      	nop
 800b2c0:	e000e010 	.word	0xe000e010
 800b2c4:	e000e018 	.word	0xe000e018
 800b2c8:	20000000 	.word	0x20000000
 800b2cc:	10624dd3 	.word	0x10624dd3
 800b2d0:	e000e014 	.word	0xe000e014

0800b2d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b2d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b2e4 <vPortEnableVFP+0x10>
 800b2d8:	6801      	ldr	r1, [r0, #0]
 800b2da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b2de:	6001      	str	r1, [r0, #0]
 800b2e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b2e2:	bf00      	nop
 800b2e4:	e000ed88 	.word	0xe000ed88

0800b2e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b2e8:	b480      	push	{r7}
 800b2ea:	b085      	sub	sp, #20
 800b2ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b2ee:	f3ef 8305 	mrs	r3, IPSR
 800b2f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	2b0f      	cmp	r3, #15
 800b2f8:	d914      	bls.n	800b324 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b2fa:	4a17      	ldr	r2, [pc, #92]	; (800b358 <vPortValidateInterruptPriority+0x70>)
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	4413      	add	r3, r2
 800b300:	781b      	ldrb	r3, [r3, #0]
 800b302:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b304:	4b15      	ldr	r3, [pc, #84]	; (800b35c <vPortValidateInterruptPriority+0x74>)
 800b306:	781b      	ldrb	r3, [r3, #0]
 800b308:	7afa      	ldrb	r2, [r7, #11]
 800b30a:	429a      	cmp	r2, r3
 800b30c:	d20a      	bcs.n	800b324 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b30e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b312:	f383 8811 	msr	BASEPRI, r3
 800b316:	f3bf 8f6f 	isb	sy
 800b31a:	f3bf 8f4f 	dsb	sy
 800b31e:	607b      	str	r3, [r7, #4]
}
 800b320:	bf00      	nop
 800b322:	e7fe      	b.n	800b322 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b324:	4b0e      	ldr	r3, [pc, #56]	; (800b360 <vPortValidateInterruptPriority+0x78>)
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b32c:	4b0d      	ldr	r3, [pc, #52]	; (800b364 <vPortValidateInterruptPriority+0x7c>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	429a      	cmp	r2, r3
 800b332:	d90a      	bls.n	800b34a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b334:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b338:	f383 8811 	msr	BASEPRI, r3
 800b33c:	f3bf 8f6f 	isb	sy
 800b340:	f3bf 8f4f 	dsb	sy
 800b344:	603b      	str	r3, [r7, #0]
}
 800b346:	bf00      	nop
 800b348:	e7fe      	b.n	800b348 <vPortValidateInterruptPriority+0x60>
	}
 800b34a:	bf00      	nop
 800b34c:	3714      	adds	r7, #20
 800b34e:	46bd      	mov	sp, r7
 800b350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b354:	4770      	bx	lr
 800b356:	bf00      	nop
 800b358:	e000e3f0 	.word	0xe000e3f0
 800b35c:	20000e7c 	.word	0x20000e7c
 800b360:	e000ed0c 	.word	0xe000ed0c
 800b364:	20000e80 	.word	0x20000e80

0800b368 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b08a      	sub	sp, #40	; 0x28
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b370:	2300      	movs	r3, #0
 800b372:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b374:	f7fe fc7e 	bl	8009c74 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b378:	4b5b      	ldr	r3, [pc, #364]	; (800b4e8 <pvPortMalloc+0x180>)
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d101      	bne.n	800b384 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b380:	f000 f920 	bl	800b5c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b384:	4b59      	ldr	r3, [pc, #356]	; (800b4ec <pvPortMalloc+0x184>)
 800b386:	681a      	ldr	r2, [r3, #0]
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	4013      	ands	r3, r2
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	f040 8093 	bne.w	800b4b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d01d      	beq.n	800b3d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b398:	2208      	movs	r2, #8
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	4413      	add	r3, r2
 800b39e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f003 0307 	and.w	r3, r3, #7
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d014      	beq.n	800b3d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f023 0307 	bic.w	r3, r3, #7
 800b3b0:	3308      	adds	r3, #8
 800b3b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	f003 0307 	and.w	r3, r3, #7
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d00a      	beq.n	800b3d4 <pvPortMalloc+0x6c>
	__asm volatile
 800b3be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3c2:	f383 8811 	msr	BASEPRI, r3
 800b3c6:	f3bf 8f6f 	isb	sy
 800b3ca:	f3bf 8f4f 	dsb	sy
 800b3ce:	617b      	str	r3, [r7, #20]
}
 800b3d0:	bf00      	nop
 800b3d2:	e7fe      	b.n	800b3d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d06e      	beq.n	800b4b8 <pvPortMalloc+0x150>
 800b3da:	4b45      	ldr	r3, [pc, #276]	; (800b4f0 <pvPortMalloc+0x188>)
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	687a      	ldr	r2, [r7, #4]
 800b3e0:	429a      	cmp	r2, r3
 800b3e2:	d869      	bhi.n	800b4b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b3e4:	4b43      	ldr	r3, [pc, #268]	; (800b4f4 <pvPortMalloc+0x18c>)
 800b3e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b3e8:	4b42      	ldr	r3, [pc, #264]	; (800b4f4 <pvPortMalloc+0x18c>)
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b3ee:	e004      	b.n	800b3fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b3f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b3f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b3fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3fc:	685b      	ldr	r3, [r3, #4]
 800b3fe:	687a      	ldr	r2, [r7, #4]
 800b400:	429a      	cmp	r2, r3
 800b402:	d903      	bls.n	800b40c <pvPortMalloc+0xa4>
 800b404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d1f1      	bne.n	800b3f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b40c:	4b36      	ldr	r3, [pc, #216]	; (800b4e8 <pvPortMalloc+0x180>)
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b412:	429a      	cmp	r2, r3
 800b414:	d050      	beq.n	800b4b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b416:	6a3b      	ldr	r3, [r7, #32]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	2208      	movs	r2, #8
 800b41c:	4413      	add	r3, r2
 800b41e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b422:	681a      	ldr	r2, [r3, #0]
 800b424:	6a3b      	ldr	r3, [r7, #32]
 800b426:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b42a:	685a      	ldr	r2, [r3, #4]
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	1ad2      	subs	r2, r2, r3
 800b430:	2308      	movs	r3, #8
 800b432:	005b      	lsls	r3, r3, #1
 800b434:	429a      	cmp	r2, r3
 800b436:	d91f      	bls.n	800b478 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	4413      	add	r3, r2
 800b43e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b440:	69bb      	ldr	r3, [r7, #24]
 800b442:	f003 0307 	and.w	r3, r3, #7
 800b446:	2b00      	cmp	r3, #0
 800b448:	d00a      	beq.n	800b460 <pvPortMalloc+0xf8>
	__asm volatile
 800b44a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b44e:	f383 8811 	msr	BASEPRI, r3
 800b452:	f3bf 8f6f 	isb	sy
 800b456:	f3bf 8f4f 	dsb	sy
 800b45a:	613b      	str	r3, [r7, #16]
}
 800b45c:	bf00      	nop
 800b45e:	e7fe      	b.n	800b45e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b462:	685a      	ldr	r2, [r3, #4]
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	1ad2      	subs	r2, r2, r3
 800b468:	69bb      	ldr	r3, [r7, #24]
 800b46a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b46c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b46e:	687a      	ldr	r2, [r7, #4]
 800b470:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b472:	69b8      	ldr	r0, [r7, #24]
 800b474:	f000 f908 	bl	800b688 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b478:	4b1d      	ldr	r3, [pc, #116]	; (800b4f0 <pvPortMalloc+0x188>)
 800b47a:	681a      	ldr	r2, [r3, #0]
 800b47c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b47e:	685b      	ldr	r3, [r3, #4]
 800b480:	1ad3      	subs	r3, r2, r3
 800b482:	4a1b      	ldr	r2, [pc, #108]	; (800b4f0 <pvPortMalloc+0x188>)
 800b484:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b486:	4b1a      	ldr	r3, [pc, #104]	; (800b4f0 <pvPortMalloc+0x188>)
 800b488:	681a      	ldr	r2, [r3, #0]
 800b48a:	4b1b      	ldr	r3, [pc, #108]	; (800b4f8 <pvPortMalloc+0x190>)
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	429a      	cmp	r2, r3
 800b490:	d203      	bcs.n	800b49a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b492:	4b17      	ldr	r3, [pc, #92]	; (800b4f0 <pvPortMalloc+0x188>)
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	4a18      	ldr	r2, [pc, #96]	; (800b4f8 <pvPortMalloc+0x190>)
 800b498:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b49a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b49c:	685a      	ldr	r2, [r3, #4]
 800b49e:	4b13      	ldr	r3, [pc, #76]	; (800b4ec <pvPortMalloc+0x184>)
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	431a      	orrs	r2, r3
 800b4a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b4a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b4ae:	4b13      	ldr	r3, [pc, #76]	; (800b4fc <pvPortMalloc+0x194>)
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	3301      	adds	r3, #1
 800b4b4:	4a11      	ldr	r2, [pc, #68]	; (800b4fc <pvPortMalloc+0x194>)
 800b4b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b4b8:	f7fe fbea 	bl	8009c90 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b4bc:	69fb      	ldr	r3, [r7, #28]
 800b4be:	f003 0307 	and.w	r3, r3, #7
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d00a      	beq.n	800b4dc <pvPortMalloc+0x174>
	__asm volatile
 800b4c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4ca:	f383 8811 	msr	BASEPRI, r3
 800b4ce:	f3bf 8f6f 	isb	sy
 800b4d2:	f3bf 8f4f 	dsb	sy
 800b4d6:	60fb      	str	r3, [r7, #12]
}
 800b4d8:	bf00      	nop
 800b4da:	e7fe      	b.n	800b4da <pvPortMalloc+0x172>
	return pvReturn;
 800b4dc:	69fb      	ldr	r3, [r7, #28]
}
 800b4de:	4618      	mov	r0, r3
 800b4e0:	3728      	adds	r7, #40	; 0x28
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	bd80      	pop	{r7, pc}
 800b4e6:	bf00      	nop
 800b4e8:	20004a8c 	.word	0x20004a8c
 800b4ec:	20004aa0 	.word	0x20004aa0
 800b4f0:	20004a90 	.word	0x20004a90
 800b4f4:	20004a84 	.word	0x20004a84
 800b4f8:	20004a94 	.word	0x20004a94
 800b4fc:	20004a98 	.word	0x20004a98

0800b500 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b086      	sub	sp, #24
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d04d      	beq.n	800b5ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b512:	2308      	movs	r3, #8
 800b514:	425b      	negs	r3, r3
 800b516:	697a      	ldr	r2, [r7, #20]
 800b518:	4413      	add	r3, r2
 800b51a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b51c:	697b      	ldr	r3, [r7, #20]
 800b51e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b520:	693b      	ldr	r3, [r7, #16]
 800b522:	685a      	ldr	r2, [r3, #4]
 800b524:	4b24      	ldr	r3, [pc, #144]	; (800b5b8 <vPortFree+0xb8>)
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	4013      	ands	r3, r2
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d10a      	bne.n	800b544 <vPortFree+0x44>
	__asm volatile
 800b52e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b532:	f383 8811 	msr	BASEPRI, r3
 800b536:	f3bf 8f6f 	isb	sy
 800b53a:	f3bf 8f4f 	dsb	sy
 800b53e:	60fb      	str	r3, [r7, #12]
}
 800b540:	bf00      	nop
 800b542:	e7fe      	b.n	800b542 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b544:	693b      	ldr	r3, [r7, #16]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d00a      	beq.n	800b562 <vPortFree+0x62>
	__asm volatile
 800b54c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b550:	f383 8811 	msr	BASEPRI, r3
 800b554:	f3bf 8f6f 	isb	sy
 800b558:	f3bf 8f4f 	dsb	sy
 800b55c:	60bb      	str	r3, [r7, #8]
}
 800b55e:	bf00      	nop
 800b560:	e7fe      	b.n	800b560 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b562:	693b      	ldr	r3, [r7, #16]
 800b564:	685a      	ldr	r2, [r3, #4]
 800b566:	4b14      	ldr	r3, [pc, #80]	; (800b5b8 <vPortFree+0xb8>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	4013      	ands	r3, r2
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d01e      	beq.n	800b5ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b570:	693b      	ldr	r3, [r7, #16]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d11a      	bne.n	800b5ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b578:	693b      	ldr	r3, [r7, #16]
 800b57a:	685a      	ldr	r2, [r3, #4]
 800b57c:	4b0e      	ldr	r3, [pc, #56]	; (800b5b8 <vPortFree+0xb8>)
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	43db      	mvns	r3, r3
 800b582:	401a      	ands	r2, r3
 800b584:	693b      	ldr	r3, [r7, #16]
 800b586:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b588:	f7fe fb74 	bl	8009c74 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b58c:	693b      	ldr	r3, [r7, #16]
 800b58e:	685a      	ldr	r2, [r3, #4]
 800b590:	4b0a      	ldr	r3, [pc, #40]	; (800b5bc <vPortFree+0xbc>)
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	4413      	add	r3, r2
 800b596:	4a09      	ldr	r2, [pc, #36]	; (800b5bc <vPortFree+0xbc>)
 800b598:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b59a:	6938      	ldr	r0, [r7, #16]
 800b59c:	f000 f874 	bl	800b688 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b5a0:	4b07      	ldr	r3, [pc, #28]	; (800b5c0 <vPortFree+0xc0>)
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	3301      	adds	r3, #1
 800b5a6:	4a06      	ldr	r2, [pc, #24]	; (800b5c0 <vPortFree+0xc0>)
 800b5a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b5aa:	f7fe fb71 	bl	8009c90 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b5ae:	bf00      	nop
 800b5b0:	3718      	adds	r7, #24
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}
 800b5b6:	bf00      	nop
 800b5b8:	20004aa0 	.word	0x20004aa0
 800b5bc:	20004a90 	.word	0x20004a90
 800b5c0:	20004a9c 	.word	0x20004a9c

0800b5c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b085      	sub	sp, #20
 800b5c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b5ca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b5ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b5d0:	4b27      	ldr	r3, [pc, #156]	; (800b670 <prvHeapInit+0xac>)
 800b5d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	f003 0307 	and.w	r3, r3, #7
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d00c      	beq.n	800b5f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	3307      	adds	r3, #7
 800b5e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	f023 0307 	bic.w	r3, r3, #7
 800b5ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b5ec:	68ba      	ldr	r2, [r7, #8]
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	1ad3      	subs	r3, r2, r3
 800b5f2:	4a1f      	ldr	r2, [pc, #124]	; (800b670 <prvHeapInit+0xac>)
 800b5f4:	4413      	add	r3, r2
 800b5f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b5fc:	4a1d      	ldr	r2, [pc, #116]	; (800b674 <prvHeapInit+0xb0>)
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b602:	4b1c      	ldr	r3, [pc, #112]	; (800b674 <prvHeapInit+0xb0>)
 800b604:	2200      	movs	r2, #0
 800b606:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	68ba      	ldr	r2, [r7, #8]
 800b60c:	4413      	add	r3, r2
 800b60e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b610:	2208      	movs	r2, #8
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	1a9b      	subs	r3, r3, r2
 800b616:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	f023 0307 	bic.w	r3, r3, #7
 800b61e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	4a15      	ldr	r2, [pc, #84]	; (800b678 <prvHeapInit+0xb4>)
 800b624:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b626:	4b14      	ldr	r3, [pc, #80]	; (800b678 <prvHeapInit+0xb4>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	2200      	movs	r2, #0
 800b62c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b62e:	4b12      	ldr	r3, [pc, #72]	; (800b678 <prvHeapInit+0xb4>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	2200      	movs	r2, #0
 800b634:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	68fa      	ldr	r2, [r7, #12]
 800b63e:	1ad2      	subs	r2, r2, r3
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b644:	4b0c      	ldr	r3, [pc, #48]	; (800b678 <prvHeapInit+0xb4>)
 800b646:	681a      	ldr	r2, [r3, #0]
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	685b      	ldr	r3, [r3, #4]
 800b650:	4a0a      	ldr	r2, [pc, #40]	; (800b67c <prvHeapInit+0xb8>)
 800b652:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	685b      	ldr	r3, [r3, #4]
 800b658:	4a09      	ldr	r2, [pc, #36]	; (800b680 <prvHeapInit+0xbc>)
 800b65a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b65c:	4b09      	ldr	r3, [pc, #36]	; (800b684 <prvHeapInit+0xc0>)
 800b65e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b662:	601a      	str	r2, [r3, #0]
}
 800b664:	bf00      	nop
 800b666:	3714      	adds	r7, #20
 800b668:	46bd      	mov	sp, r7
 800b66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66e:	4770      	bx	lr
 800b670:	20000e84 	.word	0x20000e84
 800b674:	20004a84 	.word	0x20004a84
 800b678:	20004a8c 	.word	0x20004a8c
 800b67c:	20004a94 	.word	0x20004a94
 800b680:	20004a90 	.word	0x20004a90
 800b684:	20004aa0 	.word	0x20004aa0

0800b688 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b688:	b480      	push	{r7}
 800b68a:	b085      	sub	sp, #20
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b690:	4b28      	ldr	r3, [pc, #160]	; (800b734 <prvInsertBlockIntoFreeList+0xac>)
 800b692:	60fb      	str	r3, [r7, #12]
 800b694:	e002      	b.n	800b69c <prvInsertBlockIntoFreeList+0x14>
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	60fb      	str	r3, [r7, #12]
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	687a      	ldr	r2, [r7, #4]
 800b6a2:	429a      	cmp	r2, r3
 800b6a4:	d8f7      	bhi.n	800b696 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	68ba      	ldr	r2, [r7, #8]
 800b6b0:	4413      	add	r3, r2
 800b6b2:	687a      	ldr	r2, [r7, #4]
 800b6b4:	429a      	cmp	r2, r3
 800b6b6:	d108      	bne.n	800b6ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	685a      	ldr	r2, [r3, #4]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	685b      	ldr	r3, [r3, #4]
 800b6c0:	441a      	add	r2, r3
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	685b      	ldr	r3, [r3, #4]
 800b6d2:	68ba      	ldr	r2, [r7, #8]
 800b6d4:	441a      	add	r2, r3
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	429a      	cmp	r2, r3
 800b6dc:	d118      	bne.n	800b710 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	681a      	ldr	r2, [r3, #0]
 800b6e2:	4b15      	ldr	r3, [pc, #84]	; (800b738 <prvInsertBlockIntoFreeList+0xb0>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	429a      	cmp	r2, r3
 800b6e8:	d00d      	beq.n	800b706 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	685a      	ldr	r2, [r3, #4]
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	685b      	ldr	r3, [r3, #4]
 800b6f4:	441a      	add	r2, r3
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	681a      	ldr	r2, [r3, #0]
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	601a      	str	r2, [r3, #0]
 800b704:	e008      	b.n	800b718 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b706:	4b0c      	ldr	r3, [pc, #48]	; (800b738 <prvInsertBlockIntoFreeList+0xb0>)
 800b708:	681a      	ldr	r2, [r3, #0]
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	601a      	str	r2, [r3, #0]
 800b70e:	e003      	b.n	800b718 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	681a      	ldr	r2, [r3, #0]
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b718:	68fa      	ldr	r2, [r7, #12]
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	429a      	cmp	r2, r3
 800b71e:	d002      	beq.n	800b726 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	687a      	ldr	r2, [r7, #4]
 800b724:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b726:	bf00      	nop
 800b728:	3714      	adds	r7, #20
 800b72a:	46bd      	mov	sp, r7
 800b72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b730:	4770      	bx	lr
 800b732:	bf00      	nop
 800b734:	20004a84 	.word	0x20004a84
 800b738:	20004a8c 	.word	0x20004a8c

0800b73c <__errno>:
 800b73c:	4b01      	ldr	r3, [pc, #4]	; (800b744 <__errno+0x8>)
 800b73e:	6818      	ldr	r0, [r3, #0]
 800b740:	4770      	bx	lr
 800b742:	bf00      	nop
 800b744:	20000010 	.word	0x20000010

0800b748 <__libc_init_array>:
 800b748:	b570      	push	{r4, r5, r6, lr}
 800b74a:	4d0d      	ldr	r5, [pc, #52]	; (800b780 <__libc_init_array+0x38>)
 800b74c:	4c0d      	ldr	r4, [pc, #52]	; (800b784 <__libc_init_array+0x3c>)
 800b74e:	1b64      	subs	r4, r4, r5
 800b750:	10a4      	asrs	r4, r4, #2
 800b752:	2600      	movs	r6, #0
 800b754:	42a6      	cmp	r6, r4
 800b756:	d109      	bne.n	800b76c <__libc_init_array+0x24>
 800b758:	4d0b      	ldr	r5, [pc, #44]	; (800b788 <__libc_init_array+0x40>)
 800b75a:	4c0c      	ldr	r4, [pc, #48]	; (800b78c <__libc_init_array+0x44>)
 800b75c:	f002 ff58 	bl	800e610 <_init>
 800b760:	1b64      	subs	r4, r4, r5
 800b762:	10a4      	asrs	r4, r4, #2
 800b764:	2600      	movs	r6, #0
 800b766:	42a6      	cmp	r6, r4
 800b768:	d105      	bne.n	800b776 <__libc_init_array+0x2e>
 800b76a:	bd70      	pop	{r4, r5, r6, pc}
 800b76c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b770:	4798      	blx	r3
 800b772:	3601      	adds	r6, #1
 800b774:	e7ee      	b.n	800b754 <__libc_init_array+0xc>
 800b776:	f855 3b04 	ldr.w	r3, [r5], #4
 800b77a:	4798      	blx	r3
 800b77c:	3601      	adds	r6, #1
 800b77e:	e7f2      	b.n	800b766 <__libc_init_array+0x1e>
 800b780:	0800ebb4 	.word	0x0800ebb4
 800b784:	0800ebb4 	.word	0x0800ebb4
 800b788:	0800ebb4 	.word	0x0800ebb4
 800b78c:	0800ebb8 	.word	0x0800ebb8

0800b790 <memcpy>:
 800b790:	440a      	add	r2, r1
 800b792:	4291      	cmp	r1, r2
 800b794:	f100 33ff 	add.w	r3, r0, #4294967295
 800b798:	d100      	bne.n	800b79c <memcpy+0xc>
 800b79a:	4770      	bx	lr
 800b79c:	b510      	push	{r4, lr}
 800b79e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b7a6:	4291      	cmp	r1, r2
 800b7a8:	d1f9      	bne.n	800b79e <memcpy+0xe>
 800b7aa:	bd10      	pop	{r4, pc}

0800b7ac <memset>:
 800b7ac:	4402      	add	r2, r0
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	4293      	cmp	r3, r2
 800b7b2:	d100      	bne.n	800b7b6 <memset+0xa>
 800b7b4:	4770      	bx	lr
 800b7b6:	f803 1b01 	strb.w	r1, [r3], #1
 800b7ba:	e7f9      	b.n	800b7b0 <memset+0x4>

0800b7bc <__cvt>:
 800b7bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7c0:	ec55 4b10 	vmov	r4, r5, d0
 800b7c4:	2d00      	cmp	r5, #0
 800b7c6:	460e      	mov	r6, r1
 800b7c8:	4619      	mov	r1, r3
 800b7ca:	462b      	mov	r3, r5
 800b7cc:	bfbb      	ittet	lt
 800b7ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b7d2:	461d      	movlt	r5, r3
 800b7d4:	2300      	movge	r3, #0
 800b7d6:	232d      	movlt	r3, #45	; 0x2d
 800b7d8:	700b      	strb	r3, [r1, #0]
 800b7da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b7dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b7e0:	4691      	mov	r9, r2
 800b7e2:	f023 0820 	bic.w	r8, r3, #32
 800b7e6:	bfbc      	itt	lt
 800b7e8:	4622      	movlt	r2, r4
 800b7ea:	4614      	movlt	r4, r2
 800b7ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b7f0:	d005      	beq.n	800b7fe <__cvt+0x42>
 800b7f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b7f6:	d100      	bne.n	800b7fa <__cvt+0x3e>
 800b7f8:	3601      	adds	r6, #1
 800b7fa:	2102      	movs	r1, #2
 800b7fc:	e000      	b.n	800b800 <__cvt+0x44>
 800b7fe:	2103      	movs	r1, #3
 800b800:	ab03      	add	r3, sp, #12
 800b802:	9301      	str	r3, [sp, #4]
 800b804:	ab02      	add	r3, sp, #8
 800b806:	9300      	str	r3, [sp, #0]
 800b808:	ec45 4b10 	vmov	d0, r4, r5
 800b80c:	4653      	mov	r3, sl
 800b80e:	4632      	mov	r2, r6
 800b810:	f000 fcfa 	bl	800c208 <_dtoa_r>
 800b814:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b818:	4607      	mov	r7, r0
 800b81a:	d102      	bne.n	800b822 <__cvt+0x66>
 800b81c:	f019 0f01 	tst.w	r9, #1
 800b820:	d022      	beq.n	800b868 <__cvt+0xac>
 800b822:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b826:	eb07 0906 	add.w	r9, r7, r6
 800b82a:	d110      	bne.n	800b84e <__cvt+0x92>
 800b82c:	783b      	ldrb	r3, [r7, #0]
 800b82e:	2b30      	cmp	r3, #48	; 0x30
 800b830:	d10a      	bne.n	800b848 <__cvt+0x8c>
 800b832:	2200      	movs	r2, #0
 800b834:	2300      	movs	r3, #0
 800b836:	4620      	mov	r0, r4
 800b838:	4629      	mov	r1, r5
 800b83a:	f7f5 f94d 	bl	8000ad8 <__aeabi_dcmpeq>
 800b83e:	b918      	cbnz	r0, 800b848 <__cvt+0x8c>
 800b840:	f1c6 0601 	rsb	r6, r6, #1
 800b844:	f8ca 6000 	str.w	r6, [sl]
 800b848:	f8da 3000 	ldr.w	r3, [sl]
 800b84c:	4499      	add	r9, r3
 800b84e:	2200      	movs	r2, #0
 800b850:	2300      	movs	r3, #0
 800b852:	4620      	mov	r0, r4
 800b854:	4629      	mov	r1, r5
 800b856:	f7f5 f93f 	bl	8000ad8 <__aeabi_dcmpeq>
 800b85a:	b108      	cbz	r0, 800b860 <__cvt+0xa4>
 800b85c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b860:	2230      	movs	r2, #48	; 0x30
 800b862:	9b03      	ldr	r3, [sp, #12]
 800b864:	454b      	cmp	r3, r9
 800b866:	d307      	bcc.n	800b878 <__cvt+0xbc>
 800b868:	9b03      	ldr	r3, [sp, #12]
 800b86a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b86c:	1bdb      	subs	r3, r3, r7
 800b86e:	4638      	mov	r0, r7
 800b870:	6013      	str	r3, [r2, #0]
 800b872:	b004      	add	sp, #16
 800b874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b878:	1c59      	adds	r1, r3, #1
 800b87a:	9103      	str	r1, [sp, #12]
 800b87c:	701a      	strb	r2, [r3, #0]
 800b87e:	e7f0      	b.n	800b862 <__cvt+0xa6>

0800b880 <__exponent>:
 800b880:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b882:	4603      	mov	r3, r0
 800b884:	2900      	cmp	r1, #0
 800b886:	bfb8      	it	lt
 800b888:	4249      	neglt	r1, r1
 800b88a:	f803 2b02 	strb.w	r2, [r3], #2
 800b88e:	bfb4      	ite	lt
 800b890:	222d      	movlt	r2, #45	; 0x2d
 800b892:	222b      	movge	r2, #43	; 0x2b
 800b894:	2909      	cmp	r1, #9
 800b896:	7042      	strb	r2, [r0, #1]
 800b898:	dd2a      	ble.n	800b8f0 <__exponent+0x70>
 800b89a:	f10d 0407 	add.w	r4, sp, #7
 800b89e:	46a4      	mov	ip, r4
 800b8a0:	270a      	movs	r7, #10
 800b8a2:	46a6      	mov	lr, r4
 800b8a4:	460a      	mov	r2, r1
 800b8a6:	fb91 f6f7 	sdiv	r6, r1, r7
 800b8aa:	fb07 1516 	mls	r5, r7, r6, r1
 800b8ae:	3530      	adds	r5, #48	; 0x30
 800b8b0:	2a63      	cmp	r2, #99	; 0x63
 800b8b2:	f104 34ff 	add.w	r4, r4, #4294967295
 800b8b6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b8ba:	4631      	mov	r1, r6
 800b8bc:	dcf1      	bgt.n	800b8a2 <__exponent+0x22>
 800b8be:	3130      	adds	r1, #48	; 0x30
 800b8c0:	f1ae 0502 	sub.w	r5, lr, #2
 800b8c4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b8c8:	1c44      	adds	r4, r0, #1
 800b8ca:	4629      	mov	r1, r5
 800b8cc:	4561      	cmp	r1, ip
 800b8ce:	d30a      	bcc.n	800b8e6 <__exponent+0x66>
 800b8d0:	f10d 0209 	add.w	r2, sp, #9
 800b8d4:	eba2 020e 	sub.w	r2, r2, lr
 800b8d8:	4565      	cmp	r5, ip
 800b8da:	bf88      	it	hi
 800b8dc:	2200      	movhi	r2, #0
 800b8de:	4413      	add	r3, r2
 800b8e0:	1a18      	subs	r0, r3, r0
 800b8e2:	b003      	add	sp, #12
 800b8e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b8ea:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b8ee:	e7ed      	b.n	800b8cc <__exponent+0x4c>
 800b8f0:	2330      	movs	r3, #48	; 0x30
 800b8f2:	3130      	adds	r1, #48	; 0x30
 800b8f4:	7083      	strb	r3, [r0, #2]
 800b8f6:	70c1      	strb	r1, [r0, #3]
 800b8f8:	1d03      	adds	r3, r0, #4
 800b8fa:	e7f1      	b.n	800b8e0 <__exponent+0x60>

0800b8fc <_printf_float>:
 800b8fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b900:	ed2d 8b02 	vpush	{d8}
 800b904:	b08d      	sub	sp, #52	; 0x34
 800b906:	460c      	mov	r4, r1
 800b908:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b90c:	4616      	mov	r6, r2
 800b90e:	461f      	mov	r7, r3
 800b910:	4605      	mov	r5, r0
 800b912:	f001 fa67 	bl	800cde4 <_localeconv_r>
 800b916:	f8d0 a000 	ldr.w	sl, [r0]
 800b91a:	4650      	mov	r0, sl
 800b91c:	f7f4 fc60 	bl	80001e0 <strlen>
 800b920:	2300      	movs	r3, #0
 800b922:	930a      	str	r3, [sp, #40]	; 0x28
 800b924:	6823      	ldr	r3, [r4, #0]
 800b926:	9305      	str	r3, [sp, #20]
 800b928:	f8d8 3000 	ldr.w	r3, [r8]
 800b92c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b930:	3307      	adds	r3, #7
 800b932:	f023 0307 	bic.w	r3, r3, #7
 800b936:	f103 0208 	add.w	r2, r3, #8
 800b93a:	f8c8 2000 	str.w	r2, [r8]
 800b93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b942:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b946:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b94a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b94e:	9307      	str	r3, [sp, #28]
 800b950:	f8cd 8018 	str.w	r8, [sp, #24]
 800b954:	ee08 0a10 	vmov	s16, r0
 800b958:	4b9f      	ldr	r3, [pc, #636]	; (800bbd8 <_printf_float+0x2dc>)
 800b95a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b95e:	f04f 32ff 	mov.w	r2, #4294967295
 800b962:	f7f5 f8eb 	bl	8000b3c <__aeabi_dcmpun>
 800b966:	bb88      	cbnz	r0, 800b9cc <_printf_float+0xd0>
 800b968:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b96c:	4b9a      	ldr	r3, [pc, #616]	; (800bbd8 <_printf_float+0x2dc>)
 800b96e:	f04f 32ff 	mov.w	r2, #4294967295
 800b972:	f7f5 f8c5 	bl	8000b00 <__aeabi_dcmple>
 800b976:	bb48      	cbnz	r0, 800b9cc <_printf_float+0xd0>
 800b978:	2200      	movs	r2, #0
 800b97a:	2300      	movs	r3, #0
 800b97c:	4640      	mov	r0, r8
 800b97e:	4649      	mov	r1, r9
 800b980:	f7f5 f8b4 	bl	8000aec <__aeabi_dcmplt>
 800b984:	b110      	cbz	r0, 800b98c <_printf_float+0x90>
 800b986:	232d      	movs	r3, #45	; 0x2d
 800b988:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b98c:	4b93      	ldr	r3, [pc, #588]	; (800bbdc <_printf_float+0x2e0>)
 800b98e:	4894      	ldr	r0, [pc, #592]	; (800bbe0 <_printf_float+0x2e4>)
 800b990:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b994:	bf94      	ite	ls
 800b996:	4698      	movls	r8, r3
 800b998:	4680      	movhi	r8, r0
 800b99a:	2303      	movs	r3, #3
 800b99c:	6123      	str	r3, [r4, #16]
 800b99e:	9b05      	ldr	r3, [sp, #20]
 800b9a0:	f023 0204 	bic.w	r2, r3, #4
 800b9a4:	6022      	str	r2, [r4, #0]
 800b9a6:	f04f 0900 	mov.w	r9, #0
 800b9aa:	9700      	str	r7, [sp, #0]
 800b9ac:	4633      	mov	r3, r6
 800b9ae:	aa0b      	add	r2, sp, #44	; 0x2c
 800b9b0:	4621      	mov	r1, r4
 800b9b2:	4628      	mov	r0, r5
 800b9b4:	f000 f9d8 	bl	800bd68 <_printf_common>
 800b9b8:	3001      	adds	r0, #1
 800b9ba:	f040 8090 	bne.w	800bade <_printf_float+0x1e2>
 800b9be:	f04f 30ff 	mov.w	r0, #4294967295
 800b9c2:	b00d      	add	sp, #52	; 0x34
 800b9c4:	ecbd 8b02 	vpop	{d8}
 800b9c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9cc:	4642      	mov	r2, r8
 800b9ce:	464b      	mov	r3, r9
 800b9d0:	4640      	mov	r0, r8
 800b9d2:	4649      	mov	r1, r9
 800b9d4:	f7f5 f8b2 	bl	8000b3c <__aeabi_dcmpun>
 800b9d8:	b140      	cbz	r0, 800b9ec <_printf_float+0xf0>
 800b9da:	464b      	mov	r3, r9
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	bfbc      	itt	lt
 800b9e0:	232d      	movlt	r3, #45	; 0x2d
 800b9e2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b9e6:	487f      	ldr	r0, [pc, #508]	; (800bbe4 <_printf_float+0x2e8>)
 800b9e8:	4b7f      	ldr	r3, [pc, #508]	; (800bbe8 <_printf_float+0x2ec>)
 800b9ea:	e7d1      	b.n	800b990 <_printf_float+0x94>
 800b9ec:	6863      	ldr	r3, [r4, #4]
 800b9ee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b9f2:	9206      	str	r2, [sp, #24]
 800b9f4:	1c5a      	adds	r2, r3, #1
 800b9f6:	d13f      	bne.n	800ba78 <_printf_float+0x17c>
 800b9f8:	2306      	movs	r3, #6
 800b9fa:	6063      	str	r3, [r4, #4]
 800b9fc:	9b05      	ldr	r3, [sp, #20]
 800b9fe:	6861      	ldr	r1, [r4, #4]
 800ba00:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ba04:	2300      	movs	r3, #0
 800ba06:	9303      	str	r3, [sp, #12]
 800ba08:	ab0a      	add	r3, sp, #40	; 0x28
 800ba0a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ba0e:	ab09      	add	r3, sp, #36	; 0x24
 800ba10:	ec49 8b10 	vmov	d0, r8, r9
 800ba14:	9300      	str	r3, [sp, #0]
 800ba16:	6022      	str	r2, [r4, #0]
 800ba18:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ba1c:	4628      	mov	r0, r5
 800ba1e:	f7ff fecd 	bl	800b7bc <__cvt>
 800ba22:	9b06      	ldr	r3, [sp, #24]
 800ba24:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba26:	2b47      	cmp	r3, #71	; 0x47
 800ba28:	4680      	mov	r8, r0
 800ba2a:	d108      	bne.n	800ba3e <_printf_float+0x142>
 800ba2c:	1cc8      	adds	r0, r1, #3
 800ba2e:	db02      	blt.n	800ba36 <_printf_float+0x13a>
 800ba30:	6863      	ldr	r3, [r4, #4]
 800ba32:	4299      	cmp	r1, r3
 800ba34:	dd41      	ble.n	800baba <_printf_float+0x1be>
 800ba36:	f1ab 0b02 	sub.w	fp, fp, #2
 800ba3a:	fa5f fb8b 	uxtb.w	fp, fp
 800ba3e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ba42:	d820      	bhi.n	800ba86 <_printf_float+0x18a>
 800ba44:	3901      	subs	r1, #1
 800ba46:	465a      	mov	r2, fp
 800ba48:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ba4c:	9109      	str	r1, [sp, #36]	; 0x24
 800ba4e:	f7ff ff17 	bl	800b880 <__exponent>
 800ba52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ba54:	1813      	adds	r3, r2, r0
 800ba56:	2a01      	cmp	r2, #1
 800ba58:	4681      	mov	r9, r0
 800ba5a:	6123      	str	r3, [r4, #16]
 800ba5c:	dc02      	bgt.n	800ba64 <_printf_float+0x168>
 800ba5e:	6822      	ldr	r2, [r4, #0]
 800ba60:	07d2      	lsls	r2, r2, #31
 800ba62:	d501      	bpl.n	800ba68 <_printf_float+0x16c>
 800ba64:	3301      	adds	r3, #1
 800ba66:	6123      	str	r3, [r4, #16]
 800ba68:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d09c      	beq.n	800b9aa <_printf_float+0xae>
 800ba70:	232d      	movs	r3, #45	; 0x2d
 800ba72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba76:	e798      	b.n	800b9aa <_printf_float+0xae>
 800ba78:	9a06      	ldr	r2, [sp, #24]
 800ba7a:	2a47      	cmp	r2, #71	; 0x47
 800ba7c:	d1be      	bne.n	800b9fc <_printf_float+0x100>
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d1bc      	bne.n	800b9fc <_printf_float+0x100>
 800ba82:	2301      	movs	r3, #1
 800ba84:	e7b9      	b.n	800b9fa <_printf_float+0xfe>
 800ba86:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ba8a:	d118      	bne.n	800babe <_printf_float+0x1c2>
 800ba8c:	2900      	cmp	r1, #0
 800ba8e:	6863      	ldr	r3, [r4, #4]
 800ba90:	dd0b      	ble.n	800baaa <_printf_float+0x1ae>
 800ba92:	6121      	str	r1, [r4, #16]
 800ba94:	b913      	cbnz	r3, 800ba9c <_printf_float+0x1a0>
 800ba96:	6822      	ldr	r2, [r4, #0]
 800ba98:	07d0      	lsls	r0, r2, #31
 800ba9a:	d502      	bpl.n	800baa2 <_printf_float+0x1a6>
 800ba9c:	3301      	adds	r3, #1
 800ba9e:	440b      	add	r3, r1
 800baa0:	6123      	str	r3, [r4, #16]
 800baa2:	65a1      	str	r1, [r4, #88]	; 0x58
 800baa4:	f04f 0900 	mov.w	r9, #0
 800baa8:	e7de      	b.n	800ba68 <_printf_float+0x16c>
 800baaa:	b913      	cbnz	r3, 800bab2 <_printf_float+0x1b6>
 800baac:	6822      	ldr	r2, [r4, #0]
 800baae:	07d2      	lsls	r2, r2, #31
 800bab0:	d501      	bpl.n	800bab6 <_printf_float+0x1ba>
 800bab2:	3302      	adds	r3, #2
 800bab4:	e7f4      	b.n	800baa0 <_printf_float+0x1a4>
 800bab6:	2301      	movs	r3, #1
 800bab8:	e7f2      	b.n	800baa0 <_printf_float+0x1a4>
 800baba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800babe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bac0:	4299      	cmp	r1, r3
 800bac2:	db05      	blt.n	800bad0 <_printf_float+0x1d4>
 800bac4:	6823      	ldr	r3, [r4, #0]
 800bac6:	6121      	str	r1, [r4, #16]
 800bac8:	07d8      	lsls	r0, r3, #31
 800baca:	d5ea      	bpl.n	800baa2 <_printf_float+0x1a6>
 800bacc:	1c4b      	adds	r3, r1, #1
 800bace:	e7e7      	b.n	800baa0 <_printf_float+0x1a4>
 800bad0:	2900      	cmp	r1, #0
 800bad2:	bfd4      	ite	le
 800bad4:	f1c1 0202 	rsble	r2, r1, #2
 800bad8:	2201      	movgt	r2, #1
 800bada:	4413      	add	r3, r2
 800badc:	e7e0      	b.n	800baa0 <_printf_float+0x1a4>
 800bade:	6823      	ldr	r3, [r4, #0]
 800bae0:	055a      	lsls	r2, r3, #21
 800bae2:	d407      	bmi.n	800baf4 <_printf_float+0x1f8>
 800bae4:	6923      	ldr	r3, [r4, #16]
 800bae6:	4642      	mov	r2, r8
 800bae8:	4631      	mov	r1, r6
 800baea:	4628      	mov	r0, r5
 800baec:	47b8      	blx	r7
 800baee:	3001      	adds	r0, #1
 800baf0:	d12c      	bne.n	800bb4c <_printf_float+0x250>
 800baf2:	e764      	b.n	800b9be <_printf_float+0xc2>
 800baf4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800baf8:	f240 80e0 	bls.w	800bcbc <_printf_float+0x3c0>
 800bafc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bb00:	2200      	movs	r2, #0
 800bb02:	2300      	movs	r3, #0
 800bb04:	f7f4 ffe8 	bl	8000ad8 <__aeabi_dcmpeq>
 800bb08:	2800      	cmp	r0, #0
 800bb0a:	d034      	beq.n	800bb76 <_printf_float+0x27a>
 800bb0c:	4a37      	ldr	r2, [pc, #220]	; (800bbec <_printf_float+0x2f0>)
 800bb0e:	2301      	movs	r3, #1
 800bb10:	4631      	mov	r1, r6
 800bb12:	4628      	mov	r0, r5
 800bb14:	47b8      	blx	r7
 800bb16:	3001      	adds	r0, #1
 800bb18:	f43f af51 	beq.w	800b9be <_printf_float+0xc2>
 800bb1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bb20:	429a      	cmp	r2, r3
 800bb22:	db02      	blt.n	800bb2a <_printf_float+0x22e>
 800bb24:	6823      	ldr	r3, [r4, #0]
 800bb26:	07d8      	lsls	r0, r3, #31
 800bb28:	d510      	bpl.n	800bb4c <_printf_float+0x250>
 800bb2a:	ee18 3a10 	vmov	r3, s16
 800bb2e:	4652      	mov	r2, sl
 800bb30:	4631      	mov	r1, r6
 800bb32:	4628      	mov	r0, r5
 800bb34:	47b8      	blx	r7
 800bb36:	3001      	adds	r0, #1
 800bb38:	f43f af41 	beq.w	800b9be <_printf_float+0xc2>
 800bb3c:	f04f 0800 	mov.w	r8, #0
 800bb40:	f104 091a 	add.w	r9, r4, #26
 800bb44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb46:	3b01      	subs	r3, #1
 800bb48:	4543      	cmp	r3, r8
 800bb4a:	dc09      	bgt.n	800bb60 <_printf_float+0x264>
 800bb4c:	6823      	ldr	r3, [r4, #0]
 800bb4e:	079b      	lsls	r3, r3, #30
 800bb50:	f100 8105 	bmi.w	800bd5e <_printf_float+0x462>
 800bb54:	68e0      	ldr	r0, [r4, #12]
 800bb56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb58:	4298      	cmp	r0, r3
 800bb5a:	bfb8      	it	lt
 800bb5c:	4618      	movlt	r0, r3
 800bb5e:	e730      	b.n	800b9c2 <_printf_float+0xc6>
 800bb60:	2301      	movs	r3, #1
 800bb62:	464a      	mov	r2, r9
 800bb64:	4631      	mov	r1, r6
 800bb66:	4628      	mov	r0, r5
 800bb68:	47b8      	blx	r7
 800bb6a:	3001      	adds	r0, #1
 800bb6c:	f43f af27 	beq.w	800b9be <_printf_float+0xc2>
 800bb70:	f108 0801 	add.w	r8, r8, #1
 800bb74:	e7e6      	b.n	800bb44 <_printf_float+0x248>
 800bb76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	dc39      	bgt.n	800bbf0 <_printf_float+0x2f4>
 800bb7c:	4a1b      	ldr	r2, [pc, #108]	; (800bbec <_printf_float+0x2f0>)
 800bb7e:	2301      	movs	r3, #1
 800bb80:	4631      	mov	r1, r6
 800bb82:	4628      	mov	r0, r5
 800bb84:	47b8      	blx	r7
 800bb86:	3001      	adds	r0, #1
 800bb88:	f43f af19 	beq.w	800b9be <_printf_float+0xc2>
 800bb8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bb90:	4313      	orrs	r3, r2
 800bb92:	d102      	bne.n	800bb9a <_printf_float+0x29e>
 800bb94:	6823      	ldr	r3, [r4, #0]
 800bb96:	07d9      	lsls	r1, r3, #31
 800bb98:	d5d8      	bpl.n	800bb4c <_printf_float+0x250>
 800bb9a:	ee18 3a10 	vmov	r3, s16
 800bb9e:	4652      	mov	r2, sl
 800bba0:	4631      	mov	r1, r6
 800bba2:	4628      	mov	r0, r5
 800bba4:	47b8      	blx	r7
 800bba6:	3001      	adds	r0, #1
 800bba8:	f43f af09 	beq.w	800b9be <_printf_float+0xc2>
 800bbac:	f04f 0900 	mov.w	r9, #0
 800bbb0:	f104 0a1a 	add.w	sl, r4, #26
 800bbb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbb6:	425b      	negs	r3, r3
 800bbb8:	454b      	cmp	r3, r9
 800bbba:	dc01      	bgt.n	800bbc0 <_printf_float+0x2c4>
 800bbbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbbe:	e792      	b.n	800bae6 <_printf_float+0x1ea>
 800bbc0:	2301      	movs	r3, #1
 800bbc2:	4652      	mov	r2, sl
 800bbc4:	4631      	mov	r1, r6
 800bbc6:	4628      	mov	r0, r5
 800bbc8:	47b8      	blx	r7
 800bbca:	3001      	adds	r0, #1
 800bbcc:	f43f aef7 	beq.w	800b9be <_printf_float+0xc2>
 800bbd0:	f109 0901 	add.w	r9, r9, #1
 800bbd4:	e7ee      	b.n	800bbb4 <_printf_float+0x2b8>
 800bbd6:	bf00      	nop
 800bbd8:	7fefffff 	.word	0x7fefffff
 800bbdc:	0800e7d8 	.word	0x0800e7d8
 800bbe0:	0800e7dc 	.word	0x0800e7dc
 800bbe4:	0800e7e4 	.word	0x0800e7e4
 800bbe8:	0800e7e0 	.word	0x0800e7e0
 800bbec:	0800e7e8 	.word	0x0800e7e8
 800bbf0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bbf2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bbf4:	429a      	cmp	r2, r3
 800bbf6:	bfa8      	it	ge
 800bbf8:	461a      	movge	r2, r3
 800bbfa:	2a00      	cmp	r2, #0
 800bbfc:	4691      	mov	r9, r2
 800bbfe:	dc37      	bgt.n	800bc70 <_printf_float+0x374>
 800bc00:	f04f 0b00 	mov.w	fp, #0
 800bc04:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc08:	f104 021a 	add.w	r2, r4, #26
 800bc0c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bc0e:	9305      	str	r3, [sp, #20]
 800bc10:	eba3 0309 	sub.w	r3, r3, r9
 800bc14:	455b      	cmp	r3, fp
 800bc16:	dc33      	bgt.n	800bc80 <_printf_float+0x384>
 800bc18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bc1c:	429a      	cmp	r2, r3
 800bc1e:	db3b      	blt.n	800bc98 <_printf_float+0x39c>
 800bc20:	6823      	ldr	r3, [r4, #0]
 800bc22:	07da      	lsls	r2, r3, #31
 800bc24:	d438      	bmi.n	800bc98 <_printf_float+0x39c>
 800bc26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc28:	9a05      	ldr	r2, [sp, #20]
 800bc2a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bc2c:	1a9a      	subs	r2, r3, r2
 800bc2e:	eba3 0901 	sub.w	r9, r3, r1
 800bc32:	4591      	cmp	r9, r2
 800bc34:	bfa8      	it	ge
 800bc36:	4691      	movge	r9, r2
 800bc38:	f1b9 0f00 	cmp.w	r9, #0
 800bc3c:	dc35      	bgt.n	800bcaa <_printf_float+0x3ae>
 800bc3e:	f04f 0800 	mov.w	r8, #0
 800bc42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc46:	f104 0a1a 	add.w	sl, r4, #26
 800bc4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bc4e:	1a9b      	subs	r3, r3, r2
 800bc50:	eba3 0309 	sub.w	r3, r3, r9
 800bc54:	4543      	cmp	r3, r8
 800bc56:	f77f af79 	ble.w	800bb4c <_printf_float+0x250>
 800bc5a:	2301      	movs	r3, #1
 800bc5c:	4652      	mov	r2, sl
 800bc5e:	4631      	mov	r1, r6
 800bc60:	4628      	mov	r0, r5
 800bc62:	47b8      	blx	r7
 800bc64:	3001      	adds	r0, #1
 800bc66:	f43f aeaa 	beq.w	800b9be <_printf_float+0xc2>
 800bc6a:	f108 0801 	add.w	r8, r8, #1
 800bc6e:	e7ec      	b.n	800bc4a <_printf_float+0x34e>
 800bc70:	4613      	mov	r3, r2
 800bc72:	4631      	mov	r1, r6
 800bc74:	4642      	mov	r2, r8
 800bc76:	4628      	mov	r0, r5
 800bc78:	47b8      	blx	r7
 800bc7a:	3001      	adds	r0, #1
 800bc7c:	d1c0      	bne.n	800bc00 <_printf_float+0x304>
 800bc7e:	e69e      	b.n	800b9be <_printf_float+0xc2>
 800bc80:	2301      	movs	r3, #1
 800bc82:	4631      	mov	r1, r6
 800bc84:	4628      	mov	r0, r5
 800bc86:	9205      	str	r2, [sp, #20]
 800bc88:	47b8      	blx	r7
 800bc8a:	3001      	adds	r0, #1
 800bc8c:	f43f ae97 	beq.w	800b9be <_printf_float+0xc2>
 800bc90:	9a05      	ldr	r2, [sp, #20]
 800bc92:	f10b 0b01 	add.w	fp, fp, #1
 800bc96:	e7b9      	b.n	800bc0c <_printf_float+0x310>
 800bc98:	ee18 3a10 	vmov	r3, s16
 800bc9c:	4652      	mov	r2, sl
 800bc9e:	4631      	mov	r1, r6
 800bca0:	4628      	mov	r0, r5
 800bca2:	47b8      	blx	r7
 800bca4:	3001      	adds	r0, #1
 800bca6:	d1be      	bne.n	800bc26 <_printf_float+0x32a>
 800bca8:	e689      	b.n	800b9be <_printf_float+0xc2>
 800bcaa:	9a05      	ldr	r2, [sp, #20]
 800bcac:	464b      	mov	r3, r9
 800bcae:	4442      	add	r2, r8
 800bcb0:	4631      	mov	r1, r6
 800bcb2:	4628      	mov	r0, r5
 800bcb4:	47b8      	blx	r7
 800bcb6:	3001      	adds	r0, #1
 800bcb8:	d1c1      	bne.n	800bc3e <_printf_float+0x342>
 800bcba:	e680      	b.n	800b9be <_printf_float+0xc2>
 800bcbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bcbe:	2a01      	cmp	r2, #1
 800bcc0:	dc01      	bgt.n	800bcc6 <_printf_float+0x3ca>
 800bcc2:	07db      	lsls	r3, r3, #31
 800bcc4:	d538      	bpl.n	800bd38 <_printf_float+0x43c>
 800bcc6:	2301      	movs	r3, #1
 800bcc8:	4642      	mov	r2, r8
 800bcca:	4631      	mov	r1, r6
 800bccc:	4628      	mov	r0, r5
 800bcce:	47b8      	blx	r7
 800bcd0:	3001      	adds	r0, #1
 800bcd2:	f43f ae74 	beq.w	800b9be <_printf_float+0xc2>
 800bcd6:	ee18 3a10 	vmov	r3, s16
 800bcda:	4652      	mov	r2, sl
 800bcdc:	4631      	mov	r1, r6
 800bcde:	4628      	mov	r0, r5
 800bce0:	47b8      	blx	r7
 800bce2:	3001      	adds	r0, #1
 800bce4:	f43f ae6b 	beq.w	800b9be <_printf_float+0xc2>
 800bce8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bcec:	2200      	movs	r2, #0
 800bcee:	2300      	movs	r3, #0
 800bcf0:	f7f4 fef2 	bl	8000ad8 <__aeabi_dcmpeq>
 800bcf4:	b9d8      	cbnz	r0, 800bd2e <_printf_float+0x432>
 800bcf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bcf8:	f108 0201 	add.w	r2, r8, #1
 800bcfc:	3b01      	subs	r3, #1
 800bcfe:	4631      	mov	r1, r6
 800bd00:	4628      	mov	r0, r5
 800bd02:	47b8      	blx	r7
 800bd04:	3001      	adds	r0, #1
 800bd06:	d10e      	bne.n	800bd26 <_printf_float+0x42a>
 800bd08:	e659      	b.n	800b9be <_printf_float+0xc2>
 800bd0a:	2301      	movs	r3, #1
 800bd0c:	4652      	mov	r2, sl
 800bd0e:	4631      	mov	r1, r6
 800bd10:	4628      	mov	r0, r5
 800bd12:	47b8      	blx	r7
 800bd14:	3001      	adds	r0, #1
 800bd16:	f43f ae52 	beq.w	800b9be <_printf_float+0xc2>
 800bd1a:	f108 0801 	add.w	r8, r8, #1
 800bd1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd20:	3b01      	subs	r3, #1
 800bd22:	4543      	cmp	r3, r8
 800bd24:	dcf1      	bgt.n	800bd0a <_printf_float+0x40e>
 800bd26:	464b      	mov	r3, r9
 800bd28:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800bd2c:	e6dc      	b.n	800bae8 <_printf_float+0x1ec>
 800bd2e:	f04f 0800 	mov.w	r8, #0
 800bd32:	f104 0a1a 	add.w	sl, r4, #26
 800bd36:	e7f2      	b.n	800bd1e <_printf_float+0x422>
 800bd38:	2301      	movs	r3, #1
 800bd3a:	4642      	mov	r2, r8
 800bd3c:	e7df      	b.n	800bcfe <_printf_float+0x402>
 800bd3e:	2301      	movs	r3, #1
 800bd40:	464a      	mov	r2, r9
 800bd42:	4631      	mov	r1, r6
 800bd44:	4628      	mov	r0, r5
 800bd46:	47b8      	blx	r7
 800bd48:	3001      	adds	r0, #1
 800bd4a:	f43f ae38 	beq.w	800b9be <_printf_float+0xc2>
 800bd4e:	f108 0801 	add.w	r8, r8, #1
 800bd52:	68e3      	ldr	r3, [r4, #12]
 800bd54:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bd56:	1a5b      	subs	r3, r3, r1
 800bd58:	4543      	cmp	r3, r8
 800bd5a:	dcf0      	bgt.n	800bd3e <_printf_float+0x442>
 800bd5c:	e6fa      	b.n	800bb54 <_printf_float+0x258>
 800bd5e:	f04f 0800 	mov.w	r8, #0
 800bd62:	f104 0919 	add.w	r9, r4, #25
 800bd66:	e7f4      	b.n	800bd52 <_printf_float+0x456>

0800bd68 <_printf_common>:
 800bd68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd6c:	4616      	mov	r6, r2
 800bd6e:	4699      	mov	r9, r3
 800bd70:	688a      	ldr	r2, [r1, #8]
 800bd72:	690b      	ldr	r3, [r1, #16]
 800bd74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	bfb8      	it	lt
 800bd7c:	4613      	movlt	r3, r2
 800bd7e:	6033      	str	r3, [r6, #0]
 800bd80:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bd84:	4607      	mov	r7, r0
 800bd86:	460c      	mov	r4, r1
 800bd88:	b10a      	cbz	r2, 800bd8e <_printf_common+0x26>
 800bd8a:	3301      	adds	r3, #1
 800bd8c:	6033      	str	r3, [r6, #0]
 800bd8e:	6823      	ldr	r3, [r4, #0]
 800bd90:	0699      	lsls	r1, r3, #26
 800bd92:	bf42      	ittt	mi
 800bd94:	6833      	ldrmi	r3, [r6, #0]
 800bd96:	3302      	addmi	r3, #2
 800bd98:	6033      	strmi	r3, [r6, #0]
 800bd9a:	6825      	ldr	r5, [r4, #0]
 800bd9c:	f015 0506 	ands.w	r5, r5, #6
 800bda0:	d106      	bne.n	800bdb0 <_printf_common+0x48>
 800bda2:	f104 0a19 	add.w	sl, r4, #25
 800bda6:	68e3      	ldr	r3, [r4, #12]
 800bda8:	6832      	ldr	r2, [r6, #0]
 800bdaa:	1a9b      	subs	r3, r3, r2
 800bdac:	42ab      	cmp	r3, r5
 800bdae:	dc26      	bgt.n	800bdfe <_printf_common+0x96>
 800bdb0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bdb4:	1e13      	subs	r3, r2, #0
 800bdb6:	6822      	ldr	r2, [r4, #0]
 800bdb8:	bf18      	it	ne
 800bdba:	2301      	movne	r3, #1
 800bdbc:	0692      	lsls	r2, r2, #26
 800bdbe:	d42b      	bmi.n	800be18 <_printf_common+0xb0>
 800bdc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bdc4:	4649      	mov	r1, r9
 800bdc6:	4638      	mov	r0, r7
 800bdc8:	47c0      	blx	r8
 800bdca:	3001      	adds	r0, #1
 800bdcc:	d01e      	beq.n	800be0c <_printf_common+0xa4>
 800bdce:	6823      	ldr	r3, [r4, #0]
 800bdd0:	68e5      	ldr	r5, [r4, #12]
 800bdd2:	6832      	ldr	r2, [r6, #0]
 800bdd4:	f003 0306 	and.w	r3, r3, #6
 800bdd8:	2b04      	cmp	r3, #4
 800bdda:	bf08      	it	eq
 800bddc:	1aad      	subeq	r5, r5, r2
 800bdde:	68a3      	ldr	r3, [r4, #8]
 800bde0:	6922      	ldr	r2, [r4, #16]
 800bde2:	bf0c      	ite	eq
 800bde4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bde8:	2500      	movne	r5, #0
 800bdea:	4293      	cmp	r3, r2
 800bdec:	bfc4      	itt	gt
 800bdee:	1a9b      	subgt	r3, r3, r2
 800bdf0:	18ed      	addgt	r5, r5, r3
 800bdf2:	2600      	movs	r6, #0
 800bdf4:	341a      	adds	r4, #26
 800bdf6:	42b5      	cmp	r5, r6
 800bdf8:	d11a      	bne.n	800be30 <_printf_common+0xc8>
 800bdfa:	2000      	movs	r0, #0
 800bdfc:	e008      	b.n	800be10 <_printf_common+0xa8>
 800bdfe:	2301      	movs	r3, #1
 800be00:	4652      	mov	r2, sl
 800be02:	4649      	mov	r1, r9
 800be04:	4638      	mov	r0, r7
 800be06:	47c0      	blx	r8
 800be08:	3001      	adds	r0, #1
 800be0a:	d103      	bne.n	800be14 <_printf_common+0xac>
 800be0c:	f04f 30ff 	mov.w	r0, #4294967295
 800be10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be14:	3501      	adds	r5, #1
 800be16:	e7c6      	b.n	800bda6 <_printf_common+0x3e>
 800be18:	18e1      	adds	r1, r4, r3
 800be1a:	1c5a      	adds	r2, r3, #1
 800be1c:	2030      	movs	r0, #48	; 0x30
 800be1e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800be22:	4422      	add	r2, r4
 800be24:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800be28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800be2c:	3302      	adds	r3, #2
 800be2e:	e7c7      	b.n	800bdc0 <_printf_common+0x58>
 800be30:	2301      	movs	r3, #1
 800be32:	4622      	mov	r2, r4
 800be34:	4649      	mov	r1, r9
 800be36:	4638      	mov	r0, r7
 800be38:	47c0      	blx	r8
 800be3a:	3001      	adds	r0, #1
 800be3c:	d0e6      	beq.n	800be0c <_printf_common+0xa4>
 800be3e:	3601      	adds	r6, #1
 800be40:	e7d9      	b.n	800bdf6 <_printf_common+0x8e>
	...

0800be44 <_printf_i>:
 800be44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800be48:	7e0f      	ldrb	r7, [r1, #24]
 800be4a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800be4c:	2f78      	cmp	r7, #120	; 0x78
 800be4e:	4691      	mov	r9, r2
 800be50:	4680      	mov	r8, r0
 800be52:	460c      	mov	r4, r1
 800be54:	469a      	mov	sl, r3
 800be56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800be5a:	d807      	bhi.n	800be6c <_printf_i+0x28>
 800be5c:	2f62      	cmp	r7, #98	; 0x62
 800be5e:	d80a      	bhi.n	800be76 <_printf_i+0x32>
 800be60:	2f00      	cmp	r7, #0
 800be62:	f000 80d8 	beq.w	800c016 <_printf_i+0x1d2>
 800be66:	2f58      	cmp	r7, #88	; 0x58
 800be68:	f000 80a3 	beq.w	800bfb2 <_printf_i+0x16e>
 800be6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800be70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800be74:	e03a      	b.n	800beec <_printf_i+0xa8>
 800be76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800be7a:	2b15      	cmp	r3, #21
 800be7c:	d8f6      	bhi.n	800be6c <_printf_i+0x28>
 800be7e:	a101      	add	r1, pc, #4	; (adr r1, 800be84 <_printf_i+0x40>)
 800be80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800be84:	0800bedd 	.word	0x0800bedd
 800be88:	0800bef1 	.word	0x0800bef1
 800be8c:	0800be6d 	.word	0x0800be6d
 800be90:	0800be6d 	.word	0x0800be6d
 800be94:	0800be6d 	.word	0x0800be6d
 800be98:	0800be6d 	.word	0x0800be6d
 800be9c:	0800bef1 	.word	0x0800bef1
 800bea0:	0800be6d 	.word	0x0800be6d
 800bea4:	0800be6d 	.word	0x0800be6d
 800bea8:	0800be6d 	.word	0x0800be6d
 800beac:	0800be6d 	.word	0x0800be6d
 800beb0:	0800bffd 	.word	0x0800bffd
 800beb4:	0800bf21 	.word	0x0800bf21
 800beb8:	0800bfdf 	.word	0x0800bfdf
 800bebc:	0800be6d 	.word	0x0800be6d
 800bec0:	0800be6d 	.word	0x0800be6d
 800bec4:	0800c01f 	.word	0x0800c01f
 800bec8:	0800be6d 	.word	0x0800be6d
 800becc:	0800bf21 	.word	0x0800bf21
 800bed0:	0800be6d 	.word	0x0800be6d
 800bed4:	0800be6d 	.word	0x0800be6d
 800bed8:	0800bfe7 	.word	0x0800bfe7
 800bedc:	682b      	ldr	r3, [r5, #0]
 800bede:	1d1a      	adds	r2, r3, #4
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	602a      	str	r2, [r5, #0]
 800bee4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bee8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800beec:	2301      	movs	r3, #1
 800beee:	e0a3      	b.n	800c038 <_printf_i+0x1f4>
 800bef0:	6820      	ldr	r0, [r4, #0]
 800bef2:	6829      	ldr	r1, [r5, #0]
 800bef4:	0606      	lsls	r6, r0, #24
 800bef6:	f101 0304 	add.w	r3, r1, #4
 800befa:	d50a      	bpl.n	800bf12 <_printf_i+0xce>
 800befc:	680e      	ldr	r6, [r1, #0]
 800befe:	602b      	str	r3, [r5, #0]
 800bf00:	2e00      	cmp	r6, #0
 800bf02:	da03      	bge.n	800bf0c <_printf_i+0xc8>
 800bf04:	232d      	movs	r3, #45	; 0x2d
 800bf06:	4276      	negs	r6, r6
 800bf08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf0c:	485e      	ldr	r0, [pc, #376]	; (800c088 <_printf_i+0x244>)
 800bf0e:	230a      	movs	r3, #10
 800bf10:	e019      	b.n	800bf46 <_printf_i+0x102>
 800bf12:	680e      	ldr	r6, [r1, #0]
 800bf14:	602b      	str	r3, [r5, #0]
 800bf16:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bf1a:	bf18      	it	ne
 800bf1c:	b236      	sxthne	r6, r6
 800bf1e:	e7ef      	b.n	800bf00 <_printf_i+0xbc>
 800bf20:	682b      	ldr	r3, [r5, #0]
 800bf22:	6820      	ldr	r0, [r4, #0]
 800bf24:	1d19      	adds	r1, r3, #4
 800bf26:	6029      	str	r1, [r5, #0]
 800bf28:	0601      	lsls	r1, r0, #24
 800bf2a:	d501      	bpl.n	800bf30 <_printf_i+0xec>
 800bf2c:	681e      	ldr	r6, [r3, #0]
 800bf2e:	e002      	b.n	800bf36 <_printf_i+0xf2>
 800bf30:	0646      	lsls	r6, r0, #25
 800bf32:	d5fb      	bpl.n	800bf2c <_printf_i+0xe8>
 800bf34:	881e      	ldrh	r6, [r3, #0]
 800bf36:	4854      	ldr	r0, [pc, #336]	; (800c088 <_printf_i+0x244>)
 800bf38:	2f6f      	cmp	r7, #111	; 0x6f
 800bf3a:	bf0c      	ite	eq
 800bf3c:	2308      	moveq	r3, #8
 800bf3e:	230a      	movne	r3, #10
 800bf40:	2100      	movs	r1, #0
 800bf42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bf46:	6865      	ldr	r5, [r4, #4]
 800bf48:	60a5      	str	r5, [r4, #8]
 800bf4a:	2d00      	cmp	r5, #0
 800bf4c:	bfa2      	ittt	ge
 800bf4e:	6821      	ldrge	r1, [r4, #0]
 800bf50:	f021 0104 	bicge.w	r1, r1, #4
 800bf54:	6021      	strge	r1, [r4, #0]
 800bf56:	b90e      	cbnz	r6, 800bf5c <_printf_i+0x118>
 800bf58:	2d00      	cmp	r5, #0
 800bf5a:	d04d      	beq.n	800bff8 <_printf_i+0x1b4>
 800bf5c:	4615      	mov	r5, r2
 800bf5e:	fbb6 f1f3 	udiv	r1, r6, r3
 800bf62:	fb03 6711 	mls	r7, r3, r1, r6
 800bf66:	5dc7      	ldrb	r7, [r0, r7]
 800bf68:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bf6c:	4637      	mov	r7, r6
 800bf6e:	42bb      	cmp	r3, r7
 800bf70:	460e      	mov	r6, r1
 800bf72:	d9f4      	bls.n	800bf5e <_printf_i+0x11a>
 800bf74:	2b08      	cmp	r3, #8
 800bf76:	d10b      	bne.n	800bf90 <_printf_i+0x14c>
 800bf78:	6823      	ldr	r3, [r4, #0]
 800bf7a:	07de      	lsls	r6, r3, #31
 800bf7c:	d508      	bpl.n	800bf90 <_printf_i+0x14c>
 800bf7e:	6923      	ldr	r3, [r4, #16]
 800bf80:	6861      	ldr	r1, [r4, #4]
 800bf82:	4299      	cmp	r1, r3
 800bf84:	bfde      	ittt	le
 800bf86:	2330      	movle	r3, #48	; 0x30
 800bf88:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bf8c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bf90:	1b52      	subs	r2, r2, r5
 800bf92:	6122      	str	r2, [r4, #16]
 800bf94:	f8cd a000 	str.w	sl, [sp]
 800bf98:	464b      	mov	r3, r9
 800bf9a:	aa03      	add	r2, sp, #12
 800bf9c:	4621      	mov	r1, r4
 800bf9e:	4640      	mov	r0, r8
 800bfa0:	f7ff fee2 	bl	800bd68 <_printf_common>
 800bfa4:	3001      	adds	r0, #1
 800bfa6:	d14c      	bne.n	800c042 <_printf_i+0x1fe>
 800bfa8:	f04f 30ff 	mov.w	r0, #4294967295
 800bfac:	b004      	add	sp, #16
 800bfae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfb2:	4835      	ldr	r0, [pc, #212]	; (800c088 <_printf_i+0x244>)
 800bfb4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bfb8:	6829      	ldr	r1, [r5, #0]
 800bfba:	6823      	ldr	r3, [r4, #0]
 800bfbc:	f851 6b04 	ldr.w	r6, [r1], #4
 800bfc0:	6029      	str	r1, [r5, #0]
 800bfc2:	061d      	lsls	r5, r3, #24
 800bfc4:	d514      	bpl.n	800bff0 <_printf_i+0x1ac>
 800bfc6:	07df      	lsls	r7, r3, #31
 800bfc8:	bf44      	itt	mi
 800bfca:	f043 0320 	orrmi.w	r3, r3, #32
 800bfce:	6023      	strmi	r3, [r4, #0]
 800bfd0:	b91e      	cbnz	r6, 800bfda <_printf_i+0x196>
 800bfd2:	6823      	ldr	r3, [r4, #0]
 800bfd4:	f023 0320 	bic.w	r3, r3, #32
 800bfd8:	6023      	str	r3, [r4, #0]
 800bfda:	2310      	movs	r3, #16
 800bfdc:	e7b0      	b.n	800bf40 <_printf_i+0xfc>
 800bfde:	6823      	ldr	r3, [r4, #0]
 800bfe0:	f043 0320 	orr.w	r3, r3, #32
 800bfe4:	6023      	str	r3, [r4, #0]
 800bfe6:	2378      	movs	r3, #120	; 0x78
 800bfe8:	4828      	ldr	r0, [pc, #160]	; (800c08c <_printf_i+0x248>)
 800bfea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bfee:	e7e3      	b.n	800bfb8 <_printf_i+0x174>
 800bff0:	0659      	lsls	r1, r3, #25
 800bff2:	bf48      	it	mi
 800bff4:	b2b6      	uxthmi	r6, r6
 800bff6:	e7e6      	b.n	800bfc6 <_printf_i+0x182>
 800bff8:	4615      	mov	r5, r2
 800bffa:	e7bb      	b.n	800bf74 <_printf_i+0x130>
 800bffc:	682b      	ldr	r3, [r5, #0]
 800bffe:	6826      	ldr	r6, [r4, #0]
 800c000:	6961      	ldr	r1, [r4, #20]
 800c002:	1d18      	adds	r0, r3, #4
 800c004:	6028      	str	r0, [r5, #0]
 800c006:	0635      	lsls	r5, r6, #24
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	d501      	bpl.n	800c010 <_printf_i+0x1cc>
 800c00c:	6019      	str	r1, [r3, #0]
 800c00e:	e002      	b.n	800c016 <_printf_i+0x1d2>
 800c010:	0670      	lsls	r0, r6, #25
 800c012:	d5fb      	bpl.n	800c00c <_printf_i+0x1c8>
 800c014:	8019      	strh	r1, [r3, #0]
 800c016:	2300      	movs	r3, #0
 800c018:	6123      	str	r3, [r4, #16]
 800c01a:	4615      	mov	r5, r2
 800c01c:	e7ba      	b.n	800bf94 <_printf_i+0x150>
 800c01e:	682b      	ldr	r3, [r5, #0]
 800c020:	1d1a      	adds	r2, r3, #4
 800c022:	602a      	str	r2, [r5, #0]
 800c024:	681d      	ldr	r5, [r3, #0]
 800c026:	6862      	ldr	r2, [r4, #4]
 800c028:	2100      	movs	r1, #0
 800c02a:	4628      	mov	r0, r5
 800c02c:	f7f4 f8e0 	bl	80001f0 <memchr>
 800c030:	b108      	cbz	r0, 800c036 <_printf_i+0x1f2>
 800c032:	1b40      	subs	r0, r0, r5
 800c034:	6060      	str	r0, [r4, #4]
 800c036:	6863      	ldr	r3, [r4, #4]
 800c038:	6123      	str	r3, [r4, #16]
 800c03a:	2300      	movs	r3, #0
 800c03c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c040:	e7a8      	b.n	800bf94 <_printf_i+0x150>
 800c042:	6923      	ldr	r3, [r4, #16]
 800c044:	462a      	mov	r2, r5
 800c046:	4649      	mov	r1, r9
 800c048:	4640      	mov	r0, r8
 800c04a:	47d0      	blx	sl
 800c04c:	3001      	adds	r0, #1
 800c04e:	d0ab      	beq.n	800bfa8 <_printf_i+0x164>
 800c050:	6823      	ldr	r3, [r4, #0]
 800c052:	079b      	lsls	r3, r3, #30
 800c054:	d413      	bmi.n	800c07e <_printf_i+0x23a>
 800c056:	68e0      	ldr	r0, [r4, #12]
 800c058:	9b03      	ldr	r3, [sp, #12]
 800c05a:	4298      	cmp	r0, r3
 800c05c:	bfb8      	it	lt
 800c05e:	4618      	movlt	r0, r3
 800c060:	e7a4      	b.n	800bfac <_printf_i+0x168>
 800c062:	2301      	movs	r3, #1
 800c064:	4632      	mov	r2, r6
 800c066:	4649      	mov	r1, r9
 800c068:	4640      	mov	r0, r8
 800c06a:	47d0      	blx	sl
 800c06c:	3001      	adds	r0, #1
 800c06e:	d09b      	beq.n	800bfa8 <_printf_i+0x164>
 800c070:	3501      	adds	r5, #1
 800c072:	68e3      	ldr	r3, [r4, #12]
 800c074:	9903      	ldr	r1, [sp, #12]
 800c076:	1a5b      	subs	r3, r3, r1
 800c078:	42ab      	cmp	r3, r5
 800c07a:	dcf2      	bgt.n	800c062 <_printf_i+0x21e>
 800c07c:	e7eb      	b.n	800c056 <_printf_i+0x212>
 800c07e:	2500      	movs	r5, #0
 800c080:	f104 0619 	add.w	r6, r4, #25
 800c084:	e7f5      	b.n	800c072 <_printf_i+0x22e>
 800c086:	bf00      	nop
 800c088:	0800e7ea 	.word	0x0800e7ea
 800c08c:	0800e7fb 	.word	0x0800e7fb

0800c090 <siprintf>:
 800c090:	b40e      	push	{r1, r2, r3}
 800c092:	b500      	push	{lr}
 800c094:	b09c      	sub	sp, #112	; 0x70
 800c096:	ab1d      	add	r3, sp, #116	; 0x74
 800c098:	9002      	str	r0, [sp, #8]
 800c09a:	9006      	str	r0, [sp, #24]
 800c09c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c0a0:	4809      	ldr	r0, [pc, #36]	; (800c0c8 <siprintf+0x38>)
 800c0a2:	9107      	str	r1, [sp, #28]
 800c0a4:	9104      	str	r1, [sp, #16]
 800c0a6:	4909      	ldr	r1, [pc, #36]	; (800c0cc <siprintf+0x3c>)
 800c0a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0ac:	9105      	str	r1, [sp, #20]
 800c0ae:	6800      	ldr	r0, [r0, #0]
 800c0b0:	9301      	str	r3, [sp, #4]
 800c0b2:	a902      	add	r1, sp, #8
 800c0b4:	f001 fb78 	bl	800d7a8 <_svfiprintf_r>
 800c0b8:	9b02      	ldr	r3, [sp, #8]
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	701a      	strb	r2, [r3, #0]
 800c0be:	b01c      	add	sp, #112	; 0x70
 800c0c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c0c4:	b003      	add	sp, #12
 800c0c6:	4770      	bx	lr
 800c0c8:	20000010 	.word	0x20000010
 800c0cc:	ffff0208 	.word	0xffff0208

0800c0d0 <strcat>:
 800c0d0:	b510      	push	{r4, lr}
 800c0d2:	4602      	mov	r2, r0
 800c0d4:	7814      	ldrb	r4, [r2, #0]
 800c0d6:	4613      	mov	r3, r2
 800c0d8:	3201      	adds	r2, #1
 800c0da:	2c00      	cmp	r4, #0
 800c0dc:	d1fa      	bne.n	800c0d4 <strcat+0x4>
 800c0de:	3b01      	subs	r3, #1
 800c0e0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c0e4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c0e8:	2a00      	cmp	r2, #0
 800c0ea:	d1f9      	bne.n	800c0e0 <strcat+0x10>
 800c0ec:	bd10      	pop	{r4, pc}

0800c0ee <quorem>:
 800c0ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0f2:	6903      	ldr	r3, [r0, #16]
 800c0f4:	690c      	ldr	r4, [r1, #16]
 800c0f6:	42a3      	cmp	r3, r4
 800c0f8:	4607      	mov	r7, r0
 800c0fa:	f2c0 8081 	blt.w	800c200 <quorem+0x112>
 800c0fe:	3c01      	subs	r4, #1
 800c100:	f101 0814 	add.w	r8, r1, #20
 800c104:	f100 0514 	add.w	r5, r0, #20
 800c108:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c10c:	9301      	str	r3, [sp, #4]
 800c10e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c112:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c116:	3301      	adds	r3, #1
 800c118:	429a      	cmp	r2, r3
 800c11a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c11e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c122:	fbb2 f6f3 	udiv	r6, r2, r3
 800c126:	d331      	bcc.n	800c18c <quorem+0x9e>
 800c128:	f04f 0e00 	mov.w	lr, #0
 800c12c:	4640      	mov	r0, r8
 800c12e:	46ac      	mov	ip, r5
 800c130:	46f2      	mov	sl, lr
 800c132:	f850 2b04 	ldr.w	r2, [r0], #4
 800c136:	b293      	uxth	r3, r2
 800c138:	fb06 e303 	mla	r3, r6, r3, lr
 800c13c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c140:	b29b      	uxth	r3, r3
 800c142:	ebaa 0303 	sub.w	r3, sl, r3
 800c146:	f8dc a000 	ldr.w	sl, [ip]
 800c14a:	0c12      	lsrs	r2, r2, #16
 800c14c:	fa13 f38a 	uxtah	r3, r3, sl
 800c150:	fb06 e202 	mla	r2, r6, r2, lr
 800c154:	9300      	str	r3, [sp, #0]
 800c156:	9b00      	ldr	r3, [sp, #0]
 800c158:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c15c:	b292      	uxth	r2, r2
 800c15e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c162:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c166:	f8bd 3000 	ldrh.w	r3, [sp]
 800c16a:	4581      	cmp	r9, r0
 800c16c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c170:	f84c 3b04 	str.w	r3, [ip], #4
 800c174:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c178:	d2db      	bcs.n	800c132 <quorem+0x44>
 800c17a:	f855 300b 	ldr.w	r3, [r5, fp]
 800c17e:	b92b      	cbnz	r3, 800c18c <quorem+0x9e>
 800c180:	9b01      	ldr	r3, [sp, #4]
 800c182:	3b04      	subs	r3, #4
 800c184:	429d      	cmp	r5, r3
 800c186:	461a      	mov	r2, r3
 800c188:	d32e      	bcc.n	800c1e8 <quorem+0xfa>
 800c18a:	613c      	str	r4, [r7, #16]
 800c18c:	4638      	mov	r0, r7
 800c18e:	f001 f8b7 	bl	800d300 <__mcmp>
 800c192:	2800      	cmp	r0, #0
 800c194:	db24      	blt.n	800c1e0 <quorem+0xf2>
 800c196:	3601      	adds	r6, #1
 800c198:	4628      	mov	r0, r5
 800c19a:	f04f 0c00 	mov.w	ip, #0
 800c19e:	f858 2b04 	ldr.w	r2, [r8], #4
 800c1a2:	f8d0 e000 	ldr.w	lr, [r0]
 800c1a6:	b293      	uxth	r3, r2
 800c1a8:	ebac 0303 	sub.w	r3, ip, r3
 800c1ac:	0c12      	lsrs	r2, r2, #16
 800c1ae:	fa13 f38e 	uxtah	r3, r3, lr
 800c1b2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c1b6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c1ba:	b29b      	uxth	r3, r3
 800c1bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1c0:	45c1      	cmp	r9, r8
 800c1c2:	f840 3b04 	str.w	r3, [r0], #4
 800c1c6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c1ca:	d2e8      	bcs.n	800c19e <quorem+0xb0>
 800c1cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c1d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c1d4:	b922      	cbnz	r2, 800c1e0 <quorem+0xf2>
 800c1d6:	3b04      	subs	r3, #4
 800c1d8:	429d      	cmp	r5, r3
 800c1da:	461a      	mov	r2, r3
 800c1dc:	d30a      	bcc.n	800c1f4 <quorem+0x106>
 800c1de:	613c      	str	r4, [r7, #16]
 800c1e0:	4630      	mov	r0, r6
 800c1e2:	b003      	add	sp, #12
 800c1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1e8:	6812      	ldr	r2, [r2, #0]
 800c1ea:	3b04      	subs	r3, #4
 800c1ec:	2a00      	cmp	r2, #0
 800c1ee:	d1cc      	bne.n	800c18a <quorem+0x9c>
 800c1f0:	3c01      	subs	r4, #1
 800c1f2:	e7c7      	b.n	800c184 <quorem+0x96>
 800c1f4:	6812      	ldr	r2, [r2, #0]
 800c1f6:	3b04      	subs	r3, #4
 800c1f8:	2a00      	cmp	r2, #0
 800c1fa:	d1f0      	bne.n	800c1de <quorem+0xf0>
 800c1fc:	3c01      	subs	r4, #1
 800c1fe:	e7eb      	b.n	800c1d8 <quorem+0xea>
 800c200:	2000      	movs	r0, #0
 800c202:	e7ee      	b.n	800c1e2 <quorem+0xf4>
 800c204:	0000      	movs	r0, r0
	...

0800c208 <_dtoa_r>:
 800c208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c20c:	ed2d 8b04 	vpush	{d8-d9}
 800c210:	ec57 6b10 	vmov	r6, r7, d0
 800c214:	b093      	sub	sp, #76	; 0x4c
 800c216:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c218:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c21c:	9106      	str	r1, [sp, #24]
 800c21e:	ee10 aa10 	vmov	sl, s0
 800c222:	4604      	mov	r4, r0
 800c224:	9209      	str	r2, [sp, #36]	; 0x24
 800c226:	930c      	str	r3, [sp, #48]	; 0x30
 800c228:	46bb      	mov	fp, r7
 800c22a:	b975      	cbnz	r5, 800c24a <_dtoa_r+0x42>
 800c22c:	2010      	movs	r0, #16
 800c22e:	f000 fddd 	bl	800cdec <malloc>
 800c232:	4602      	mov	r2, r0
 800c234:	6260      	str	r0, [r4, #36]	; 0x24
 800c236:	b920      	cbnz	r0, 800c242 <_dtoa_r+0x3a>
 800c238:	4ba7      	ldr	r3, [pc, #668]	; (800c4d8 <_dtoa_r+0x2d0>)
 800c23a:	21ea      	movs	r1, #234	; 0xea
 800c23c:	48a7      	ldr	r0, [pc, #668]	; (800c4dc <_dtoa_r+0x2d4>)
 800c23e:	f001 fbc3 	bl	800d9c8 <__assert_func>
 800c242:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c246:	6005      	str	r5, [r0, #0]
 800c248:	60c5      	str	r5, [r0, #12]
 800c24a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c24c:	6819      	ldr	r1, [r3, #0]
 800c24e:	b151      	cbz	r1, 800c266 <_dtoa_r+0x5e>
 800c250:	685a      	ldr	r2, [r3, #4]
 800c252:	604a      	str	r2, [r1, #4]
 800c254:	2301      	movs	r3, #1
 800c256:	4093      	lsls	r3, r2
 800c258:	608b      	str	r3, [r1, #8]
 800c25a:	4620      	mov	r0, r4
 800c25c:	f000 fe0e 	bl	800ce7c <_Bfree>
 800c260:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c262:	2200      	movs	r2, #0
 800c264:	601a      	str	r2, [r3, #0]
 800c266:	1e3b      	subs	r3, r7, #0
 800c268:	bfaa      	itet	ge
 800c26a:	2300      	movge	r3, #0
 800c26c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800c270:	f8c8 3000 	strge.w	r3, [r8]
 800c274:	4b9a      	ldr	r3, [pc, #616]	; (800c4e0 <_dtoa_r+0x2d8>)
 800c276:	bfbc      	itt	lt
 800c278:	2201      	movlt	r2, #1
 800c27a:	f8c8 2000 	strlt.w	r2, [r8]
 800c27e:	ea33 030b 	bics.w	r3, r3, fp
 800c282:	d11b      	bne.n	800c2bc <_dtoa_r+0xb4>
 800c284:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c286:	f242 730f 	movw	r3, #9999	; 0x270f
 800c28a:	6013      	str	r3, [r2, #0]
 800c28c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c290:	4333      	orrs	r3, r6
 800c292:	f000 8592 	beq.w	800cdba <_dtoa_r+0xbb2>
 800c296:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c298:	b963      	cbnz	r3, 800c2b4 <_dtoa_r+0xac>
 800c29a:	4b92      	ldr	r3, [pc, #584]	; (800c4e4 <_dtoa_r+0x2dc>)
 800c29c:	e022      	b.n	800c2e4 <_dtoa_r+0xdc>
 800c29e:	4b92      	ldr	r3, [pc, #584]	; (800c4e8 <_dtoa_r+0x2e0>)
 800c2a0:	9301      	str	r3, [sp, #4]
 800c2a2:	3308      	adds	r3, #8
 800c2a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c2a6:	6013      	str	r3, [r2, #0]
 800c2a8:	9801      	ldr	r0, [sp, #4]
 800c2aa:	b013      	add	sp, #76	; 0x4c
 800c2ac:	ecbd 8b04 	vpop	{d8-d9}
 800c2b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2b4:	4b8b      	ldr	r3, [pc, #556]	; (800c4e4 <_dtoa_r+0x2dc>)
 800c2b6:	9301      	str	r3, [sp, #4]
 800c2b8:	3303      	adds	r3, #3
 800c2ba:	e7f3      	b.n	800c2a4 <_dtoa_r+0x9c>
 800c2bc:	2200      	movs	r2, #0
 800c2be:	2300      	movs	r3, #0
 800c2c0:	4650      	mov	r0, sl
 800c2c2:	4659      	mov	r1, fp
 800c2c4:	f7f4 fc08 	bl	8000ad8 <__aeabi_dcmpeq>
 800c2c8:	ec4b ab19 	vmov	d9, sl, fp
 800c2cc:	4680      	mov	r8, r0
 800c2ce:	b158      	cbz	r0, 800c2e8 <_dtoa_r+0xe0>
 800c2d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	6013      	str	r3, [r2, #0]
 800c2d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	f000 856b 	beq.w	800cdb4 <_dtoa_r+0xbac>
 800c2de:	4883      	ldr	r0, [pc, #524]	; (800c4ec <_dtoa_r+0x2e4>)
 800c2e0:	6018      	str	r0, [r3, #0]
 800c2e2:	1e43      	subs	r3, r0, #1
 800c2e4:	9301      	str	r3, [sp, #4]
 800c2e6:	e7df      	b.n	800c2a8 <_dtoa_r+0xa0>
 800c2e8:	ec4b ab10 	vmov	d0, sl, fp
 800c2ec:	aa10      	add	r2, sp, #64	; 0x40
 800c2ee:	a911      	add	r1, sp, #68	; 0x44
 800c2f0:	4620      	mov	r0, r4
 800c2f2:	f001 f8ab 	bl	800d44c <__d2b>
 800c2f6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800c2fa:	ee08 0a10 	vmov	s16, r0
 800c2fe:	2d00      	cmp	r5, #0
 800c300:	f000 8084 	beq.w	800c40c <_dtoa_r+0x204>
 800c304:	ee19 3a90 	vmov	r3, s19
 800c308:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c30c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800c310:	4656      	mov	r6, sl
 800c312:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800c316:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c31a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800c31e:	4b74      	ldr	r3, [pc, #464]	; (800c4f0 <_dtoa_r+0x2e8>)
 800c320:	2200      	movs	r2, #0
 800c322:	4630      	mov	r0, r6
 800c324:	4639      	mov	r1, r7
 800c326:	f7f3 ffb7 	bl	8000298 <__aeabi_dsub>
 800c32a:	a365      	add	r3, pc, #404	; (adr r3, 800c4c0 <_dtoa_r+0x2b8>)
 800c32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c330:	f7f4 f96a 	bl	8000608 <__aeabi_dmul>
 800c334:	a364      	add	r3, pc, #400	; (adr r3, 800c4c8 <_dtoa_r+0x2c0>)
 800c336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c33a:	f7f3 ffaf 	bl	800029c <__adddf3>
 800c33e:	4606      	mov	r6, r0
 800c340:	4628      	mov	r0, r5
 800c342:	460f      	mov	r7, r1
 800c344:	f7f4 f8f6 	bl	8000534 <__aeabi_i2d>
 800c348:	a361      	add	r3, pc, #388	; (adr r3, 800c4d0 <_dtoa_r+0x2c8>)
 800c34a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c34e:	f7f4 f95b 	bl	8000608 <__aeabi_dmul>
 800c352:	4602      	mov	r2, r0
 800c354:	460b      	mov	r3, r1
 800c356:	4630      	mov	r0, r6
 800c358:	4639      	mov	r1, r7
 800c35a:	f7f3 ff9f 	bl	800029c <__adddf3>
 800c35e:	4606      	mov	r6, r0
 800c360:	460f      	mov	r7, r1
 800c362:	f7f4 fc01 	bl	8000b68 <__aeabi_d2iz>
 800c366:	2200      	movs	r2, #0
 800c368:	9000      	str	r0, [sp, #0]
 800c36a:	2300      	movs	r3, #0
 800c36c:	4630      	mov	r0, r6
 800c36e:	4639      	mov	r1, r7
 800c370:	f7f4 fbbc 	bl	8000aec <__aeabi_dcmplt>
 800c374:	b150      	cbz	r0, 800c38c <_dtoa_r+0x184>
 800c376:	9800      	ldr	r0, [sp, #0]
 800c378:	f7f4 f8dc 	bl	8000534 <__aeabi_i2d>
 800c37c:	4632      	mov	r2, r6
 800c37e:	463b      	mov	r3, r7
 800c380:	f7f4 fbaa 	bl	8000ad8 <__aeabi_dcmpeq>
 800c384:	b910      	cbnz	r0, 800c38c <_dtoa_r+0x184>
 800c386:	9b00      	ldr	r3, [sp, #0]
 800c388:	3b01      	subs	r3, #1
 800c38a:	9300      	str	r3, [sp, #0]
 800c38c:	9b00      	ldr	r3, [sp, #0]
 800c38e:	2b16      	cmp	r3, #22
 800c390:	d85a      	bhi.n	800c448 <_dtoa_r+0x240>
 800c392:	9a00      	ldr	r2, [sp, #0]
 800c394:	4b57      	ldr	r3, [pc, #348]	; (800c4f4 <_dtoa_r+0x2ec>)
 800c396:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c39e:	ec51 0b19 	vmov	r0, r1, d9
 800c3a2:	f7f4 fba3 	bl	8000aec <__aeabi_dcmplt>
 800c3a6:	2800      	cmp	r0, #0
 800c3a8:	d050      	beq.n	800c44c <_dtoa_r+0x244>
 800c3aa:	9b00      	ldr	r3, [sp, #0]
 800c3ac:	3b01      	subs	r3, #1
 800c3ae:	9300      	str	r3, [sp, #0]
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	930b      	str	r3, [sp, #44]	; 0x2c
 800c3b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c3b6:	1b5d      	subs	r5, r3, r5
 800c3b8:	1e6b      	subs	r3, r5, #1
 800c3ba:	9305      	str	r3, [sp, #20]
 800c3bc:	bf45      	ittet	mi
 800c3be:	f1c5 0301 	rsbmi	r3, r5, #1
 800c3c2:	9304      	strmi	r3, [sp, #16]
 800c3c4:	2300      	movpl	r3, #0
 800c3c6:	2300      	movmi	r3, #0
 800c3c8:	bf4c      	ite	mi
 800c3ca:	9305      	strmi	r3, [sp, #20]
 800c3cc:	9304      	strpl	r3, [sp, #16]
 800c3ce:	9b00      	ldr	r3, [sp, #0]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	db3d      	blt.n	800c450 <_dtoa_r+0x248>
 800c3d4:	9b05      	ldr	r3, [sp, #20]
 800c3d6:	9a00      	ldr	r2, [sp, #0]
 800c3d8:	920a      	str	r2, [sp, #40]	; 0x28
 800c3da:	4413      	add	r3, r2
 800c3dc:	9305      	str	r3, [sp, #20]
 800c3de:	2300      	movs	r3, #0
 800c3e0:	9307      	str	r3, [sp, #28]
 800c3e2:	9b06      	ldr	r3, [sp, #24]
 800c3e4:	2b09      	cmp	r3, #9
 800c3e6:	f200 8089 	bhi.w	800c4fc <_dtoa_r+0x2f4>
 800c3ea:	2b05      	cmp	r3, #5
 800c3ec:	bfc4      	itt	gt
 800c3ee:	3b04      	subgt	r3, #4
 800c3f0:	9306      	strgt	r3, [sp, #24]
 800c3f2:	9b06      	ldr	r3, [sp, #24]
 800c3f4:	f1a3 0302 	sub.w	r3, r3, #2
 800c3f8:	bfcc      	ite	gt
 800c3fa:	2500      	movgt	r5, #0
 800c3fc:	2501      	movle	r5, #1
 800c3fe:	2b03      	cmp	r3, #3
 800c400:	f200 8087 	bhi.w	800c512 <_dtoa_r+0x30a>
 800c404:	e8df f003 	tbb	[pc, r3]
 800c408:	59383a2d 	.word	0x59383a2d
 800c40c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c410:	441d      	add	r5, r3
 800c412:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c416:	2b20      	cmp	r3, #32
 800c418:	bfc1      	itttt	gt
 800c41a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c41e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800c422:	fa0b f303 	lslgt.w	r3, fp, r3
 800c426:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c42a:	bfda      	itte	le
 800c42c:	f1c3 0320 	rsble	r3, r3, #32
 800c430:	fa06 f003 	lslle.w	r0, r6, r3
 800c434:	4318      	orrgt	r0, r3
 800c436:	f7f4 f86d 	bl	8000514 <__aeabi_ui2d>
 800c43a:	2301      	movs	r3, #1
 800c43c:	4606      	mov	r6, r0
 800c43e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800c442:	3d01      	subs	r5, #1
 800c444:	930e      	str	r3, [sp, #56]	; 0x38
 800c446:	e76a      	b.n	800c31e <_dtoa_r+0x116>
 800c448:	2301      	movs	r3, #1
 800c44a:	e7b2      	b.n	800c3b2 <_dtoa_r+0x1aa>
 800c44c:	900b      	str	r0, [sp, #44]	; 0x2c
 800c44e:	e7b1      	b.n	800c3b4 <_dtoa_r+0x1ac>
 800c450:	9b04      	ldr	r3, [sp, #16]
 800c452:	9a00      	ldr	r2, [sp, #0]
 800c454:	1a9b      	subs	r3, r3, r2
 800c456:	9304      	str	r3, [sp, #16]
 800c458:	4253      	negs	r3, r2
 800c45a:	9307      	str	r3, [sp, #28]
 800c45c:	2300      	movs	r3, #0
 800c45e:	930a      	str	r3, [sp, #40]	; 0x28
 800c460:	e7bf      	b.n	800c3e2 <_dtoa_r+0x1da>
 800c462:	2300      	movs	r3, #0
 800c464:	9308      	str	r3, [sp, #32]
 800c466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c468:	2b00      	cmp	r3, #0
 800c46a:	dc55      	bgt.n	800c518 <_dtoa_r+0x310>
 800c46c:	2301      	movs	r3, #1
 800c46e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c472:	461a      	mov	r2, r3
 800c474:	9209      	str	r2, [sp, #36]	; 0x24
 800c476:	e00c      	b.n	800c492 <_dtoa_r+0x28a>
 800c478:	2301      	movs	r3, #1
 800c47a:	e7f3      	b.n	800c464 <_dtoa_r+0x25c>
 800c47c:	2300      	movs	r3, #0
 800c47e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c480:	9308      	str	r3, [sp, #32]
 800c482:	9b00      	ldr	r3, [sp, #0]
 800c484:	4413      	add	r3, r2
 800c486:	9302      	str	r3, [sp, #8]
 800c488:	3301      	adds	r3, #1
 800c48a:	2b01      	cmp	r3, #1
 800c48c:	9303      	str	r3, [sp, #12]
 800c48e:	bfb8      	it	lt
 800c490:	2301      	movlt	r3, #1
 800c492:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c494:	2200      	movs	r2, #0
 800c496:	6042      	str	r2, [r0, #4]
 800c498:	2204      	movs	r2, #4
 800c49a:	f102 0614 	add.w	r6, r2, #20
 800c49e:	429e      	cmp	r6, r3
 800c4a0:	6841      	ldr	r1, [r0, #4]
 800c4a2:	d93d      	bls.n	800c520 <_dtoa_r+0x318>
 800c4a4:	4620      	mov	r0, r4
 800c4a6:	f000 fca9 	bl	800cdfc <_Balloc>
 800c4aa:	9001      	str	r0, [sp, #4]
 800c4ac:	2800      	cmp	r0, #0
 800c4ae:	d13b      	bne.n	800c528 <_dtoa_r+0x320>
 800c4b0:	4b11      	ldr	r3, [pc, #68]	; (800c4f8 <_dtoa_r+0x2f0>)
 800c4b2:	4602      	mov	r2, r0
 800c4b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c4b8:	e6c0      	b.n	800c23c <_dtoa_r+0x34>
 800c4ba:	2301      	movs	r3, #1
 800c4bc:	e7df      	b.n	800c47e <_dtoa_r+0x276>
 800c4be:	bf00      	nop
 800c4c0:	636f4361 	.word	0x636f4361
 800c4c4:	3fd287a7 	.word	0x3fd287a7
 800c4c8:	8b60c8b3 	.word	0x8b60c8b3
 800c4cc:	3fc68a28 	.word	0x3fc68a28
 800c4d0:	509f79fb 	.word	0x509f79fb
 800c4d4:	3fd34413 	.word	0x3fd34413
 800c4d8:	0800e819 	.word	0x0800e819
 800c4dc:	0800e830 	.word	0x0800e830
 800c4e0:	7ff00000 	.word	0x7ff00000
 800c4e4:	0800e815 	.word	0x0800e815
 800c4e8:	0800e80c 	.word	0x0800e80c
 800c4ec:	0800e7e9 	.word	0x0800e7e9
 800c4f0:	3ff80000 	.word	0x3ff80000
 800c4f4:	0800e920 	.word	0x0800e920
 800c4f8:	0800e88b 	.word	0x0800e88b
 800c4fc:	2501      	movs	r5, #1
 800c4fe:	2300      	movs	r3, #0
 800c500:	9306      	str	r3, [sp, #24]
 800c502:	9508      	str	r5, [sp, #32]
 800c504:	f04f 33ff 	mov.w	r3, #4294967295
 800c508:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c50c:	2200      	movs	r2, #0
 800c50e:	2312      	movs	r3, #18
 800c510:	e7b0      	b.n	800c474 <_dtoa_r+0x26c>
 800c512:	2301      	movs	r3, #1
 800c514:	9308      	str	r3, [sp, #32]
 800c516:	e7f5      	b.n	800c504 <_dtoa_r+0x2fc>
 800c518:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c51a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c51e:	e7b8      	b.n	800c492 <_dtoa_r+0x28a>
 800c520:	3101      	adds	r1, #1
 800c522:	6041      	str	r1, [r0, #4]
 800c524:	0052      	lsls	r2, r2, #1
 800c526:	e7b8      	b.n	800c49a <_dtoa_r+0x292>
 800c528:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c52a:	9a01      	ldr	r2, [sp, #4]
 800c52c:	601a      	str	r2, [r3, #0]
 800c52e:	9b03      	ldr	r3, [sp, #12]
 800c530:	2b0e      	cmp	r3, #14
 800c532:	f200 809d 	bhi.w	800c670 <_dtoa_r+0x468>
 800c536:	2d00      	cmp	r5, #0
 800c538:	f000 809a 	beq.w	800c670 <_dtoa_r+0x468>
 800c53c:	9b00      	ldr	r3, [sp, #0]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	dd32      	ble.n	800c5a8 <_dtoa_r+0x3a0>
 800c542:	4ab7      	ldr	r2, [pc, #732]	; (800c820 <_dtoa_r+0x618>)
 800c544:	f003 030f 	and.w	r3, r3, #15
 800c548:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c54c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c550:	9b00      	ldr	r3, [sp, #0]
 800c552:	05d8      	lsls	r0, r3, #23
 800c554:	ea4f 1723 	mov.w	r7, r3, asr #4
 800c558:	d516      	bpl.n	800c588 <_dtoa_r+0x380>
 800c55a:	4bb2      	ldr	r3, [pc, #712]	; (800c824 <_dtoa_r+0x61c>)
 800c55c:	ec51 0b19 	vmov	r0, r1, d9
 800c560:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c564:	f7f4 f97a 	bl	800085c <__aeabi_ddiv>
 800c568:	f007 070f 	and.w	r7, r7, #15
 800c56c:	4682      	mov	sl, r0
 800c56e:	468b      	mov	fp, r1
 800c570:	2503      	movs	r5, #3
 800c572:	4eac      	ldr	r6, [pc, #688]	; (800c824 <_dtoa_r+0x61c>)
 800c574:	b957      	cbnz	r7, 800c58c <_dtoa_r+0x384>
 800c576:	4642      	mov	r2, r8
 800c578:	464b      	mov	r3, r9
 800c57a:	4650      	mov	r0, sl
 800c57c:	4659      	mov	r1, fp
 800c57e:	f7f4 f96d 	bl	800085c <__aeabi_ddiv>
 800c582:	4682      	mov	sl, r0
 800c584:	468b      	mov	fp, r1
 800c586:	e028      	b.n	800c5da <_dtoa_r+0x3d2>
 800c588:	2502      	movs	r5, #2
 800c58a:	e7f2      	b.n	800c572 <_dtoa_r+0x36a>
 800c58c:	07f9      	lsls	r1, r7, #31
 800c58e:	d508      	bpl.n	800c5a2 <_dtoa_r+0x39a>
 800c590:	4640      	mov	r0, r8
 800c592:	4649      	mov	r1, r9
 800c594:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c598:	f7f4 f836 	bl	8000608 <__aeabi_dmul>
 800c59c:	3501      	adds	r5, #1
 800c59e:	4680      	mov	r8, r0
 800c5a0:	4689      	mov	r9, r1
 800c5a2:	107f      	asrs	r7, r7, #1
 800c5a4:	3608      	adds	r6, #8
 800c5a6:	e7e5      	b.n	800c574 <_dtoa_r+0x36c>
 800c5a8:	f000 809b 	beq.w	800c6e2 <_dtoa_r+0x4da>
 800c5ac:	9b00      	ldr	r3, [sp, #0]
 800c5ae:	4f9d      	ldr	r7, [pc, #628]	; (800c824 <_dtoa_r+0x61c>)
 800c5b0:	425e      	negs	r6, r3
 800c5b2:	4b9b      	ldr	r3, [pc, #620]	; (800c820 <_dtoa_r+0x618>)
 800c5b4:	f006 020f 	and.w	r2, r6, #15
 800c5b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c0:	ec51 0b19 	vmov	r0, r1, d9
 800c5c4:	f7f4 f820 	bl	8000608 <__aeabi_dmul>
 800c5c8:	1136      	asrs	r6, r6, #4
 800c5ca:	4682      	mov	sl, r0
 800c5cc:	468b      	mov	fp, r1
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	2502      	movs	r5, #2
 800c5d2:	2e00      	cmp	r6, #0
 800c5d4:	d17a      	bne.n	800c6cc <_dtoa_r+0x4c4>
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d1d3      	bne.n	800c582 <_dtoa_r+0x37a>
 800c5da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	f000 8082 	beq.w	800c6e6 <_dtoa_r+0x4de>
 800c5e2:	4b91      	ldr	r3, [pc, #580]	; (800c828 <_dtoa_r+0x620>)
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	4650      	mov	r0, sl
 800c5e8:	4659      	mov	r1, fp
 800c5ea:	f7f4 fa7f 	bl	8000aec <__aeabi_dcmplt>
 800c5ee:	2800      	cmp	r0, #0
 800c5f0:	d079      	beq.n	800c6e6 <_dtoa_r+0x4de>
 800c5f2:	9b03      	ldr	r3, [sp, #12]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d076      	beq.n	800c6e6 <_dtoa_r+0x4de>
 800c5f8:	9b02      	ldr	r3, [sp, #8]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	dd36      	ble.n	800c66c <_dtoa_r+0x464>
 800c5fe:	9b00      	ldr	r3, [sp, #0]
 800c600:	4650      	mov	r0, sl
 800c602:	4659      	mov	r1, fp
 800c604:	1e5f      	subs	r7, r3, #1
 800c606:	2200      	movs	r2, #0
 800c608:	4b88      	ldr	r3, [pc, #544]	; (800c82c <_dtoa_r+0x624>)
 800c60a:	f7f3 fffd 	bl	8000608 <__aeabi_dmul>
 800c60e:	9e02      	ldr	r6, [sp, #8]
 800c610:	4682      	mov	sl, r0
 800c612:	468b      	mov	fp, r1
 800c614:	3501      	adds	r5, #1
 800c616:	4628      	mov	r0, r5
 800c618:	f7f3 ff8c 	bl	8000534 <__aeabi_i2d>
 800c61c:	4652      	mov	r2, sl
 800c61e:	465b      	mov	r3, fp
 800c620:	f7f3 fff2 	bl	8000608 <__aeabi_dmul>
 800c624:	4b82      	ldr	r3, [pc, #520]	; (800c830 <_dtoa_r+0x628>)
 800c626:	2200      	movs	r2, #0
 800c628:	f7f3 fe38 	bl	800029c <__adddf3>
 800c62c:	46d0      	mov	r8, sl
 800c62e:	46d9      	mov	r9, fp
 800c630:	4682      	mov	sl, r0
 800c632:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800c636:	2e00      	cmp	r6, #0
 800c638:	d158      	bne.n	800c6ec <_dtoa_r+0x4e4>
 800c63a:	4b7e      	ldr	r3, [pc, #504]	; (800c834 <_dtoa_r+0x62c>)
 800c63c:	2200      	movs	r2, #0
 800c63e:	4640      	mov	r0, r8
 800c640:	4649      	mov	r1, r9
 800c642:	f7f3 fe29 	bl	8000298 <__aeabi_dsub>
 800c646:	4652      	mov	r2, sl
 800c648:	465b      	mov	r3, fp
 800c64a:	4680      	mov	r8, r0
 800c64c:	4689      	mov	r9, r1
 800c64e:	f7f4 fa6b 	bl	8000b28 <__aeabi_dcmpgt>
 800c652:	2800      	cmp	r0, #0
 800c654:	f040 8295 	bne.w	800cb82 <_dtoa_r+0x97a>
 800c658:	4652      	mov	r2, sl
 800c65a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c65e:	4640      	mov	r0, r8
 800c660:	4649      	mov	r1, r9
 800c662:	f7f4 fa43 	bl	8000aec <__aeabi_dcmplt>
 800c666:	2800      	cmp	r0, #0
 800c668:	f040 8289 	bne.w	800cb7e <_dtoa_r+0x976>
 800c66c:	ec5b ab19 	vmov	sl, fp, d9
 800c670:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c672:	2b00      	cmp	r3, #0
 800c674:	f2c0 8148 	blt.w	800c908 <_dtoa_r+0x700>
 800c678:	9a00      	ldr	r2, [sp, #0]
 800c67a:	2a0e      	cmp	r2, #14
 800c67c:	f300 8144 	bgt.w	800c908 <_dtoa_r+0x700>
 800c680:	4b67      	ldr	r3, [pc, #412]	; (800c820 <_dtoa_r+0x618>)
 800c682:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c686:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c68a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	f280 80d5 	bge.w	800c83c <_dtoa_r+0x634>
 800c692:	9b03      	ldr	r3, [sp, #12]
 800c694:	2b00      	cmp	r3, #0
 800c696:	f300 80d1 	bgt.w	800c83c <_dtoa_r+0x634>
 800c69a:	f040 826f 	bne.w	800cb7c <_dtoa_r+0x974>
 800c69e:	4b65      	ldr	r3, [pc, #404]	; (800c834 <_dtoa_r+0x62c>)
 800c6a0:	2200      	movs	r2, #0
 800c6a2:	4640      	mov	r0, r8
 800c6a4:	4649      	mov	r1, r9
 800c6a6:	f7f3 ffaf 	bl	8000608 <__aeabi_dmul>
 800c6aa:	4652      	mov	r2, sl
 800c6ac:	465b      	mov	r3, fp
 800c6ae:	f7f4 fa31 	bl	8000b14 <__aeabi_dcmpge>
 800c6b2:	9e03      	ldr	r6, [sp, #12]
 800c6b4:	4637      	mov	r7, r6
 800c6b6:	2800      	cmp	r0, #0
 800c6b8:	f040 8245 	bne.w	800cb46 <_dtoa_r+0x93e>
 800c6bc:	9d01      	ldr	r5, [sp, #4]
 800c6be:	2331      	movs	r3, #49	; 0x31
 800c6c0:	f805 3b01 	strb.w	r3, [r5], #1
 800c6c4:	9b00      	ldr	r3, [sp, #0]
 800c6c6:	3301      	adds	r3, #1
 800c6c8:	9300      	str	r3, [sp, #0]
 800c6ca:	e240      	b.n	800cb4e <_dtoa_r+0x946>
 800c6cc:	07f2      	lsls	r2, r6, #31
 800c6ce:	d505      	bpl.n	800c6dc <_dtoa_r+0x4d4>
 800c6d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c6d4:	f7f3 ff98 	bl	8000608 <__aeabi_dmul>
 800c6d8:	3501      	adds	r5, #1
 800c6da:	2301      	movs	r3, #1
 800c6dc:	1076      	asrs	r6, r6, #1
 800c6de:	3708      	adds	r7, #8
 800c6e0:	e777      	b.n	800c5d2 <_dtoa_r+0x3ca>
 800c6e2:	2502      	movs	r5, #2
 800c6e4:	e779      	b.n	800c5da <_dtoa_r+0x3d2>
 800c6e6:	9f00      	ldr	r7, [sp, #0]
 800c6e8:	9e03      	ldr	r6, [sp, #12]
 800c6ea:	e794      	b.n	800c616 <_dtoa_r+0x40e>
 800c6ec:	9901      	ldr	r1, [sp, #4]
 800c6ee:	4b4c      	ldr	r3, [pc, #304]	; (800c820 <_dtoa_r+0x618>)
 800c6f0:	4431      	add	r1, r6
 800c6f2:	910d      	str	r1, [sp, #52]	; 0x34
 800c6f4:	9908      	ldr	r1, [sp, #32]
 800c6f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c6fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c6fe:	2900      	cmp	r1, #0
 800c700:	d043      	beq.n	800c78a <_dtoa_r+0x582>
 800c702:	494d      	ldr	r1, [pc, #308]	; (800c838 <_dtoa_r+0x630>)
 800c704:	2000      	movs	r0, #0
 800c706:	f7f4 f8a9 	bl	800085c <__aeabi_ddiv>
 800c70a:	4652      	mov	r2, sl
 800c70c:	465b      	mov	r3, fp
 800c70e:	f7f3 fdc3 	bl	8000298 <__aeabi_dsub>
 800c712:	9d01      	ldr	r5, [sp, #4]
 800c714:	4682      	mov	sl, r0
 800c716:	468b      	mov	fp, r1
 800c718:	4649      	mov	r1, r9
 800c71a:	4640      	mov	r0, r8
 800c71c:	f7f4 fa24 	bl	8000b68 <__aeabi_d2iz>
 800c720:	4606      	mov	r6, r0
 800c722:	f7f3 ff07 	bl	8000534 <__aeabi_i2d>
 800c726:	4602      	mov	r2, r0
 800c728:	460b      	mov	r3, r1
 800c72a:	4640      	mov	r0, r8
 800c72c:	4649      	mov	r1, r9
 800c72e:	f7f3 fdb3 	bl	8000298 <__aeabi_dsub>
 800c732:	3630      	adds	r6, #48	; 0x30
 800c734:	f805 6b01 	strb.w	r6, [r5], #1
 800c738:	4652      	mov	r2, sl
 800c73a:	465b      	mov	r3, fp
 800c73c:	4680      	mov	r8, r0
 800c73e:	4689      	mov	r9, r1
 800c740:	f7f4 f9d4 	bl	8000aec <__aeabi_dcmplt>
 800c744:	2800      	cmp	r0, #0
 800c746:	d163      	bne.n	800c810 <_dtoa_r+0x608>
 800c748:	4642      	mov	r2, r8
 800c74a:	464b      	mov	r3, r9
 800c74c:	4936      	ldr	r1, [pc, #216]	; (800c828 <_dtoa_r+0x620>)
 800c74e:	2000      	movs	r0, #0
 800c750:	f7f3 fda2 	bl	8000298 <__aeabi_dsub>
 800c754:	4652      	mov	r2, sl
 800c756:	465b      	mov	r3, fp
 800c758:	f7f4 f9c8 	bl	8000aec <__aeabi_dcmplt>
 800c75c:	2800      	cmp	r0, #0
 800c75e:	f040 80b5 	bne.w	800c8cc <_dtoa_r+0x6c4>
 800c762:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c764:	429d      	cmp	r5, r3
 800c766:	d081      	beq.n	800c66c <_dtoa_r+0x464>
 800c768:	4b30      	ldr	r3, [pc, #192]	; (800c82c <_dtoa_r+0x624>)
 800c76a:	2200      	movs	r2, #0
 800c76c:	4650      	mov	r0, sl
 800c76e:	4659      	mov	r1, fp
 800c770:	f7f3 ff4a 	bl	8000608 <__aeabi_dmul>
 800c774:	4b2d      	ldr	r3, [pc, #180]	; (800c82c <_dtoa_r+0x624>)
 800c776:	4682      	mov	sl, r0
 800c778:	468b      	mov	fp, r1
 800c77a:	4640      	mov	r0, r8
 800c77c:	4649      	mov	r1, r9
 800c77e:	2200      	movs	r2, #0
 800c780:	f7f3 ff42 	bl	8000608 <__aeabi_dmul>
 800c784:	4680      	mov	r8, r0
 800c786:	4689      	mov	r9, r1
 800c788:	e7c6      	b.n	800c718 <_dtoa_r+0x510>
 800c78a:	4650      	mov	r0, sl
 800c78c:	4659      	mov	r1, fp
 800c78e:	f7f3 ff3b 	bl	8000608 <__aeabi_dmul>
 800c792:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c794:	9d01      	ldr	r5, [sp, #4]
 800c796:	930f      	str	r3, [sp, #60]	; 0x3c
 800c798:	4682      	mov	sl, r0
 800c79a:	468b      	mov	fp, r1
 800c79c:	4649      	mov	r1, r9
 800c79e:	4640      	mov	r0, r8
 800c7a0:	f7f4 f9e2 	bl	8000b68 <__aeabi_d2iz>
 800c7a4:	4606      	mov	r6, r0
 800c7a6:	f7f3 fec5 	bl	8000534 <__aeabi_i2d>
 800c7aa:	3630      	adds	r6, #48	; 0x30
 800c7ac:	4602      	mov	r2, r0
 800c7ae:	460b      	mov	r3, r1
 800c7b0:	4640      	mov	r0, r8
 800c7b2:	4649      	mov	r1, r9
 800c7b4:	f7f3 fd70 	bl	8000298 <__aeabi_dsub>
 800c7b8:	f805 6b01 	strb.w	r6, [r5], #1
 800c7bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c7be:	429d      	cmp	r5, r3
 800c7c0:	4680      	mov	r8, r0
 800c7c2:	4689      	mov	r9, r1
 800c7c4:	f04f 0200 	mov.w	r2, #0
 800c7c8:	d124      	bne.n	800c814 <_dtoa_r+0x60c>
 800c7ca:	4b1b      	ldr	r3, [pc, #108]	; (800c838 <_dtoa_r+0x630>)
 800c7cc:	4650      	mov	r0, sl
 800c7ce:	4659      	mov	r1, fp
 800c7d0:	f7f3 fd64 	bl	800029c <__adddf3>
 800c7d4:	4602      	mov	r2, r0
 800c7d6:	460b      	mov	r3, r1
 800c7d8:	4640      	mov	r0, r8
 800c7da:	4649      	mov	r1, r9
 800c7dc:	f7f4 f9a4 	bl	8000b28 <__aeabi_dcmpgt>
 800c7e0:	2800      	cmp	r0, #0
 800c7e2:	d173      	bne.n	800c8cc <_dtoa_r+0x6c4>
 800c7e4:	4652      	mov	r2, sl
 800c7e6:	465b      	mov	r3, fp
 800c7e8:	4913      	ldr	r1, [pc, #76]	; (800c838 <_dtoa_r+0x630>)
 800c7ea:	2000      	movs	r0, #0
 800c7ec:	f7f3 fd54 	bl	8000298 <__aeabi_dsub>
 800c7f0:	4602      	mov	r2, r0
 800c7f2:	460b      	mov	r3, r1
 800c7f4:	4640      	mov	r0, r8
 800c7f6:	4649      	mov	r1, r9
 800c7f8:	f7f4 f978 	bl	8000aec <__aeabi_dcmplt>
 800c7fc:	2800      	cmp	r0, #0
 800c7fe:	f43f af35 	beq.w	800c66c <_dtoa_r+0x464>
 800c802:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c804:	1e6b      	subs	r3, r5, #1
 800c806:	930f      	str	r3, [sp, #60]	; 0x3c
 800c808:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c80c:	2b30      	cmp	r3, #48	; 0x30
 800c80e:	d0f8      	beq.n	800c802 <_dtoa_r+0x5fa>
 800c810:	9700      	str	r7, [sp, #0]
 800c812:	e049      	b.n	800c8a8 <_dtoa_r+0x6a0>
 800c814:	4b05      	ldr	r3, [pc, #20]	; (800c82c <_dtoa_r+0x624>)
 800c816:	f7f3 fef7 	bl	8000608 <__aeabi_dmul>
 800c81a:	4680      	mov	r8, r0
 800c81c:	4689      	mov	r9, r1
 800c81e:	e7bd      	b.n	800c79c <_dtoa_r+0x594>
 800c820:	0800e920 	.word	0x0800e920
 800c824:	0800e8f8 	.word	0x0800e8f8
 800c828:	3ff00000 	.word	0x3ff00000
 800c82c:	40240000 	.word	0x40240000
 800c830:	401c0000 	.word	0x401c0000
 800c834:	40140000 	.word	0x40140000
 800c838:	3fe00000 	.word	0x3fe00000
 800c83c:	9d01      	ldr	r5, [sp, #4]
 800c83e:	4656      	mov	r6, sl
 800c840:	465f      	mov	r7, fp
 800c842:	4642      	mov	r2, r8
 800c844:	464b      	mov	r3, r9
 800c846:	4630      	mov	r0, r6
 800c848:	4639      	mov	r1, r7
 800c84a:	f7f4 f807 	bl	800085c <__aeabi_ddiv>
 800c84e:	f7f4 f98b 	bl	8000b68 <__aeabi_d2iz>
 800c852:	4682      	mov	sl, r0
 800c854:	f7f3 fe6e 	bl	8000534 <__aeabi_i2d>
 800c858:	4642      	mov	r2, r8
 800c85a:	464b      	mov	r3, r9
 800c85c:	f7f3 fed4 	bl	8000608 <__aeabi_dmul>
 800c860:	4602      	mov	r2, r0
 800c862:	460b      	mov	r3, r1
 800c864:	4630      	mov	r0, r6
 800c866:	4639      	mov	r1, r7
 800c868:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c86c:	f7f3 fd14 	bl	8000298 <__aeabi_dsub>
 800c870:	f805 6b01 	strb.w	r6, [r5], #1
 800c874:	9e01      	ldr	r6, [sp, #4]
 800c876:	9f03      	ldr	r7, [sp, #12]
 800c878:	1bae      	subs	r6, r5, r6
 800c87a:	42b7      	cmp	r7, r6
 800c87c:	4602      	mov	r2, r0
 800c87e:	460b      	mov	r3, r1
 800c880:	d135      	bne.n	800c8ee <_dtoa_r+0x6e6>
 800c882:	f7f3 fd0b 	bl	800029c <__adddf3>
 800c886:	4642      	mov	r2, r8
 800c888:	464b      	mov	r3, r9
 800c88a:	4606      	mov	r6, r0
 800c88c:	460f      	mov	r7, r1
 800c88e:	f7f4 f94b 	bl	8000b28 <__aeabi_dcmpgt>
 800c892:	b9d0      	cbnz	r0, 800c8ca <_dtoa_r+0x6c2>
 800c894:	4642      	mov	r2, r8
 800c896:	464b      	mov	r3, r9
 800c898:	4630      	mov	r0, r6
 800c89a:	4639      	mov	r1, r7
 800c89c:	f7f4 f91c 	bl	8000ad8 <__aeabi_dcmpeq>
 800c8a0:	b110      	cbz	r0, 800c8a8 <_dtoa_r+0x6a0>
 800c8a2:	f01a 0f01 	tst.w	sl, #1
 800c8a6:	d110      	bne.n	800c8ca <_dtoa_r+0x6c2>
 800c8a8:	4620      	mov	r0, r4
 800c8aa:	ee18 1a10 	vmov	r1, s16
 800c8ae:	f000 fae5 	bl	800ce7c <_Bfree>
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	9800      	ldr	r0, [sp, #0]
 800c8b6:	702b      	strb	r3, [r5, #0]
 800c8b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c8ba:	3001      	adds	r0, #1
 800c8bc:	6018      	str	r0, [r3, #0]
 800c8be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	f43f acf1 	beq.w	800c2a8 <_dtoa_r+0xa0>
 800c8c6:	601d      	str	r5, [r3, #0]
 800c8c8:	e4ee      	b.n	800c2a8 <_dtoa_r+0xa0>
 800c8ca:	9f00      	ldr	r7, [sp, #0]
 800c8cc:	462b      	mov	r3, r5
 800c8ce:	461d      	mov	r5, r3
 800c8d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c8d4:	2a39      	cmp	r2, #57	; 0x39
 800c8d6:	d106      	bne.n	800c8e6 <_dtoa_r+0x6de>
 800c8d8:	9a01      	ldr	r2, [sp, #4]
 800c8da:	429a      	cmp	r2, r3
 800c8dc:	d1f7      	bne.n	800c8ce <_dtoa_r+0x6c6>
 800c8de:	9901      	ldr	r1, [sp, #4]
 800c8e0:	2230      	movs	r2, #48	; 0x30
 800c8e2:	3701      	adds	r7, #1
 800c8e4:	700a      	strb	r2, [r1, #0]
 800c8e6:	781a      	ldrb	r2, [r3, #0]
 800c8e8:	3201      	adds	r2, #1
 800c8ea:	701a      	strb	r2, [r3, #0]
 800c8ec:	e790      	b.n	800c810 <_dtoa_r+0x608>
 800c8ee:	4ba6      	ldr	r3, [pc, #664]	; (800cb88 <_dtoa_r+0x980>)
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	f7f3 fe89 	bl	8000608 <__aeabi_dmul>
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	4606      	mov	r6, r0
 800c8fc:	460f      	mov	r7, r1
 800c8fe:	f7f4 f8eb 	bl	8000ad8 <__aeabi_dcmpeq>
 800c902:	2800      	cmp	r0, #0
 800c904:	d09d      	beq.n	800c842 <_dtoa_r+0x63a>
 800c906:	e7cf      	b.n	800c8a8 <_dtoa_r+0x6a0>
 800c908:	9a08      	ldr	r2, [sp, #32]
 800c90a:	2a00      	cmp	r2, #0
 800c90c:	f000 80d7 	beq.w	800cabe <_dtoa_r+0x8b6>
 800c910:	9a06      	ldr	r2, [sp, #24]
 800c912:	2a01      	cmp	r2, #1
 800c914:	f300 80ba 	bgt.w	800ca8c <_dtoa_r+0x884>
 800c918:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c91a:	2a00      	cmp	r2, #0
 800c91c:	f000 80b2 	beq.w	800ca84 <_dtoa_r+0x87c>
 800c920:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c924:	9e07      	ldr	r6, [sp, #28]
 800c926:	9d04      	ldr	r5, [sp, #16]
 800c928:	9a04      	ldr	r2, [sp, #16]
 800c92a:	441a      	add	r2, r3
 800c92c:	9204      	str	r2, [sp, #16]
 800c92e:	9a05      	ldr	r2, [sp, #20]
 800c930:	2101      	movs	r1, #1
 800c932:	441a      	add	r2, r3
 800c934:	4620      	mov	r0, r4
 800c936:	9205      	str	r2, [sp, #20]
 800c938:	f000 fb58 	bl	800cfec <__i2b>
 800c93c:	4607      	mov	r7, r0
 800c93e:	2d00      	cmp	r5, #0
 800c940:	dd0c      	ble.n	800c95c <_dtoa_r+0x754>
 800c942:	9b05      	ldr	r3, [sp, #20]
 800c944:	2b00      	cmp	r3, #0
 800c946:	dd09      	ble.n	800c95c <_dtoa_r+0x754>
 800c948:	42ab      	cmp	r3, r5
 800c94a:	9a04      	ldr	r2, [sp, #16]
 800c94c:	bfa8      	it	ge
 800c94e:	462b      	movge	r3, r5
 800c950:	1ad2      	subs	r2, r2, r3
 800c952:	9204      	str	r2, [sp, #16]
 800c954:	9a05      	ldr	r2, [sp, #20]
 800c956:	1aed      	subs	r5, r5, r3
 800c958:	1ad3      	subs	r3, r2, r3
 800c95a:	9305      	str	r3, [sp, #20]
 800c95c:	9b07      	ldr	r3, [sp, #28]
 800c95e:	b31b      	cbz	r3, 800c9a8 <_dtoa_r+0x7a0>
 800c960:	9b08      	ldr	r3, [sp, #32]
 800c962:	2b00      	cmp	r3, #0
 800c964:	f000 80af 	beq.w	800cac6 <_dtoa_r+0x8be>
 800c968:	2e00      	cmp	r6, #0
 800c96a:	dd13      	ble.n	800c994 <_dtoa_r+0x78c>
 800c96c:	4639      	mov	r1, r7
 800c96e:	4632      	mov	r2, r6
 800c970:	4620      	mov	r0, r4
 800c972:	f000 fbfb 	bl	800d16c <__pow5mult>
 800c976:	ee18 2a10 	vmov	r2, s16
 800c97a:	4601      	mov	r1, r0
 800c97c:	4607      	mov	r7, r0
 800c97e:	4620      	mov	r0, r4
 800c980:	f000 fb4a 	bl	800d018 <__multiply>
 800c984:	ee18 1a10 	vmov	r1, s16
 800c988:	4680      	mov	r8, r0
 800c98a:	4620      	mov	r0, r4
 800c98c:	f000 fa76 	bl	800ce7c <_Bfree>
 800c990:	ee08 8a10 	vmov	s16, r8
 800c994:	9b07      	ldr	r3, [sp, #28]
 800c996:	1b9a      	subs	r2, r3, r6
 800c998:	d006      	beq.n	800c9a8 <_dtoa_r+0x7a0>
 800c99a:	ee18 1a10 	vmov	r1, s16
 800c99e:	4620      	mov	r0, r4
 800c9a0:	f000 fbe4 	bl	800d16c <__pow5mult>
 800c9a4:	ee08 0a10 	vmov	s16, r0
 800c9a8:	2101      	movs	r1, #1
 800c9aa:	4620      	mov	r0, r4
 800c9ac:	f000 fb1e 	bl	800cfec <__i2b>
 800c9b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	4606      	mov	r6, r0
 800c9b6:	f340 8088 	ble.w	800caca <_dtoa_r+0x8c2>
 800c9ba:	461a      	mov	r2, r3
 800c9bc:	4601      	mov	r1, r0
 800c9be:	4620      	mov	r0, r4
 800c9c0:	f000 fbd4 	bl	800d16c <__pow5mult>
 800c9c4:	9b06      	ldr	r3, [sp, #24]
 800c9c6:	2b01      	cmp	r3, #1
 800c9c8:	4606      	mov	r6, r0
 800c9ca:	f340 8081 	ble.w	800cad0 <_dtoa_r+0x8c8>
 800c9ce:	f04f 0800 	mov.w	r8, #0
 800c9d2:	6933      	ldr	r3, [r6, #16]
 800c9d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c9d8:	6918      	ldr	r0, [r3, #16]
 800c9da:	f000 fab7 	bl	800cf4c <__hi0bits>
 800c9de:	f1c0 0020 	rsb	r0, r0, #32
 800c9e2:	9b05      	ldr	r3, [sp, #20]
 800c9e4:	4418      	add	r0, r3
 800c9e6:	f010 001f 	ands.w	r0, r0, #31
 800c9ea:	f000 8092 	beq.w	800cb12 <_dtoa_r+0x90a>
 800c9ee:	f1c0 0320 	rsb	r3, r0, #32
 800c9f2:	2b04      	cmp	r3, #4
 800c9f4:	f340 808a 	ble.w	800cb0c <_dtoa_r+0x904>
 800c9f8:	f1c0 001c 	rsb	r0, r0, #28
 800c9fc:	9b04      	ldr	r3, [sp, #16]
 800c9fe:	4403      	add	r3, r0
 800ca00:	9304      	str	r3, [sp, #16]
 800ca02:	9b05      	ldr	r3, [sp, #20]
 800ca04:	4403      	add	r3, r0
 800ca06:	4405      	add	r5, r0
 800ca08:	9305      	str	r3, [sp, #20]
 800ca0a:	9b04      	ldr	r3, [sp, #16]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	dd07      	ble.n	800ca20 <_dtoa_r+0x818>
 800ca10:	ee18 1a10 	vmov	r1, s16
 800ca14:	461a      	mov	r2, r3
 800ca16:	4620      	mov	r0, r4
 800ca18:	f000 fc02 	bl	800d220 <__lshift>
 800ca1c:	ee08 0a10 	vmov	s16, r0
 800ca20:	9b05      	ldr	r3, [sp, #20]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	dd05      	ble.n	800ca32 <_dtoa_r+0x82a>
 800ca26:	4631      	mov	r1, r6
 800ca28:	461a      	mov	r2, r3
 800ca2a:	4620      	mov	r0, r4
 800ca2c:	f000 fbf8 	bl	800d220 <__lshift>
 800ca30:	4606      	mov	r6, r0
 800ca32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d06e      	beq.n	800cb16 <_dtoa_r+0x90e>
 800ca38:	ee18 0a10 	vmov	r0, s16
 800ca3c:	4631      	mov	r1, r6
 800ca3e:	f000 fc5f 	bl	800d300 <__mcmp>
 800ca42:	2800      	cmp	r0, #0
 800ca44:	da67      	bge.n	800cb16 <_dtoa_r+0x90e>
 800ca46:	9b00      	ldr	r3, [sp, #0]
 800ca48:	3b01      	subs	r3, #1
 800ca4a:	ee18 1a10 	vmov	r1, s16
 800ca4e:	9300      	str	r3, [sp, #0]
 800ca50:	220a      	movs	r2, #10
 800ca52:	2300      	movs	r3, #0
 800ca54:	4620      	mov	r0, r4
 800ca56:	f000 fa33 	bl	800cec0 <__multadd>
 800ca5a:	9b08      	ldr	r3, [sp, #32]
 800ca5c:	ee08 0a10 	vmov	s16, r0
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	f000 81b1 	beq.w	800cdc8 <_dtoa_r+0xbc0>
 800ca66:	2300      	movs	r3, #0
 800ca68:	4639      	mov	r1, r7
 800ca6a:	220a      	movs	r2, #10
 800ca6c:	4620      	mov	r0, r4
 800ca6e:	f000 fa27 	bl	800cec0 <__multadd>
 800ca72:	9b02      	ldr	r3, [sp, #8]
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	4607      	mov	r7, r0
 800ca78:	f300 808e 	bgt.w	800cb98 <_dtoa_r+0x990>
 800ca7c:	9b06      	ldr	r3, [sp, #24]
 800ca7e:	2b02      	cmp	r3, #2
 800ca80:	dc51      	bgt.n	800cb26 <_dtoa_r+0x91e>
 800ca82:	e089      	b.n	800cb98 <_dtoa_r+0x990>
 800ca84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ca86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ca8a:	e74b      	b.n	800c924 <_dtoa_r+0x71c>
 800ca8c:	9b03      	ldr	r3, [sp, #12]
 800ca8e:	1e5e      	subs	r6, r3, #1
 800ca90:	9b07      	ldr	r3, [sp, #28]
 800ca92:	42b3      	cmp	r3, r6
 800ca94:	bfbf      	itttt	lt
 800ca96:	9b07      	ldrlt	r3, [sp, #28]
 800ca98:	9607      	strlt	r6, [sp, #28]
 800ca9a:	1af2      	sublt	r2, r6, r3
 800ca9c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ca9e:	bfb6      	itet	lt
 800caa0:	189b      	addlt	r3, r3, r2
 800caa2:	1b9e      	subge	r6, r3, r6
 800caa4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800caa6:	9b03      	ldr	r3, [sp, #12]
 800caa8:	bfb8      	it	lt
 800caaa:	2600      	movlt	r6, #0
 800caac:	2b00      	cmp	r3, #0
 800caae:	bfb7      	itett	lt
 800cab0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800cab4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800cab8:	1a9d      	sublt	r5, r3, r2
 800caba:	2300      	movlt	r3, #0
 800cabc:	e734      	b.n	800c928 <_dtoa_r+0x720>
 800cabe:	9e07      	ldr	r6, [sp, #28]
 800cac0:	9d04      	ldr	r5, [sp, #16]
 800cac2:	9f08      	ldr	r7, [sp, #32]
 800cac4:	e73b      	b.n	800c93e <_dtoa_r+0x736>
 800cac6:	9a07      	ldr	r2, [sp, #28]
 800cac8:	e767      	b.n	800c99a <_dtoa_r+0x792>
 800caca:	9b06      	ldr	r3, [sp, #24]
 800cacc:	2b01      	cmp	r3, #1
 800cace:	dc18      	bgt.n	800cb02 <_dtoa_r+0x8fa>
 800cad0:	f1ba 0f00 	cmp.w	sl, #0
 800cad4:	d115      	bne.n	800cb02 <_dtoa_r+0x8fa>
 800cad6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cada:	b993      	cbnz	r3, 800cb02 <_dtoa_r+0x8fa>
 800cadc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cae0:	0d1b      	lsrs	r3, r3, #20
 800cae2:	051b      	lsls	r3, r3, #20
 800cae4:	b183      	cbz	r3, 800cb08 <_dtoa_r+0x900>
 800cae6:	9b04      	ldr	r3, [sp, #16]
 800cae8:	3301      	adds	r3, #1
 800caea:	9304      	str	r3, [sp, #16]
 800caec:	9b05      	ldr	r3, [sp, #20]
 800caee:	3301      	adds	r3, #1
 800caf0:	9305      	str	r3, [sp, #20]
 800caf2:	f04f 0801 	mov.w	r8, #1
 800caf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	f47f af6a 	bne.w	800c9d2 <_dtoa_r+0x7ca>
 800cafe:	2001      	movs	r0, #1
 800cb00:	e76f      	b.n	800c9e2 <_dtoa_r+0x7da>
 800cb02:	f04f 0800 	mov.w	r8, #0
 800cb06:	e7f6      	b.n	800caf6 <_dtoa_r+0x8ee>
 800cb08:	4698      	mov	r8, r3
 800cb0a:	e7f4      	b.n	800caf6 <_dtoa_r+0x8ee>
 800cb0c:	f43f af7d 	beq.w	800ca0a <_dtoa_r+0x802>
 800cb10:	4618      	mov	r0, r3
 800cb12:	301c      	adds	r0, #28
 800cb14:	e772      	b.n	800c9fc <_dtoa_r+0x7f4>
 800cb16:	9b03      	ldr	r3, [sp, #12]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	dc37      	bgt.n	800cb8c <_dtoa_r+0x984>
 800cb1c:	9b06      	ldr	r3, [sp, #24]
 800cb1e:	2b02      	cmp	r3, #2
 800cb20:	dd34      	ble.n	800cb8c <_dtoa_r+0x984>
 800cb22:	9b03      	ldr	r3, [sp, #12]
 800cb24:	9302      	str	r3, [sp, #8]
 800cb26:	9b02      	ldr	r3, [sp, #8]
 800cb28:	b96b      	cbnz	r3, 800cb46 <_dtoa_r+0x93e>
 800cb2a:	4631      	mov	r1, r6
 800cb2c:	2205      	movs	r2, #5
 800cb2e:	4620      	mov	r0, r4
 800cb30:	f000 f9c6 	bl	800cec0 <__multadd>
 800cb34:	4601      	mov	r1, r0
 800cb36:	4606      	mov	r6, r0
 800cb38:	ee18 0a10 	vmov	r0, s16
 800cb3c:	f000 fbe0 	bl	800d300 <__mcmp>
 800cb40:	2800      	cmp	r0, #0
 800cb42:	f73f adbb 	bgt.w	800c6bc <_dtoa_r+0x4b4>
 800cb46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb48:	9d01      	ldr	r5, [sp, #4]
 800cb4a:	43db      	mvns	r3, r3
 800cb4c:	9300      	str	r3, [sp, #0]
 800cb4e:	f04f 0800 	mov.w	r8, #0
 800cb52:	4631      	mov	r1, r6
 800cb54:	4620      	mov	r0, r4
 800cb56:	f000 f991 	bl	800ce7c <_Bfree>
 800cb5a:	2f00      	cmp	r7, #0
 800cb5c:	f43f aea4 	beq.w	800c8a8 <_dtoa_r+0x6a0>
 800cb60:	f1b8 0f00 	cmp.w	r8, #0
 800cb64:	d005      	beq.n	800cb72 <_dtoa_r+0x96a>
 800cb66:	45b8      	cmp	r8, r7
 800cb68:	d003      	beq.n	800cb72 <_dtoa_r+0x96a>
 800cb6a:	4641      	mov	r1, r8
 800cb6c:	4620      	mov	r0, r4
 800cb6e:	f000 f985 	bl	800ce7c <_Bfree>
 800cb72:	4639      	mov	r1, r7
 800cb74:	4620      	mov	r0, r4
 800cb76:	f000 f981 	bl	800ce7c <_Bfree>
 800cb7a:	e695      	b.n	800c8a8 <_dtoa_r+0x6a0>
 800cb7c:	2600      	movs	r6, #0
 800cb7e:	4637      	mov	r7, r6
 800cb80:	e7e1      	b.n	800cb46 <_dtoa_r+0x93e>
 800cb82:	9700      	str	r7, [sp, #0]
 800cb84:	4637      	mov	r7, r6
 800cb86:	e599      	b.n	800c6bc <_dtoa_r+0x4b4>
 800cb88:	40240000 	.word	0x40240000
 800cb8c:	9b08      	ldr	r3, [sp, #32]
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	f000 80ca 	beq.w	800cd28 <_dtoa_r+0xb20>
 800cb94:	9b03      	ldr	r3, [sp, #12]
 800cb96:	9302      	str	r3, [sp, #8]
 800cb98:	2d00      	cmp	r5, #0
 800cb9a:	dd05      	ble.n	800cba8 <_dtoa_r+0x9a0>
 800cb9c:	4639      	mov	r1, r7
 800cb9e:	462a      	mov	r2, r5
 800cba0:	4620      	mov	r0, r4
 800cba2:	f000 fb3d 	bl	800d220 <__lshift>
 800cba6:	4607      	mov	r7, r0
 800cba8:	f1b8 0f00 	cmp.w	r8, #0
 800cbac:	d05b      	beq.n	800cc66 <_dtoa_r+0xa5e>
 800cbae:	6879      	ldr	r1, [r7, #4]
 800cbb0:	4620      	mov	r0, r4
 800cbb2:	f000 f923 	bl	800cdfc <_Balloc>
 800cbb6:	4605      	mov	r5, r0
 800cbb8:	b928      	cbnz	r0, 800cbc6 <_dtoa_r+0x9be>
 800cbba:	4b87      	ldr	r3, [pc, #540]	; (800cdd8 <_dtoa_r+0xbd0>)
 800cbbc:	4602      	mov	r2, r0
 800cbbe:	f240 21ea 	movw	r1, #746	; 0x2ea
 800cbc2:	f7ff bb3b 	b.w	800c23c <_dtoa_r+0x34>
 800cbc6:	693a      	ldr	r2, [r7, #16]
 800cbc8:	3202      	adds	r2, #2
 800cbca:	0092      	lsls	r2, r2, #2
 800cbcc:	f107 010c 	add.w	r1, r7, #12
 800cbd0:	300c      	adds	r0, #12
 800cbd2:	f7fe fddd 	bl	800b790 <memcpy>
 800cbd6:	2201      	movs	r2, #1
 800cbd8:	4629      	mov	r1, r5
 800cbda:	4620      	mov	r0, r4
 800cbdc:	f000 fb20 	bl	800d220 <__lshift>
 800cbe0:	9b01      	ldr	r3, [sp, #4]
 800cbe2:	f103 0901 	add.w	r9, r3, #1
 800cbe6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800cbea:	4413      	add	r3, r2
 800cbec:	9305      	str	r3, [sp, #20]
 800cbee:	f00a 0301 	and.w	r3, sl, #1
 800cbf2:	46b8      	mov	r8, r7
 800cbf4:	9304      	str	r3, [sp, #16]
 800cbf6:	4607      	mov	r7, r0
 800cbf8:	4631      	mov	r1, r6
 800cbfa:	ee18 0a10 	vmov	r0, s16
 800cbfe:	f7ff fa76 	bl	800c0ee <quorem>
 800cc02:	4641      	mov	r1, r8
 800cc04:	9002      	str	r0, [sp, #8]
 800cc06:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800cc0a:	ee18 0a10 	vmov	r0, s16
 800cc0e:	f000 fb77 	bl	800d300 <__mcmp>
 800cc12:	463a      	mov	r2, r7
 800cc14:	9003      	str	r0, [sp, #12]
 800cc16:	4631      	mov	r1, r6
 800cc18:	4620      	mov	r0, r4
 800cc1a:	f000 fb8d 	bl	800d338 <__mdiff>
 800cc1e:	68c2      	ldr	r2, [r0, #12]
 800cc20:	f109 3bff 	add.w	fp, r9, #4294967295
 800cc24:	4605      	mov	r5, r0
 800cc26:	bb02      	cbnz	r2, 800cc6a <_dtoa_r+0xa62>
 800cc28:	4601      	mov	r1, r0
 800cc2a:	ee18 0a10 	vmov	r0, s16
 800cc2e:	f000 fb67 	bl	800d300 <__mcmp>
 800cc32:	4602      	mov	r2, r0
 800cc34:	4629      	mov	r1, r5
 800cc36:	4620      	mov	r0, r4
 800cc38:	9207      	str	r2, [sp, #28]
 800cc3a:	f000 f91f 	bl	800ce7c <_Bfree>
 800cc3e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800cc42:	ea43 0102 	orr.w	r1, r3, r2
 800cc46:	9b04      	ldr	r3, [sp, #16]
 800cc48:	430b      	orrs	r3, r1
 800cc4a:	464d      	mov	r5, r9
 800cc4c:	d10f      	bne.n	800cc6e <_dtoa_r+0xa66>
 800cc4e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cc52:	d02a      	beq.n	800ccaa <_dtoa_r+0xaa2>
 800cc54:	9b03      	ldr	r3, [sp, #12]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	dd02      	ble.n	800cc60 <_dtoa_r+0xa58>
 800cc5a:	9b02      	ldr	r3, [sp, #8]
 800cc5c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800cc60:	f88b a000 	strb.w	sl, [fp]
 800cc64:	e775      	b.n	800cb52 <_dtoa_r+0x94a>
 800cc66:	4638      	mov	r0, r7
 800cc68:	e7ba      	b.n	800cbe0 <_dtoa_r+0x9d8>
 800cc6a:	2201      	movs	r2, #1
 800cc6c:	e7e2      	b.n	800cc34 <_dtoa_r+0xa2c>
 800cc6e:	9b03      	ldr	r3, [sp, #12]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	db04      	blt.n	800cc7e <_dtoa_r+0xa76>
 800cc74:	9906      	ldr	r1, [sp, #24]
 800cc76:	430b      	orrs	r3, r1
 800cc78:	9904      	ldr	r1, [sp, #16]
 800cc7a:	430b      	orrs	r3, r1
 800cc7c:	d122      	bne.n	800ccc4 <_dtoa_r+0xabc>
 800cc7e:	2a00      	cmp	r2, #0
 800cc80:	ddee      	ble.n	800cc60 <_dtoa_r+0xa58>
 800cc82:	ee18 1a10 	vmov	r1, s16
 800cc86:	2201      	movs	r2, #1
 800cc88:	4620      	mov	r0, r4
 800cc8a:	f000 fac9 	bl	800d220 <__lshift>
 800cc8e:	4631      	mov	r1, r6
 800cc90:	ee08 0a10 	vmov	s16, r0
 800cc94:	f000 fb34 	bl	800d300 <__mcmp>
 800cc98:	2800      	cmp	r0, #0
 800cc9a:	dc03      	bgt.n	800cca4 <_dtoa_r+0xa9c>
 800cc9c:	d1e0      	bne.n	800cc60 <_dtoa_r+0xa58>
 800cc9e:	f01a 0f01 	tst.w	sl, #1
 800cca2:	d0dd      	beq.n	800cc60 <_dtoa_r+0xa58>
 800cca4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cca8:	d1d7      	bne.n	800cc5a <_dtoa_r+0xa52>
 800ccaa:	2339      	movs	r3, #57	; 0x39
 800ccac:	f88b 3000 	strb.w	r3, [fp]
 800ccb0:	462b      	mov	r3, r5
 800ccb2:	461d      	mov	r5, r3
 800ccb4:	3b01      	subs	r3, #1
 800ccb6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ccba:	2a39      	cmp	r2, #57	; 0x39
 800ccbc:	d071      	beq.n	800cda2 <_dtoa_r+0xb9a>
 800ccbe:	3201      	adds	r2, #1
 800ccc0:	701a      	strb	r2, [r3, #0]
 800ccc2:	e746      	b.n	800cb52 <_dtoa_r+0x94a>
 800ccc4:	2a00      	cmp	r2, #0
 800ccc6:	dd07      	ble.n	800ccd8 <_dtoa_r+0xad0>
 800ccc8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cccc:	d0ed      	beq.n	800ccaa <_dtoa_r+0xaa2>
 800ccce:	f10a 0301 	add.w	r3, sl, #1
 800ccd2:	f88b 3000 	strb.w	r3, [fp]
 800ccd6:	e73c      	b.n	800cb52 <_dtoa_r+0x94a>
 800ccd8:	9b05      	ldr	r3, [sp, #20]
 800ccda:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ccde:	4599      	cmp	r9, r3
 800cce0:	d047      	beq.n	800cd72 <_dtoa_r+0xb6a>
 800cce2:	ee18 1a10 	vmov	r1, s16
 800cce6:	2300      	movs	r3, #0
 800cce8:	220a      	movs	r2, #10
 800ccea:	4620      	mov	r0, r4
 800ccec:	f000 f8e8 	bl	800cec0 <__multadd>
 800ccf0:	45b8      	cmp	r8, r7
 800ccf2:	ee08 0a10 	vmov	s16, r0
 800ccf6:	f04f 0300 	mov.w	r3, #0
 800ccfa:	f04f 020a 	mov.w	r2, #10
 800ccfe:	4641      	mov	r1, r8
 800cd00:	4620      	mov	r0, r4
 800cd02:	d106      	bne.n	800cd12 <_dtoa_r+0xb0a>
 800cd04:	f000 f8dc 	bl	800cec0 <__multadd>
 800cd08:	4680      	mov	r8, r0
 800cd0a:	4607      	mov	r7, r0
 800cd0c:	f109 0901 	add.w	r9, r9, #1
 800cd10:	e772      	b.n	800cbf8 <_dtoa_r+0x9f0>
 800cd12:	f000 f8d5 	bl	800cec0 <__multadd>
 800cd16:	4639      	mov	r1, r7
 800cd18:	4680      	mov	r8, r0
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	220a      	movs	r2, #10
 800cd1e:	4620      	mov	r0, r4
 800cd20:	f000 f8ce 	bl	800cec0 <__multadd>
 800cd24:	4607      	mov	r7, r0
 800cd26:	e7f1      	b.n	800cd0c <_dtoa_r+0xb04>
 800cd28:	9b03      	ldr	r3, [sp, #12]
 800cd2a:	9302      	str	r3, [sp, #8]
 800cd2c:	9d01      	ldr	r5, [sp, #4]
 800cd2e:	ee18 0a10 	vmov	r0, s16
 800cd32:	4631      	mov	r1, r6
 800cd34:	f7ff f9db 	bl	800c0ee <quorem>
 800cd38:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800cd3c:	9b01      	ldr	r3, [sp, #4]
 800cd3e:	f805 ab01 	strb.w	sl, [r5], #1
 800cd42:	1aea      	subs	r2, r5, r3
 800cd44:	9b02      	ldr	r3, [sp, #8]
 800cd46:	4293      	cmp	r3, r2
 800cd48:	dd09      	ble.n	800cd5e <_dtoa_r+0xb56>
 800cd4a:	ee18 1a10 	vmov	r1, s16
 800cd4e:	2300      	movs	r3, #0
 800cd50:	220a      	movs	r2, #10
 800cd52:	4620      	mov	r0, r4
 800cd54:	f000 f8b4 	bl	800cec0 <__multadd>
 800cd58:	ee08 0a10 	vmov	s16, r0
 800cd5c:	e7e7      	b.n	800cd2e <_dtoa_r+0xb26>
 800cd5e:	9b02      	ldr	r3, [sp, #8]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	bfc8      	it	gt
 800cd64:	461d      	movgt	r5, r3
 800cd66:	9b01      	ldr	r3, [sp, #4]
 800cd68:	bfd8      	it	le
 800cd6a:	2501      	movle	r5, #1
 800cd6c:	441d      	add	r5, r3
 800cd6e:	f04f 0800 	mov.w	r8, #0
 800cd72:	ee18 1a10 	vmov	r1, s16
 800cd76:	2201      	movs	r2, #1
 800cd78:	4620      	mov	r0, r4
 800cd7a:	f000 fa51 	bl	800d220 <__lshift>
 800cd7e:	4631      	mov	r1, r6
 800cd80:	ee08 0a10 	vmov	s16, r0
 800cd84:	f000 fabc 	bl	800d300 <__mcmp>
 800cd88:	2800      	cmp	r0, #0
 800cd8a:	dc91      	bgt.n	800ccb0 <_dtoa_r+0xaa8>
 800cd8c:	d102      	bne.n	800cd94 <_dtoa_r+0xb8c>
 800cd8e:	f01a 0f01 	tst.w	sl, #1
 800cd92:	d18d      	bne.n	800ccb0 <_dtoa_r+0xaa8>
 800cd94:	462b      	mov	r3, r5
 800cd96:	461d      	mov	r5, r3
 800cd98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cd9c:	2a30      	cmp	r2, #48	; 0x30
 800cd9e:	d0fa      	beq.n	800cd96 <_dtoa_r+0xb8e>
 800cda0:	e6d7      	b.n	800cb52 <_dtoa_r+0x94a>
 800cda2:	9a01      	ldr	r2, [sp, #4]
 800cda4:	429a      	cmp	r2, r3
 800cda6:	d184      	bne.n	800ccb2 <_dtoa_r+0xaaa>
 800cda8:	9b00      	ldr	r3, [sp, #0]
 800cdaa:	3301      	adds	r3, #1
 800cdac:	9300      	str	r3, [sp, #0]
 800cdae:	2331      	movs	r3, #49	; 0x31
 800cdb0:	7013      	strb	r3, [r2, #0]
 800cdb2:	e6ce      	b.n	800cb52 <_dtoa_r+0x94a>
 800cdb4:	4b09      	ldr	r3, [pc, #36]	; (800cddc <_dtoa_r+0xbd4>)
 800cdb6:	f7ff ba95 	b.w	800c2e4 <_dtoa_r+0xdc>
 800cdba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	f47f aa6e 	bne.w	800c29e <_dtoa_r+0x96>
 800cdc2:	4b07      	ldr	r3, [pc, #28]	; (800cde0 <_dtoa_r+0xbd8>)
 800cdc4:	f7ff ba8e 	b.w	800c2e4 <_dtoa_r+0xdc>
 800cdc8:	9b02      	ldr	r3, [sp, #8]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	dcae      	bgt.n	800cd2c <_dtoa_r+0xb24>
 800cdce:	9b06      	ldr	r3, [sp, #24]
 800cdd0:	2b02      	cmp	r3, #2
 800cdd2:	f73f aea8 	bgt.w	800cb26 <_dtoa_r+0x91e>
 800cdd6:	e7a9      	b.n	800cd2c <_dtoa_r+0xb24>
 800cdd8:	0800e88b 	.word	0x0800e88b
 800cddc:	0800e7e8 	.word	0x0800e7e8
 800cde0:	0800e80c 	.word	0x0800e80c

0800cde4 <_localeconv_r>:
 800cde4:	4800      	ldr	r0, [pc, #0]	; (800cde8 <_localeconv_r+0x4>)
 800cde6:	4770      	bx	lr
 800cde8:	20000164 	.word	0x20000164

0800cdec <malloc>:
 800cdec:	4b02      	ldr	r3, [pc, #8]	; (800cdf8 <malloc+0xc>)
 800cdee:	4601      	mov	r1, r0
 800cdf0:	6818      	ldr	r0, [r3, #0]
 800cdf2:	f000 bc09 	b.w	800d608 <_malloc_r>
 800cdf6:	bf00      	nop
 800cdf8:	20000010 	.word	0x20000010

0800cdfc <_Balloc>:
 800cdfc:	b570      	push	{r4, r5, r6, lr}
 800cdfe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ce00:	4604      	mov	r4, r0
 800ce02:	460d      	mov	r5, r1
 800ce04:	b976      	cbnz	r6, 800ce24 <_Balloc+0x28>
 800ce06:	2010      	movs	r0, #16
 800ce08:	f7ff fff0 	bl	800cdec <malloc>
 800ce0c:	4602      	mov	r2, r0
 800ce0e:	6260      	str	r0, [r4, #36]	; 0x24
 800ce10:	b920      	cbnz	r0, 800ce1c <_Balloc+0x20>
 800ce12:	4b18      	ldr	r3, [pc, #96]	; (800ce74 <_Balloc+0x78>)
 800ce14:	4818      	ldr	r0, [pc, #96]	; (800ce78 <_Balloc+0x7c>)
 800ce16:	2166      	movs	r1, #102	; 0x66
 800ce18:	f000 fdd6 	bl	800d9c8 <__assert_func>
 800ce1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce20:	6006      	str	r6, [r0, #0]
 800ce22:	60c6      	str	r6, [r0, #12]
 800ce24:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ce26:	68f3      	ldr	r3, [r6, #12]
 800ce28:	b183      	cbz	r3, 800ce4c <_Balloc+0x50>
 800ce2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ce2c:	68db      	ldr	r3, [r3, #12]
 800ce2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ce32:	b9b8      	cbnz	r0, 800ce64 <_Balloc+0x68>
 800ce34:	2101      	movs	r1, #1
 800ce36:	fa01 f605 	lsl.w	r6, r1, r5
 800ce3a:	1d72      	adds	r2, r6, #5
 800ce3c:	0092      	lsls	r2, r2, #2
 800ce3e:	4620      	mov	r0, r4
 800ce40:	f000 fb60 	bl	800d504 <_calloc_r>
 800ce44:	b160      	cbz	r0, 800ce60 <_Balloc+0x64>
 800ce46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ce4a:	e00e      	b.n	800ce6a <_Balloc+0x6e>
 800ce4c:	2221      	movs	r2, #33	; 0x21
 800ce4e:	2104      	movs	r1, #4
 800ce50:	4620      	mov	r0, r4
 800ce52:	f000 fb57 	bl	800d504 <_calloc_r>
 800ce56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ce58:	60f0      	str	r0, [r6, #12]
 800ce5a:	68db      	ldr	r3, [r3, #12]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d1e4      	bne.n	800ce2a <_Balloc+0x2e>
 800ce60:	2000      	movs	r0, #0
 800ce62:	bd70      	pop	{r4, r5, r6, pc}
 800ce64:	6802      	ldr	r2, [r0, #0]
 800ce66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ce70:	e7f7      	b.n	800ce62 <_Balloc+0x66>
 800ce72:	bf00      	nop
 800ce74:	0800e819 	.word	0x0800e819
 800ce78:	0800e89c 	.word	0x0800e89c

0800ce7c <_Bfree>:
 800ce7c:	b570      	push	{r4, r5, r6, lr}
 800ce7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ce80:	4605      	mov	r5, r0
 800ce82:	460c      	mov	r4, r1
 800ce84:	b976      	cbnz	r6, 800cea4 <_Bfree+0x28>
 800ce86:	2010      	movs	r0, #16
 800ce88:	f7ff ffb0 	bl	800cdec <malloc>
 800ce8c:	4602      	mov	r2, r0
 800ce8e:	6268      	str	r0, [r5, #36]	; 0x24
 800ce90:	b920      	cbnz	r0, 800ce9c <_Bfree+0x20>
 800ce92:	4b09      	ldr	r3, [pc, #36]	; (800ceb8 <_Bfree+0x3c>)
 800ce94:	4809      	ldr	r0, [pc, #36]	; (800cebc <_Bfree+0x40>)
 800ce96:	218a      	movs	r1, #138	; 0x8a
 800ce98:	f000 fd96 	bl	800d9c8 <__assert_func>
 800ce9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cea0:	6006      	str	r6, [r0, #0]
 800cea2:	60c6      	str	r6, [r0, #12]
 800cea4:	b13c      	cbz	r4, 800ceb6 <_Bfree+0x3a>
 800cea6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800cea8:	6862      	ldr	r2, [r4, #4]
 800ceaa:	68db      	ldr	r3, [r3, #12]
 800ceac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ceb0:	6021      	str	r1, [r4, #0]
 800ceb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ceb6:	bd70      	pop	{r4, r5, r6, pc}
 800ceb8:	0800e819 	.word	0x0800e819
 800cebc:	0800e89c 	.word	0x0800e89c

0800cec0 <__multadd>:
 800cec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cec4:	690d      	ldr	r5, [r1, #16]
 800cec6:	4607      	mov	r7, r0
 800cec8:	460c      	mov	r4, r1
 800ceca:	461e      	mov	r6, r3
 800cecc:	f101 0c14 	add.w	ip, r1, #20
 800ced0:	2000      	movs	r0, #0
 800ced2:	f8dc 3000 	ldr.w	r3, [ip]
 800ced6:	b299      	uxth	r1, r3
 800ced8:	fb02 6101 	mla	r1, r2, r1, r6
 800cedc:	0c1e      	lsrs	r6, r3, #16
 800cede:	0c0b      	lsrs	r3, r1, #16
 800cee0:	fb02 3306 	mla	r3, r2, r6, r3
 800cee4:	b289      	uxth	r1, r1
 800cee6:	3001      	adds	r0, #1
 800cee8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ceec:	4285      	cmp	r5, r0
 800ceee:	f84c 1b04 	str.w	r1, [ip], #4
 800cef2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cef6:	dcec      	bgt.n	800ced2 <__multadd+0x12>
 800cef8:	b30e      	cbz	r6, 800cf3e <__multadd+0x7e>
 800cefa:	68a3      	ldr	r3, [r4, #8]
 800cefc:	42ab      	cmp	r3, r5
 800cefe:	dc19      	bgt.n	800cf34 <__multadd+0x74>
 800cf00:	6861      	ldr	r1, [r4, #4]
 800cf02:	4638      	mov	r0, r7
 800cf04:	3101      	adds	r1, #1
 800cf06:	f7ff ff79 	bl	800cdfc <_Balloc>
 800cf0a:	4680      	mov	r8, r0
 800cf0c:	b928      	cbnz	r0, 800cf1a <__multadd+0x5a>
 800cf0e:	4602      	mov	r2, r0
 800cf10:	4b0c      	ldr	r3, [pc, #48]	; (800cf44 <__multadd+0x84>)
 800cf12:	480d      	ldr	r0, [pc, #52]	; (800cf48 <__multadd+0x88>)
 800cf14:	21b5      	movs	r1, #181	; 0xb5
 800cf16:	f000 fd57 	bl	800d9c8 <__assert_func>
 800cf1a:	6922      	ldr	r2, [r4, #16]
 800cf1c:	3202      	adds	r2, #2
 800cf1e:	f104 010c 	add.w	r1, r4, #12
 800cf22:	0092      	lsls	r2, r2, #2
 800cf24:	300c      	adds	r0, #12
 800cf26:	f7fe fc33 	bl	800b790 <memcpy>
 800cf2a:	4621      	mov	r1, r4
 800cf2c:	4638      	mov	r0, r7
 800cf2e:	f7ff ffa5 	bl	800ce7c <_Bfree>
 800cf32:	4644      	mov	r4, r8
 800cf34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cf38:	3501      	adds	r5, #1
 800cf3a:	615e      	str	r6, [r3, #20]
 800cf3c:	6125      	str	r5, [r4, #16]
 800cf3e:	4620      	mov	r0, r4
 800cf40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf44:	0800e88b 	.word	0x0800e88b
 800cf48:	0800e89c 	.word	0x0800e89c

0800cf4c <__hi0bits>:
 800cf4c:	0c03      	lsrs	r3, r0, #16
 800cf4e:	041b      	lsls	r3, r3, #16
 800cf50:	b9d3      	cbnz	r3, 800cf88 <__hi0bits+0x3c>
 800cf52:	0400      	lsls	r0, r0, #16
 800cf54:	2310      	movs	r3, #16
 800cf56:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cf5a:	bf04      	itt	eq
 800cf5c:	0200      	lsleq	r0, r0, #8
 800cf5e:	3308      	addeq	r3, #8
 800cf60:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cf64:	bf04      	itt	eq
 800cf66:	0100      	lsleq	r0, r0, #4
 800cf68:	3304      	addeq	r3, #4
 800cf6a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cf6e:	bf04      	itt	eq
 800cf70:	0080      	lsleq	r0, r0, #2
 800cf72:	3302      	addeq	r3, #2
 800cf74:	2800      	cmp	r0, #0
 800cf76:	db05      	blt.n	800cf84 <__hi0bits+0x38>
 800cf78:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cf7c:	f103 0301 	add.w	r3, r3, #1
 800cf80:	bf08      	it	eq
 800cf82:	2320      	moveq	r3, #32
 800cf84:	4618      	mov	r0, r3
 800cf86:	4770      	bx	lr
 800cf88:	2300      	movs	r3, #0
 800cf8a:	e7e4      	b.n	800cf56 <__hi0bits+0xa>

0800cf8c <__lo0bits>:
 800cf8c:	6803      	ldr	r3, [r0, #0]
 800cf8e:	f013 0207 	ands.w	r2, r3, #7
 800cf92:	4601      	mov	r1, r0
 800cf94:	d00b      	beq.n	800cfae <__lo0bits+0x22>
 800cf96:	07da      	lsls	r2, r3, #31
 800cf98:	d423      	bmi.n	800cfe2 <__lo0bits+0x56>
 800cf9a:	0798      	lsls	r0, r3, #30
 800cf9c:	bf49      	itett	mi
 800cf9e:	085b      	lsrmi	r3, r3, #1
 800cfa0:	089b      	lsrpl	r3, r3, #2
 800cfa2:	2001      	movmi	r0, #1
 800cfa4:	600b      	strmi	r3, [r1, #0]
 800cfa6:	bf5c      	itt	pl
 800cfa8:	600b      	strpl	r3, [r1, #0]
 800cfaa:	2002      	movpl	r0, #2
 800cfac:	4770      	bx	lr
 800cfae:	b298      	uxth	r0, r3
 800cfb0:	b9a8      	cbnz	r0, 800cfde <__lo0bits+0x52>
 800cfb2:	0c1b      	lsrs	r3, r3, #16
 800cfb4:	2010      	movs	r0, #16
 800cfb6:	b2da      	uxtb	r2, r3
 800cfb8:	b90a      	cbnz	r2, 800cfbe <__lo0bits+0x32>
 800cfba:	3008      	adds	r0, #8
 800cfbc:	0a1b      	lsrs	r3, r3, #8
 800cfbe:	071a      	lsls	r2, r3, #28
 800cfc0:	bf04      	itt	eq
 800cfc2:	091b      	lsreq	r3, r3, #4
 800cfc4:	3004      	addeq	r0, #4
 800cfc6:	079a      	lsls	r2, r3, #30
 800cfc8:	bf04      	itt	eq
 800cfca:	089b      	lsreq	r3, r3, #2
 800cfcc:	3002      	addeq	r0, #2
 800cfce:	07da      	lsls	r2, r3, #31
 800cfd0:	d403      	bmi.n	800cfda <__lo0bits+0x4e>
 800cfd2:	085b      	lsrs	r3, r3, #1
 800cfd4:	f100 0001 	add.w	r0, r0, #1
 800cfd8:	d005      	beq.n	800cfe6 <__lo0bits+0x5a>
 800cfda:	600b      	str	r3, [r1, #0]
 800cfdc:	4770      	bx	lr
 800cfde:	4610      	mov	r0, r2
 800cfe0:	e7e9      	b.n	800cfb6 <__lo0bits+0x2a>
 800cfe2:	2000      	movs	r0, #0
 800cfe4:	4770      	bx	lr
 800cfe6:	2020      	movs	r0, #32
 800cfe8:	4770      	bx	lr
	...

0800cfec <__i2b>:
 800cfec:	b510      	push	{r4, lr}
 800cfee:	460c      	mov	r4, r1
 800cff0:	2101      	movs	r1, #1
 800cff2:	f7ff ff03 	bl	800cdfc <_Balloc>
 800cff6:	4602      	mov	r2, r0
 800cff8:	b928      	cbnz	r0, 800d006 <__i2b+0x1a>
 800cffa:	4b05      	ldr	r3, [pc, #20]	; (800d010 <__i2b+0x24>)
 800cffc:	4805      	ldr	r0, [pc, #20]	; (800d014 <__i2b+0x28>)
 800cffe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d002:	f000 fce1 	bl	800d9c8 <__assert_func>
 800d006:	2301      	movs	r3, #1
 800d008:	6144      	str	r4, [r0, #20]
 800d00a:	6103      	str	r3, [r0, #16]
 800d00c:	bd10      	pop	{r4, pc}
 800d00e:	bf00      	nop
 800d010:	0800e88b 	.word	0x0800e88b
 800d014:	0800e89c 	.word	0x0800e89c

0800d018 <__multiply>:
 800d018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d01c:	4691      	mov	r9, r2
 800d01e:	690a      	ldr	r2, [r1, #16]
 800d020:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d024:	429a      	cmp	r2, r3
 800d026:	bfb8      	it	lt
 800d028:	460b      	movlt	r3, r1
 800d02a:	460c      	mov	r4, r1
 800d02c:	bfbc      	itt	lt
 800d02e:	464c      	movlt	r4, r9
 800d030:	4699      	movlt	r9, r3
 800d032:	6927      	ldr	r7, [r4, #16]
 800d034:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d038:	68a3      	ldr	r3, [r4, #8]
 800d03a:	6861      	ldr	r1, [r4, #4]
 800d03c:	eb07 060a 	add.w	r6, r7, sl
 800d040:	42b3      	cmp	r3, r6
 800d042:	b085      	sub	sp, #20
 800d044:	bfb8      	it	lt
 800d046:	3101      	addlt	r1, #1
 800d048:	f7ff fed8 	bl	800cdfc <_Balloc>
 800d04c:	b930      	cbnz	r0, 800d05c <__multiply+0x44>
 800d04e:	4602      	mov	r2, r0
 800d050:	4b44      	ldr	r3, [pc, #272]	; (800d164 <__multiply+0x14c>)
 800d052:	4845      	ldr	r0, [pc, #276]	; (800d168 <__multiply+0x150>)
 800d054:	f240 115d 	movw	r1, #349	; 0x15d
 800d058:	f000 fcb6 	bl	800d9c8 <__assert_func>
 800d05c:	f100 0514 	add.w	r5, r0, #20
 800d060:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d064:	462b      	mov	r3, r5
 800d066:	2200      	movs	r2, #0
 800d068:	4543      	cmp	r3, r8
 800d06a:	d321      	bcc.n	800d0b0 <__multiply+0x98>
 800d06c:	f104 0314 	add.w	r3, r4, #20
 800d070:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d074:	f109 0314 	add.w	r3, r9, #20
 800d078:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d07c:	9202      	str	r2, [sp, #8]
 800d07e:	1b3a      	subs	r2, r7, r4
 800d080:	3a15      	subs	r2, #21
 800d082:	f022 0203 	bic.w	r2, r2, #3
 800d086:	3204      	adds	r2, #4
 800d088:	f104 0115 	add.w	r1, r4, #21
 800d08c:	428f      	cmp	r7, r1
 800d08e:	bf38      	it	cc
 800d090:	2204      	movcc	r2, #4
 800d092:	9201      	str	r2, [sp, #4]
 800d094:	9a02      	ldr	r2, [sp, #8]
 800d096:	9303      	str	r3, [sp, #12]
 800d098:	429a      	cmp	r2, r3
 800d09a:	d80c      	bhi.n	800d0b6 <__multiply+0x9e>
 800d09c:	2e00      	cmp	r6, #0
 800d09e:	dd03      	ble.n	800d0a8 <__multiply+0x90>
 800d0a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d05a      	beq.n	800d15e <__multiply+0x146>
 800d0a8:	6106      	str	r6, [r0, #16]
 800d0aa:	b005      	add	sp, #20
 800d0ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0b0:	f843 2b04 	str.w	r2, [r3], #4
 800d0b4:	e7d8      	b.n	800d068 <__multiply+0x50>
 800d0b6:	f8b3 a000 	ldrh.w	sl, [r3]
 800d0ba:	f1ba 0f00 	cmp.w	sl, #0
 800d0be:	d024      	beq.n	800d10a <__multiply+0xf2>
 800d0c0:	f104 0e14 	add.w	lr, r4, #20
 800d0c4:	46a9      	mov	r9, r5
 800d0c6:	f04f 0c00 	mov.w	ip, #0
 800d0ca:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d0ce:	f8d9 1000 	ldr.w	r1, [r9]
 800d0d2:	fa1f fb82 	uxth.w	fp, r2
 800d0d6:	b289      	uxth	r1, r1
 800d0d8:	fb0a 110b 	mla	r1, sl, fp, r1
 800d0dc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d0e0:	f8d9 2000 	ldr.w	r2, [r9]
 800d0e4:	4461      	add	r1, ip
 800d0e6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d0ea:	fb0a c20b 	mla	r2, sl, fp, ip
 800d0ee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d0f2:	b289      	uxth	r1, r1
 800d0f4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d0f8:	4577      	cmp	r7, lr
 800d0fa:	f849 1b04 	str.w	r1, [r9], #4
 800d0fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d102:	d8e2      	bhi.n	800d0ca <__multiply+0xb2>
 800d104:	9a01      	ldr	r2, [sp, #4]
 800d106:	f845 c002 	str.w	ip, [r5, r2]
 800d10a:	9a03      	ldr	r2, [sp, #12]
 800d10c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d110:	3304      	adds	r3, #4
 800d112:	f1b9 0f00 	cmp.w	r9, #0
 800d116:	d020      	beq.n	800d15a <__multiply+0x142>
 800d118:	6829      	ldr	r1, [r5, #0]
 800d11a:	f104 0c14 	add.w	ip, r4, #20
 800d11e:	46ae      	mov	lr, r5
 800d120:	f04f 0a00 	mov.w	sl, #0
 800d124:	f8bc b000 	ldrh.w	fp, [ip]
 800d128:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d12c:	fb09 220b 	mla	r2, r9, fp, r2
 800d130:	4492      	add	sl, r2
 800d132:	b289      	uxth	r1, r1
 800d134:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d138:	f84e 1b04 	str.w	r1, [lr], #4
 800d13c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d140:	f8be 1000 	ldrh.w	r1, [lr]
 800d144:	0c12      	lsrs	r2, r2, #16
 800d146:	fb09 1102 	mla	r1, r9, r2, r1
 800d14a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d14e:	4567      	cmp	r7, ip
 800d150:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d154:	d8e6      	bhi.n	800d124 <__multiply+0x10c>
 800d156:	9a01      	ldr	r2, [sp, #4]
 800d158:	50a9      	str	r1, [r5, r2]
 800d15a:	3504      	adds	r5, #4
 800d15c:	e79a      	b.n	800d094 <__multiply+0x7c>
 800d15e:	3e01      	subs	r6, #1
 800d160:	e79c      	b.n	800d09c <__multiply+0x84>
 800d162:	bf00      	nop
 800d164:	0800e88b 	.word	0x0800e88b
 800d168:	0800e89c 	.word	0x0800e89c

0800d16c <__pow5mult>:
 800d16c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d170:	4615      	mov	r5, r2
 800d172:	f012 0203 	ands.w	r2, r2, #3
 800d176:	4606      	mov	r6, r0
 800d178:	460f      	mov	r7, r1
 800d17a:	d007      	beq.n	800d18c <__pow5mult+0x20>
 800d17c:	4c25      	ldr	r4, [pc, #148]	; (800d214 <__pow5mult+0xa8>)
 800d17e:	3a01      	subs	r2, #1
 800d180:	2300      	movs	r3, #0
 800d182:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d186:	f7ff fe9b 	bl	800cec0 <__multadd>
 800d18a:	4607      	mov	r7, r0
 800d18c:	10ad      	asrs	r5, r5, #2
 800d18e:	d03d      	beq.n	800d20c <__pow5mult+0xa0>
 800d190:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d192:	b97c      	cbnz	r4, 800d1b4 <__pow5mult+0x48>
 800d194:	2010      	movs	r0, #16
 800d196:	f7ff fe29 	bl	800cdec <malloc>
 800d19a:	4602      	mov	r2, r0
 800d19c:	6270      	str	r0, [r6, #36]	; 0x24
 800d19e:	b928      	cbnz	r0, 800d1ac <__pow5mult+0x40>
 800d1a0:	4b1d      	ldr	r3, [pc, #116]	; (800d218 <__pow5mult+0xac>)
 800d1a2:	481e      	ldr	r0, [pc, #120]	; (800d21c <__pow5mult+0xb0>)
 800d1a4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d1a8:	f000 fc0e 	bl	800d9c8 <__assert_func>
 800d1ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d1b0:	6004      	str	r4, [r0, #0]
 800d1b2:	60c4      	str	r4, [r0, #12]
 800d1b4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d1b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d1bc:	b94c      	cbnz	r4, 800d1d2 <__pow5mult+0x66>
 800d1be:	f240 2171 	movw	r1, #625	; 0x271
 800d1c2:	4630      	mov	r0, r6
 800d1c4:	f7ff ff12 	bl	800cfec <__i2b>
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	f8c8 0008 	str.w	r0, [r8, #8]
 800d1ce:	4604      	mov	r4, r0
 800d1d0:	6003      	str	r3, [r0, #0]
 800d1d2:	f04f 0900 	mov.w	r9, #0
 800d1d6:	07eb      	lsls	r3, r5, #31
 800d1d8:	d50a      	bpl.n	800d1f0 <__pow5mult+0x84>
 800d1da:	4639      	mov	r1, r7
 800d1dc:	4622      	mov	r2, r4
 800d1de:	4630      	mov	r0, r6
 800d1e0:	f7ff ff1a 	bl	800d018 <__multiply>
 800d1e4:	4639      	mov	r1, r7
 800d1e6:	4680      	mov	r8, r0
 800d1e8:	4630      	mov	r0, r6
 800d1ea:	f7ff fe47 	bl	800ce7c <_Bfree>
 800d1ee:	4647      	mov	r7, r8
 800d1f0:	106d      	asrs	r5, r5, #1
 800d1f2:	d00b      	beq.n	800d20c <__pow5mult+0xa0>
 800d1f4:	6820      	ldr	r0, [r4, #0]
 800d1f6:	b938      	cbnz	r0, 800d208 <__pow5mult+0x9c>
 800d1f8:	4622      	mov	r2, r4
 800d1fa:	4621      	mov	r1, r4
 800d1fc:	4630      	mov	r0, r6
 800d1fe:	f7ff ff0b 	bl	800d018 <__multiply>
 800d202:	6020      	str	r0, [r4, #0]
 800d204:	f8c0 9000 	str.w	r9, [r0]
 800d208:	4604      	mov	r4, r0
 800d20a:	e7e4      	b.n	800d1d6 <__pow5mult+0x6a>
 800d20c:	4638      	mov	r0, r7
 800d20e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d212:	bf00      	nop
 800d214:	0800e9e8 	.word	0x0800e9e8
 800d218:	0800e819 	.word	0x0800e819
 800d21c:	0800e89c 	.word	0x0800e89c

0800d220 <__lshift>:
 800d220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d224:	460c      	mov	r4, r1
 800d226:	6849      	ldr	r1, [r1, #4]
 800d228:	6923      	ldr	r3, [r4, #16]
 800d22a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d22e:	68a3      	ldr	r3, [r4, #8]
 800d230:	4607      	mov	r7, r0
 800d232:	4691      	mov	r9, r2
 800d234:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d238:	f108 0601 	add.w	r6, r8, #1
 800d23c:	42b3      	cmp	r3, r6
 800d23e:	db0b      	blt.n	800d258 <__lshift+0x38>
 800d240:	4638      	mov	r0, r7
 800d242:	f7ff fddb 	bl	800cdfc <_Balloc>
 800d246:	4605      	mov	r5, r0
 800d248:	b948      	cbnz	r0, 800d25e <__lshift+0x3e>
 800d24a:	4602      	mov	r2, r0
 800d24c:	4b2a      	ldr	r3, [pc, #168]	; (800d2f8 <__lshift+0xd8>)
 800d24e:	482b      	ldr	r0, [pc, #172]	; (800d2fc <__lshift+0xdc>)
 800d250:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d254:	f000 fbb8 	bl	800d9c8 <__assert_func>
 800d258:	3101      	adds	r1, #1
 800d25a:	005b      	lsls	r3, r3, #1
 800d25c:	e7ee      	b.n	800d23c <__lshift+0x1c>
 800d25e:	2300      	movs	r3, #0
 800d260:	f100 0114 	add.w	r1, r0, #20
 800d264:	f100 0210 	add.w	r2, r0, #16
 800d268:	4618      	mov	r0, r3
 800d26a:	4553      	cmp	r3, sl
 800d26c:	db37      	blt.n	800d2de <__lshift+0xbe>
 800d26e:	6920      	ldr	r0, [r4, #16]
 800d270:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d274:	f104 0314 	add.w	r3, r4, #20
 800d278:	f019 091f 	ands.w	r9, r9, #31
 800d27c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d280:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d284:	d02f      	beq.n	800d2e6 <__lshift+0xc6>
 800d286:	f1c9 0e20 	rsb	lr, r9, #32
 800d28a:	468a      	mov	sl, r1
 800d28c:	f04f 0c00 	mov.w	ip, #0
 800d290:	681a      	ldr	r2, [r3, #0]
 800d292:	fa02 f209 	lsl.w	r2, r2, r9
 800d296:	ea42 020c 	orr.w	r2, r2, ip
 800d29a:	f84a 2b04 	str.w	r2, [sl], #4
 800d29e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2a2:	4298      	cmp	r0, r3
 800d2a4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d2a8:	d8f2      	bhi.n	800d290 <__lshift+0x70>
 800d2aa:	1b03      	subs	r3, r0, r4
 800d2ac:	3b15      	subs	r3, #21
 800d2ae:	f023 0303 	bic.w	r3, r3, #3
 800d2b2:	3304      	adds	r3, #4
 800d2b4:	f104 0215 	add.w	r2, r4, #21
 800d2b8:	4290      	cmp	r0, r2
 800d2ba:	bf38      	it	cc
 800d2bc:	2304      	movcc	r3, #4
 800d2be:	f841 c003 	str.w	ip, [r1, r3]
 800d2c2:	f1bc 0f00 	cmp.w	ip, #0
 800d2c6:	d001      	beq.n	800d2cc <__lshift+0xac>
 800d2c8:	f108 0602 	add.w	r6, r8, #2
 800d2cc:	3e01      	subs	r6, #1
 800d2ce:	4638      	mov	r0, r7
 800d2d0:	612e      	str	r6, [r5, #16]
 800d2d2:	4621      	mov	r1, r4
 800d2d4:	f7ff fdd2 	bl	800ce7c <_Bfree>
 800d2d8:	4628      	mov	r0, r5
 800d2da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2de:	f842 0f04 	str.w	r0, [r2, #4]!
 800d2e2:	3301      	adds	r3, #1
 800d2e4:	e7c1      	b.n	800d26a <__lshift+0x4a>
 800d2e6:	3904      	subs	r1, #4
 800d2e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2ec:	f841 2f04 	str.w	r2, [r1, #4]!
 800d2f0:	4298      	cmp	r0, r3
 800d2f2:	d8f9      	bhi.n	800d2e8 <__lshift+0xc8>
 800d2f4:	e7ea      	b.n	800d2cc <__lshift+0xac>
 800d2f6:	bf00      	nop
 800d2f8:	0800e88b 	.word	0x0800e88b
 800d2fc:	0800e89c 	.word	0x0800e89c

0800d300 <__mcmp>:
 800d300:	b530      	push	{r4, r5, lr}
 800d302:	6902      	ldr	r2, [r0, #16]
 800d304:	690c      	ldr	r4, [r1, #16]
 800d306:	1b12      	subs	r2, r2, r4
 800d308:	d10e      	bne.n	800d328 <__mcmp+0x28>
 800d30a:	f100 0314 	add.w	r3, r0, #20
 800d30e:	3114      	adds	r1, #20
 800d310:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d314:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d318:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d31c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d320:	42a5      	cmp	r5, r4
 800d322:	d003      	beq.n	800d32c <__mcmp+0x2c>
 800d324:	d305      	bcc.n	800d332 <__mcmp+0x32>
 800d326:	2201      	movs	r2, #1
 800d328:	4610      	mov	r0, r2
 800d32a:	bd30      	pop	{r4, r5, pc}
 800d32c:	4283      	cmp	r3, r0
 800d32e:	d3f3      	bcc.n	800d318 <__mcmp+0x18>
 800d330:	e7fa      	b.n	800d328 <__mcmp+0x28>
 800d332:	f04f 32ff 	mov.w	r2, #4294967295
 800d336:	e7f7      	b.n	800d328 <__mcmp+0x28>

0800d338 <__mdiff>:
 800d338:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d33c:	460c      	mov	r4, r1
 800d33e:	4606      	mov	r6, r0
 800d340:	4611      	mov	r1, r2
 800d342:	4620      	mov	r0, r4
 800d344:	4690      	mov	r8, r2
 800d346:	f7ff ffdb 	bl	800d300 <__mcmp>
 800d34a:	1e05      	subs	r5, r0, #0
 800d34c:	d110      	bne.n	800d370 <__mdiff+0x38>
 800d34e:	4629      	mov	r1, r5
 800d350:	4630      	mov	r0, r6
 800d352:	f7ff fd53 	bl	800cdfc <_Balloc>
 800d356:	b930      	cbnz	r0, 800d366 <__mdiff+0x2e>
 800d358:	4b3a      	ldr	r3, [pc, #232]	; (800d444 <__mdiff+0x10c>)
 800d35a:	4602      	mov	r2, r0
 800d35c:	f240 2132 	movw	r1, #562	; 0x232
 800d360:	4839      	ldr	r0, [pc, #228]	; (800d448 <__mdiff+0x110>)
 800d362:	f000 fb31 	bl	800d9c8 <__assert_func>
 800d366:	2301      	movs	r3, #1
 800d368:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d36c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d370:	bfa4      	itt	ge
 800d372:	4643      	movge	r3, r8
 800d374:	46a0      	movge	r8, r4
 800d376:	4630      	mov	r0, r6
 800d378:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d37c:	bfa6      	itte	ge
 800d37e:	461c      	movge	r4, r3
 800d380:	2500      	movge	r5, #0
 800d382:	2501      	movlt	r5, #1
 800d384:	f7ff fd3a 	bl	800cdfc <_Balloc>
 800d388:	b920      	cbnz	r0, 800d394 <__mdiff+0x5c>
 800d38a:	4b2e      	ldr	r3, [pc, #184]	; (800d444 <__mdiff+0x10c>)
 800d38c:	4602      	mov	r2, r0
 800d38e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d392:	e7e5      	b.n	800d360 <__mdiff+0x28>
 800d394:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d398:	6926      	ldr	r6, [r4, #16]
 800d39a:	60c5      	str	r5, [r0, #12]
 800d39c:	f104 0914 	add.w	r9, r4, #20
 800d3a0:	f108 0514 	add.w	r5, r8, #20
 800d3a4:	f100 0e14 	add.w	lr, r0, #20
 800d3a8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d3ac:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d3b0:	f108 0210 	add.w	r2, r8, #16
 800d3b4:	46f2      	mov	sl, lr
 800d3b6:	2100      	movs	r1, #0
 800d3b8:	f859 3b04 	ldr.w	r3, [r9], #4
 800d3bc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d3c0:	fa1f f883 	uxth.w	r8, r3
 800d3c4:	fa11 f18b 	uxtah	r1, r1, fp
 800d3c8:	0c1b      	lsrs	r3, r3, #16
 800d3ca:	eba1 0808 	sub.w	r8, r1, r8
 800d3ce:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d3d2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d3d6:	fa1f f888 	uxth.w	r8, r8
 800d3da:	1419      	asrs	r1, r3, #16
 800d3dc:	454e      	cmp	r6, r9
 800d3de:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d3e2:	f84a 3b04 	str.w	r3, [sl], #4
 800d3e6:	d8e7      	bhi.n	800d3b8 <__mdiff+0x80>
 800d3e8:	1b33      	subs	r3, r6, r4
 800d3ea:	3b15      	subs	r3, #21
 800d3ec:	f023 0303 	bic.w	r3, r3, #3
 800d3f0:	3304      	adds	r3, #4
 800d3f2:	3415      	adds	r4, #21
 800d3f4:	42a6      	cmp	r6, r4
 800d3f6:	bf38      	it	cc
 800d3f8:	2304      	movcc	r3, #4
 800d3fa:	441d      	add	r5, r3
 800d3fc:	4473      	add	r3, lr
 800d3fe:	469e      	mov	lr, r3
 800d400:	462e      	mov	r6, r5
 800d402:	4566      	cmp	r6, ip
 800d404:	d30e      	bcc.n	800d424 <__mdiff+0xec>
 800d406:	f10c 0203 	add.w	r2, ip, #3
 800d40a:	1b52      	subs	r2, r2, r5
 800d40c:	f022 0203 	bic.w	r2, r2, #3
 800d410:	3d03      	subs	r5, #3
 800d412:	45ac      	cmp	ip, r5
 800d414:	bf38      	it	cc
 800d416:	2200      	movcc	r2, #0
 800d418:	441a      	add	r2, r3
 800d41a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d41e:	b17b      	cbz	r3, 800d440 <__mdiff+0x108>
 800d420:	6107      	str	r7, [r0, #16]
 800d422:	e7a3      	b.n	800d36c <__mdiff+0x34>
 800d424:	f856 8b04 	ldr.w	r8, [r6], #4
 800d428:	fa11 f288 	uxtah	r2, r1, r8
 800d42c:	1414      	asrs	r4, r2, #16
 800d42e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d432:	b292      	uxth	r2, r2
 800d434:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d438:	f84e 2b04 	str.w	r2, [lr], #4
 800d43c:	1421      	asrs	r1, r4, #16
 800d43e:	e7e0      	b.n	800d402 <__mdiff+0xca>
 800d440:	3f01      	subs	r7, #1
 800d442:	e7ea      	b.n	800d41a <__mdiff+0xe2>
 800d444:	0800e88b 	.word	0x0800e88b
 800d448:	0800e89c 	.word	0x0800e89c

0800d44c <__d2b>:
 800d44c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d450:	4689      	mov	r9, r1
 800d452:	2101      	movs	r1, #1
 800d454:	ec57 6b10 	vmov	r6, r7, d0
 800d458:	4690      	mov	r8, r2
 800d45a:	f7ff fccf 	bl	800cdfc <_Balloc>
 800d45e:	4604      	mov	r4, r0
 800d460:	b930      	cbnz	r0, 800d470 <__d2b+0x24>
 800d462:	4602      	mov	r2, r0
 800d464:	4b25      	ldr	r3, [pc, #148]	; (800d4fc <__d2b+0xb0>)
 800d466:	4826      	ldr	r0, [pc, #152]	; (800d500 <__d2b+0xb4>)
 800d468:	f240 310a 	movw	r1, #778	; 0x30a
 800d46c:	f000 faac 	bl	800d9c8 <__assert_func>
 800d470:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d474:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d478:	bb35      	cbnz	r5, 800d4c8 <__d2b+0x7c>
 800d47a:	2e00      	cmp	r6, #0
 800d47c:	9301      	str	r3, [sp, #4]
 800d47e:	d028      	beq.n	800d4d2 <__d2b+0x86>
 800d480:	4668      	mov	r0, sp
 800d482:	9600      	str	r6, [sp, #0]
 800d484:	f7ff fd82 	bl	800cf8c <__lo0bits>
 800d488:	9900      	ldr	r1, [sp, #0]
 800d48a:	b300      	cbz	r0, 800d4ce <__d2b+0x82>
 800d48c:	9a01      	ldr	r2, [sp, #4]
 800d48e:	f1c0 0320 	rsb	r3, r0, #32
 800d492:	fa02 f303 	lsl.w	r3, r2, r3
 800d496:	430b      	orrs	r3, r1
 800d498:	40c2      	lsrs	r2, r0
 800d49a:	6163      	str	r3, [r4, #20]
 800d49c:	9201      	str	r2, [sp, #4]
 800d49e:	9b01      	ldr	r3, [sp, #4]
 800d4a0:	61a3      	str	r3, [r4, #24]
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	bf14      	ite	ne
 800d4a6:	2202      	movne	r2, #2
 800d4a8:	2201      	moveq	r2, #1
 800d4aa:	6122      	str	r2, [r4, #16]
 800d4ac:	b1d5      	cbz	r5, 800d4e4 <__d2b+0x98>
 800d4ae:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d4b2:	4405      	add	r5, r0
 800d4b4:	f8c9 5000 	str.w	r5, [r9]
 800d4b8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d4bc:	f8c8 0000 	str.w	r0, [r8]
 800d4c0:	4620      	mov	r0, r4
 800d4c2:	b003      	add	sp, #12
 800d4c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d4c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d4cc:	e7d5      	b.n	800d47a <__d2b+0x2e>
 800d4ce:	6161      	str	r1, [r4, #20]
 800d4d0:	e7e5      	b.n	800d49e <__d2b+0x52>
 800d4d2:	a801      	add	r0, sp, #4
 800d4d4:	f7ff fd5a 	bl	800cf8c <__lo0bits>
 800d4d8:	9b01      	ldr	r3, [sp, #4]
 800d4da:	6163      	str	r3, [r4, #20]
 800d4dc:	2201      	movs	r2, #1
 800d4de:	6122      	str	r2, [r4, #16]
 800d4e0:	3020      	adds	r0, #32
 800d4e2:	e7e3      	b.n	800d4ac <__d2b+0x60>
 800d4e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d4e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d4ec:	f8c9 0000 	str.w	r0, [r9]
 800d4f0:	6918      	ldr	r0, [r3, #16]
 800d4f2:	f7ff fd2b 	bl	800cf4c <__hi0bits>
 800d4f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d4fa:	e7df      	b.n	800d4bc <__d2b+0x70>
 800d4fc:	0800e88b 	.word	0x0800e88b
 800d500:	0800e89c 	.word	0x0800e89c

0800d504 <_calloc_r>:
 800d504:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d506:	fba1 2402 	umull	r2, r4, r1, r2
 800d50a:	b94c      	cbnz	r4, 800d520 <_calloc_r+0x1c>
 800d50c:	4611      	mov	r1, r2
 800d50e:	9201      	str	r2, [sp, #4]
 800d510:	f000 f87a 	bl	800d608 <_malloc_r>
 800d514:	9a01      	ldr	r2, [sp, #4]
 800d516:	4605      	mov	r5, r0
 800d518:	b930      	cbnz	r0, 800d528 <_calloc_r+0x24>
 800d51a:	4628      	mov	r0, r5
 800d51c:	b003      	add	sp, #12
 800d51e:	bd30      	pop	{r4, r5, pc}
 800d520:	220c      	movs	r2, #12
 800d522:	6002      	str	r2, [r0, #0]
 800d524:	2500      	movs	r5, #0
 800d526:	e7f8      	b.n	800d51a <_calloc_r+0x16>
 800d528:	4621      	mov	r1, r4
 800d52a:	f7fe f93f 	bl	800b7ac <memset>
 800d52e:	e7f4      	b.n	800d51a <_calloc_r+0x16>

0800d530 <_free_r>:
 800d530:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d532:	2900      	cmp	r1, #0
 800d534:	d044      	beq.n	800d5c0 <_free_r+0x90>
 800d536:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d53a:	9001      	str	r0, [sp, #4]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	f1a1 0404 	sub.w	r4, r1, #4
 800d542:	bfb8      	it	lt
 800d544:	18e4      	addlt	r4, r4, r3
 800d546:	f000 fa9b 	bl	800da80 <__malloc_lock>
 800d54a:	4a1e      	ldr	r2, [pc, #120]	; (800d5c4 <_free_r+0x94>)
 800d54c:	9801      	ldr	r0, [sp, #4]
 800d54e:	6813      	ldr	r3, [r2, #0]
 800d550:	b933      	cbnz	r3, 800d560 <_free_r+0x30>
 800d552:	6063      	str	r3, [r4, #4]
 800d554:	6014      	str	r4, [r2, #0]
 800d556:	b003      	add	sp, #12
 800d558:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d55c:	f000 ba96 	b.w	800da8c <__malloc_unlock>
 800d560:	42a3      	cmp	r3, r4
 800d562:	d908      	bls.n	800d576 <_free_r+0x46>
 800d564:	6825      	ldr	r5, [r4, #0]
 800d566:	1961      	adds	r1, r4, r5
 800d568:	428b      	cmp	r3, r1
 800d56a:	bf01      	itttt	eq
 800d56c:	6819      	ldreq	r1, [r3, #0]
 800d56e:	685b      	ldreq	r3, [r3, #4]
 800d570:	1949      	addeq	r1, r1, r5
 800d572:	6021      	streq	r1, [r4, #0]
 800d574:	e7ed      	b.n	800d552 <_free_r+0x22>
 800d576:	461a      	mov	r2, r3
 800d578:	685b      	ldr	r3, [r3, #4]
 800d57a:	b10b      	cbz	r3, 800d580 <_free_r+0x50>
 800d57c:	42a3      	cmp	r3, r4
 800d57e:	d9fa      	bls.n	800d576 <_free_r+0x46>
 800d580:	6811      	ldr	r1, [r2, #0]
 800d582:	1855      	adds	r5, r2, r1
 800d584:	42a5      	cmp	r5, r4
 800d586:	d10b      	bne.n	800d5a0 <_free_r+0x70>
 800d588:	6824      	ldr	r4, [r4, #0]
 800d58a:	4421      	add	r1, r4
 800d58c:	1854      	adds	r4, r2, r1
 800d58e:	42a3      	cmp	r3, r4
 800d590:	6011      	str	r1, [r2, #0]
 800d592:	d1e0      	bne.n	800d556 <_free_r+0x26>
 800d594:	681c      	ldr	r4, [r3, #0]
 800d596:	685b      	ldr	r3, [r3, #4]
 800d598:	6053      	str	r3, [r2, #4]
 800d59a:	4421      	add	r1, r4
 800d59c:	6011      	str	r1, [r2, #0]
 800d59e:	e7da      	b.n	800d556 <_free_r+0x26>
 800d5a0:	d902      	bls.n	800d5a8 <_free_r+0x78>
 800d5a2:	230c      	movs	r3, #12
 800d5a4:	6003      	str	r3, [r0, #0]
 800d5a6:	e7d6      	b.n	800d556 <_free_r+0x26>
 800d5a8:	6825      	ldr	r5, [r4, #0]
 800d5aa:	1961      	adds	r1, r4, r5
 800d5ac:	428b      	cmp	r3, r1
 800d5ae:	bf04      	itt	eq
 800d5b0:	6819      	ldreq	r1, [r3, #0]
 800d5b2:	685b      	ldreq	r3, [r3, #4]
 800d5b4:	6063      	str	r3, [r4, #4]
 800d5b6:	bf04      	itt	eq
 800d5b8:	1949      	addeq	r1, r1, r5
 800d5ba:	6021      	streq	r1, [r4, #0]
 800d5bc:	6054      	str	r4, [r2, #4]
 800d5be:	e7ca      	b.n	800d556 <_free_r+0x26>
 800d5c0:	b003      	add	sp, #12
 800d5c2:	bd30      	pop	{r4, r5, pc}
 800d5c4:	20004aa4 	.word	0x20004aa4

0800d5c8 <sbrk_aligned>:
 800d5c8:	b570      	push	{r4, r5, r6, lr}
 800d5ca:	4e0e      	ldr	r6, [pc, #56]	; (800d604 <sbrk_aligned+0x3c>)
 800d5cc:	460c      	mov	r4, r1
 800d5ce:	6831      	ldr	r1, [r6, #0]
 800d5d0:	4605      	mov	r5, r0
 800d5d2:	b911      	cbnz	r1, 800d5da <sbrk_aligned+0x12>
 800d5d4:	f000 f9e8 	bl	800d9a8 <_sbrk_r>
 800d5d8:	6030      	str	r0, [r6, #0]
 800d5da:	4621      	mov	r1, r4
 800d5dc:	4628      	mov	r0, r5
 800d5de:	f000 f9e3 	bl	800d9a8 <_sbrk_r>
 800d5e2:	1c43      	adds	r3, r0, #1
 800d5e4:	d00a      	beq.n	800d5fc <sbrk_aligned+0x34>
 800d5e6:	1cc4      	adds	r4, r0, #3
 800d5e8:	f024 0403 	bic.w	r4, r4, #3
 800d5ec:	42a0      	cmp	r0, r4
 800d5ee:	d007      	beq.n	800d600 <sbrk_aligned+0x38>
 800d5f0:	1a21      	subs	r1, r4, r0
 800d5f2:	4628      	mov	r0, r5
 800d5f4:	f000 f9d8 	bl	800d9a8 <_sbrk_r>
 800d5f8:	3001      	adds	r0, #1
 800d5fa:	d101      	bne.n	800d600 <sbrk_aligned+0x38>
 800d5fc:	f04f 34ff 	mov.w	r4, #4294967295
 800d600:	4620      	mov	r0, r4
 800d602:	bd70      	pop	{r4, r5, r6, pc}
 800d604:	20004aa8 	.word	0x20004aa8

0800d608 <_malloc_r>:
 800d608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d60c:	1ccd      	adds	r5, r1, #3
 800d60e:	f025 0503 	bic.w	r5, r5, #3
 800d612:	3508      	adds	r5, #8
 800d614:	2d0c      	cmp	r5, #12
 800d616:	bf38      	it	cc
 800d618:	250c      	movcc	r5, #12
 800d61a:	2d00      	cmp	r5, #0
 800d61c:	4607      	mov	r7, r0
 800d61e:	db01      	blt.n	800d624 <_malloc_r+0x1c>
 800d620:	42a9      	cmp	r1, r5
 800d622:	d905      	bls.n	800d630 <_malloc_r+0x28>
 800d624:	230c      	movs	r3, #12
 800d626:	603b      	str	r3, [r7, #0]
 800d628:	2600      	movs	r6, #0
 800d62a:	4630      	mov	r0, r6
 800d62c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d630:	4e2e      	ldr	r6, [pc, #184]	; (800d6ec <_malloc_r+0xe4>)
 800d632:	f000 fa25 	bl	800da80 <__malloc_lock>
 800d636:	6833      	ldr	r3, [r6, #0]
 800d638:	461c      	mov	r4, r3
 800d63a:	bb34      	cbnz	r4, 800d68a <_malloc_r+0x82>
 800d63c:	4629      	mov	r1, r5
 800d63e:	4638      	mov	r0, r7
 800d640:	f7ff ffc2 	bl	800d5c8 <sbrk_aligned>
 800d644:	1c43      	adds	r3, r0, #1
 800d646:	4604      	mov	r4, r0
 800d648:	d14d      	bne.n	800d6e6 <_malloc_r+0xde>
 800d64a:	6834      	ldr	r4, [r6, #0]
 800d64c:	4626      	mov	r6, r4
 800d64e:	2e00      	cmp	r6, #0
 800d650:	d140      	bne.n	800d6d4 <_malloc_r+0xcc>
 800d652:	6823      	ldr	r3, [r4, #0]
 800d654:	4631      	mov	r1, r6
 800d656:	4638      	mov	r0, r7
 800d658:	eb04 0803 	add.w	r8, r4, r3
 800d65c:	f000 f9a4 	bl	800d9a8 <_sbrk_r>
 800d660:	4580      	cmp	r8, r0
 800d662:	d13a      	bne.n	800d6da <_malloc_r+0xd2>
 800d664:	6821      	ldr	r1, [r4, #0]
 800d666:	3503      	adds	r5, #3
 800d668:	1a6d      	subs	r5, r5, r1
 800d66a:	f025 0503 	bic.w	r5, r5, #3
 800d66e:	3508      	adds	r5, #8
 800d670:	2d0c      	cmp	r5, #12
 800d672:	bf38      	it	cc
 800d674:	250c      	movcc	r5, #12
 800d676:	4629      	mov	r1, r5
 800d678:	4638      	mov	r0, r7
 800d67a:	f7ff ffa5 	bl	800d5c8 <sbrk_aligned>
 800d67e:	3001      	adds	r0, #1
 800d680:	d02b      	beq.n	800d6da <_malloc_r+0xd2>
 800d682:	6823      	ldr	r3, [r4, #0]
 800d684:	442b      	add	r3, r5
 800d686:	6023      	str	r3, [r4, #0]
 800d688:	e00e      	b.n	800d6a8 <_malloc_r+0xa0>
 800d68a:	6822      	ldr	r2, [r4, #0]
 800d68c:	1b52      	subs	r2, r2, r5
 800d68e:	d41e      	bmi.n	800d6ce <_malloc_r+0xc6>
 800d690:	2a0b      	cmp	r2, #11
 800d692:	d916      	bls.n	800d6c2 <_malloc_r+0xba>
 800d694:	1961      	adds	r1, r4, r5
 800d696:	42a3      	cmp	r3, r4
 800d698:	6025      	str	r5, [r4, #0]
 800d69a:	bf18      	it	ne
 800d69c:	6059      	strne	r1, [r3, #4]
 800d69e:	6863      	ldr	r3, [r4, #4]
 800d6a0:	bf08      	it	eq
 800d6a2:	6031      	streq	r1, [r6, #0]
 800d6a4:	5162      	str	r2, [r4, r5]
 800d6a6:	604b      	str	r3, [r1, #4]
 800d6a8:	4638      	mov	r0, r7
 800d6aa:	f104 060b 	add.w	r6, r4, #11
 800d6ae:	f000 f9ed 	bl	800da8c <__malloc_unlock>
 800d6b2:	f026 0607 	bic.w	r6, r6, #7
 800d6b6:	1d23      	adds	r3, r4, #4
 800d6b8:	1af2      	subs	r2, r6, r3
 800d6ba:	d0b6      	beq.n	800d62a <_malloc_r+0x22>
 800d6bc:	1b9b      	subs	r3, r3, r6
 800d6be:	50a3      	str	r3, [r4, r2]
 800d6c0:	e7b3      	b.n	800d62a <_malloc_r+0x22>
 800d6c2:	6862      	ldr	r2, [r4, #4]
 800d6c4:	42a3      	cmp	r3, r4
 800d6c6:	bf0c      	ite	eq
 800d6c8:	6032      	streq	r2, [r6, #0]
 800d6ca:	605a      	strne	r2, [r3, #4]
 800d6cc:	e7ec      	b.n	800d6a8 <_malloc_r+0xa0>
 800d6ce:	4623      	mov	r3, r4
 800d6d0:	6864      	ldr	r4, [r4, #4]
 800d6d2:	e7b2      	b.n	800d63a <_malloc_r+0x32>
 800d6d4:	4634      	mov	r4, r6
 800d6d6:	6876      	ldr	r6, [r6, #4]
 800d6d8:	e7b9      	b.n	800d64e <_malloc_r+0x46>
 800d6da:	230c      	movs	r3, #12
 800d6dc:	603b      	str	r3, [r7, #0]
 800d6de:	4638      	mov	r0, r7
 800d6e0:	f000 f9d4 	bl	800da8c <__malloc_unlock>
 800d6e4:	e7a1      	b.n	800d62a <_malloc_r+0x22>
 800d6e6:	6025      	str	r5, [r4, #0]
 800d6e8:	e7de      	b.n	800d6a8 <_malloc_r+0xa0>
 800d6ea:	bf00      	nop
 800d6ec:	20004aa4 	.word	0x20004aa4

0800d6f0 <__ssputs_r>:
 800d6f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6f4:	688e      	ldr	r6, [r1, #8]
 800d6f6:	429e      	cmp	r6, r3
 800d6f8:	4682      	mov	sl, r0
 800d6fa:	460c      	mov	r4, r1
 800d6fc:	4690      	mov	r8, r2
 800d6fe:	461f      	mov	r7, r3
 800d700:	d838      	bhi.n	800d774 <__ssputs_r+0x84>
 800d702:	898a      	ldrh	r2, [r1, #12]
 800d704:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d708:	d032      	beq.n	800d770 <__ssputs_r+0x80>
 800d70a:	6825      	ldr	r5, [r4, #0]
 800d70c:	6909      	ldr	r1, [r1, #16]
 800d70e:	eba5 0901 	sub.w	r9, r5, r1
 800d712:	6965      	ldr	r5, [r4, #20]
 800d714:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d718:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d71c:	3301      	adds	r3, #1
 800d71e:	444b      	add	r3, r9
 800d720:	106d      	asrs	r5, r5, #1
 800d722:	429d      	cmp	r5, r3
 800d724:	bf38      	it	cc
 800d726:	461d      	movcc	r5, r3
 800d728:	0553      	lsls	r3, r2, #21
 800d72a:	d531      	bpl.n	800d790 <__ssputs_r+0xa0>
 800d72c:	4629      	mov	r1, r5
 800d72e:	f7ff ff6b 	bl	800d608 <_malloc_r>
 800d732:	4606      	mov	r6, r0
 800d734:	b950      	cbnz	r0, 800d74c <__ssputs_r+0x5c>
 800d736:	230c      	movs	r3, #12
 800d738:	f8ca 3000 	str.w	r3, [sl]
 800d73c:	89a3      	ldrh	r3, [r4, #12]
 800d73e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d742:	81a3      	strh	r3, [r4, #12]
 800d744:	f04f 30ff 	mov.w	r0, #4294967295
 800d748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d74c:	6921      	ldr	r1, [r4, #16]
 800d74e:	464a      	mov	r2, r9
 800d750:	f7fe f81e 	bl	800b790 <memcpy>
 800d754:	89a3      	ldrh	r3, [r4, #12]
 800d756:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d75a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d75e:	81a3      	strh	r3, [r4, #12]
 800d760:	6126      	str	r6, [r4, #16]
 800d762:	6165      	str	r5, [r4, #20]
 800d764:	444e      	add	r6, r9
 800d766:	eba5 0509 	sub.w	r5, r5, r9
 800d76a:	6026      	str	r6, [r4, #0]
 800d76c:	60a5      	str	r5, [r4, #8]
 800d76e:	463e      	mov	r6, r7
 800d770:	42be      	cmp	r6, r7
 800d772:	d900      	bls.n	800d776 <__ssputs_r+0x86>
 800d774:	463e      	mov	r6, r7
 800d776:	6820      	ldr	r0, [r4, #0]
 800d778:	4632      	mov	r2, r6
 800d77a:	4641      	mov	r1, r8
 800d77c:	f000 f966 	bl	800da4c <memmove>
 800d780:	68a3      	ldr	r3, [r4, #8]
 800d782:	1b9b      	subs	r3, r3, r6
 800d784:	60a3      	str	r3, [r4, #8]
 800d786:	6823      	ldr	r3, [r4, #0]
 800d788:	4433      	add	r3, r6
 800d78a:	6023      	str	r3, [r4, #0]
 800d78c:	2000      	movs	r0, #0
 800d78e:	e7db      	b.n	800d748 <__ssputs_r+0x58>
 800d790:	462a      	mov	r2, r5
 800d792:	f000 f981 	bl	800da98 <_realloc_r>
 800d796:	4606      	mov	r6, r0
 800d798:	2800      	cmp	r0, #0
 800d79a:	d1e1      	bne.n	800d760 <__ssputs_r+0x70>
 800d79c:	6921      	ldr	r1, [r4, #16]
 800d79e:	4650      	mov	r0, sl
 800d7a0:	f7ff fec6 	bl	800d530 <_free_r>
 800d7a4:	e7c7      	b.n	800d736 <__ssputs_r+0x46>
	...

0800d7a8 <_svfiprintf_r>:
 800d7a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7ac:	4698      	mov	r8, r3
 800d7ae:	898b      	ldrh	r3, [r1, #12]
 800d7b0:	061b      	lsls	r3, r3, #24
 800d7b2:	b09d      	sub	sp, #116	; 0x74
 800d7b4:	4607      	mov	r7, r0
 800d7b6:	460d      	mov	r5, r1
 800d7b8:	4614      	mov	r4, r2
 800d7ba:	d50e      	bpl.n	800d7da <_svfiprintf_r+0x32>
 800d7bc:	690b      	ldr	r3, [r1, #16]
 800d7be:	b963      	cbnz	r3, 800d7da <_svfiprintf_r+0x32>
 800d7c0:	2140      	movs	r1, #64	; 0x40
 800d7c2:	f7ff ff21 	bl	800d608 <_malloc_r>
 800d7c6:	6028      	str	r0, [r5, #0]
 800d7c8:	6128      	str	r0, [r5, #16]
 800d7ca:	b920      	cbnz	r0, 800d7d6 <_svfiprintf_r+0x2e>
 800d7cc:	230c      	movs	r3, #12
 800d7ce:	603b      	str	r3, [r7, #0]
 800d7d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d7d4:	e0d1      	b.n	800d97a <_svfiprintf_r+0x1d2>
 800d7d6:	2340      	movs	r3, #64	; 0x40
 800d7d8:	616b      	str	r3, [r5, #20]
 800d7da:	2300      	movs	r3, #0
 800d7dc:	9309      	str	r3, [sp, #36]	; 0x24
 800d7de:	2320      	movs	r3, #32
 800d7e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d7e4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d7e8:	2330      	movs	r3, #48	; 0x30
 800d7ea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d994 <_svfiprintf_r+0x1ec>
 800d7ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d7f2:	f04f 0901 	mov.w	r9, #1
 800d7f6:	4623      	mov	r3, r4
 800d7f8:	469a      	mov	sl, r3
 800d7fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d7fe:	b10a      	cbz	r2, 800d804 <_svfiprintf_r+0x5c>
 800d800:	2a25      	cmp	r2, #37	; 0x25
 800d802:	d1f9      	bne.n	800d7f8 <_svfiprintf_r+0x50>
 800d804:	ebba 0b04 	subs.w	fp, sl, r4
 800d808:	d00b      	beq.n	800d822 <_svfiprintf_r+0x7a>
 800d80a:	465b      	mov	r3, fp
 800d80c:	4622      	mov	r2, r4
 800d80e:	4629      	mov	r1, r5
 800d810:	4638      	mov	r0, r7
 800d812:	f7ff ff6d 	bl	800d6f0 <__ssputs_r>
 800d816:	3001      	adds	r0, #1
 800d818:	f000 80aa 	beq.w	800d970 <_svfiprintf_r+0x1c8>
 800d81c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d81e:	445a      	add	r2, fp
 800d820:	9209      	str	r2, [sp, #36]	; 0x24
 800d822:	f89a 3000 	ldrb.w	r3, [sl]
 800d826:	2b00      	cmp	r3, #0
 800d828:	f000 80a2 	beq.w	800d970 <_svfiprintf_r+0x1c8>
 800d82c:	2300      	movs	r3, #0
 800d82e:	f04f 32ff 	mov.w	r2, #4294967295
 800d832:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d836:	f10a 0a01 	add.w	sl, sl, #1
 800d83a:	9304      	str	r3, [sp, #16]
 800d83c:	9307      	str	r3, [sp, #28]
 800d83e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d842:	931a      	str	r3, [sp, #104]	; 0x68
 800d844:	4654      	mov	r4, sl
 800d846:	2205      	movs	r2, #5
 800d848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d84c:	4851      	ldr	r0, [pc, #324]	; (800d994 <_svfiprintf_r+0x1ec>)
 800d84e:	f7f2 fccf 	bl	80001f0 <memchr>
 800d852:	9a04      	ldr	r2, [sp, #16]
 800d854:	b9d8      	cbnz	r0, 800d88e <_svfiprintf_r+0xe6>
 800d856:	06d0      	lsls	r0, r2, #27
 800d858:	bf44      	itt	mi
 800d85a:	2320      	movmi	r3, #32
 800d85c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d860:	0711      	lsls	r1, r2, #28
 800d862:	bf44      	itt	mi
 800d864:	232b      	movmi	r3, #43	; 0x2b
 800d866:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d86a:	f89a 3000 	ldrb.w	r3, [sl]
 800d86e:	2b2a      	cmp	r3, #42	; 0x2a
 800d870:	d015      	beq.n	800d89e <_svfiprintf_r+0xf6>
 800d872:	9a07      	ldr	r2, [sp, #28]
 800d874:	4654      	mov	r4, sl
 800d876:	2000      	movs	r0, #0
 800d878:	f04f 0c0a 	mov.w	ip, #10
 800d87c:	4621      	mov	r1, r4
 800d87e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d882:	3b30      	subs	r3, #48	; 0x30
 800d884:	2b09      	cmp	r3, #9
 800d886:	d94e      	bls.n	800d926 <_svfiprintf_r+0x17e>
 800d888:	b1b0      	cbz	r0, 800d8b8 <_svfiprintf_r+0x110>
 800d88a:	9207      	str	r2, [sp, #28]
 800d88c:	e014      	b.n	800d8b8 <_svfiprintf_r+0x110>
 800d88e:	eba0 0308 	sub.w	r3, r0, r8
 800d892:	fa09 f303 	lsl.w	r3, r9, r3
 800d896:	4313      	orrs	r3, r2
 800d898:	9304      	str	r3, [sp, #16]
 800d89a:	46a2      	mov	sl, r4
 800d89c:	e7d2      	b.n	800d844 <_svfiprintf_r+0x9c>
 800d89e:	9b03      	ldr	r3, [sp, #12]
 800d8a0:	1d19      	adds	r1, r3, #4
 800d8a2:	681b      	ldr	r3, [r3, #0]
 800d8a4:	9103      	str	r1, [sp, #12]
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	bfbb      	ittet	lt
 800d8aa:	425b      	neglt	r3, r3
 800d8ac:	f042 0202 	orrlt.w	r2, r2, #2
 800d8b0:	9307      	strge	r3, [sp, #28]
 800d8b2:	9307      	strlt	r3, [sp, #28]
 800d8b4:	bfb8      	it	lt
 800d8b6:	9204      	strlt	r2, [sp, #16]
 800d8b8:	7823      	ldrb	r3, [r4, #0]
 800d8ba:	2b2e      	cmp	r3, #46	; 0x2e
 800d8bc:	d10c      	bne.n	800d8d8 <_svfiprintf_r+0x130>
 800d8be:	7863      	ldrb	r3, [r4, #1]
 800d8c0:	2b2a      	cmp	r3, #42	; 0x2a
 800d8c2:	d135      	bne.n	800d930 <_svfiprintf_r+0x188>
 800d8c4:	9b03      	ldr	r3, [sp, #12]
 800d8c6:	1d1a      	adds	r2, r3, #4
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	9203      	str	r2, [sp, #12]
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	bfb8      	it	lt
 800d8d0:	f04f 33ff 	movlt.w	r3, #4294967295
 800d8d4:	3402      	adds	r4, #2
 800d8d6:	9305      	str	r3, [sp, #20]
 800d8d8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d9a4 <_svfiprintf_r+0x1fc>
 800d8dc:	7821      	ldrb	r1, [r4, #0]
 800d8de:	2203      	movs	r2, #3
 800d8e0:	4650      	mov	r0, sl
 800d8e2:	f7f2 fc85 	bl	80001f0 <memchr>
 800d8e6:	b140      	cbz	r0, 800d8fa <_svfiprintf_r+0x152>
 800d8e8:	2340      	movs	r3, #64	; 0x40
 800d8ea:	eba0 000a 	sub.w	r0, r0, sl
 800d8ee:	fa03 f000 	lsl.w	r0, r3, r0
 800d8f2:	9b04      	ldr	r3, [sp, #16]
 800d8f4:	4303      	orrs	r3, r0
 800d8f6:	3401      	adds	r4, #1
 800d8f8:	9304      	str	r3, [sp, #16]
 800d8fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8fe:	4826      	ldr	r0, [pc, #152]	; (800d998 <_svfiprintf_r+0x1f0>)
 800d900:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d904:	2206      	movs	r2, #6
 800d906:	f7f2 fc73 	bl	80001f0 <memchr>
 800d90a:	2800      	cmp	r0, #0
 800d90c:	d038      	beq.n	800d980 <_svfiprintf_r+0x1d8>
 800d90e:	4b23      	ldr	r3, [pc, #140]	; (800d99c <_svfiprintf_r+0x1f4>)
 800d910:	bb1b      	cbnz	r3, 800d95a <_svfiprintf_r+0x1b2>
 800d912:	9b03      	ldr	r3, [sp, #12]
 800d914:	3307      	adds	r3, #7
 800d916:	f023 0307 	bic.w	r3, r3, #7
 800d91a:	3308      	adds	r3, #8
 800d91c:	9303      	str	r3, [sp, #12]
 800d91e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d920:	4433      	add	r3, r6
 800d922:	9309      	str	r3, [sp, #36]	; 0x24
 800d924:	e767      	b.n	800d7f6 <_svfiprintf_r+0x4e>
 800d926:	fb0c 3202 	mla	r2, ip, r2, r3
 800d92a:	460c      	mov	r4, r1
 800d92c:	2001      	movs	r0, #1
 800d92e:	e7a5      	b.n	800d87c <_svfiprintf_r+0xd4>
 800d930:	2300      	movs	r3, #0
 800d932:	3401      	adds	r4, #1
 800d934:	9305      	str	r3, [sp, #20]
 800d936:	4619      	mov	r1, r3
 800d938:	f04f 0c0a 	mov.w	ip, #10
 800d93c:	4620      	mov	r0, r4
 800d93e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d942:	3a30      	subs	r2, #48	; 0x30
 800d944:	2a09      	cmp	r2, #9
 800d946:	d903      	bls.n	800d950 <_svfiprintf_r+0x1a8>
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d0c5      	beq.n	800d8d8 <_svfiprintf_r+0x130>
 800d94c:	9105      	str	r1, [sp, #20]
 800d94e:	e7c3      	b.n	800d8d8 <_svfiprintf_r+0x130>
 800d950:	fb0c 2101 	mla	r1, ip, r1, r2
 800d954:	4604      	mov	r4, r0
 800d956:	2301      	movs	r3, #1
 800d958:	e7f0      	b.n	800d93c <_svfiprintf_r+0x194>
 800d95a:	ab03      	add	r3, sp, #12
 800d95c:	9300      	str	r3, [sp, #0]
 800d95e:	462a      	mov	r2, r5
 800d960:	4b0f      	ldr	r3, [pc, #60]	; (800d9a0 <_svfiprintf_r+0x1f8>)
 800d962:	a904      	add	r1, sp, #16
 800d964:	4638      	mov	r0, r7
 800d966:	f7fd ffc9 	bl	800b8fc <_printf_float>
 800d96a:	1c42      	adds	r2, r0, #1
 800d96c:	4606      	mov	r6, r0
 800d96e:	d1d6      	bne.n	800d91e <_svfiprintf_r+0x176>
 800d970:	89ab      	ldrh	r3, [r5, #12]
 800d972:	065b      	lsls	r3, r3, #25
 800d974:	f53f af2c 	bmi.w	800d7d0 <_svfiprintf_r+0x28>
 800d978:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d97a:	b01d      	add	sp, #116	; 0x74
 800d97c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d980:	ab03      	add	r3, sp, #12
 800d982:	9300      	str	r3, [sp, #0]
 800d984:	462a      	mov	r2, r5
 800d986:	4b06      	ldr	r3, [pc, #24]	; (800d9a0 <_svfiprintf_r+0x1f8>)
 800d988:	a904      	add	r1, sp, #16
 800d98a:	4638      	mov	r0, r7
 800d98c:	f7fe fa5a 	bl	800be44 <_printf_i>
 800d990:	e7eb      	b.n	800d96a <_svfiprintf_r+0x1c2>
 800d992:	bf00      	nop
 800d994:	0800e9f4 	.word	0x0800e9f4
 800d998:	0800e9fe 	.word	0x0800e9fe
 800d99c:	0800b8fd 	.word	0x0800b8fd
 800d9a0:	0800d6f1 	.word	0x0800d6f1
 800d9a4:	0800e9fa 	.word	0x0800e9fa

0800d9a8 <_sbrk_r>:
 800d9a8:	b538      	push	{r3, r4, r5, lr}
 800d9aa:	4d06      	ldr	r5, [pc, #24]	; (800d9c4 <_sbrk_r+0x1c>)
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	4604      	mov	r4, r0
 800d9b0:	4608      	mov	r0, r1
 800d9b2:	602b      	str	r3, [r5, #0]
 800d9b4:	f7f5 fcc8 	bl	8003348 <_sbrk>
 800d9b8:	1c43      	adds	r3, r0, #1
 800d9ba:	d102      	bne.n	800d9c2 <_sbrk_r+0x1a>
 800d9bc:	682b      	ldr	r3, [r5, #0]
 800d9be:	b103      	cbz	r3, 800d9c2 <_sbrk_r+0x1a>
 800d9c0:	6023      	str	r3, [r4, #0]
 800d9c2:	bd38      	pop	{r3, r4, r5, pc}
 800d9c4:	20004aac 	.word	0x20004aac

0800d9c8 <__assert_func>:
 800d9c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d9ca:	4614      	mov	r4, r2
 800d9cc:	461a      	mov	r2, r3
 800d9ce:	4b09      	ldr	r3, [pc, #36]	; (800d9f4 <__assert_func+0x2c>)
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	4605      	mov	r5, r0
 800d9d4:	68d8      	ldr	r0, [r3, #12]
 800d9d6:	b14c      	cbz	r4, 800d9ec <__assert_func+0x24>
 800d9d8:	4b07      	ldr	r3, [pc, #28]	; (800d9f8 <__assert_func+0x30>)
 800d9da:	9100      	str	r1, [sp, #0]
 800d9dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d9e0:	4906      	ldr	r1, [pc, #24]	; (800d9fc <__assert_func+0x34>)
 800d9e2:	462b      	mov	r3, r5
 800d9e4:	f000 f80e 	bl	800da04 <fiprintf>
 800d9e8:	f000 faac 	bl	800df44 <abort>
 800d9ec:	4b04      	ldr	r3, [pc, #16]	; (800da00 <__assert_func+0x38>)
 800d9ee:	461c      	mov	r4, r3
 800d9f0:	e7f3      	b.n	800d9da <__assert_func+0x12>
 800d9f2:	bf00      	nop
 800d9f4:	20000010 	.word	0x20000010
 800d9f8:	0800ea05 	.word	0x0800ea05
 800d9fc:	0800ea12 	.word	0x0800ea12
 800da00:	0800ea40 	.word	0x0800ea40

0800da04 <fiprintf>:
 800da04:	b40e      	push	{r1, r2, r3}
 800da06:	b503      	push	{r0, r1, lr}
 800da08:	4601      	mov	r1, r0
 800da0a:	ab03      	add	r3, sp, #12
 800da0c:	4805      	ldr	r0, [pc, #20]	; (800da24 <fiprintf+0x20>)
 800da0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800da12:	6800      	ldr	r0, [r0, #0]
 800da14:	9301      	str	r3, [sp, #4]
 800da16:	f000 f897 	bl	800db48 <_vfiprintf_r>
 800da1a:	b002      	add	sp, #8
 800da1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800da20:	b003      	add	sp, #12
 800da22:	4770      	bx	lr
 800da24:	20000010 	.word	0x20000010

0800da28 <__ascii_mbtowc>:
 800da28:	b082      	sub	sp, #8
 800da2a:	b901      	cbnz	r1, 800da2e <__ascii_mbtowc+0x6>
 800da2c:	a901      	add	r1, sp, #4
 800da2e:	b142      	cbz	r2, 800da42 <__ascii_mbtowc+0x1a>
 800da30:	b14b      	cbz	r3, 800da46 <__ascii_mbtowc+0x1e>
 800da32:	7813      	ldrb	r3, [r2, #0]
 800da34:	600b      	str	r3, [r1, #0]
 800da36:	7812      	ldrb	r2, [r2, #0]
 800da38:	1e10      	subs	r0, r2, #0
 800da3a:	bf18      	it	ne
 800da3c:	2001      	movne	r0, #1
 800da3e:	b002      	add	sp, #8
 800da40:	4770      	bx	lr
 800da42:	4610      	mov	r0, r2
 800da44:	e7fb      	b.n	800da3e <__ascii_mbtowc+0x16>
 800da46:	f06f 0001 	mvn.w	r0, #1
 800da4a:	e7f8      	b.n	800da3e <__ascii_mbtowc+0x16>

0800da4c <memmove>:
 800da4c:	4288      	cmp	r0, r1
 800da4e:	b510      	push	{r4, lr}
 800da50:	eb01 0402 	add.w	r4, r1, r2
 800da54:	d902      	bls.n	800da5c <memmove+0x10>
 800da56:	4284      	cmp	r4, r0
 800da58:	4623      	mov	r3, r4
 800da5a:	d807      	bhi.n	800da6c <memmove+0x20>
 800da5c:	1e43      	subs	r3, r0, #1
 800da5e:	42a1      	cmp	r1, r4
 800da60:	d008      	beq.n	800da74 <memmove+0x28>
 800da62:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da66:	f803 2f01 	strb.w	r2, [r3, #1]!
 800da6a:	e7f8      	b.n	800da5e <memmove+0x12>
 800da6c:	4402      	add	r2, r0
 800da6e:	4601      	mov	r1, r0
 800da70:	428a      	cmp	r2, r1
 800da72:	d100      	bne.n	800da76 <memmove+0x2a>
 800da74:	bd10      	pop	{r4, pc}
 800da76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800da7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800da7e:	e7f7      	b.n	800da70 <memmove+0x24>

0800da80 <__malloc_lock>:
 800da80:	4801      	ldr	r0, [pc, #4]	; (800da88 <__malloc_lock+0x8>)
 800da82:	f000 bc1f 	b.w	800e2c4 <__retarget_lock_acquire_recursive>
 800da86:	bf00      	nop
 800da88:	20004ab0 	.word	0x20004ab0

0800da8c <__malloc_unlock>:
 800da8c:	4801      	ldr	r0, [pc, #4]	; (800da94 <__malloc_unlock+0x8>)
 800da8e:	f000 bc1a 	b.w	800e2c6 <__retarget_lock_release_recursive>
 800da92:	bf00      	nop
 800da94:	20004ab0 	.word	0x20004ab0

0800da98 <_realloc_r>:
 800da98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da9c:	4680      	mov	r8, r0
 800da9e:	4614      	mov	r4, r2
 800daa0:	460e      	mov	r6, r1
 800daa2:	b921      	cbnz	r1, 800daae <_realloc_r+0x16>
 800daa4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800daa8:	4611      	mov	r1, r2
 800daaa:	f7ff bdad 	b.w	800d608 <_malloc_r>
 800daae:	b92a      	cbnz	r2, 800dabc <_realloc_r+0x24>
 800dab0:	f7ff fd3e 	bl	800d530 <_free_r>
 800dab4:	4625      	mov	r5, r4
 800dab6:	4628      	mov	r0, r5
 800dab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dabc:	f000 fc6a 	bl	800e394 <_malloc_usable_size_r>
 800dac0:	4284      	cmp	r4, r0
 800dac2:	4607      	mov	r7, r0
 800dac4:	d802      	bhi.n	800dacc <_realloc_r+0x34>
 800dac6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800daca:	d812      	bhi.n	800daf2 <_realloc_r+0x5a>
 800dacc:	4621      	mov	r1, r4
 800dace:	4640      	mov	r0, r8
 800dad0:	f7ff fd9a 	bl	800d608 <_malloc_r>
 800dad4:	4605      	mov	r5, r0
 800dad6:	2800      	cmp	r0, #0
 800dad8:	d0ed      	beq.n	800dab6 <_realloc_r+0x1e>
 800dada:	42bc      	cmp	r4, r7
 800dadc:	4622      	mov	r2, r4
 800dade:	4631      	mov	r1, r6
 800dae0:	bf28      	it	cs
 800dae2:	463a      	movcs	r2, r7
 800dae4:	f7fd fe54 	bl	800b790 <memcpy>
 800dae8:	4631      	mov	r1, r6
 800daea:	4640      	mov	r0, r8
 800daec:	f7ff fd20 	bl	800d530 <_free_r>
 800daf0:	e7e1      	b.n	800dab6 <_realloc_r+0x1e>
 800daf2:	4635      	mov	r5, r6
 800daf4:	e7df      	b.n	800dab6 <_realloc_r+0x1e>

0800daf6 <__sfputc_r>:
 800daf6:	6893      	ldr	r3, [r2, #8]
 800daf8:	3b01      	subs	r3, #1
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	b410      	push	{r4}
 800dafe:	6093      	str	r3, [r2, #8]
 800db00:	da08      	bge.n	800db14 <__sfputc_r+0x1e>
 800db02:	6994      	ldr	r4, [r2, #24]
 800db04:	42a3      	cmp	r3, r4
 800db06:	db01      	blt.n	800db0c <__sfputc_r+0x16>
 800db08:	290a      	cmp	r1, #10
 800db0a:	d103      	bne.n	800db14 <__sfputc_r+0x1e>
 800db0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db10:	f000 b94a 	b.w	800dda8 <__swbuf_r>
 800db14:	6813      	ldr	r3, [r2, #0]
 800db16:	1c58      	adds	r0, r3, #1
 800db18:	6010      	str	r0, [r2, #0]
 800db1a:	7019      	strb	r1, [r3, #0]
 800db1c:	4608      	mov	r0, r1
 800db1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db22:	4770      	bx	lr

0800db24 <__sfputs_r>:
 800db24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db26:	4606      	mov	r6, r0
 800db28:	460f      	mov	r7, r1
 800db2a:	4614      	mov	r4, r2
 800db2c:	18d5      	adds	r5, r2, r3
 800db2e:	42ac      	cmp	r4, r5
 800db30:	d101      	bne.n	800db36 <__sfputs_r+0x12>
 800db32:	2000      	movs	r0, #0
 800db34:	e007      	b.n	800db46 <__sfputs_r+0x22>
 800db36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db3a:	463a      	mov	r2, r7
 800db3c:	4630      	mov	r0, r6
 800db3e:	f7ff ffda 	bl	800daf6 <__sfputc_r>
 800db42:	1c43      	adds	r3, r0, #1
 800db44:	d1f3      	bne.n	800db2e <__sfputs_r+0xa>
 800db46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800db48 <_vfiprintf_r>:
 800db48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db4c:	460d      	mov	r5, r1
 800db4e:	b09d      	sub	sp, #116	; 0x74
 800db50:	4614      	mov	r4, r2
 800db52:	4698      	mov	r8, r3
 800db54:	4606      	mov	r6, r0
 800db56:	b118      	cbz	r0, 800db60 <_vfiprintf_r+0x18>
 800db58:	6983      	ldr	r3, [r0, #24]
 800db5a:	b90b      	cbnz	r3, 800db60 <_vfiprintf_r+0x18>
 800db5c:	f000 fb14 	bl	800e188 <__sinit>
 800db60:	4b89      	ldr	r3, [pc, #548]	; (800dd88 <_vfiprintf_r+0x240>)
 800db62:	429d      	cmp	r5, r3
 800db64:	d11b      	bne.n	800db9e <_vfiprintf_r+0x56>
 800db66:	6875      	ldr	r5, [r6, #4]
 800db68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800db6a:	07d9      	lsls	r1, r3, #31
 800db6c:	d405      	bmi.n	800db7a <_vfiprintf_r+0x32>
 800db6e:	89ab      	ldrh	r3, [r5, #12]
 800db70:	059a      	lsls	r2, r3, #22
 800db72:	d402      	bmi.n	800db7a <_vfiprintf_r+0x32>
 800db74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800db76:	f000 fba5 	bl	800e2c4 <__retarget_lock_acquire_recursive>
 800db7a:	89ab      	ldrh	r3, [r5, #12]
 800db7c:	071b      	lsls	r3, r3, #28
 800db7e:	d501      	bpl.n	800db84 <_vfiprintf_r+0x3c>
 800db80:	692b      	ldr	r3, [r5, #16]
 800db82:	b9eb      	cbnz	r3, 800dbc0 <_vfiprintf_r+0x78>
 800db84:	4629      	mov	r1, r5
 800db86:	4630      	mov	r0, r6
 800db88:	f000 f96e 	bl	800de68 <__swsetup_r>
 800db8c:	b1c0      	cbz	r0, 800dbc0 <_vfiprintf_r+0x78>
 800db8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800db90:	07dc      	lsls	r4, r3, #31
 800db92:	d50e      	bpl.n	800dbb2 <_vfiprintf_r+0x6a>
 800db94:	f04f 30ff 	mov.w	r0, #4294967295
 800db98:	b01d      	add	sp, #116	; 0x74
 800db9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db9e:	4b7b      	ldr	r3, [pc, #492]	; (800dd8c <_vfiprintf_r+0x244>)
 800dba0:	429d      	cmp	r5, r3
 800dba2:	d101      	bne.n	800dba8 <_vfiprintf_r+0x60>
 800dba4:	68b5      	ldr	r5, [r6, #8]
 800dba6:	e7df      	b.n	800db68 <_vfiprintf_r+0x20>
 800dba8:	4b79      	ldr	r3, [pc, #484]	; (800dd90 <_vfiprintf_r+0x248>)
 800dbaa:	429d      	cmp	r5, r3
 800dbac:	bf08      	it	eq
 800dbae:	68f5      	ldreq	r5, [r6, #12]
 800dbb0:	e7da      	b.n	800db68 <_vfiprintf_r+0x20>
 800dbb2:	89ab      	ldrh	r3, [r5, #12]
 800dbb4:	0598      	lsls	r0, r3, #22
 800dbb6:	d4ed      	bmi.n	800db94 <_vfiprintf_r+0x4c>
 800dbb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dbba:	f000 fb84 	bl	800e2c6 <__retarget_lock_release_recursive>
 800dbbe:	e7e9      	b.n	800db94 <_vfiprintf_r+0x4c>
 800dbc0:	2300      	movs	r3, #0
 800dbc2:	9309      	str	r3, [sp, #36]	; 0x24
 800dbc4:	2320      	movs	r3, #32
 800dbc6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dbca:	f8cd 800c 	str.w	r8, [sp, #12]
 800dbce:	2330      	movs	r3, #48	; 0x30
 800dbd0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800dd94 <_vfiprintf_r+0x24c>
 800dbd4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dbd8:	f04f 0901 	mov.w	r9, #1
 800dbdc:	4623      	mov	r3, r4
 800dbde:	469a      	mov	sl, r3
 800dbe0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dbe4:	b10a      	cbz	r2, 800dbea <_vfiprintf_r+0xa2>
 800dbe6:	2a25      	cmp	r2, #37	; 0x25
 800dbe8:	d1f9      	bne.n	800dbde <_vfiprintf_r+0x96>
 800dbea:	ebba 0b04 	subs.w	fp, sl, r4
 800dbee:	d00b      	beq.n	800dc08 <_vfiprintf_r+0xc0>
 800dbf0:	465b      	mov	r3, fp
 800dbf2:	4622      	mov	r2, r4
 800dbf4:	4629      	mov	r1, r5
 800dbf6:	4630      	mov	r0, r6
 800dbf8:	f7ff ff94 	bl	800db24 <__sfputs_r>
 800dbfc:	3001      	adds	r0, #1
 800dbfe:	f000 80aa 	beq.w	800dd56 <_vfiprintf_r+0x20e>
 800dc02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dc04:	445a      	add	r2, fp
 800dc06:	9209      	str	r2, [sp, #36]	; 0x24
 800dc08:	f89a 3000 	ldrb.w	r3, [sl]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	f000 80a2 	beq.w	800dd56 <_vfiprintf_r+0x20e>
 800dc12:	2300      	movs	r3, #0
 800dc14:	f04f 32ff 	mov.w	r2, #4294967295
 800dc18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dc1c:	f10a 0a01 	add.w	sl, sl, #1
 800dc20:	9304      	str	r3, [sp, #16]
 800dc22:	9307      	str	r3, [sp, #28]
 800dc24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dc28:	931a      	str	r3, [sp, #104]	; 0x68
 800dc2a:	4654      	mov	r4, sl
 800dc2c:	2205      	movs	r2, #5
 800dc2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc32:	4858      	ldr	r0, [pc, #352]	; (800dd94 <_vfiprintf_r+0x24c>)
 800dc34:	f7f2 fadc 	bl	80001f0 <memchr>
 800dc38:	9a04      	ldr	r2, [sp, #16]
 800dc3a:	b9d8      	cbnz	r0, 800dc74 <_vfiprintf_r+0x12c>
 800dc3c:	06d1      	lsls	r1, r2, #27
 800dc3e:	bf44      	itt	mi
 800dc40:	2320      	movmi	r3, #32
 800dc42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dc46:	0713      	lsls	r3, r2, #28
 800dc48:	bf44      	itt	mi
 800dc4a:	232b      	movmi	r3, #43	; 0x2b
 800dc4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dc50:	f89a 3000 	ldrb.w	r3, [sl]
 800dc54:	2b2a      	cmp	r3, #42	; 0x2a
 800dc56:	d015      	beq.n	800dc84 <_vfiprintf_r+0x13c>
 800dc58:	9a07      	ldr	r2, [sp, #28]
 800dc5a:	4654      	mov	r4, sl
 800dc5c:	2000      	movs	r0, #0
 800dc5e:	f04f 0c0a 	mov.w	ip, #10
 800dc62:	4621      	mov	r1, r4
 800dc64:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dc68:	3b30      	subs	r3, #48	; 0x30
 800dc6a:	2b09      	cmp	r3, #9
 800dc6c:	d94e      	bls.n	800dd0c <_vfiprintf_r+0x1c4>
 800dc6e:	b1b0      	cbz	r0, 800dc9e <_vfiprintf_r+0x156>
 800dc70:	9207      	str	r2, [sp, #28]
 800dc72:	e014      	b.n	800dc9e <_vfiprintf_r+0x156>
 800dc74:	eba0 0308 	sub.w	r3, r0, r8
 800dc78:	fa09 f303 	lsl.w	r3, r9, r3
 800dc7c:	4313      	orrs	r3, r2
 800dc7e:	9304      	str	r3, [sp, #16]
 800dc80:	46a2      	mov	sl, r4
 800dc82:	e7d2      	b.n	800dc2a <_vfiprintf_r+0xe2>
 800dc84:	9b03      	ldr	r3, [sp, #12]
 800dc86:	1d19      	adds	r1, r3, #4
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	9103      	str	r1, [sp, #12]
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	bfbb      	ittet	lt
 800dc90:	425b      	neglt	r3, r3
 800dc92:	f042 0202 	orrlt.w	r2, r2, #2
 800dc96:	9307      	strge	r3, [sp, #28]
 800dc98:	9307      	strlt	r3, [sp, #28]
 800dc9a:	bfb8      	it	lt
 800dc9c:	9204      	strlt	r2, [sp, #16]
 800dc9e:	7823      	ldrb	r3, [r4, #0]
 800dca0:	2b2e      	cmp	r3, #46	; 0x2e
 800dca2:	d10c      	bne.n	800dcbe <_vfiprintf_r+0x176>
 800dca4:	7863      	ldrb	r3, [r4, #1]
 800dca6:	2b2a      	cmp	r3, #42	; 0x2a
 800dca8:	d135      	bne.n	800dd16 <_vfiprintf_r+0x1ce>
 800dcaa:	9b03      	ldr	r3, [sp, #12]
 800dcac:	1d1a      	adds	r2, r3, #4
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	9203      	str	r2, [sp, #12]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	bfb8      	it	lt
 800dcb6:	f04f 33ff 	movlt.w	r3, #4294967295
 800dcba:	3402      	adds	r4, #2
 800dcbc:	9305      	str	r3, [sp, #20]
 800dcbe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800dda4 <_vfiprintf_r+0x25c>
 800dcc2:	7821      	ldrb	r1, [r4, #0]
 800dcc4:	2203      	movs	r2, #3
 800dcc6:	4650      	mov	r0, sl
 800dcc8:	f7f2 fa92 	bl	80001f0 <memchr>
 800dccc:	b140      	cbz	r0, 800dce0 <_vfiprintf_r+0x198>
 800dcce:	2340      	movs	r3, #64	; 0x40
 800dcd0:	eba0 000a 	sub.w	r0, r0, sl
 800dcd4:	fa03 f000 	lsl.w	r0, r3, r0
 800dcd8:	9b04      	ldr	r3, [sp, #16]
 800dcda:	4303      	orrs	r3, r0
 800dcdc:	3401      	adds	r4, #1
 800dcde:	9304      	str	r3, [sp, #16]
 800dce0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dce4:	482c      	ldr	r0, [pc, #176]	; (800dd98 <_vfiprintf_r+0x250>)
 800dce6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dcea:	2206      	movs	r2, #6
 800dcec:	f7f2 fa80 	bl	80001f0 <memchr>
 800dcf0:	2800      	cmp	r0, #0
 800dcf2:	d03f      	beq.n	800dd74 <_vfiprintf_r+0x22c>
 800dcf4:	4b29      	ldr	r3, [pc, #164]	; (800dd9c <_vfiprintf_r+0x254>)
 800dcf6:	bb1b      	cbnz	r3, 800dd40 <_vfiprintf_r+0x1f8>
 800dcf8:	9b03      	ldr	r3, [sp, #12]
 800dcfa:	3307      	adds	r3, #7
 800dcfc:	f023 0307 	bic.w	r3, r3, #7
 800dd00:	3308      	adds	r3, #8
 800dd02:	9303      	str	r3, [sp, #12]
 800dd04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd06:	443b      	add	r3, r7
 800dd08:	9309      	str	r3, [sp, #36]	; 0x24
 800dd0a:	e767      	b.n	800dbdc <_vfiprintf_r+0x94>
 800dd0c:	fb0c 3202 	mla	r2, ip, r2, r3
 800dd10:	460c      	mov	r4, r1
 800dd12:	2001      	movs	r0, #1
 800dd14:	e7a5      	b.n	800dc62 <_vfiprintf_r+0x11a>
 800dd16:	2300      	movs	r3, #0
 800dd18:	3401      	adds	r4, #1
 800dd1a:	9305      	str	r3, [sp, #20]
 800dd1c:	4619      	mov	r1, r3
 800dd1e:	f04f 0c0a 	mov.w	ip, #10
 800dd22:	4620      	mov	r0, r4
 800dd24:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd28:	3a30      	subs	r2, #48	; 0x30
 800dd2a:	2a09      	cmp	r2, #9
 800dd2c:	d903      	bls.n	800dd36 <_vfiprintf_r+0x1ee>
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d0c5      	beq.n	800dcbe <_vfiprintf_r+0x176>
 800dd32:	9105      	str	r1, [sp, #20]
 800dd34:	e7c3      	b.n	800dcbe <_vfiprintf_r+0x176>
 800dd36:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd3a:	4604      	mov	r4, r0
 800dd3c:	2301      	movs	r3, #1
 800dd3e:	e7f0      	b.n	800dd22 <_vfiprintf_r+0x1da>
 800dd40:	ab03      	add	r3, sp, #12
 800dd42:	9300      	str	r3, [sp, #0]
 800dd44:	462a      	mov	r2, r5
 800dd46:	4b16      	ldr	r3, [pc, #88]	; (800dda0 <_vfiprintf_r+0x258>)
 800dd48:	a904      	add	r1, sp, #16
 800dd4a:	4630      	mov	r0, r6
 800dd4c:	f7fd fdd6 	bl	800b8fc <_printf_float>
 800dd50:	4607      	mov	r7, r0
 800dd52:	1c78      	adds	r0, r7, #1
 800dd54:	d1d6      	bne.n	800dd04 <_vfiprintf_r+0x1bc>
 800dd56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dd58:	07d9      	lsls	r1, r3, #31
 800dd5a:	d405      	bmi.n	800dd68 <_vfiprintf_r+0x220>
 800dd5c:	89ab      	ldrh	r3, [r5, #12]
 800dd5e:	059a      	lsls	r2, r3, #22
 800dd60:	d402      	bmi.n	800dd68 <_vfiprintf_r+0x220>
 800dd62:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dd64:	f000 faaf 	bl	800e2c6 <__retarget_lock_release_recursive>
 800dd68:	89ab      	ldrh	r3, [r5, #12]
 800dd6a:	065b      	lsls	r3, r3, #25
 800dd6c:	f53f af12 	bmi.w	800db94 <_vfiprintf_r+0x4c>
 800dd70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dd72:	e711      	b.n	800db98 <_vfiprintf_r+0x50>
 800dd74:	ab03      	add	r3, sp, #12
 800dd76:	9300      	str	r3, [sp, #0]
 800dd78:	462a      	mov	r2, r5
 800dd7a:	4b09      	ldr	r3, [pc, #36]	; (800dda0 <_vfiprintf_r+0x258>)
 800dd7c:	a904      	add	r1, sp, #16
 800dd7e:	4630      	mov	r0, r6
 800dd80:	f7fe f860 	bl	800be44 <_printf_i>
 800dd84:	e7e4      	b.n	800dd50 <_vfiprintf_r+0x208>
 800dd86:	bf00      	nop
 800dd88:	0800eb6c 	.word	0x0800eb6c
 800dd8c:	0800eb8c 	.word	0x0800eb8c
 800dd90:	0800eb4c 	.word	0x0800eb4c
 800dd94:	0800e9f4 	.word	0x0800e9f4
 800dd98:	0800e9fe 	.word	0x0800e9fe
 800dd9c:	0800b8fd 	.word	0x0800b8fd
 800dda0:	0800db25 	.word	0x0800db25
 800dda4:	0800e9fa 	.word	0x0800e9fa

0800dda8 <__swbuf_r>:
 800dda8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddaa:	460e      	mov	r6, r1
 800ddac:	4614      	mov	r4, r2
 800ddae:	4605      	mov	r5, r0
 800ddb0:	b118      	cbz	r0, 800ddba <__swbuf_r+0x12>
 800ddb2:	6983      	ldr	r3, [r0, #24]
 800ddb4:	b90b      	cbnz	r3, 800ddba <__swbuf_r+0x12>
 800ddb6:	f000 f9e7 	bl	800e188 <__sinit>
 800ddba:	4b21      	ldr	r3, [pc, #132]	; (800de40 <__swbuf_r+0x98>)
 800ddbc:	429c      	cmp	r4, r3
 800ddbe:	d12b      	bne.n	800de18 <__swbuf_r+0x70>
 800ddc0:	686c      	ldr	r4, [r5, #4]
 800ddc2:	69a3      	ldr	r3, [r4, #24]
 800ddc4:	60a3      	str	r3, [r4, #8]
 800ddc6:	89a3      	ldrh	r3, [r4, #12]
 800ddc8:	071a      	lsls	r2, r3, #28
 800ddca:	d52f      	bpl.n	800de2c <__swbuf_r+0x84>
 800ddcc:	6923      	ldr	r3, [r4, #16]
 800ddce:	b36b      	cbz	r3, 800de2c <__swbuf_r+0x84>
 800ddd0:	6923      	ldr	r3, [r4, #16]
 800ddd2:	6820      	ldr	r0, [r4, #0]
 800ddd4:	1ac0      	subs	r0, r0, r3
 800ddd6:	6963      	ldr	r3, [r4, #20]
 800ddd8:	b2f6      	uxtb	r6, r6
 800ddda:	4283      	cmp	r3, r0
 800dddc:	4637      	mov	r7, r6
 800ddde:	dc04      	bgt.n	800ddea <__swbuf_r+0x42>
 800dde0:	4621      	mov	r1, r4
 800dde2:	4628      	mov	r0, r5
 800dde4:	f000 f93c 	bl	800e060 <_fflush_r>
 800dde8:	bb30      	cbnz	r0, 800de38 <__swbuf_r+0x90>
 800ddea:	68a3      	ldr	r3, [r4, #8]
 800ddec:	3b01      	subs	r3, #1
 800ddee:	60a3      	str	r3, [r4, #8]
 800ddf0:	6823      	ldr	r3, [r4, #0]
 800ddf2:	1c5a      	adds	r2, r3, #1
 800ddf4:	6022      	str	r2, [r4, #0]
 800ddf6:	701e      	strb	r6, [r3, #0]
 800ddf8:	6963      	ldr	r3, [r4, #20]
 800ddfa:	3001      	adds	r0, #1
 800ddfc:	4283      	cmp	r3, r0
 800ddfe:	d004      	beq.n	800de0a <__swbuf_r+0x62>
 800de00:	89a3      	ldrh	r3, [r4, #12]
 800de02:	07db      	lsls	r3, r3, #31
 800de04:	d506      	bpl.n	800de14 <__swbuf_r+0x6c>
 800de06:	2e0a      	cmp	r6, #10
 800de08:	d104      	bne.n	800de14 <__swbuf_r+0x6c>
 800de0a:	4621      	mov	r1, r4
 800de0c:	4628      	mov	r0, r5
 800de0e:	f000 f927 	bl	800e060 <_fflush_r>
 800de12:	b988      	cbnz	r0, 800de38 <__swbuf_r+0x90>
 800de14:	4638      	mov	r0, r7
 800de16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de18:	4b0a      	ldr	r3, [pc, #40]	; (800de44 <__swbuf_r+0x9c>)
 800de1a:	429c      	cmp	r4, r3
 800de1c:	d101      	bne.n	800de22 <__swbuf_r+0x7a>
 800de1e:	68ac      	ldr	r4, [r5, #8]
 800de20:	e7cf      	b.n	800ddc2 <__swbuf_r+0x1a>
 800de22:	4b09      	ldr	r3, [pc, #36]	; (800de48 <__swbuf_r+0xa0>)
 800de24:	429c      	cmp	r4, r3
 800de26:	bf08      	it	eq
 800de28:	68ec      	ldreq	r4, [r5, #12]
 800de2a:	e7ca      	b.n	800ddc2 <__swbuf_r+0x1a>
 800de2c:	4621      	mov	r1, r4
 800de2e:	4628      	mov	r0, r5
 800de30:	f000 f81a 	bl	800de68 <__swsetup_r>
 800de34:	2800      	cmp	r0, #0
 800de36:	d0cb      	beq.n	800ddd0 <__swbuf_r+0x28>
 800de38:	f04f 37ff 	mov.w	r7, #4294967295
 800de3c:	e7ea      	b.n	800de14 <__swbuf_r+0x6c>
 800de3e:	bf00      	nop
 800de40:	0800eb6c 	.word	0x0800eb6c
 800de44:	0800eb8c 	.word	0x0800eb8c
 800de48:	0800eb4c 	.word	0x0800eb4c

0800de4c <__ascii_wctomb>:
 800de4c:	b149      	cbz	r1, 800de62 <__ascii_wctomb+0x16>
 800de4e:	2aff      	cmp	r2, #255	; 0xff
 800de50:	bf85      	ittet	hi
 800de52:	238a      	movhi	r3, #138	; 0x8a
 800de54:	6003      	strhi	r3, [r0, #0]
 800de56:	700a      	strbls	r2, [r1, #0]
 800de58:	f04f 30ff 	movhi.w	r0, #4294967295
 800de5c:	bf98      	it	ls
 800de5e:	2001      	movls	r0, #1
 800de60:	4770      	bx	lr
 800de62:	4608      	mov	r0, r1
 800de64:	4770      	bx	lr
	...

0800de68 <__swsetup_r>:
 800de68:	4b32      	ldr	r3, [pc, #200]	; (800df34 <__swsetup_r+0xcc>)
 800de6a:	b570      	push	{r4, r5, r6, lr}
 800de6c:	681d      	ldr	r5, [r3, #0]
 800de6e:	4606      	mov	r6, r0
 800de70:	460c      	mov	r4, r1
 800de72:	b125      	cbz	r5, 800de7e <__swsetup_r+0x16>
 800de74:	69ab      	ldr	r3, [r5, #24]
 800de76:	b913      	cbnz	r3, 800de7e <__swsetup_r+0x16>
 800de78:	4628      	mov	r0, r5
 800de7a:	f000 f985 	bl	800e188 <__sinit>
 800de7e:	4b2e      	ldr	r3, [pc, #184]	; (800df38 <__swsetup_r+0xd0>)
 800de80:	429c      	cmp	r4, r3
 800de82:	d10f      	bne.n	800dea4 <__swsetup_r+0x3c>
 800de84:	686c      	ldr	r4, [r5, #4]
 800de86:	89a3      	ldrh	r3, [r4, #12]
 800de88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800de8c:	0719      	lsls	r1, r3, #28
 800de8e:	d42c      	bmi.n	800deea <__swsetup_r+0x82>
 800de90:	06dd      	lsls	r5, r3, #27
 800de92:	d411      	bmi.n	800deb8 <__swsetup_r+0x50>
 800de94:	2309      	movs	r3, #9
 800de96:	6033      	str	r3, [r6, #0]
 800de98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800de9c:	81a3      	strh	r3, [r4, #12]
 800de9e:	f04f 30ff 	mov.w	r0, #4294967295
 800dea2:	e03e      	b.n	800df22 <__swsetup_r+0xba>
 800dea4:	4b25      	ldr	r3, [pc, #148]	; (800df3c <__swsetup_r+0xd4>)
 800dea6:	429c      	cmp	r4, r3
 800dea8:	d101      	bne.n	800deae <__swsetup_r+0x46>
 800deaa:	68ac      	ldr	r4, [r5, #8]
 800deac:	e7eb      	b.n	800de86 <__swsetup_r+0x1e>
 800deae:	4b24      	ldr	r3, [pc, #144]	; (800df40 <__swsetup_r+0xd8>)
 800deb0:	429c      	cmp	r4, r3
 800deb2:	bf08      	it	eq
 800deb4:	68ec      	ldreq	r4, [r5, #12]
 800deb6:	e7e6      	b.n	800de86 <__swsetup_r+0x1e>
 800deb8:	0758      	lsls	r0, r3, #29
 800deba:	d512      	bpl.n	800dee2 <__swsetup_r+0x7a>
 800debc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800debe:	b141      	cbz	r1, 800ded2 <__swsetup_r+0x6a>
 800dec0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dec4:	4299      	cmp	r1, r3
 800dec6:	d002      	beq.n	800dece <__swsetup_r+0x66>
 800dec8:	4630      	mov	r0, r6
 800deca:	f7ff fb31 	bl	800d530 <_free_r>
 800dece:	2300      	movs	r3, #0
 800ded0:	6363      	str	r3, [r4, #52]	; 0x34
 800ded2:	89a3      	ldrh	r3, [r4, #12]
 800ded4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ded8:	81a3      	strh	r3, [r4, #12]
 800deda:	2300      	movs	r3, #0
 800dedc:	6063      	str	r3, [r4, #4]
 800dede:	6923      	ldr	r3, [r4, #16]
 800dee0:	6023      	str	r3, [r4, #0]
 800dee2:	89a3      	ldrh	r3, [r4, #12]
 800dee4:	f043 0308 	orr.w	r3, r3, #8
 800dee8:	81a3      	strh	r3, [r4, #12]
 800deea:	6923      	ldr	r3, [r4, #16]
 800deec:	b94b      	cbnz	r3, 800df02 <__swsetup_r+0x9a>
 800deee:	89a3      	ldrh	r3, [r4, #12]
 800def0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800def4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800def8:	d003      	beq.n	800df02 <__swsetup_r+0x9a>
 800defa:	4621      	mov	r1, r4
 800defc:	4630      	mov	r0, r6
 800defe:	f000 fa09 	bl	800e314 <__smakebuf_r>
 800df02:	89a0      	ldrh	r0, [r4, #12]
 800df04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800df08:	f010 0301 	ands.w	r3, r0, #1
 800df0c:	d00a      	beq.n	800df24 <__swsetup_r+0xbc>
 800df0e:	2300      	movs	r3, #0
 800df10:	60a3      	str	r3, [r4, #8]
 800df12:	6963      	ldr	r3, [r4, #20]
 800df14:	425b      	negs	r3, r3
 800df16:	61a3      	str	r3, [r4, #24]
 800df18:	6923      	ldr	r3, [r4, #16]
 800df1a:	b943      	cbnz	r3, 800df2e <__swsetup_r+0xc6>
 800df1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800df20:	d1ba      	bne.n	800de98 <__swsetup_r+0x30>
 800df22:	bd70      	pop	{r4, r5, r6, pc}
 800df24:	0781      	lsls	r1, r0, #30
 800df26:	bf58      	it	pl
 800df28:	6963      	ldrpl	r3, [r4, #20]
 800df2a:	60a3      	str	r3, [r4, #8]
 800df2c:	e7f4      	b.n	800df18 <__swsetup_r+0xb0>
 800df2e:	2000      	movs	r0, #0
 800df30:	e7f7      	b.n	800df22 <__swsetup_r+0xba>
 800df32:	bf00      	nop
 800df34:	20000010 	.word	0x20000010
 800df38:	0800eb6c 	.word	0x0800eb6c
 800df3c:	0800eb8c 	.word	0x0800eb8c
 800df40:	0800eb4c 	.word	0x0800eb4c

0800df44 <abort>:
 800df44:	b508      	push	{r3, lr}
 800df46:	2006      	movs	r0, #6
 800df48:	f000 fa54 	bl	800e3f4 <raise>
 800df4c:	2001      	movs	r0, #1
 800df4e:	f7f5 f983 	bl	8003258 <_exit>
	...

0800df54 <__sflush_r>:
 800df54:	898a      	ldrh	r2, [r1, #12]
 800df56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df5a:	4605      	mov	r5, r0
 800df5c:	0710      	lsls	r0, r2, #28
 800df5e:	460c      	mov	r4, r1
 800df60:	d458      	bmi.n	800e014 <__sflush_r+0xc0>
 800df62:	684b      	ldr	r3, [r1, #4]
 800df64:	2b00      	cmp	r3, #0
 800df66:	dc05      	bgt.n	800df74 <__sflush_r+0x20>
 800df68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	dc02      	bgt.n	800df74 <__sflush_r+0x20>
 800df6e:	2000      	movs	r0, #0
 800df70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800df76:	2e00      	cmp	r6, #0
 800df78:	d0f9      	beq.n	800df6e <__sflush_r+0x1a>
 800df7a:	2300      	movs	r3, #0
 800df7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800df80:	682f      	ldr	r7, [r5, #0]
 800df82:	602b      	str	r3, [r5, #0]
 800df84:	d032      	beq.n	800dfec <__sflush_r+0x98>
 800df86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800df88:	89a3      	ldrh	r3, [r4, #12]
 800df8a:	075a      	lsls	r2, r3, #29
 800df8c:	d505      	bpl.n	800df9a <__sflush_r+0x46>
 800df8e:	6863      	ldr	r3, [r4, #4]
 800df90:	1ac0      	subs	r0, r0, r3
 800df92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800df94:	b10b      	cbz	r3, 800df9a <__sflush_r+0x46>
 800df96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800df98:	1ac0      	subs	r0, r0, r3
 800df9a:	2300      	movs	r3, #0
 800df9c:	4602      	mov	r2, r0
 800df9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dfa0:	6a21      	ldr	r1, [r4, #32]
 800dfa2:	4628      	mov	r0, r5
 800dfa4:	47b0      	blx	r6
 800dfa6:	1c43      	adds	r3, r0, #1
 800dfa8:	89a3      	ldrh	r3, [r4, #12]
 800dfaa:	d106      	bne.n	800dfba <__sflush_r+0x66>
 800dfac:	6829      	ldr	r1, [r5, #0]
 800dfae:	291d      	cmp	r1, #29
 800dfb0:	d82c      	bhi.n	800e00c <__sflush_r+0xb8>
 800dfb2:	4a2a      	ldr	r2, [pc, #168]	; (800e05c <__sflush_r+0x108>)
 800dfb4:	40ca      	lsrs	r2, r1
 800dfb6:	07d6      	lsls	r6, r2, #31
 800dfb8:	d528      	bpl.n	800e00c <__sflush_r+0xb8>
 800dfba:	2200      	movs	r2, #0
 800dfbc:	6062      	str	r2, [r4, #4]
 800dfbe:	04d9      	lsls	r1, r3, #19
 800dfc0:	6922      	ldr	r2, [r4, #16]
 800dfc2:	6022      	str	r2, [r4, #0]
 800dfc4:	d504      	bpl.n	800dfd0 <__sflush_r+0x7c>
 800dfc6:	1c42      	adds	r2, r0, #1
 800dfc8:	d101      	bne.n	800dfce <__sflush_r+0x7a>
 800dfca:	682b      	ldr	r3, [r5, #0]
 800dfcc:	b903      	cbnz	r3, 800dfd0 <__sflush_r+0x7c>
 800dfce:	6560      	str	r0, [r4, #84]	; 0x54
 800dfd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dfd2:	602f      	str	r7, [r5, #0]
 800dfd4:	2900      	cmp	r1, #0
 800dfd6:	d0ca      	beq.n	800df6e <__sflush_r+0x1a>
 800dfd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dfdc:	4299      	cmp	r1, r3
 800dfde:	d002      	beq.n	800dfe6 <__sflush_r+0x92>
 800dfe0:	4628      	mov	r0, r5
 800dfe2:	f7ff faa5 	bl	800d530 <_free_r>
 800dfe6:	2000      	movs	r0, #0
 800dfe8:	6360      	str	r0, [r4, #52]	; 0x34
 800dfea:	e7c1      	b.n	800df70 <__sflush_r+0x1c>
 800dfec:	6a21      	ldr	r1, [r4, #32]
 800dfee:	2301      	movs	r3, #1
 800dff0:	4628      	mov	r0, r5
 800dff2:	47b0      	blx	r6
 800dff4:	1c41      	adds	r1, r0, #1
 800dff6:	d1c7      	bne.n	800df88 <__sflush_r+0x34>
 800dff8:	682b      	ldr	r3, [r5, #0]
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d0c4      	beq.n	800df88 <__sflush_r+0x34>
 800dffe:	2b1d      	cmp	r3, #29
 800e000:	d001      	beq.n	800e006 <__sflush_r+0xb2>
 800e002:	2b16      	cmp	r3, #22
 800e004:	d101      	bne.n	800e00a <__sflush_r+0xb6>
 800e006:	602f      	str	r7, [r5, #0]
 800e008:	e7b1      	b.n	800df6e <__sflush_r+0x1a>
 800e00a:	89a3      	ldrh	r3, [r4, #12]
 800e00c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e010:	81a3      	strh	r3, [r4, #12]
 800e012:	e7ad      	b.n	800df70 <__sflush_r+0x1c>
 800e014:	690f      	ldr	r7, [r1, #16]
 800e016:	2f00      	cmp	r7, #0
 800e018:	d0a9      	beq.n	800df6e <__sflush_r+0x1a>
 800e01a:	0793      	lsls	r3, r2, #30
 800e01c:	680e      	ldr	r6, [r1, #0]
 800e01e:	bf08      	it	eq
 800e020:	694b      	ldreq	r3, [r1, #20]
 800e022:	600f      	str	r7, [r1, #0]
 800e024:	bf18      	it	ne
 800e026:	2300      	movne	r3, #0
 800e028:	eba6 0807 	sub.w	r8, r6, r7
 800e02c:	608b      	str	r3, [r1, #8]
 800e02e:	f1b8 0f00 	cmp.w	r8, #0
 800e032:	dd9c      	ble.n	800df6e <__sflush_r+0x1a>
 800e034:	6a21      	ldr	r1, [r4, #32]
 800e036:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e038:	4643      	mov	r3, r8
 800e03a:	463a      	mov	r2, r7
 800e03c:	4628      	mov	r0, r5
 800e03e:	47b0      	blx	r6
 800e040:	2800      	cmp	r0, #0
 800e042:	dc06      	bgt.n	800e052 <__sflush_r+0xfe>
 800e044:	89a3      	ldrh	r3, [r4, #12]
 800e046:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e04a:	81a3      	strh	r3, [r4, #12]
 800e04c:	f04f 30ff 	mov.w	r0, #4294967295
 800e050:	e78e      	b.n	800df70 <__sflush_r+0x1c>
 800e052:	4407      	add	r7, r0
 800e054:	eba8 0800 	sub.w	r8, r8, r0
 800e058:	e7e9      	b.n	800e02e <__sflush_r+0xda>
 800e05a:	bf00      	nop
 800e05c:	20400001 	.word	0x20400001

0800e060 <_fflush_r>:
 800e060:	b538      	push	{r3, r4, r5, lr}
 800e062:	690b      	ldr	r3, [r1, #16]
 800e064:	4605      	mov	r5, r0
 800e066:	460c      	mov	r4, r1
 800e068:	b913      	cbnz	r3, 800e070 <_fflush_r+0x10>
 800e06a:	2500      	movs	r5, #0
 800e06c:	4628      	mov	r0, r5
 800e06e:	bd38      	pop	{r3, r4, r5, pc}
 800e070:	b118      	cbz	r0, 800e07a <_fflush_r+0x1a>
 800e072:	6983      	ldr	r3, [r0, #24]
 800e074:	b90b      	cbnz	r3, 800e07a <_fflush_r+0x1a>
 800e076:	f000 f887 	bl	800e188 <__sinit>
 800e07a:	4b14      	ldr	r3, [pc, #80]	; (800e0cc <_fflush_r+0x6c>)
 800e07c:	429c      	cmp	r4, r3
 800e07e:	d11b      	bne.n	800e0b8 <_fflush_r+0x58>
 800e080:	686c      	ldr	r4, [r5, #4]
 800e082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d0ef      	beq.n	800e06a <_fflush_r+0xa>
 800e08a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e08c:	07d0      	lsls	r0, r2, #31
 800e08e:	d404      	bmi.n	800e09a <_fflush_r+0x3a>
 800e090:	0599      	lsls	r1, r3, #22
 800e092:	d402      	bmi.n	800e09a <_fflush_r+0x3a>
 800e094:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e096:	f000 f915 	bl	800e2c4 <__retarget_lock_acquire_recursive>
 800e09a:	4628      	mov	r0, r5
 800e09c:	4621      	mov	r1, r4
 800e09e:	f7ff ff59 	bl	800df54 <__sflush_r>
 800e0a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e0a4:	07da      	lsls	r2, r3, #31
 800e0a6:	4605      	mov	r5, r0
 800e0a8:	d4e0      	bmi.n	800e06c <_fflush_r+0xc>
 800e0aa:	89a3      	ldrh	r3, [r4, #12]
 800e0ac:	059b      	lsls	r3, r3, #22
 800e0ae:	d4dd      	bmi.n	800e06c <_fflush_r+0xc>
 800e0b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e0b2:	f000 f908 	bl	800e2c6 <__retarget_lock_release_recursive>
 800e0b6:	e7d9      	b.n	800e06c <_fflush_r+0xc>
 800e0b8:	4b05      	ldr	r3, [pc, #20]	; (800e0d0 <_fflush_r+0x70>)
 800e0ba:	429c      	cmp	r4, r3
 800e0bc:	d101      	bne.n	800e0c2 <_fflush_r+0x62>
 800e0be:	68ac      	ldr	r4, [r5, #8]
 800e0c0:	e7df      	b.n	800e082 <_fflush_r+0x22>
 800e0c2:	4b04      	ldr	r3, [pc, #16]	; (800e0d4 <_fflush_r+0x74>)
 800e0c4:	429c      	cmp	r4, r3
 800e0c6:	bf08      	it	eq
 800e0c8:	68ec      	ldreq	r4, [r5, #12]
 800e0ca:	e7da      	b.n	800e082 <_fflush_r+0x22>
 800e0cc:	0800eb6c 	.word	0x0800eb6c
 800e0d0:	0800eb8c 	.word	0x0800eb8c
 800e0d4:	0800eb4c 	.word	0x0800eb4c

0800e0d8 <std>:
 800e0d8:	2300      	movs	r3, #0
 800e0da:	b510      	push	{r4, lr}
 800e0dc:	4604      	mov	r4, r0
 800e0de:	e9c0 3300 	strd	r3, r3, [r0]
 800e0e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e0e6:	6083      	str	r3, [r0, #8]
 800e0e8:	8181      	strh	r1, [r0, #12]
 800e0ea:	6643      	str	r3, [r0, #100]	; 0x64
 800e0ec:	81c2      	strh	r2, [r0, #14]
 800e0ee:	6183      	str	r3, [r0, #24]
 800e0f0:	4619      	mov	r1, r3
 800e0f2:	2208      	movs	r2, #8
 800e0f4:	305c      	adds	r0, #92	; 0x5c
 800e0f6:	f7fd fb59 	bl	800b7ac <memset>
 800e0fa:	4b05      	ldr	r3, [pc, #20]	; (800e110 <std+0x38>)
 800e0fc:	6263      	str	r3, [r4, #36]	; 0x24
 800e0fe:	4b05      	ldr	r3, [pc, #20]	; (800e114 <std+0x3c>)
 800e100:	62a3      	str	r3, [r4, #40]	; 0x28
 800e102:	4b05      	ldr	r3, [pc, #20]	; (800e118 <std+0x40>)
 800e104:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e106:	4b05      	ldr	r3, [pc, #20]	; (800e11c <std+0x44>)
 800e108:	6224      	str	r4, [r4, #32]
 800e10a:	6323      	str	r3, [r4, #48]	; 0x30
 800e10c:	bd10      	pop	{r4, pc}
 800e10e:	bf00      	nop
 800e110:	0800e42d 	.word	0x0800e42d
 800e114:	0800e44f 	.word	0x0800e44f
 800e118:	0800e487 	.word	0x0800e487
 800e11c:	0800e4ab 	.word	0x0800e4ab

0800e120 <_cleanup_r>:
 800e120:	4901      	ldr	r1, [pc, #4]	; (800e128 <_cleanup_r+0x8>)
 800e122:	f000 b8af 	b.w	800e284 <_fwalk_reent>
 800e126:	bf00      	nop
 800e128:	0800e061 	.word	0x0800e061

0800e12c <__sfmoreglue>:
 800e12c:	b570      	push	{r4, r5, r6, lr}
 800e12e:	2268      	movs	r2, #104	; 0x68
 800e130:	1e4d      	subs	r5, r1, #1
 800e132:	4355      	muls	r5, r2
 800e134:	460e      	mov	r6, r1
 800e136:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e13a:	f7ff fa65 	bl	800d608 <_malloc_r>
 800e13e:	4604      	mov	r4, r0
 800e140:	b140      	cbz	r0, 800e154 <__sfmoreglue+0x28>
 800e142:	2100      	movs	r1, #0
 800e144:	e9c0 1600 	strd	r1, r6, [r0]
 800e148:	300c      	adds	r0, #12
 800e14a:	60a0      	str	r0, [r4, #8]
 800e14c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e150:	f7fd fb2c 	bl	800b7ac <memset>
 800e154:	4620      	mov	r0, r4
 800e156:	bd70      	pop	{r4, r5, r6, pc}

0800e158 <__sfp_lock_acquire>:
 800e158:	4801      	ldr	r0, [pc, #4]	; (800e160 <__sfp_lock_acquire+0x8>)
 800e15a:	f000 b8b3 	b.w	800e2c4 <__retarget_lock_acquire_recursive>
 800e15e:	bf00      	nop
 800e160:	20004ab1 	.word	0x20004ab1

0800e164 <__sfp_lock_release>:
 800e164:	4801      	ldr	r0, [pc, #4]	; (800e16c <__sfp_lock_release+0x8>)
 800e166:	f000 b8ae 	b.w	800e2c6 <__retarget_lock_release_recursive>
 800e16a:	bf00      	nop
 800e16c:	20004ab1 	.word	0x20004ab1

0800e170 <__sinit_lock_acquire>:
 800e170:	4801      	ldr	r0, [pc, #4]	; (800e178 <__sinit_lock_acquire+0x8>)
 800e172:	f000 b8a7 	b.w	800e2c4 <__retarget_lock_acquire_recursive>
 800e176:	bf00      	nop
 800e178:	20004ab2 	.word	0x20004ab2

0800e17c <__sinit_lock_release>:
 800e17c:	4801      	ldr	r0, [pc, #4]	; (800e184 <__sinit_lock_release+0x8>)
 800e17e:	f000 b8a2 	b.w	800e2c6 <__retarget_lock_release_recursive>
 800e182:	bf00      	nop
 800e184:	20004ab2 	.word	0x20004ab2

0800e188 <__sinit>:
 800e188:	b510      	push	{r4, lr}
 800e18a:	4604      	mov	r4, r0
 800e18c:	f7ff fff0 	bl	800e170 <__sinit_lock_acquire>
 800e190:	69a3      	ldr	r3, [r4, #24]
 800e192:	b11b      	cbz	r3, 800e19c <__sinit+0x14>
 800e194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e198:	f7ff bff0 	b.w	800e17c <__sinit_lock_release>
 800e19c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e1a0:	6523      	str	r3, [r4, #80]	; 0x50
 800e1a2:	4b13      	ldr	r3, [pc, #76]	; (800e1f0 <__sinit+0x68>)
 800e1a4:	4a13      	ldr	r2, [pc, #76]	; (800e1f4 <__sinit+0x6c>)
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	62a2      	str	r2, [r4, #40]	; 0x28
 800e1aa:	42a3      	cmp	r3, r4
 800e1ac:	bf04      	itt	eq
 800e1ae:	2301      	moveq	r3, #1
 800e1b0:	61a3      	streq	r3, [r4, #24]
 800e1b2:	4620      	mov	r0, r4
 800e1b4:	f000 f820 	bl	800e1f8 <__sfp>
 800e1b8:	6060      	str	r0, [r4, #4]
 800e1ba:	4620      	mov	r0, r4
 800e1bc:	f000 f81c 	bl	800e1f8 <__sfp>
 800e1c0:	60a0      	str	r0, [r4, #8]
 800e1c2:	4620      	mov	r0, r4
 800e1c4:	f000 f818 	bl	800e1f8 <__sfp>
 800e1c8:	2200      	movs	r2, #0
 800e1ca:	60e0      	str	r0, [r4, #12]
 800e1cc:	2104      	movs	r1, #4
 800e1ce:	6860      	ldr	r0, [r4, #4]
 800e1d0:	f7ff ff82 	bl	800e0d8 <std>
 800e1d4:	68a0      	ldr	r0, [r4, #8]
 800e1d6:	2201      	movs	r2, #1
 800e1d8:	2109      	movs	r1, #9
 800e1da:	f7ff ff7d 	bl	800e0d8 <std>
 800e1de:	68e0      	ldr	r0, [r4, #12]
 800e1e0:	2202      	movs	r2, #2
 800e1e2:	2112      	movs	r1, #18
 800e1e4:	f7ff ff78 	bl	800e0d8 <std>
 800e1e8:	2301      	movs	r3, #1
 800e1ea:	61a3      	str	r3, [r4, #24]
 800e1ec:	e7d2      	b.n	800e194 <__sinit+0xc>
 800e1ee:	bf00      	nop
 800e1f0:	0800e7d4 	.word	0x0800e7d4
 800e1f4:	0800e121 	.word	0x0800e121

0800e1f8 <__sfp>:
 800e1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1fa:	4607      	mov	r7, r0
 800e1fc:	f7ff ffac 	bl	800e158 <__sfp_lock_acquire>
 800e200:	4b1e      	ldr	r3, [pc, #120]	; (800e27c <__sfp+0x84>)
 800e202:	681e      	ldr	r6, [r3, #0]
 800e204:	69b3      	ldr	r3, [r6, #24]
 800e206:	b913      	cbnz	r3, 800e20e <__sfp+0x16>
 800e208:	4630      	mov	r0, r6
 800e20a:	f7ff ffbd 	bl	800e188 <__sinit>
 800e20e:	3648      	adds	r6, #72	; 0x48
 800e210:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e214:	3b01      	subs	r3, #1
 800e216:	d503      	bpl.n	800e220 <__sfp+0x28>
 800e218:	6833      	ldr	r3, [r6, #0]
 800e21a:	b30b      	cbz	r3, 800e260 <__sfp+0x68>
 800e21c:	6836      	ldr	r6, [r6, #0]
 800e21e:	e7f7      	b.n	800e210 <__sfp+0x18>
 800e220:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e224:	b9d5      	cbnz	r5, 800e25c <__sfp+0x64>
 800e226:	4b16      	ldr	r3, [pc, #88]	; (800e280 <__sfp+0x88>)
 800e228:	60e3      	str	r3, [r4, #12]
 800e22a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e22e:	6665      	str	r5, [r4, #100]	; 0x64
 800e230:	f000 f847 	bl	800e2c2 <__retarget_lock_init_recursive>
 800e234:	f7ff ff96 	bl	800e164 <__sfp_lock_release>
 800e238:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e23c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e240:	6025      	str	r5, [r4, #0]
 800e242:	61a5      	str	r5, [r4, #24]
 800e244:	2208      	movs	r2, #8
 800e246:	4629      	mov	r1, r5
 800e248:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e24c:	f7fd faae 	bl	800b7ac <memset>
 800e250:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e254:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e258:	4620      	mov	r0, r4
 800e25a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e25c:	3468      	adds	r4, #104	; 0x68
 800e25e:	e7d9      	b.n	800e214 <__sfp+0x1c>
 800e260:	2104      	movs	r1, #4
 800e262:	4638      	mov	r0, r7
 800e264:	f7ff ff62 	bl	800e12c <__sfmoreglue>
 800e268:	4604      	mov	r4, r0
 800e26a:	6030      	str	r0, [r6, #0]
 800e26c:	2800      	cmp	r0, #0
 800e26e:	d1d5      	bne.n	800e21c <__sfp+0x24>
 800e270:	f7ff ff78 	bl	800e164 <__sfp_lock_release>
 800e274:	230c      	movs	r3, #12
 800e276:	603b      	str	r3, [r7, #0]
 800e278:	e7ee      	b.n	800e258 <__sfp+0x60>
 800e27a:	bf00      	nop
 800e27c:	0800e7d4 	.word	0x0800e7d4
 800e280:	ffff0001 	.word	0xffff0001

0800e284 <_fwalk_reent>:
 800e284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e288:	4606      	mov	r6, r0
 800e28a:	4688      	mov	r8, r1
 800e28c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e290:	2700      	movs	r7, #0
 800e292:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e296:	f1b9 0901 	subs.w	r9, r9, #1
 800e29a:	d505      	bpl.n	800e2a8 <_fwalk_reent+0x24>
 800e29c:	6824      	ldr	r4, [r4, #0]
 800e29e:	2c00      	cmp	r4, #0
 800e2a0:	d1f7      	bne.n	800e292 <_fwalk_reent+0xe>
 800e2a2:	4638      	mov	r0, r7
 800e2a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e2a8:	89ab      	ldrh	r3, [r5, #12]
 800e2aa:	2b01      	cmp	r3, #1
 800e2ac:	d907      	bls.n	800e2be <_fwalk_reent+0x3a>
 800e2ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e2b2:	3301      	adds	r3, #1
 800e2b4:	d003      	beq.n	800e2be <_fwalk_reent+0x3a>
 800e2b6:	4629      	mov	r1, r5
 800e2b8:	4630      	mov	r0, r6
 800e2ba:	47c0      	blx	r8
 800e2bc:	4307      	orrs	r7, r0
 800e2be:	3568      	adds	r5, #104	; 0x68
 800e2c0:	e7e9      	b.n	800e296 <_fwalk_reent+0x12>

0800e2c2 <__retarget_lock_init_recursive>:
 800e2c2:	4770      	bx	lr

0800e2c4 <__retarget_lock_acquire_recursive>:
 800e2c4:	4770      	bx	lr

0800e2c6 <__retarget_lock_release_recursive>:
 800e2c6:	4770      	bx	lr

0800e2c8 <__swhatbuf_r>:
 800e2c8:	b570      	push	{r4, r5, r6, lr}
 800e2ca:	460e      	mov	r6, r1
 800e2cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2d0:	2900      	cmp	r1, #0
 800e2d2:	b096      	sub	sp, #88	; 0x58
 800e2d4:	4614      	mov	r4, r2
 800e2d6:	461d      	mov	r5, r3
 800e2d8:	da08      	bge.n	800e2ec <__swhatbuf_r+0x24>
 800e2da:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e2de:	2200      	movs	r2, #0
 800e2e0:	602a      	str	r2, [r5, #0]
 800e2e2:	061a      	lsls	r2, r3, #24
 800e2e4:	d410      	bmi.n	800e308 <__swhatbuf_r+0x40>
 800e2e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e2ea:	e00e      	b.n	800e30a <__swhatbuf_r+0x42>
 800e2ec:	466a      	mov	r2, sp
 800e2ee:	f000 f903 	bl	800e4f8 <_fstat_r>
 800e2f2:	2800      	cmp	r0, #0
 800e2f4:	dbf1      	blt.n	800e2da <__swhatbuf_r+0x12>
 800e2f6:	9a01      	ldr	r2, [sp, #4]
 800e2f8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e2fc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e300:	425a      	negs	r2, r3
 800e302:	415a      	adcs	r2, r3
 800e304:	602a      	str	r2, [r5, #0]
 800e306:	e7ee      	b.n	800e2e6 <__swhatbuf_r+0x1e>
 800e308:	2340      	movs	r3, #64	; 0x40
 800e30a:	2000      	movs	r0, #0
 800e30c:	6023      	str	r3, [r4, #0]
 800e30e:	b016      	add	sp, #88	; 0x58
 800e310:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e314 <__smakebuf_r>:
 800e314:	898b      	ldrh	r3, [r1, #12]
 800e316:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e318:	079d      	lsls	r5, r3, #30
 800e31a:	4606      	mov	r6, r0
 800e31c:	460c      	mov	r4, r1
 800e31e:	d507      	bpl.n	800e330 <__smakebuf_r+0x1c>
 800e320:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e324:	6023      	str	r3, [r4, #0]
 800e326:	6123      	str	r3, [r4, #16]
 800e328:	2301      	movs	r3, #1
 800e32a:	6163      	str	r3, [r4, #20]
 800e32c:	b002      	add	sp, #8
 800e32e:	bd70      	pop	{r4, r5, r6, pc}
 800e330:	ab01      	add	r3, sp, #4
 800e332:	466a      	mov	r2, sp
 800e334:	f7ff ffc8 	bl	800e2c8 <__swhatbuf_r>
 800e338:	9900      	ldr	r1, [sp, #0]
 800e33a:	4605      	mov	r5, r0
 800e33c:	4630      	mov	r0, r6
 800e33e:	f7ff f963 	bl	800d608 <_malloc_r>
 800e342:	b948      	cbnz	r0, 800e358 <__smakebuf_r+0x44>
 800e344:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e348:	059a      	lsls	r2, r3, #22
 800e34a:	d4ef      	bmi.n	800e32c <__smakebuf_r+0x18>
 800e34c:	f023 0303 	bic.w	r3, r3, #3
 800e350:	f043 0302 	orr.w	r3, r3, #2
 800e354:	81a3      	strh	r3, [r4, #12]
 800e356:	e7e3      	b.n	800e320 <__smakebuf_r+0xc>
 800e358:	4b0d      	ldr	r3, [pc, #52]	; (800e390 <__smakebuf_r+0x7c>)
 800e35a:	62b3      	str	r3, [r6, #40]	; 0x28
 800e35c:	89a3      	ldrh	r3, [r4, #12]
 800e35e:	6020      	str	r0, [r4, #0]
 800e360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e364:	81a3      	strh	r3, [r4, #12]
 800e366:	9b00      	ldr	r3, [sp, #0]
 800e368:	6163      	str	r3, [r4, #20]
 800e36a:	9b01      	ldr	r3, [sp, #4]
 800e36c:	6120      	str	r0, [r4, #16]
 800e36e:	b15b      	cbz	r3, 800e388 <__smakebuf_r+0x74>
 800e370:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e374:	4630      	mov	r0, r6
 800e376:	f000 f8d1 	bl	800e51c <_isatty_r>
 800e37a:	b128      	cbz	r0, 800e388 <__smakebuf_r+0x74>
 800e37c:	89a3      	ldrh	r3, [r4, #12]
 800e37e:	f023 0303 	bic.w	r3, r3, #3
 800e382:	f043 0301 	orr.w	r3, r3, #1
 800e386:	81a3      	strh	r3, [r4, #12]
 800e388:	89a0      	ldrh	r0, [r4, #12]
 800e38a:	4305      	orrs	r5, r0
 800e38c:	81a5      	strh	r5, [r4, #12]
 800e38e:	e7cd      	b.n	800e32c <__smakebuf_r+0x18>
 800e390:	0800e121 	.word	0x0800e121

0800e394 <_malloc_usable_size_r>:
 800e394:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e398:	1f18      	subs	r0, r3, #4
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	bfbc      	itt	lt
 800e39e:	580b      	ldrlt	r3, [r1, r0]
 800e3a0:	18c0      	addlt	r0, r0, r3
 800e3a2:	4770      	bx	lr

0800e3a4 <_raise_r>:
 800e3a4:	291f      	cmp	r1, #31
 800e3a6:	b538      	push	{r3, r4, r5, lr}
 800e3a8:	4604      	mov	r4, r0
 800e3aa:	460d      	mov	r5, r1
 800e3ac:	d904      	bls.n	800e3b8 <_raise_r+0x14>
 800e3ae:	2316      	movs	r3, #22
 800e3b0:	6003      	str	r3, [r0, #0]
 800e3b2:	f04f 30ff 	mov.w	r0, #4294967295
 800e3b6:	bd38      	pop	{r3, r4, r5, pc}
 800e3b8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e3ba:	b112      	cbz	r2, 800e3c2 <_raise_r+0x1e>
 800e3bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e3c0:	b94b      	cbnz	r3, 800e3d6 <_raise_r+0x32>
 800e3c2:	4620      	mov	r0, r4
 800e3c4:	f000 f830 	bl	800e428 <_getpid_r>
 800e3c8:	462a      	mov	r2, r5
 800e3ca:	4601      	mov	r1, r0
 800e3cc:	4620      	mov	r0, r4
 800e3ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e3d2:	f000 b817 	b.w	800e404 <_kill_r>
 800e3d6:	2b01      	cmp	r3, #1
 800e3d8:	d00a      	beq.n	800e3f0 <_raise_r+0x4c>
 800e3da:	1c59      	adds	r1, r3, #1
 800e3dc:	d103      	bne.n	800e3e6 <_raise_r+0x42>
 800e3de:	2316      	movs	r3, #22
 800e3e0:	6003      	str	r3, [r0, #0]
 800e3e2:	2001      	movs	r0, #1
 800e3e4:	e7e7      	b.n	800e3b6 <_raise_r+0x12>
 800e3e6:	2400      	movs	r4, #0
 800e3e8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e3ec:	4628      	mov	r0, r5
 800e3ee:	4798      	blx	r3
 800e3f0:	2000      	movs	r0, #0
 800e3f2:	e7e0      	b.n	800e3b6 <_raise_r+0x12>

0800e3f4 <raise>:
 800e3f4:	4b02      	ldr	r3, [pc, #8]	; (800e400 <raise+0xc>)
 800e3f6:	4601      	mov	r1, r0
 800e3f8:	6818      	ldr	r0, [r3, #0]
 800e3fa:	f7ff bfd3 	b.w	800e3a4 <_raise_r>
 800e3fe:	bf00      	nop
 800e400:	20000010 	.word	0x20000010

0800e404 <_kill_r>:
 800e404:	b538      	push	{r3, r4, r5, lr}
 800e406:	4d07      	ldr	r5, [pc, #28]	; (800e424 <_kill_r+0x20>)
 800e408:	2300      	movs	r3, #0
 800e40a:	4604      	mov	r4, r0
 800e40c:	4608      	mov	r0, r1
 800e40e:	4611      	mov	r1, r2
 800e410:	602b      	str	r3, [r5, #0]
 800e412:	f7f4 ff11 	bl	8003238 <_kill>
 800e416:	1c43      	adds	r3, r0, #1
 800e418:	d102      	bne.n	800e420 <_kill_r+0x1c>
 800e41a:	682b      	ldr	r3, [r5, #0]
 800e41c:	b103      	cbz	r3, 800e420 <_kill_r+0x1c>
 800e41e:	6023      	str	r3, [r4, #0]
 800e420:	bd38      	pop	{r3, r4, r5, pc}
 800e422:	bf00      	nop
 800e424:	20004aac 	.word	0x20004aac

0800e428 <_getpid_r>:
 800e428:	f7f4 befe 	b.w	8003228 <_getpid>

0800e42c <__sread>:
 800e42c:	b510      	push	{r4, lr}
 800e42e:	460c      	mov	r4, r1
 800e430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e434:	f000 f894 	bl	800e560 <_read_r>
 800e438:	2800      	cmp	r0, #0
 800e43a:	bfab      	itete	ge
 800e43c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e43e:	89a3      	ldrhlt	r3, [r4, #12]
 800e440:	181b      	addge	r3, r3, r0
 800e442:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e446:	bfac      	ite	ge
 800e448:	6563      	strge	r3, [r4, #84]	; 0x54
 800e44a:	81a3      	strhlt	r3, [r4, #12]
 800e44c:	bd10      	pop	{r4, pc}

0800e44e <__swrite>:
 800e44e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e452:	461f      	mov	r7, r3
 800e454:	898b      	ldrh	r3, [r1, #12]
 800e456:	05db      	lsls	r3, r3, #23
 800e458:	4605      	mov	r5, r0
 800e45a:	460c      	mov	r4, r1
 800e45c:	4616      	mov	r6, r2
 800e45e:	d505      	bpl.n	800e46c <__swrite+0x1e>
 800e460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e464:	2302      	movs	r3, #2
 800e466:	2200      	movs	r2, #0
 800e468:	f000 f868 	bl	800e53c <_lseek_r>
 800e46c:	89a3      	ldrh	r3, [r4, #12]
 800e46e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e472:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e476:	81a3      	strh	r3, [r4, #12]
 800e478:	4632      	mov	r2, r6
 800e47a:	463b      	mov	r3, r7
 800e47c:	4628      	mov	r0, r5
 800e47e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e482:	f000 b817 	b.w	800e4b4 <_write_r>

0800e486 <__sseek>:
 800e486:	b510      	push	{r4, lr}
 800e488:	460c      	mov	r4, r1
 800e48a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e48e:	f000 f855 	bl	800e53c <_lseek_r>
 800e492:	1c43      	adds	r3, r0, #1
 800e494:	89a3      	ldrh	r3, [r4, #12]
 800e496:	bf15      	itete	ne
 800e498:	6560      	strne	r0, [r4, #84]	; 0x54
 800e49a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e49e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e4a2:	81a3      	strheq	r3, [r4, #12]
 800e4a4:	bf18      	it	ne
 800e4a6:	81a3      	strhne	r3, [r4, #12]
 800e4a8:	bd10      	pop	{r4, pc}

0800e4aa <__sclose>:
 800e4aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4ae:	f000 b813 	b.w	800e4d8 <_close_r>
	...

0800e4b4 <_write_r>:
 800e4b4:	b538      	push	{r3, r4, r5, lr}
 800e4b6:	4d07      	ldr	r5, [pc, #28]	; (800e4d4 <_write_r+0x20>)
 800e4b8:	4604      	mov	r4, r0
 800e4ba:	4608      	mov	r0, r1
 800e4bc:	4611      	mov	r1, r2
 800e4be:	2200      	movs	r2, #0
 800e4c0:	602a      	str	r2, [r5, #0]
 800e4c2:	461a      	mov	r2, r3
 800e4c4:	f7f4 feef 	bl	80032a6 <_write>
 800e4c8:	1c43      	adds	r3, r0, #1
 800e4ca:	d102      	bne.n	800e4d2 <_write_r+0x1e>
 800e4cc:	682b      	ldr	r3, [r5, #0]
 800e4ce:	b103      	cbz	r3, 800e4d2 <_write_r+0x1e>
 800e4d0:	6023      	str	r3, [r4, #0]
 800e4d2:	bd38      	pop	{r3, r4, r5, pc}
 800e4d4:	20004aac 	.word	0x20004aac

0800e4d8 <_close_r>:
 800e4d8:	b538      	push	{r3, r4, r5, lr}
 800e4da:	4d06      	ldr	r5, [pc, #24]	; (800e4f4 <_close_r+0x1c>)
 800e4dc:	2300      	movs	r3, #0
 800e4de:	4604      	mov	r4, r0
 800e4e0:	4608      	mov	r0, r1
 800e4e2:	602b      	str	r3, [r5, #0]
 800e4e4:	f7f4 fefb 	bl	80032de <_close>
 800e4e8:	1c43      	adds	r3, r0, #1
 800e4ea:	d102      	bne.n	800e4f2 <_close_r+0x1a>
 800e4ec:	682b      	ldr	r3, [r5, #0]
 800e4ee:	b103      	cbz	r3, 800e4f2 <_close_r+0x1a>
 800e4f0:	6023      	str	r3, [r4, #0]
 800e4f2:	bd38      	pop	{r3, r4, r5, pc}
 800e4f4:	20004aac 	.word	0x20004aac

0800e4f8 <_fstat_r>:
 800e4f8:	b538      	push	{r3, r4, r5, lr}
 800e4fa:	4d07      	ldr	r5, [pc, #28]	; (800e518 <_fstat_r+0x20>)
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	4604      	mov	r4, r0
 800e500:	4608      	mov	r0, r1
 800e502:	4611      	mov	r1, r2
 800e504:	602b      	str	r3, [r5, #0]
 800e506:	f7f4 fef6 	bl	80032f6 <_fstat>
 800e50a:	1c43      	adds	r3, r0, #1
 800e50c:	d102      	bne.n	800e514 <_fstat_r+0x1c>
 800e50e:	682b      	ldr	r3, [r5, #0]
 800e510:	b103      	cbz	r3, 800e514 <_fstat_r+0x1c>
 800e512:	6023      	str	r3, [r4, #0]
 800e514:	bd38      	pop	{r3, r4, r5, pc}
 800e516:	bf00      	nop
 800e518:	20004aac 	.word	0x20004aac

0800e51c <_isatty_r>:
 800e51c:	b538      	push	{r3, r4, r5, lr}
 800e51e:	4d06      	ldr	r5, [pc, #24]	; (800e538 <_isatty_r+0x1c>)
 800e520:	2300      	movs	r3, #0
 800e522:	4604      	mov	r4, r0
 800e524:	4608      	mov	r0, r1
 800e526:	602b      	str	r3, [r5, #0]
 800e528:	f7f4 fef5 	bl	8003316 <_isatty>
 800e52c:	1c43      	adds	r3, r0, #1
 800e52e:	d102      	bne.n	800e536 <_isatty_r+0x1a>
 800e530:	682b      	ldr	r3, [r5, #0]
 800e532:	b103      	cbz	r3, 800e536 <_isatty_r+0x1a>
 800e534:	6023      	str	r3, [r4, #0]
 800e536:	bd38      	pop	{r3, r4, r5, pc}
 800e538:	20004aac 	.word	0x20004aac

0800e53c <_lseek_r>:
 800e53c:	b538      	push	{r3, r4, r5, lr}
 800e53e:	4d07      	ldr	r5, [pc, #28]	; (800e55c <_lseek_r+0x20>)
 800e540:	4604      	mov	r4, r0
 800e542:	4608      	mov	r0, r1
 800e544:	4611      	mov	r1, r2
 800e546:	2200      	movs	r2, #0
 800e548:	602a      	str	r2, [r5, #0]
 800e54a:	461a      	mov	r2, r3
 800e54c:	f7f4 feee 	bl	800332c <_lseek>
 800e550:	1c43      	adds	r3, r0, #1
 800e552:	d102      	bne.n	800e55a <_lseek_r+0x1e>
 800e554:	682b      	ldr	r3, [r5, #0]
 800e556:	b103      	cbz	r3, 800e55a <_lseek_r+0x1e>
 800e558:	6023      	str	r3, [r4, #0]
 800e55a:	bd38      	pop	{r3, r4, r5, pc}
 800e55c:	20004aac 	.word	0x20004aac

0800e560 <_read_r>:
 800e560:	b538      	push	{r3, r4, r5, lr}
 800e562:	4d07      	ldr	r5, [pc, #28]	; (800e580 <_read_r+0x20>)
 800e564:	4604      	mov	r4, r0
 800e566:	4608      	mov	r0, r1
 800e568:	4611      	mov	r1, r2
 800e56a:	2200      	movs	r2, #0
 800e56c:	602a      	str	r2, [r5, #0]
 800e56e:	461a      	mov	r2, r3
 800e570:	f7f4 fe7c 	bl	800326c <_read>
 800e574:	1c43      	adds	r3, r0, #1
 800e576:	d102      	bne.n	800e57e <_read_r+0x1e>
 800e578:	682b      	ldr	r3, [r5, #0]
 800e57a:	b103      	cbz	r3, 800e57e <_read_r+0x1e>
 800e57c:	6023      	str	r3, [r4, #0]
 800e57e:	bd38      	pop	{r3, r4, r5, pc}
 800e580:	20004aac 	.word	0x20004aac

0800e584 <round>:
 800e584:	ec51 0b10 	vmov	r0, r1, d0
 800e588:	b570      	push	{r4, r5, r6, lr}
 800e58a:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800e58e:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800e592:	2c13      	cmp	r4, #19
 800e594:	ee10 2a10 	vmov	r2, s0
 800e598:	460b      	mov	r3, r1
 800e59a:	dc19      	bgt.n	800e5d0 <round+0x4c>
 800e59c:	2c00      	cmp	r4, #0
 800e59e:	da09      	bge.n	800e5b4 <round+0x30>
 800e5a0:	3401      	adds	r4, #1
 800e5a2:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800e5a6:	d103      	bne.n	800e5b0 <round+0x2c>
 800e5a8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800e5ac:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e5b0:	2200      	movs	r2, #0
 800e5b2:	e028      	b.n	800e606 <round+0x82>
 800e5b4:	4d15      	ldr	r5, [pc, #84]	; (800e60c <round+0x88>)
 800e5b6:	4125      	asrs	r5, r4
 800e5b8:	ea01 0605 	and.w	r6, r1, r5
 800e5bc:	4332      	orrs	r2, r6
 800e5be:	d00e      	beq.n	800e5de <round+0x5a>
 800e5c0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800e5c4:	fa42 f404 	asr.w	r4, r2, r4
 800e5c8:	4423      	add	r3, r4
 800e5ca:	ea23 0305 	bic.w	r3, r3, r5
 800e5ce:	e7ef      	b.n	800e5b0 <round+0x2c>
 800e5d0:	2c33      	cmp	r4, #51	; 0x33
 800e5d2:	dd07      	ble.n	800e5e4 <round+0x60>
 800e5d4:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800e5d8:	d101      	bne.n	800e5de <round+0x5a>
 800e5da:	f7f1 fe5f 	bl	800029c <__adddf3>
 800e5de:	ec41 0b10 	vmov	d0, r0, r1
 800e5e2:	bd70      	pop	{r4, r5, r6, pc}
 800e5e4:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800e5e8:	f04f 35ff 	mov.w	r5, #4294967295
 800e5ec:	40f5      	lsrs	r5, r6
 800e5ee:	4228      	tst	r0, r5
 800e5f0:	d0f5      	beq.n	800e5de <round+0x5a>
 800e5f2:	2101      	movs	r1, #1
 800e5f4:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800e5f8:	fa01 f404 	lsl.w	r4, r1, r4
 800e5fc:	1912      	adds	r2, r2, r4
 800e5fe:	bf28      	it	cs
 800e600:	185b      	addcs	r3, r3, r1
 800e602:	ea22 0205 	bic.w	r2, r2, r5
 800e606:	4619      	mov	r1, r3
 800e608:	4610      	mov	r0, r2
 800e60a:	e7e8      	b.n	800e5de <round+0x5a>
 800e60c:	000fffff 	.word	0x000fffff

0800e610 <_init>:
 800e610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e612:	bf00      	nop
 800e614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e616:	bc08      	pop	{r3}
 800e618:	469e      	mov	lr, r3
 800e61a:	4770      	bx	lr

0800e61c <_fini>:
 800e61c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e61e:	bf00      	nop
 800e620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e622:	bc08      	pop	{r3}
 800e624:	469e      	mov	lr, r3
 800e626:	4770      	bx	lr
