#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jun 27 05:53:56 2022
# Process ID: 1823648
# Current directory: C:/Users/dsanc/TrabajoVHDLAforo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1822816 C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.xpr
# Log file: C:/Users/dsanc/TrabajoVHDLAforo/vivado.log
# Journal file: C:/Users/dsanc/TrabajoVHDLAforo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1118.762 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 28 11:22:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/synth_1/runme.log
[Tue Jun 28 11:22:44 2022] Launched impl_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 28 11:26:03 2022] Launched synth_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/synth_1/runme.log
[Tue Jun 28 11:26:04 2022] Launched impl_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 28 11:31:19 2022] Launched synth_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/synth_1/runme.log
[Tue Jun 28 11:31:19 2022] Launched impl_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 28 11:37:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/synth_1/runme.log
[Tue Jun 28 11:37:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 28 11:39:56 2022] Launched synth_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/synth_1/runme.log
[Tue Jun 28 11:39:56 2022] Launched impl_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1278.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1958.762 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1958.762 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1958.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2067.480 ; gain = 948.719
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-19:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2105.645 ; gain = 5.797
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FE63A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3829.195 ; gain = 1723.551
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 28 11:46:04 2022] Launched synth_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/synth_1/runme.log
[Tue Jun 28 11:46:04 2022] Launched impl_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FE63A
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 28 11:56:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/synth_1/runme.log
[Tue Jun 28 11:56:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd w ]
add_files -fileset sim_1 C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd
update_compile_order -fileset sim_1
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FE63A
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
set_property top cfg_tb_controlaforo [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_controlaforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_controlaforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_controlaforo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/EDGEDTCTR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/SYNCHRNZR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/contador_aforo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador_aforo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/contador_bote.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador_bote'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_display'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/controlaforo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlaforo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/maquina_botes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maquina_botes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/prescale.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prescale'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_controlaforo'
ERROR: [VRFC 10-2989] 'width' is not declared [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd:52]
ERROR: [VRFC 10-2989] 'width' is not declared [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd:74]
ERROR: [VRFC 10-3782] unit 'tb' ignored due to previous errors [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd:41]
ERROR: [VRFC 10-3114] architecture 'tb' not found in entity 'tb_controlaforo' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd:160]
ERROR: [VRFC 10-3782] unit 'cfg_tb_controlaforo' ignored due to previous errors [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd:159]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_controlaforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_controlaforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_controlaforo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/EDGEDTCTR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/SYNCHRNZR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/contador_aforo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador_aforo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/contador_bote.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador_bote'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_display'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/controlaforo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlaforo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/maquina_botes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maquina_botes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/prescale.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prescale'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_controlaforo'
ERROR: [VRFC 10-2989] 'width' is not declared [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd:52]
ERROR: [VRFC 10-2989] 'width' is not declared [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd:74]
ERROR: [VRFC 10-3782] unit 'tb' ignored due to previous errors [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd:41]
ERROR: [VRFC 10-3114] architecture 'tb' not found in entity 'tb_controlaforo' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd:160]
ERROR: [VRFC 10-3782] unit 'cfg_tb_controlaforo' ignored due to previous errors [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd:159]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_controlaforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_controlaforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_controlaforo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/EDGEDTCTR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/SYNCHRNZR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/contador_aforo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador_aforo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/contador_bote.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador_bote'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_display'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/controlaforo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlaforo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/maquina_botes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maquina_botes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/prescale.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prescale'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_controlaforo'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:61]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta2' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:62]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:63]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:63]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta2' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:64]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:64]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:68]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/decoder.vhd:8]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/decoder.vhd:8]
ERROR: [VRFC 10-2334] selected assignment  statement choice 0 is outside the range of the select [C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/decoder.vhd:16]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cfg_tb_controlaforo in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3902.375 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sources_1\new\controlaforo.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sim_1\new\control_aforo_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sim_1\new\maquina_botes_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\Desktop\UNI\Trabajo_Bitbucket\Parking_VHDL\Parking_VHDL.srcs\sources_1\new\decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sources_1\new\controlaforo.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sim_1\new\control_aforo_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sim_1\new\maquina_botes_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\Desktop\UNI\Trabajo_Bitbucket\Parking_VHDL\Parking_VHDL.srcs\sources_1\new\decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sources_1\new\controlaforo.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sim_1\new\control_aforo_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sim_1\new\maquina_botes_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\Desktop\UNI\Trabajo_Bitbucket\Parking_VHDL\Parking_VHDL.srcs\sources_1\new\decoder.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sources_1\new\controlaforo.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sim_1\new\control_aforo_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sim_1\new\maquina_botes_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\Desktop\UNI\Trabajo_Bitbucket\Parking_VHDL\Parking_VHDL.srcs\sources_1\new\decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sources_1\new\controlaforo.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sim_1\new\control_aforo_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sim_1\new\maquina_botes_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\Desktop\UNI\Trabajo_Bitbucket\Parking_VHDL\Parking_VHDL.srcs\sources_1\new\decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sources_1\new\controlaforo.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sim_1\new\control_aforo_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\TrabajoVHDLAforo\TrabajoVHDLAforo.srcs\sim_1\new\maquina_botes_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\dsanc\Desktop\UNI\Trabajo_Bitbucket\Parking_VHDL\Parking_VHDL.srcs\sources_1\new\decoder.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_controlaforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_controlaforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_controlaforo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_controlaforo'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:61]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta2' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:62]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:63]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:63]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta2' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:64]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:64]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:68]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:68]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:68]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:68]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:68]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:68]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:68]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescale [prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_aforo [contador_aforo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_bote [contador_bote_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.control_display [control_display_default]
Compiling architecture behavioral of entity xil_defaultlib.controlaforo [controlaforo_default]
Compiling architecture tb of entity xil_defaultlib.tb_controlaforo [tb_controlaforo]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3902.375 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3902.375 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_controlaforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_controlaforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_controlaforo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_display'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:61]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta2' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:62]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:63]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta2' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescale [prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_aforo [contador_aforo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_bote [contador_bote_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.control_display [control_display_default]
Compiling architecture behavioral of entity xil_defaultlib.controlaforo [controlaforo_default]
Compiling architecture tb of entity xil_defaultlib.tb_controlaforo [tb_controlaforo]
Built simulation snapshot cfg_tb_controlaforo_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/xsim.dir/cfg_tb_controlaforo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/xsim.dir/cfg_tb_controlaforo_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 28 12:16:56 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 28 12:16:56 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3902.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_controlaforo_behav -key {Behavioral:sim_1:Functional:cfg_tb_controlaforo} -tclbatch {cfg_tb_controlaforo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_controlaforo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_controlaforo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 3902.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3902.375 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 28 12:19:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/synth_1/runme.log
[Tue Jun 28 12:19:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-19:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3902.375 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FE63A
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 28 12:26:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FE63A
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 28 12:31:21 2022] Launched synth_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/synth_1/runme.log
[Tue Jun 28 12:31:21 2022] Launched impl_1...
Run output will be captured here: C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-19:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3902.375 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FE63A
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.runs/impl_1/controlaforo.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_controlaforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_controlaforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_controlaforo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_display'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/controlaforo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlaforo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/prescale.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prescale'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:61]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta2' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:62]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:63]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta2' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescale [prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_aforo [contador_aforo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_bote [contador_bote_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.control_display [control_display_default]
Compiling architecture behavioral of entity xil_defaultlib.controlaforo [controlaforo_default]
Compiling architecture tb of entity xil_defaultlib.tb_controlaforo [tb_controlaforo]
Built simulation snapshot cfg_tb_controlaforo_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3902.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_controlaforo_behav -key {Behavioral:sim_1:Functional:cfg_tb_controlaforo} -tclbatch {cfg_tb_controlaforo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_controlaforo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_controlaforo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3902.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_controlaforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_controlaforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_controlaforo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_controlaforo'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:61]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta2' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:62]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:63]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta2' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescale [prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_aforo [contador_aforo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_bote [contador_bote_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.control_display [control_display_default]
Compiling architecture behavioral of entity xil_defaultlib.controlaforo [controlaforo_default]
Compiling architecture tb of entity xil_defaultlib.tb_controlaforo [tb_controlaforo]
Built simulation snapshot cfg_tb_controlaforo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_controlaforo_behav -key {Behavioral:sim_1:Functional:cfg_tb_controlaforo} -tclbatch {cfg_tb_controlaforo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_controlaforo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_controlaforo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3902.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_controlaforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_controlaforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_controlaforo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_display'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/Desktop/UNI/Trabajo_Bitbucket/Parking_VHDL/Parking_VHDL.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:61]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cfg_tb_controlaforo in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_controlaforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_controlaforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_controlaforo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_display'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:61]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta2' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:62]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:63]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta2' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescale [prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_aforo [contador_aforo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_bote [contador_bote_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.control_display [control_display_default]
Compiling architecture behavioral of entity xil_defaultlib.controlaforo [controlaforo_default]
Compiling architecture tb of entity xil_defaultlib.tb_controlaforo [tb_controlaforo]
Built simulation snapshot cfg_tb_controlaforo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_controlaforo_behav -key {Behavioral:sim_1:Functional:cfg_tb_controlaforo} -tclbatch {cfg_tb_controlaforo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_controlaforo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_controlaforo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3902.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_controlaforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_controlaforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_controlaforo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sim_1/new/control_aforo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_controlaforo'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:61]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta2' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:62]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:63]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'cuenta2' [C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescale [prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_aforo [contador_aforo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_bote [contador_bote_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.control_display [control_display_default]
Compiling architecture behavioral of entity xil_defaultlib.controlaforo [controlaforo_default]
Compiling architecture tb of entity xil_defaultlib.tb_controlaforo [tb_controlaforo]
Built simulation snapshot cfg_tb_controlaforo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_controlaforo_behav -key {Behavioral:sim_1:Functional:cfg_tb_controlaforo} -tclbatch {cfg_tb_controlaforo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_controlaforo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_controlaforo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3902.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_controlaforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_controlaforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_controlaforo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.srcs/sources_1/new/control_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_display'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture behavioral of entity xil_defaultlib.prescale [prescale_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_aforo [contador_aforo_default]
Compiling architecture behavioral of entity xil_defaultlib.contador_bote [contador_bote_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_botes [maquina_botes_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.control_display [control_display_default]
Compiling architecture behavioral of entity xil_defaultlib.controlaforo [controlaforo_default]
Compiling architecture tb of entity xil_defaultlib.tb_controlaforo [tb_controlaforo]
Built simulation snapshot cfg_tb_controlaforo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_controlaforo_behav -key {Behavioral:sim_1:Functional:cfg_tb_controlaforo} -tclbatch {cfg_tb_controlaforo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_controlaforo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_controlaforo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3902.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cfg_tb_controlaforo'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_controlaforo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_controlaforo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
"xelab -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 77caf6140b714021b595b284422ea139 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_controlaforo_behav xil_defaultlib.cfg_tb_controlaforo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dsanc/TrabajoVHDLAforo/TrabajoVHDLAforo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_controlaforo_behav -key {Behavioral:sim_1:Functional:cfg_tb_controlaforo} -tclbatch {cfg_tb_controlaforo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source cfg_tb_controlaforo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_controlaforo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3902.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 28 13:00:19 2022...
