########################
# MD config adder tests
########################

regression_params=--include_default_arch
script_synthesis_params=--time_limit 3600s --tool valgrind
script_simulation_params=--time_limit 3600s
simulation_params= -L reset rst -H we

# setup the architecture
arch_dir=../vtr_flow/arch/timing

arch_list_add=k6_N10_40nm.xml
#arch_list_add=k6_N10_mem32K_40nm.xml
#arch_list_add=k6_frac_N10_frac_chain_mem32K_40nm.xml

# setup the circuits
circuit_dir=regression_test/benchmark/verilog/operators

circuit_list_add=twobits_arithmetic_plus.v


# this test has an error when the bits overflow
# circuit_list_add=eightbit_arithmetic_power.v
