#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 18 16:47:23 2020
# Process ID: 11584
# Current directory: E:/Vivado/Find/Find/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: E:/Vivado/Find/Find/solution1/sim/verilog/vivado.log
# Journal file: E:/Vivado/Find/Find/solution1/sim/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 665.188 ; gain = 73.012
# open_wave_database find.wdb
open_wave_config E:/Vivado/Find/Find/solution1/sim/verilog/find.wcfg
current_wave_config {find.wcfg}
find.wcfg
add_wave {{/apatb_find_top/in_vec_dout}} {{/apatb_find_top/in_vec_read}} 
current_wave_config {find.wcfg}
find.wcfg
add_wave {{/apatb_find_top/out_vec_din}} 
current_wave_config {find.wcfg}
find.wcfg
add_wave {{/glbl/CCLKO_GLBL}} 
current_wave_config {find.wcfg}
find.wcfg
add_wave {{/apatb_find_top/AESL_clock}} 
current_wave_config {find.wcfg}
find.wcfg
add_wave {{/apatb_find_top/AESL_ready}} 
current_wave_config {find.wcfg}
find.wcfg
add_wave {{/apatb_find_top/AESL_start}} 
save_wave_config {E:/Vivado/Find/Find/solution1/sim/verilog/find.wcfg}
save_wave_config {E:/Vivado/Find/Find/solution1/sim/verilog/find.wcfg}
save_wave_config {E:/Vivado/Find/Find/solution1/sim/verilog/find.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 18 16:51:13 2020...
