vhdl xil_defaultlib  \
"../../../bd/design_1/sim/design_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../../project_6.srcs/sources_1/bd/design_1/ipshared/2a80/hdl/vhdl/HWAccel_AXI_L_s_axi.vhd" \
"../../../../project_6.srcs/sources_1/bd/design_1/ipshared/2a80/hdl/vhdl/HWAccel_mul_32s_3bkb.vhd" \
"../../../../project_6.srcs/sources_1/bd/design_1/ipshared/2a80/hdl/vhdl/HWAccel.vhd" \
"../../../bd/design_1/ip/design_1_HWAccel_0_0/sim/design_1_HWAccel_0_0.vhd" \

nosort
