#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e6a510a2f0 .scope module, "testbench_riscv" "testbench_riscv" 2 5;
 .timescale -9 -12;
P_000001e6a50ff450 .param/l "CLK_PERIOD" 0 2 12, +C4<00000000000000000000000000001010>;
P_000001e6a50ff488 .param/l "SIMULATION_CYCLES" 0 2 13, +C4<00000000000000000000000000100000>;
v000001e6a51efa10_0 .net "Instr_I", 31 0, L_000001e6a50fcda0;  1 drivers
v000001e6a51ee7f0_0 .net "PC_I", 31 0, L_000001e6a50fd270;  1 drivers
v000001e6a51efd30_0 .var "clk", 0 0;
v000001e6a51ee9d0_0 .var/i "i", 31 0;
v000001e6a51ef830_0 .var "reset", 0 0;
S_000001e6a5116880 .scope module, "dut" "main" 2 15, 3 13 0, S_000001e6a510a2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC_I";
    .port_info 3 /OUTPUT 32 "Instr_I";
L_000001e6a50fd270 .functor BUFZ 32, v000001e6a51e91c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e6a50fcda0 .functor BUFZ 32, v000001e6a51e8400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e6a51ece20_0 .net "ALUctrl_src", 0 0, v000001e6a51e8d60_0;  1 drivers
v000001e6a51eda00_0 .net "ALUmux", 31 0, v000001e6a510efe0_0;  1 drivers
v000001e6a51edfa0_0 .net "ALUop_ctrl", 1 0, v000001e6a51e9080_0;  1 drivers
v000001e6a51ec600_0 .net "ALUr", 31 0, v000001e6a51e96c0_0;  1 drivers
v000001e6a51edaa0_0 .net "ALUselOp", 3 0, v000001e6a510fc60_0;  1 drivers
v000001e6a51ed640_0 .net "ALUzero", 0 0, v000001e6a51e8f40_0;  1 drivers
v000001e6a51ecb00_0 .net "Branch_beq_ctrl", 0 0, v000001e6a51e9f80_0;  1 drivers
v000001e6a51edc80_0 .net "Branch_flag", 0 0, v000001e6a51ed820_0;  1 drivers
v000001e6a51ec560_0 .net "DataMem_ReadOut", 31 0, v000001e6a51e8540_0;  1 drivers
v000001e6a51ec920_0 .net "Imm", 31 0, v000001e6a51e93a0_0;  1 drivers
v000001e6a51ec880_0 .net "Instr", 31 0, v000001e6a51e8400_0;  1 drivers
v000001e6a51ed6e0_0 .net "Instr_I", 31 0, L_000001e6a50fcda0;  alias, 1 drivers
v000001e6a51ec100_0 .net "MemRead_ctrl", 0 0, v000001e6a51e8680_0;  1 drivers
v000001e6a51eddc0_0 .net "MemReg_ctrl", 0 0, v000001e6a51e82c0_0;  1 drivers
v000001e6a51ec740_0 .net "MemWrite_ctrl", 0 0, v000001e6a51e8720_0;  1 drivers
v000001e6a51eca60_0 .net "PC4", 31 0, v000001e6a51ed0a0_0;  1 drivers
v000001e6a51ede60_0 .net "PC_I", 31 0, L_000001e6a50fd270;  alias, 1 drivers
v000001e6a51ecba0_0 .net "PC_Mux", 31 0, v000001e6a51edb40_0;  1 drivers
v000001e6a51edf00_0 .net "PC_S", 31 0, v000001e6a51e91c0_0;  1 drivers
v000001e6a51ed8c0_0 .net "PC_branch", 31 0, v000001e6a51ec7e0_0;  1 drivers
v000001e6a51ed140_0 .net "ReadData1", 31 0, v000001e6a51e9c60_0;  1 drivers
v000001e6a51ecc40_0 .net "ReadData2", 31 0, v000001e6a51e8a40_0;  1 drivers
v000001e6a51ecce0_0 .net "RegWrite_ctrl", 0 0, v000001e6a51e9ee0_0;  1 drivers
v000001e6a51ed280_0 .net "WriteB", 31 0, v000001e6a51ed500_0;  1 drivers
v000001e6a51ec1a0_0 .net *"_ivl_19", 0 0, L_000001e6a51efbf0;  1 drivers
v000001e6a51ec240_0 .net "clk", 0 0, v000001e6a51efd30_0;  1 drivers
v000001e6a51ecd80_0 .net "funct3", 2 0, L_000001e6a51efab0;  1 drivers
v000001e6a51ecec0_0 .net "funct7", 6 0, L_000001e6a51ef470;  1 drivers
v000001e6a51ecf60_0 .net "opcode", 6 0, L_000001e6a51ef790;  1 drivers
v000001e6a51ed320_0 .net "rd", 4 0, L_000001e6a51ef010;  1 drivers
v000001e6a51eebb0_0 .net "reset", 0 0, v000001e6a51ef830_0;  1 drivers
v000001e6a51ef650_0 .net "rs1", 4 0, L_000001e6a51ee110;  1 drivers
v000001e6a51ee390_0 .net "rs2", 4 0, L_000001e6a51efb50;  1 drivers
L_000001e6a51ef790 .part v000001e6a51e8400_0, 0, 7;
L_000001e6a51ef010 .part v000001e6a51e8400_0, 7, 5;
L_000001e6a51efab0 .part v000001e6a51e8400_0, 12, 3;
L_000001e6a51ee110 .part v000001e6a51e8400_0, 15, 5;
L_000001e6a51efb50 .part v000001e6a51e8400_0, 20, 5;
L_000001e6a51ef470 .part v000001e6a51e8400_0, 25, 7;
L_000001e6a51efbf0 .part L_000001e6a51ef470, 5, 1;
L_000001e6a51ee430 .concat [ 3 1 0 0], L_000001e6a51efab0, L_000001e6a51efbf0;
S_000001e6a511efa0 .scope module, "Alu_Control_Unit" "ALUc" 3 103, 4 1 0, S_000001e6a5116880;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUop";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Op";
v000001e6a510fa80_0 .net "ALUop", 1 0, v000001e6a51e9080_0;  alias, 1 drivers
v000001e6a510eea0_0 .net "Funct", 3 0, L_000001e6a51ee430;  1 drivers
v000001e6a510fc60_0 .var "Op", 3 0;
E_000001e6a510ae30 .event anyedge, v000001e6a510fa80_0, v000001e6a510eea0_0;
S_000001e6a511f130 .scope module, "Alu_mux_operand2" "Mux" 3 109, 5 1 0, S_000001e6a5116880;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "data_S";
v000001e6a510efe0_0 .var "data_S", 31 0;
v000001e6a510f3a0_0 .net "num1", 31 0, v000001e6a51e8a40_0;  alias, 1 drivers
v000001e6a510f120_0 .net "num2", 31 0, v000001e6a51e93a0_0;  alias, 1 drivers
v000001e6a510f1c0_0 .net "sel", 0 0, v000001e6a51e8d60_0;  alias, 1 drivers
E_000001e6a510a9f0 .event anyedge, v000001e6a510f1c0_0, v000001e6a510f3a0_0, v000001e6a510f120_0;
S_000001e6a50ec2b0 .scope module, "Data_Mem_Module" "Data_Mem" 3 136, 6 1 0, S_000001e6a5116880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "ReadData";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 32 "MemSum";
    .port_info 5 /INPUT 1 "MemWrite";
    .port_info 6 /INPUT 1 "MemRead";
    .port_info 7 /INPUT 3 "Funct3";
L_000001e6a51f2130 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_000001e6a50fcfd0 .functor AND 32, v000001e6a51e96c0_0, L_000001e6a51f2130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001e6a510f440_0 .var "Byte_Selec", 7 0;
v000001e6a510f260_0 .net "Funct3", 2 0, L_000001e6a51efab0;  alias, 1 drivers
v000001e6a51e94e0 .array "Mem", 63 0, 31 0;
v000001e6a51e9580_0 .net "MemRead", 0 0, v000001e6a51e8680_0;  alias, 1 drivers
v000001e6a51e9620_0 .net "MemSum", 31 0, v000001e6a51e96c0_0;  alias, 1 drivers
v000001e6a51e8fe0_0 .net "MemWrite", 0 0, v000001e6a51e8720_0;  alias, 1 drivers
v000001e6a51e8e00_0 .net "Palavra_Sum", 31 0, L_000001e6a50fcfd0;  1 drivers
v000001e6a51e87c0_0 .var "Palavra_lida", 31 0;
v000001e6a51e9260_0 .var "Palavra_temp", 31 0;
v000001e6a51e8540_0 .var "ReadData", 31 0;
v000001e6a51e8cc0_0 .net "WriteData", 31 0, v000001e6a51e8a40_0;  alias, 1 drivers
v000001e6a51e8360_0 .net/2u *"_ivl_0", 31 0, L_000001e6a51f2130;  1 drivers
v000001e6a51e8860_0 .net *"_ivl_4", 31 0, L_000001e6a51efc90;  1 drivers
v000001e6a51e8900_0 .net *"_ivl_6", 29 0, L_000001e6a51ef970;  1 drivers
L_000001e6a51f2178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e6a51e9440_0 .net *"_ivl_8", 1 0, L_000001e6a51f2178;  1 drivers
v000001e6a51e89a0_0 .net "bytePalavra", 1 0, L_000001e6a51eeed0;  1 drivers
v000001e6a51e9800_0 .net "clk", 0 0, v000001e6a51efd30_0;  alias, 1 drivers
v000001e6a51e9e40_0 .var/i "i", 31 0;
v000001e6a51e98a0_0 .net "idPalavra", 5 0, L_000001e6a51ef5b0;  1 drivers
v000001e6a51e9d00_0 .net "reset", 0 0, v000001e6a51ef830_0;  alias, 1 drivers
E_000001e6a510b370 .event posedge, v000001e6a51e9800_0;
v000001e6a51e94e0_0 .array/port v000001e6a51e94e0, 0;
v000001e6a51e94e0_1 .array/port v000001e6a51e94e0, 1;
v000001e6a51e94e0_2 .array/port v000001e6a51e94e0, 2;
E_000001e6a510bb30/0 .event anyedge, v000001e6a51e98a0_0, v000001e6a51e94e0_0, v000001e6a51e94e0_1, v000001e6a51e94e0_2;
v000001e6a51e94e0_3 .array/port v000001e6a51e94e0, 3;
v000001e6a51e94e0_4 .array/port v000001e6a51e94e0, 4;
v000001e6a51e94e0_5 .array/port v000001e6a51e94e0, 5;
v000001e6a51e94e0_6 .array/port v000001e6a51e94e0, 6;
E_000001e6a510bb30/1 .event anyedge, v000001e6a51e94e0_3, v000001e6a51e94e0_4, v000001e6a51e94e0_5, v000001e6a51e94e0_6;
v000001e6a51e94e0_7 .array/port v000001e6a51e94e0, 7;
v000001e6a51e94e0_8 .array/port v000001e6a51e94e0, 8;
v000001e6a51e94e0_9 .array/port v000001e6a51e94e0, 9;
v000001e6a51e94e0_10 .array/port v000001e6a51e94e0, 10;
E_000001e6a510bb30/2 .event anyedge, v000001e6a51e94e0_7, v000001e6a51e94e0_8, v000001e6a51e94e0_9, v000001e6a51e94e0_10;
v000001e6a51e94e0_11 .array/port v000001e6a51e94e0, 11;
v000001e6a51e94e0_12 .array/port v000001e6a51e94e0, 12;
v000001e6a51e94e0_13 .array/port v000001e6a51e94e0, 13;
v000001e6a51e94e0_14 .array/port v000001e6a51e94e0, 14;
E_000001e6a510bb30/3 .event anyedge, v000001e6a51e94e0_11, v000001e6a51e94e0_12, v000001e6a51e94e0_13, v000001e6a51e94e0_14;
v000001e6a51e94e0_15 .array/port v000001e6a51e94e0, 15;
v000001e6a51e94e0_16 .array/port v000001e6a51e94e0, 16;
v000001e6a51e94e0_17 .array/port v000001e6a51e94e0, 17;
v000001e6a51e94e0_18 .array/port v000001e6a51e94e0, 18;
E_000001e6a510bb30/4 .event anyedge, v000001e6a51e94e0_15, v000001e6a51e94e0_16, v000001e6a51e94e0_17, v000001e6a51e94e0_18;
v000001e6a51e94e0_19 .array/port v000001e6a51e94e0, 19;
v000001e6a51e94e0_20 .array/port v000001e6a51e94e0, 20;
v000001e6a51e94e0_21 .array/port v000001e6a51e94e0, 21;
v000001e6a51e94e0_22 .array/port v000001e6a51e94e0, 22;
E_000001e6a510bb30/5 .event anyedge, v000001e6a51e94e0_19, v000001e6a51e94e0_20, v000001e6a51e94e0_21, v000001e6a51e94e0_22;
v000001e6a51e94e0_23 .array/port v000001e6a51e94e0, 23;
v000001e6a51e94e0_24 .array/port v000001e6a51e94e0, 24;
v000001e6a51e94e0_25 .array/port v000001e6a51e94e0, 25;
v000001e6a51e94e0_26 .array/port v000001e6a51e94e0, 26;
E_000001e6a510bb30/6 .event anyedge, v000001e6a51e94e0_23, v000001e6a51e94e0_24, v000001e6a51e94e0_25, v000001e6a51e94e0_26;
v000001e6a51e94e0_27 .array/port v000001e6a51e94e0, 27;
v000001e6a51e94e0_28 .array/port v000001e6a51e94e0, 28;
v000001e6a51e94e0_29 .array/port v000001e6a51e94e0, 29;
v000001e6a51e94e0_30 .array/port v000001e6a51e94e0, 30;
E_000001e6a510bb30/7 .event anyedge, v000001e6a51e94e0_27, v000001e6a51e94e0_28, v000001e6a51e94e0_29, v000001e6a51e94e0_30;
v000001e6a51e94e0_31 .array/port v000001e6a51e94e0, 31;
v000001e6a51e94e0_32 .array/port v000001e6a51e94e0, 32;
v000001e6a51e94e0_33 .array/port v000001e6a51e94e0, 33;
v000001e6a51e94e0_34 .array/port v000001e6a51e94e0, 34;
E_000001e6a510bb30/8 .event anyedge, v000001e6a51e94e0_31, v000001e6a51e94e0_32, v000001e6a51e94e0_33, v000001e6a51e94e0_34;
v000001e6a51e94e0_35 .array/port v000001e6a51e94e0, 35;
v000001e6a51e94e0_36 .array/port v000001e6a51e94e0, 36;
v000001e6a51e94e0_37 .array/port v000001e6a51e94e0, 37;
v000001e6a51e94e0_38 .array/port v000001e6a51e94e0, 38;
E_000001e6a510bb30/9 .event anyedge, v000001e6a51e94e0_35, v000001e6a51e94e0_36, v000001e6a51e94e0_37, v000001e6a51e94e0_38;
v000001e6a51e94e0_39 .array/port v000001e6a51e94e0, 39;
v000001e6a51e94e0_40 .array/port v000001e6a51e94e0, 40;
v000001e6a51e94e0_41 .array/port v000001e6a51e94e0, 41;
v000001e6a51e94e0_42 .array/port v000001e6a51e94e0, 42;
E_000001e6a510bb30/10 .event anyedge, v000001e6a51e94e0_39, v000001e6a51e94e0_40, v000001e6a51e94e0_41, v000001e6a51e94e0_42;
v000001e6a51e94e0_43 .array/port v000001e6a51e94e0, 43;
v000001e6a51e94e0_44 .array/port v000001e6a51e94e0, 44;
v000001e6a51e94e0_45 .array/port v000001e6a51e94e0, 45;
v000001e6a51e94e0_46 .array/port v000001e6a51e94e0, 46;
E_000001e6a510bb30/11 .event anyedge, v000001e6a51e94e0_43, v000001e6a51e94e0_44, v000001e6a51e94e0_45, v000001e6a51e94e0_46;
v000001e6a51e94e0_47 .array/port v000001e6a51e94e0, 47;
v000001e6a51e94e0_48 .array/port v000001e6a51e94e0, 48;
v000001e6a51e94e0_49 .array/port v000001e6a51e94e0, 49;
v000001e6a51e94e0_50 .array/port v000001e6a51e94e0, 50;
E_000001e6a510bb30/12 .event anyedge, v000001e6a51e94e0_47, v000001e6a51e94e0_48, v000001e6a51e94e0_49, v000001e6a51e94e0_50;
v000001e6a51e94e0_51 .array/port v000001e6a51e94e0, 51;
v000001e6a51e94e0_52 .array/port v000001e6a51e94e0, 52;
v000001e6a51e94e0_53 .array/port v000001e6a51e94e0, 53;
v000001e6a51e94e0_54 .array/port v000001e6a51e94e0, 54;
E_000001e6a510bb30/13 .event anyedge, v000001e6a51e94e0_51, v000001e6a51e94e0_52, v000001e6a51e94e0_53, v000001e6a51e94e0_54;
v000001e6a51e94e0_55 .array/port v000001e6a51e94e0, 55;
v000001e6a51e94e0_56 .array/port v000001e6a51e94e0, 56;
v000001e6a51e94e0_57 .array/port v000001e6a51e94e0, 57;
v000001e6a51e94e0_58 .array/port v000001e6a51e94e0, 58;
E_000001e6a510bb30/14 .event anyedge, v000001e6a51e94e0_55, v000001e6a51e94e0_56, v000001e6a51e94e0_57, v000001e6a51e94e0_58;
v000001e6a51e94e0_59 .array/port v000001e6a51e94e0, 59;
v000001e6a51e94e0_60 .array/port v000001e6a51e94e0, 60;
v000001e6a51e94e0_61 .array/port v000001e6a51e94e0, 61;
v000001e6a51e94e0_62 .array/port v000001e6a51e94e0, 62;
E_000001e6a510bb30/15 .event anyedge, v000001e6a51e94e0_59, v000001e6a51e94e0_60, v000001e6a51e94e0_61, v000001e6a51e94e0_62;
v000001e6a51e94e0_63 .array/port v000001e6a51e94e0, 63;
E_000001e6a510bb30/16 .event anyedge, v000001e6a51e94e0_63, v000001e6a51e9580_0, v000001e6a510f260_0, v000001e6a51e89a0_0;
E_000001e6a510bb30/17 .event anyedge, v000001e6a51e87c0_0, v000001e6a510f440_0;
E_000001e6a510bb30 .event/or E_000001e6a510bb30/0, E_000001e6a510bb30/1, E_000001e6a510bb30/2, E_000001e6a510bb30/3, E_000001e6a510bb30/4, E_000001e6a510bb30/5, E_000001e6a510bb30/6, E_000001e6a510bb30/7, E_000001e6a510bb30/8, E_000001e6a510bb30/9, E_000001e6a510bb30/10, E_000001e6a510bb30/11, E_000001e6a510bb30/12, E_000001e6a510bb30/13, E_000001e6a510bb30/14, E_000001e6a510bb30/15, E_000001e6a510bb30/16, E_000001e6a510bb30/17;
L_000001e6a51ef970 .part L_000001e6a50fcfd0, 2, 30;
L_000001e6a51efc90 .concat [ 30 2 0 0], L_000001e6a51ef970, L_000001e6a51f2178;
L_000001e6a51ef5b0 .part L_000001e6a51efc90, 0, 6;
L_000001e6a51eeed0 .part v000001e6a51e96c0_0, 0, 2;
S_000001e6a50e6aa0 .scope module, "Immediate_Generator" "Imm" 3 98, 7 1 0, S_000001e6a5116880;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instr";
    .port_info 1 /OUTPUT 32 "imm_data";
P_000001e6a511f2c0 .param/l "B_TYPE" 1 7 11, C4<1100011>;
P_000001e6a511f2f8 .param/l "I_ARITH" 1 7 9, C4<0010011>;
P_000001e6a511f330 .param/l "I_LOAD" 1 7 8, C4<0000011>;
P_000001e6a511f368 .param/l "S_TYPE" 1 7 10, C4<0100011>;
v000001e6a51e9120_0 .net "Instr", 31 0, v000001e6a51e8400_0;  alias, 1 drivers
v000001e6a51e85e0_0 .net "Opcode", 6 0, L_000001e6a51ef8d0;  1 drivers
v000001e6a51e93a0_0 .var "imm_data", 31 0;
E_000001e6a510bf30 .event anyedge, v000001e6a51e85e0_0, v000001e6a51e9120_0;
L_000001e6a51ef8d0 .part v000001e6a51e8400_0, 0, 7;
S_000001e6a50dc3c0 .scope module, "Instrucao_Memoria" "Instr_Mem" 3 70, 8 1 0, S_000001e6a5116880;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Ender_Instr";
    .port_info 1 /OUTPUT 32 "Instrucao";
v000001e6a51e8ae0_0 .net "Ender_Instr", 31 0, v000001e6a51e91c0_0;  alias, 1 drivers
v000001e6a51e8400_0 .var "Instrucao", 31 0;
v000001e6a51e8c20 .array "Mem", 31 0, 31 0;
E_000001e6a510bf70 .event anyedge, v000001e6a51e8ae0_0;
S_000001e6a50dc550 .scope module, "Main_ALU" "ALU" 3 116, 9 1 0, S_000001e6a5116880;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "S";
    .port_info 4 /OUTPUT 1 "zero";
v000001e6a51e8ea0_0 .net "ALUop", 3 0, v000001e6a510fc60_0;  alias, 1 drivers
v000001e6a51e96c0_0 .var "S", 31 0;
v000001e6a51e9940_0 .net "num1", 31 0, v000001e6a51e9c60_0;  alias, 1 drivers
v000001e6a51e9760_0 .net "num2", 31 0, v000001e6a510efe0_0;  alias, 1 drivers
v000001e6a51e8f40_0 .var "zero", 0 0;
E_000001e6a510bfb0 .event anyedge, v000001e6a510fc60_0, v000001e6a51e9940_0, v000001e6a510efe0_0, v000001e6a51e9620_0;
S_000001e6a50d9eb0 .scope module, "Main_Control" "Controle" 3 75, 10 1 0, S_000001e6a5116880;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
P_000001e6a51027f0 .param/l "I_ARITH" 1 10 14, C4<0010011>;
P_000001e6a5102828 .param/l "I_LOAD" 1 10 13, C4<0000011>;
P_000001e6a5102860 .param/l "TYPE_B" 1 10 12, C4<1100011>;
P_000001e6a5102898 .param/l "TYPE_R" 1 10 10, C4<0110011>;
P_000001e6a51028d0 .param/l "TYPE_S" 1 10 11, C4<0100011>;
v000001e6a51e9080_0 .var "ALUOp", 1 0;
v000001e6a51e8d60_0 .var "ALUSrc", 0 0;
v000001e6a51e9f80_0 .var "Branch", 0 0;
v000001e6a51e8680_0 .var "MemRead", 0 0;
v000001e6a51e8720_0 .var "MemWrite", 0 0;
v000001e6a51e82c0_0 .var "MemtoReg", 0 0;
v000001e6a51e99e0_0 .net "Opcode", 6 0, L_000001e6a51ef790;  alias, 1 drivers
v000001e6a51e9ee0_0 .var "RegWrite", 0 0;
E_000001e6a510c2f0 .event anyedge, v000001e6a51e99e0_0;
S_000001e6a50da040 .scope module, "Program_Counter" "PC" 3 57, 11 1 0, S_000001e6a5116880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_E";
    .port_info 3 /OUTPUT 32 "PC_S";
v000001e6a51e9a80_0 .net "PC_E", 31 0, v000001e6a51edb40_0;  alias, 1 drivers
v000001e6a51e91c0_0 .var "PC_S", 31 0;
v000001e6a51e9300_0 .net "clk", 0 0, v000001e6a51efd30_0;  alias, 1 drivers
v000001e6a51e9b20_0 .net "reset", 0 0, v000001e6a51ef830_0;  alias, 1 drivers
S_000001e6a50bd3a0 .scope module, "Reg_File" "Registradores" 3 86, 12 1 0, S_000001e6a5116880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 5 "rs1";
    .port_info 5 /INPUT 5 "rs2";
    .port_info 6 /INPUT 5 "WriteRegister";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v000001e6a51e9c60_0 .var "ReadData1", 31 0;
v000001e6a51e8a40_0 .var "ReadData2", 31 0;
v000001e6a51e9da0_0 .net "RegWrite", 0 0, v000001e6a51e9ee0_0;  alias, 1 drivers
v000001e6a51e80e0 .array "Registrador", 31 0, 31 0;
v000001e6a51e84a0_0 .net "WriteData", 31 0, v000001e6a51ed500_0;  alias, 1 drivers
v000001e6a51e8180_0 .net "WriteRegister", 4 0, L_000001e6a51ef010;  alias, 1 drivers
v000001e6a51e8b80_0 .net "clk", 0 0, v000001e6a51efd30_0;  alias, 1 drivers
v000001e6a51e8220_0 .var/i "i", 31 0;
v000001e6a51ec6a0_0 .net "reset", 0 0, v000001e6a51ef830_0;  alias, 1 drivers
v000001e6a51ec380_0 .net "rs1", 4 0, L_000001e6a51ee110;  alias, 1 drivers
v000001e6a51ec420_0 .net "rs2", 4 0, L_000001e6a51efb50;  alias, 1 drivers
v000001e6a51e80e0_0 .array/port v000001e6a51e80e0, 0;
v000001e6a51e80e0_1 .array/port v000001e6a51e80e0, 1;
v000001e6a51e80e0_2 .array/port v000001e6a51e80e0, 2;
E_000001e6a510c030/0 .event anyedge, v000001e6a51ec380_0, v000001e6a51e80e0_0, v000001e6a51e80e0_1, v000001e6a51e80e0_2;
v000001e6a51e80e0_3 .array/port v000001e6a51e80e0, 3;
v000001e6a51e80e0_4 .array/port v000001e6a51e80e0, 4;
v000001e6a51e80e0_5 .array/port v000001e6a51e80e0, 5;
v000001e6a51e80e0_6 .array/port v000001e6a51e80e0, 6;
E_000001e6a510c030/1 .event anyedge, v000001e6a51e80e0_3, v000001e6a51e80e0_4, v000001e6a51e80e0_5, v000001e6a51e80e0_6;
v000001e6a51e80e0_7 .array/port v000001e6a51e80e0, 7;
v000001e6a51e80e0_8 .array/port v000001e6a51e80e0, 8;
v000001e6a51e80e0_9 .array/port v000001e6a51e80e0, 9;
v000001e6a51e80e0_10 .array/port v000001e6a51e80e0, 10;
E_000001e6a510c030/2 .event anyedge, v000001e6a51e80e0_7, v000001e6a51e80e0_8, v000001e6a51e80e0_9, v000001e6a51e80e0_10;
v000001e6a51e80e0_11 .array/port v000001e6a51e80e0, 11;
v000001e6a51e80e0_12 .array/port v000001e6a51e80e0, 12;
v000001e6a51e80e0_13 .array/port v000001e6a51e80e0, 13;
v000001e6a51e80e0_14 .array/port v000001e6a51e80e0, 14;
E_000001e6a510c030/3 .event anyedge, v000001e6a51e80e0_11, v000001e6a51e80e0_12, v000001e6a51e80e0_13, v000001e6a51e80e0_14;
v000001e6a51e80e0_15 .array/port v000001e6a51e80e0, 15;
v000001e6a51e80e0_16 .array/port v000001e6a51e80e0, 16;
v000001e6a51e80e0_17 .array/port v000001e6a51e80e0, 17;
v000001e6a51e80e0_18 .array/port v000001e6a51e80e0, 18;
E_000001e6a510c030/4 .event anyedge, v000001e6a51e80e0_15, v000001e6a51e80e0_16, v000001e6a51e80e0_17, v000001e6a51e80e0_18;
v000001e6a51e80e0_19 .array/port v000001e6a51e80e0, 19;
v000001e6a51e80e0_20 .array/port v000001e6a51e80e0, 20;
v000001e6a51e80e0_21 .array/port v000001e6a51e80e0, 21;
v000001e6a51e80e0_22 .array/port v000001e6a51e80e0, 22;
E_000001e6a510c030/5 .event anyedge, v000001e6a51e80e0_19, v000001e6a51e80e0_20, v000001e6a51e80e0_21, v000001e6a51e80e0_22;
v000001e6a51e80e0_23 .array/port v000001e6a51e80e0, 23;
v000001e6a51e80e0_24 .array/port v000001e6a51e80e0, 24;
v000001e6a51e80e0_25 .array/port v000001e6a51e80e0, 25;
v000001e6a51e80e0_26 .array/port v000001e6a51e80e0, 26;
E_000001e6a510c030/6 .event anyedge, v000001e6a51e80e0_23, v000001e6a51e80e0_24, v000001e6a51e80e0_25, v000001e6a51e80e0_26;
v000001e6a51e80e0_27 .array/port v000001e6a51e80e0, 27;
v000001e6a51e80e0_28 .array/port v000001e6a51e80e0, 28;
v000001e6a51e80e0_29 .array/port v000001e6a51e80e0, 29;
v000001e6a51e80e0_30 .array/port v000001e6a51e80e0, 30;
E_000001e6a510c030/7 .event anyedge, v000001e6a51e80e0_27, v000001e6a51e80e0_28, v000001e6a51e80e0_29, v000001e6a51e80e0_30;
v000001e6a51e80e0_31 .array/port v000001e6a51e80e0, 31;
E_000001e6a510c030/8 .event anyedge, v000001e6a51e80e0_31, v000001e6a51ec420_0;
E_000001e6a510c030 .event/or E_000001e6a510c030/0, E_000001e6a510c030/1, E_000001e6a510c030/2, E_000001e6a510c030/3, E_000001e6a510c030/4, E_000001e6a510c030/5, E_000001e6a510c030/6, E_000001e6a510c030/7, E_000001e6a510c030/8;
S_000001e6a50bd530 .scope module, "branch_logic" "branch" 3 130, 13 1 0, S_000001e6a5116880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "Branch_S";
v000001e6a51ec9c0_0 .net "Branch", 0 0, v000001e6a51e9f80_0;  alias, 1 drivers
v000001e6a51ed820_0 .var "Branch_S", 0 0;
v000001e6a51ed780_0 .net "zero", 0 0, v000001e6a51e8f40_0;  alias, 1 drivers
E_000001e6a510c1f0 .event anyedge, v000001e6a51e9f80_0, v000001e6a51e8f40_0;
S_000001e6a50ebdb0 .scope module, "pc_adder_branch" "somador" 3 124, 14 1 0, S_000001e6a5116880;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "soma";
v000001e6a51ed1e0_0 .net "a", 31 0, v000001e6a51e91c0_0;  alias, 1 drivers
v000001e6a51ed3c0_0 .net "b", 31 0, v000001e6a51e93a0_0;  alias, 1 drivers
v000001e6a51ec7e0_0 .var "soma", 31 0;
E_000001e6a50f2a10 .event anyedge, v000001e6a51e8ae0_0, v000001e6a510f120_0;
S_000001e6a50ebf40 .scope module, "pc_next_mux" "Mux" 3 154, 5 1 0, S_000001e6a5116880;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "data_S";
v000001e6a51edb40_0 .var "data_S", 31 0;
v000001e6a51ec2e0_0 .net "num1", 31 0, v000001e6a51ed0a0_0;  alias, 1 drivers
v000001e6a51ec4c0_0 .net "num2", 31 0, v000001e6a51ec7e0_0;  alias, 1 drivers
v000001e6a51ed460_0 .net "sel", 0 0, v000001e6a51ed820_0;  alias, 1 drivers
E_000001e6a50f32d0 .event anyedge, v000001e6a51ed820_0, v000001e6a51ec2e0_0, v000001e6a51ec7e0_0;
S_000001e6a50e0e80 .scope module, "soma4" "somador" 3 64, 14 1 0, S_000001e6a5116880;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "soma";
v000001e6a51ed000_0 .net "a", 31 0, v000001e6a51e91c0_0;  alias, 1 drivers
L_000001e6a51f20e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e6a51ed960_0 .net "b", 31 0, L_000001e6a51f20e8;  1 drivers
v000001e6a51ed0a0_0 .var "soma", 31 0;
E_000001e6a50f2ed0 .event anyedge, v000001e6a51e8ae0_0, v000001e6a51ed960_0;
S_000001e6a50e1010 .scope module, "writeback_mux" "Mux" 3 147, 5 1 0, S_000001e6a5116880;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "data_S";
v000001e6a51ed500_0 .var "data_S", 31 0;
v000001e6a51ed5a0_0 .net "num1", 31 0, v000001e6a51e96c0_0;  alias, 1 drivers
v000001e6a51edbe0_0 .net "num2", 31 0, v000001e6a51e8540_0;  alias, 1 drivers
v000001e6a51edd20_0 .net "sel", 0 0, v000001e6a51e82c0_0;  alias, 1 drivers
E_000001e6a50f3590 .event anyedge, v000001e6a51e82c0_0, v000001e6a51e9620_0, v000001e6a51e8540_0;
    .scope S_000001e6a50da040;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e6a51e91c0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001e6a50da040;
T_1 ;
    %wait E_000001e6a510b370;
    %load/vec4 v000001e6a51e9b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e6a51e91c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e6a51e9a80_0;
    %assign/vec4 v000001e6a51e91c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e6a50e0e80;
T_2 ;
    %wait E_000001e6a50f2ed0;
    %load/vec4 v000001e6a51ed000_0;
    %load/vec4 v000001e6a51ed960_0;
    %add;
    %store/vec4 v000001e6a51ed0a0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e6a50dc3c0;
T_3 ;
    %vpi_call 8 11 "$readmemb", "instr_gp22.txt", v000001e6a51e8c20 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001e6a50dc3c0;
T_4 ;
    %wait E_000001e6a510bf70;
    %load/vec4 v000001e6a51e8ae0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v000001e6a51e8c20, 4;
    %store/vec4 v000001e6a51e8400_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e6a50d9eb0;
T_5 ;
    %wait E_000001e6a510c2f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e9f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e8680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e82c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e8720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e8d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e9ee0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001e6a51e9080_0, 0, 2;
    %load/vec4 v000001e6a51e99e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e9f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e8680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e82c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e8720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e8d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6a51e9ee0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e6a51e9080_0, 0, 2;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e9f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6a51e8680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6a51e82c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e8720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6a51e8d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6a51e9ee0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e6a51e9080_0, 0, 2;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e9f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e8680_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001e6a51e82c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6a51e8720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6a51e8d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e9ee0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e6a51e9080_0, 0, 2;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6a51e9f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e8680_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001e6a51e82c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e8720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e8d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e9ee0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e6a51e9080_0, 0, 2;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e9f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e8680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e82c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e8720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6a51e8d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6a51e9ee0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e6a51e9080_0, 0, 2;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e6a50bd3a0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e6a51e8220_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001e6a51e8220_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e6a51e8220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e6a51e80e0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e6a51e8220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001e6a51e8220_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_000001e6a50bd3a0;
T_7 ;
    %wait E_000001e6a510b370;
    %load/vec4 v000001e6a51ec6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e6a51e8220_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001e6a51e8220_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e6a51e8220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e6a51e80e0, 0, 4;
    %load/vec4 v000001e6a51e8220_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e6a51e8220_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001e6a51e9da0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v000001e6a51e8180_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001e6a51e84a0_0;
    %load/vec4 v000001e6a51e8180_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e6a51e80e0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e6a50bd3a0;
T_8 ;
    %wait E_000001e6a510c030;
    %load/vec4 v000001e6a51ec380_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e6a51e9c60_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001e6a51ec380_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e6a51e80e0, 4;
    %store/vec4 v000001e6a51e9c60_0, 0, 32;
T_8.1 ;
    %load/vec4 v000001e6a51ec420_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e6a51e8a40_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001e6a51ec420_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e6a51e80e0, 4;
    %store/vec4 v000001e6a51e8a40_0, 0, 32;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e6a50e6aa0;
T_9 ;
    %wait E_000001e6a510bf30;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001e6a51e93a0_0, 0, 32;
    %load/vec4 v000001e6a51e85e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001e6a51e93a0_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v000001e6a51e9120_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001e6a51e9120_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e6a51e93a0_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v000001e6a51e9120_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001e6a51e9120_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e6a51e93a0_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v000001e6a51e9120_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001e6a51e9120_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e6a51e9120_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e6a51e93a0_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v000001e6a51e9120_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001e6a51e9120_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e6a51e9120_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e6a51e9120_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e6a51e9120_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001e6a51e93a0_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001e6a511efa0;
T_10 ;
    %wait E_000001e6a510ae30;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001e6a510fc60_0, 0, 4;
    %load/vec4 v000001e6a510fa80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001e6a510fc60_0, 0, 4;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e6a510fc60_0, 0, 4;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e6a510fc60_0, 0, 4;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v000001e6a510eea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001e6a510fc60_0, 0, 4;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e6a510fc60_0, 0, 4;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e6a510fc60_0, 0, 4;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e6a510fc60_0, 0, 4;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e6a510fc60_0, 0, 4;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e6a510fc60_0, 0, 4;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001e6a511f130;
T_11 ;
    %wait E_000001e6a510a9f0;
    %load/vec4 v000001e6a510f1c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000001e6a510f3a0_0;
    %assign/vec4 v000001e6a510efe0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001e6a510f120_0;
    %assign/vec4 v000001e6a510efe0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001e6a50dc550;
T_12 ;
    %wait E_000001e6a510bfb0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001e6a51e96c0_0, 0, 32;
    %load/vec4 v000001e6a51e8ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001e6a51e96c0_0, 0, 32;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v000001e6a51e9940_0;
    %load/vec4 v000001e6a51e9760_0;
    %sub;
    %store/vec4 v000001e6a51e96c0_0, 0, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v000001e6a51e9940_0;
    %load/vec4 v000001e6a51e9760_0;
    %add;
    %store/vec4 v000001e6a51e96c0_0, 0, 32;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v000001e6a51e9940_0;
    %load/vec4 v000001e6a51e9760_0;
    %and;
    %store/vec4 v000001e6a51e96c0_0, 0, 32;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v000001e6a51e9940_0;
    %load/vec4 v000001e6a51e9760_0;
    %or;
    %store/vec4 v000001e6a51e96c0_0, 0, 32;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v000001e6a51e9940_0;
    %load/vec4 v000001e6a51e9760_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001e6a51e96c0_0, 0, 32;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %load/vec4 v000001e6a51e96c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.7, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6a51e8f40_0, 0, 1;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v000001e6a51e96c0_0;
    %cmpi/ne 4294967295, 4294967295, 32;
    %jmp/0xz  T_12.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51e8f40_0, 0, 1;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001e6a51e8f40_0, 0, 1;
T_12.10 ;
T_12.8 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001e6a50ebdb0;
T_13 ;
    %wait E_000001e6a50f2a10;
    %load/vec4 v000001e6a51ed1e0_0;
    %load/vec4 v000001e6a51ed3c0_0;
    %add;
    %store/vec4 v000001e6a51ec7e0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001e6a50bd530;
T_14 ;
    %wait E_000001e6a510c1f0;
    %load/vec4 v000001e6a51ec9c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v000001e6a51ed780_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6a51ed820_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51ed820_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001e6a50ec2b0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e6a51e9e40_0, 0, 32;
T_15.0 ;
    %load/vec4 v000001e6a51e9e40_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e6a51e9e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e6a51e94e0, 0, 4;
    %load/vec4 v000001e6a51e9e40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e6a51e9e40_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %pushi/vec4 167772160, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e6a51e94e0, 0, 4;
    %end;
    .thread T_15;
    .scope S_000001e6a50ec2b0;
T_16 ;
    %wait E_000001e6a510bb30;
    %load/vec4 v000001e6a51e98a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001e6a51e94e0, 4;
    %store/vec4 v000001e6a51e87c0_0, 0, 32;
    %load/vec4 v000001e6a51e9580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001e6a510f260_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v000001e6a51e89a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001e6a510f440_0, 0, 8;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v000001e6a51e87c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001e6a510f440_0, 0, 8;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v000001e6a51e87c0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001e6a510f440_0, 0, 8;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v000001e6a51e87c0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000001e6a510f440_0, 0, 8;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v000001e6a51e87c0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000001e6a510f440_0, 0, 8;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %load/vec4 v000001e6a510f440_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001e6a510f440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e6a51e8540_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001e6a51e8540_0, 0, 32;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001e6a51e8540_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001e6a50ec2b0;
T_17 ;
    %wait E_000001e6a510b370;
    %load/vec4 v000001e6a51e9d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e6a51e8540_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e6a51e9e40_0, 0, 32;
T_17.2 ;
    %load/vec4 v000001e6a51e9e40_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e6a51e9e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e6a51e94e0, 0, 4;
    %load/vec4 v000001e6a51e9e40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e6a51e9e40_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001e6a51e8fe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.6, 9;
    %load/vec4 v000001e6a510f260_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v000001e6a51e98a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001e6a51e94e0, 4;
    %store/vec4 v000001e6a51e9260_0, 0, 32;
    %load/vec4 v000001e6a51e89a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %jmp T_17.11;
T_17.7 ;
    %load/vec4 v000001e6a51e8cc0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e6a51e9260_0, 4, 8;
    %jmp T_17.11;
T_17.8 ;
    %load/vec4 v000001e6a51e8cc0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e6a51e9260_0, 4, 8;
    %jmp T_17.11;
T_17.9 ;
    %load/vec4 v000001e6a51e8cc0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e6a51e9260_0, 4, 8;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v000001e6a51e8cc0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e6a51e9260_0, 4, 8;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
    %load/vec4 v000001e6a51e9260_0;
    %load/vec4 v000001e6a51e98a0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e6a51e94e0, 0, 4;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001e6a50e1010;
T_18 ;
    %wait E_000001e6a50f3590;
    %load/vec4 v000001e6a51edd20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v000001e6a51ed5a0_0;
    %assign/vec4 v000001e6a51ed500_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001e6a51edbe0_0;
    %assign/vec4 v000001e6a51ed500_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001e6a50ebf40;
T_19 ;
    %wait E_000001e6a50f32d0;
    %load/vec4 v000001e6a51ed460_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v000001e6a51ec2e0_0;
    %assign/vec4 v000001e6a51edb40_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001e6a51ec4c0_0;
    %assign/vec4 v000001e6a51edb40_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001e6a510a2f0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51efd30_0, 0, 1;
T_20.0 ;
    %delay 5000, 0;
    %load/vec4 v000001e6a51efd30_0;
    %inv;
    %store/vec4 v000001e6a51efd30_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_000001e6a510a2f0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e6a51ef830_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e6a51ef830_0, 0, 1;
    %vpi_call 2 33 "$display", "[%0t ns] Reset released.", $time {0 0 0};
    %pushi/vec4 32, 0, 32;
T_21.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e6a510b370;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %vpi_call 2 37 "$display", "\012=========================================================" {0 0 0};
    %vpi_call 2 38 "$display", "\012----- Valores Finais - Registradores -----\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e6a51ee9d0_0, 0, 32;
T_21.2 ;
    %load/vec4 v000001e6a51ee9d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.3, 5;
    %vpi_call 2 40 "$display", "Registrador [%2d]: %10d", v000001e6a51ee9d0_0, &A<v000001e6a51e80e0, v000001e6a51ee9d0_0 > {0 0 0};
    %load/vec4 v000001e6a51ee9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e6a51ee9d0_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %vpi_call 2 42 "$display", "=========================================================" {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench_riscv.v";
    "./main.v";
    "./ALUc.v";
    "./Mux.v";
    "./Data_Mem.v";
    "./Imm.v";
    "./Instr_Mem.v";
    "./ALU.v";
    "./Controle.v";
    "./PC.v";
    "./Registradores.v";
    "./branch.v";
    "./somador.v";
