------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_tDQSS'
Slack : 0.233
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_tDQSS'
Slack : 0.245
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_tDQSS'
Slack : 0.251
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_tDQSS'
Slack : 0.263
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_tDSS'
Slack : 0.362
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_tDSS'
Slack : 0.374
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_tDSS'
Slack : 0.380
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_tDSS'
Slack : 0.392
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.448
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.526
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_ac_fall'
Slack : 0.567
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_ac_rise'
Slack : 0.576
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_ac_fall'
Slack : 0.579
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_ac_fall'
Slack : 0.585
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_ac_rise'
Slack : 0.588
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_ac_rise'
Slack : 0.594
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_ac_fall'
Slack : 0.597
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_ac_rise'
Slack : 0.606
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 0.675
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.877
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.041
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.041
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.041
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.041
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 1.042
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.042
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.042
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.042
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.042
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.042
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.042
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.042
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.042
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.042
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.042
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.043
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.475
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 2.781
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 8.451
TNS   : 0.000

Type  : Slow 900mV 85C Model Setup 'OSC_50_Bank3'
Slack : 14.162
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.035
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.063
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.065
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.069
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.086
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.087
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 0.102
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.112
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.153
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 0.217
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 0.223
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'OSC_50_Bank3'
Slack : 0.225
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.268
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_tDQSS'
Slack : 0.440
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_tDQSS'
Slack : 0.452
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_tDQSS'
Slack : 0.487
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_tDQSS'
Slack : 0.499
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.527
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_ac_fall'
Slack : 0.554
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_ac_rise'
Slack : 0.555
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_ac_fall'
Slack : 0.566
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_ac_rise'
Slack : 0.567
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_tDSS'
Slack : 0.568
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_tDSS'
Slack : 0.580
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_ac_fall'
Slack : 0.601
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_ac_rise'
Slack : 0.602
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_ac_fall'
Slack : 0.613
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_ac_rise'
Slack : 0.614
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_tDSS'
Slack : 0.615
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_tDSS'
Slack : 0.627
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.061
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.061
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.061
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.062
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.062
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.062
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.062
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.062
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.171
TNS   : 0.000

Type  : Slow 900mV 85C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.657
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.116
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.834
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 2.029
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 2.046
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 2.138
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 2.499
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 3.104
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 3.122
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 3.253
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 3.812
TNS   : 0.000

Type  : Slow 900mV 85C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 3.939
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.440
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 0.458
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.480
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.505
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.540
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.559
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 0.566
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.674
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.852
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.001
TNS   : 0.000

Type  : Slow 900mV 85C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 1.073
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.501
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.511
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.708
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.692
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.692
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 1.693
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.693
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.693
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.693
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.693
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.693
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.711
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 1.764
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 1.864
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.348
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.348
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.349
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.349
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.349
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.349
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.349
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.349
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'OSC_50_Bank3'
Slack : 8.958
TNS   : 0.000

Type  : Slow 900mV 85C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 8.976
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_tDQSS'
Slack : 0.275
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_tDQSS'
Slack : 0.285
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_tDQSS'
Slack : 0.288
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_tDQSS'
Slack : 0.299
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_tDSS'
Slack : 0.388
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_tDSS'
Slack : 0.398
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_tDSS'
Slack : 0.401
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_tDSS'
Slack : 0.412
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.543
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.565
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_ac_fall'
Slack : 0.625
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_ac_fall'
Slack : 0.635
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_ac_fall'
Slack : 0.638
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_ac_rise'
Slack : 0.645
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_ac_fall'
Slack : 0.649
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_ac_rise'
Slack : 0.655
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_ac_rise'
Slack : 0.658
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_ac_rise'
Slack : 0.669
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 0.774
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.912
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.061
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.061
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.061
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.061
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.061
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.061
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.061
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.061
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.061
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.061
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.061
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.062
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.062
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.062
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 1.063
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.063
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.511
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 2.853
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 8.491
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'OSC_50_Bank3'
Slack : 14.444
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.007
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.028
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.036
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.045
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.047
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.071
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 0.087
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.088
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.137
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 0.212
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 0.216
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'OSC_50_Bank3'
Slack : 0.218
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.258
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_tDQSS'
Slack : 0.462
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_tDQSS'
Slack : 0.472
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_tDQSS'
Slack : 0.506
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_tDQSS'
Slack : 0.516
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.522
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_ac_rise'
Slack : 0.551
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_ac_rise'
Slack : 0.561
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_ac_fall'
Slack : 0.563
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_ac_fall'
Slack : 0.573
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_tDSS'
Slack : 0.594
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_ac_rise'
Slack : 0.595
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_tDSS'
Slack : 0.604
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_ac_rise'
Slack : 0.605
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_ac_fall'
Slack : 0.607
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_ac_fall'
Slack : 0.617
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_tDSS'
Slack : 0.638
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_tDSS'
Slack : 0.648
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.075
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.075
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.075
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.075
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.075
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.075
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.076
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.076
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.165
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.674
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.409
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.967
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 2.152
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 2.170
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 2.263
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 2.592
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 3.198
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 3.204
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 3.331
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 3.854
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 3.972
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.426
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 0.442
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.463
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.485
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.521
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.541
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 0.546
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.646
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.809
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.935
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 1.043
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.495
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.527
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.723
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.710
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.710
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 1.711
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.711
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.711
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.711
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.711
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.711
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.727
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 1.783
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 1.848
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.361
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.361
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.362
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.362
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.362
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.362
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.362
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.362
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'OSC_50_Bank3'
Slack : 8.963
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 8.969
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_tDQSS'
Slack : 0.354
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_tDQSS'
Slack : 0.356
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_tDQSS'
Slack : 0.361
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_tDQSS'
Slack : 0.363
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_tDSS'
Slack : 0.485
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_tDSS'
Slack : 0.487
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_tDSS'
Slack : 0.492
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_tDSS'
Slack : 0.494
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.782
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_ac_rise'
Slack : 0.799
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_ac_rise'
Slack : 0.801
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_ac_rise'
Slack : 0.806
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_ac_fall'
Slack : 0.806
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_ac_rise'
Slack : 0.808
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_ac_fall'
Slack : 0.808
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_ac_fall'
Slack : 0.813
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_ac_fall'
Slack : 0.815
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.106
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 1.108
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.108
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.108
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.108
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.108
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.108
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.108
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.108
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.109
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.109
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.109
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.109
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.109
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.109
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.109
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.109
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.240
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 1.578
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.701
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 3.607
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 8.660
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'OSC_50_Bank3'
Slack : 16.462
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.043
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.061
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.062
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.068
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.077
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.089
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.093
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 0.102
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.104
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 0.115
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 0.117
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'OSC_50_Bank3'
Slack : 0.120
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.144
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.447
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_tDQSS'
Slack : 0.492
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_tDQSS'
Slack : 0.493
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_ac_fall'
Slack : 0.503
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_ac_fall'
Slack : 0.504
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_ac_rise'
Slack : 0.514
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_ac_rise'
Slack : 0.515
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_tDQSS'
Slack : 0.520
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_tDQSS'
Slack : 0.520
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_ac_fall'
Slack : 0.531
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_ac_fall'
Slack : 0.531
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_ac_rise'
Slack : 0.542
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_ac_rise'
Slack : 0.542
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[0]_tDSS'
Slack : 0.604
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_M1_DDR2_clk_n[1]_tDSS'
Slack : 0.605
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[0]_tDSS'
Slack : 0.632
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_M1_DDR2_clk[1]_tDSS'
Slack : 0.632
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.091
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.129
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.129
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.129
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.129
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.129
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.130
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.130
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[1].clk_div_slave|clkout'
Slack : 1.130
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.494
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 2.547
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 3.003
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 3.137
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 3.144
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 3.219
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 3.431
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 3.840
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 3.848
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 3.940
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 4.294
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 4.374
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.246
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 0.256
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.269
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.284
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.318
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 0.325
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.331
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.367
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.483
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 0.570
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 0.644
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.491
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.492
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.700
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.701
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.701
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout'
Slack : 1.702
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.702
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.702
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.702
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.702
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[0].clk_div_slave|clkout'
Slack : 1.702
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.710
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]'
Slack : 1.745
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]'
Slack : 2.094
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[2].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.395
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.396
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.396
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[3].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.396
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[4].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.397
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[5].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.397
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[6].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.397
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[7].slaves_gen[1].clk_div_slave|clkout'
Slack : 2.397
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DE4_SOPC_inst|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 8.975
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'OSC_50_Bank3'
Slack : 9.100
TNS   : 0.000

------------------------------------------------------------
