;redcode
;assert 1
	SPL 0, #-502
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 0, @101
	SUB #120, 0
	SUB -12, 0
	SUB -10, 0
	ADD #312, @252
	SUB #-210, 260
	JMP <121, 106
	SUB @121, 103
	SUB @121, 103
	SUB 12, @10
	CMP 0, @101
	DJN -1, @-20
	SLT 12, @10
	MOV 15, 100
	SLT 15, 100
	DJN -1, @-20
	DJN -1, @-20
	ADD #312, @252
	ADD #12, @-12
	CMP #12, @200
	ADD 121, 127
	SUB @0, @0
	ADD #12, @-12
	SUB @0, @0
	MOV -7, <-20
	SUB -12, 0
	JMZ 0, #0
	SUB -65, @1
	SUB -207, <-122
	SLT -10, 0
	SUB -65, @1
	SUB -12, 0
	SUB -65, @1
	SLT -10, 0
	SLT 15, 100
	SUB #72, @201
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SLT 15, 100
	SLT 15, 100
	ADD @-127, 100
	SLT 15, 100
	SUB -65, @1
	CMP -207, <-122
	DAT <120, #320
	MOV -7, <-20
