module pc(input clk,
          input rst,
			 input stall,
			 input [31:0]pc_next,
			 output reg [31:0]pc_out );

always@(posedge clk or posedge rst)begin
if(rst)begin
pc_out<=32'd0;
end else if(~stall)begin
pc_out<=pc_next;
end 
end		 
endmodule			 