#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '+v2k' '-kdb' '-debug_access+all' '+define+DUMPON+CPLUG' '-sverilog' '+vcs+lic+wait' '+vc+list' '+vpi' '-timescale=1ns/1ps' '-v2k_generate' '+incdir+../rtl/lab_1/src' '../rtl/lab_1/src/bus_arbiter.v' '../rtl/lab_1/src/hehe.v' '../rtl/lab_1/src/cache/l1dcache.v' '../rtl/lab_1/src/cache/l1icache_32.v' '../rtl/lab_1/src/cache/cacheblock/sky130_sram_1kbyte_1rw1r_32x256_8.v' '../rtl/lab_1/src/cache/cacheblock/sky130_sram_1rw1r_64x256_8.v' '../rtl/lab_1/src/cache/cacheblock/std_dffe.v' '../rtl/lab_1/src/cache/cacheblock/std_dffr.v' '../rtl/lab_1/src/core_empty/core_empty.v' '../rtl/lab_1/src/core_empty/lsu/ac.v' '../rtl/lab_1/src/core_empty/lsu/agu.v' '../rtl/lab_1/src/core_empty/lsu/cu.v' '../rtl/lab_1/src/core_empty/lsu/lr.v' '../rtl/lab_1/src/core_empty/lsu/lsq.v' '../rtl/lab_1/src/core_empty/lsu/nblsu.v' '../rtl/lab_1/src/core_empty/pipeline/backend.v' '../rtl/lab_1/src/core_empty/pipeline/frontend.v' '../rtl/lab_1/src/core_empty/units/btb.v' '../rtl/lab_1/src/core_empty/units/counter_rob.v' '../rtl/lab_1/src/core_empty/units/counter_tmp.v' '../rtl/lab_1/src/core_empty/units/counter.v' '../rtl/lab_1/src/core_empty/units/csr.v' '../rtl/lab_1/src/core_empty/units/decode.v' '../rtl/lab_1/src/core_empty/units/excep_ctrl.v' '../rtl/lab_1/src/core_empty/units/fake_icache.v' '../rtl/lab_1/src/core_empty/units/fetch.v' '../rtl/lab_1/src/core_empty/units/fifo_tmp.v' '../rtl/lab_1/src/core_empty/units/fifo.v' '../rtl/lab_1/src/core_empty/units/gshare.v' '../rtl/lab_1/src/core_empty/units/ins_buffer.v' '../rtl/lab_1/src/core_empty/units/new_alu.v' '../rtl/lab_1/src/core_empty/units/new_fu.v' '../rtl/lab_1/src/core_empty/units/physical_regfile.v' '../rtl/lab_1/src/core_empty/units/rcu.v' './tb_hehe.v' './dpram64.sv' './wb_arb.sv' './wb_interconnect.sv' 'plug.cpp' '-top' 'tb_hehe' 2>&1
