#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jun  6 18:02:11 2021
# Process ID: 7160
# Current directory: D:/GitCode/ImageProcessingofSketch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12708 D:\GitCode\ImageProcessingofSketch\ImageProcessing.xpr
# Log file: D:/GitCode/ImageProcessingofSketch/vivado.log
# Journal file: D:/GitCode/ImageProcessingofSketch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitCode/ImageProcessingofSketch/ImageProcessing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 713.625 ; gain = 32.684
update_compile_order -fileset sources_1
close [ open D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v w ]
add_files D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name outputBuffer -dir d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {outputBuffer} CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.TUSER_WIDTH {0} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14} CONFIG.Input_Depth_axis {16} CONFIG.Programmable_Full_Type_axis {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value_axis {8} CONFIG.Empty_Threshold_Assert_Value_axis {14} CONFIG.Enable_Safety_Circuit {true}] [get_ips outputBuffer]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'outputBuffer' to 'outputBuffer' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'outputBuffer'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'outputBuffer'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'outputBuffer'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'outputBuffer'...
catch { config_ip_cache -export [get_ips -all outputBuffer] }
export_ip_user_files -of_objects [get_files d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci]
launch_runs -jobs 4 outputBuffer_synth_1
[Sun Jun  6 18:20:23 2021] Launched outputBuffer_synth_1...
Run output will be captured here: D:/GitCode/ImageProcessingofSketch/ImageProcessing.runs/outputBuffer_synth_1/runme.log
export_simulation -of_objects [get_files d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci] -directory D:/GitCode/ImageProcessingofSketch/ImageProcessing.ip_user_files/sim_scripts -ip_user_files_dir D:/GitCode/ImageProcessingofSketch/ImageProcessing.ip_user_files -ipstatic_source_dir D:/GitCode/ImageProcessingofSketch/ImageProcessing.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitCode/ImageProcessingofSketch/ImageProcessing.cache/compile_simlib/modelsim} {questa=D:/GitCode/ImageProcessingofSketch/ImageProcessing.cache/compile_simlib/questa} {riviera=D:/GitCode/ImageProcessingofSketch/ImageProcessing.cache/compile_simlib/riviera} {activehdl=D:/GitCode/ImageProcessingofSketch/ImageProcessing.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir d:/gitcode/imageprocessingofsketch -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-4963] outputBuffer has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.3'
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'axi_clk' as interface 'axi_clk'.
INFO: [IP_Flow 19-4753] Inferred signal 'interrupt' from port 'o_intr' as interface 'o_intr'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_intr': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
set_property name imageProcessforSketch [ipx::current_core]
set_property description imageProcessforSketch [ipx::current_core]
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name o_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name o_data_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name i_data_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::remove_bus_interface s_axis [ipx::current_core]
ipx::add_bus_interface s_sxis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property physical_name i_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property physical_name i_data_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property physical_name o_data_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property name s_axis [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/gitcode/imageprocessingofsketch [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/gitcode/imageprocessingofsketch'.
file mkdir D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
ipx::unload_core d:/gitcode/imageprocessingofsketch/component.xml
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2b403b64ac424dbba59215d951718441 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 70. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 82. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  6 19:16:53 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 975.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 980.656 ; gain = 4.734
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 987.855 ; gain = 0.969
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::open_ipxact_file {d:\gitcode\imageprocessingofsketch\component.xml}
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'ImageProcessing.srcs/sim_1/new/tb.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] outputBuffer has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.3'
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/gitcode/imageprocessingofsketch
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/gitcode/imageprocessingofsketch'
close_project
create_project imageProcessingSystem D:/GitCode/imageProcessingSystemofSketch -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property  ip_repo_paths  D:/GitCode/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GitCode/ip_repo'.
create_bd_design "imageProcessingSystem"
Wrote  : <D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/imageProcessingSystem.bd> 
create_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1044.391 ; gain = 47.820
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.113 ; gain = 9.383
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:imageProcessforSketch:1.0 imageProcessforSketch_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {23} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_include_mm2s {1} CONFIG.c_m_axis_mm2s_tdata_width {8} CONFIG.c_include_mm2s_dre {1} CONFIG.c_mm2s_burst_size {256} CONFIG.c_include_s2mm_dre {1} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]>
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins imageProcessforSketch_0/s_axis]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_0
endgroup
delete_bd_objs [get_bd_cells axi_dwidth_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0
endgroup
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {4}] [get_bd_cells axis_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins imageProcessforSketch_0/m_axis] [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins imageProcessforSketch_0/axi_clk]
INFO: [BD 5-456] Automation on '/axis_dwidth_converter_0/aclk' will not be run, since it is obsolete due to previously run automations
endgroup
connect_bd_net [get_bd_pins imageProcessforSketch_0/axi_reset_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/peripheral_aresetn(rst) and /imageProcessforSketch_0/axi_reset_n(undef)
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_MM2S" intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_ACP]
</processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_MM2S> at <0x00000000 [ 512M ]>
</processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into </axi_dma_0/Data_MM2S> at <0xFC000000 [ 16M ]>
</processing_system7_0/S_AXI_ACP/ACP_IOP> is being mapped into </axi_dma_0/Data_MM2S> at <0xE0000000 [ 4M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_IOP> does not match the usage <memory> of master </axi_dma_0/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </axi_dma_0/Data_MM2S>
</processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into </axi_dma_0/Data_MM2S> at <0x40000000 [ 1G ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> does not match the usage <memory> of master </axi_dma_0/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </axi_dma_0/Data_MM2S>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_ACP" intc_ip "/axi_smc" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
</processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000 [ 512M ]>
</processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into </axi_dma_0/Data_S2MM> at <0xFC000000 [ 16M ]>
</processing_system7_0/S_AXI_ACP/ACP_IOP> is being mapped into </axi_dma_0/Data_S2MM> at <0xE0000000 [ 4M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_IOP> does not match the usage <memory> of master </axi_dma_0/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </axi_dma_0/Data_S2MM>
</processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into </axi_dma_0/Data_S2MM> at <0x40000000 [ 1G ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> does not match the usage <memory> of master </axi_dma_0/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </axi_dma_0/Data_S2MM>
regenerate_bd_layout
regenerate_bd_layout
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4 998 552} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins xlconcat_0/dout]
connect_bd_net [get_bd_pins imageProcessforSketch_0/o_intr] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
regenerate_bd_layout
save_bd_design
Wrote  : <D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/imageProcessingSystem.bd> 
Wrote  : <D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ui/bd_e9a01dd.ui> 
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1246.172 ; gain = 43.328
CRITICAL WARNING: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_IOP> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is excluded from all addressable master spaces.
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_smc/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1253.590 ; gain = 63.844
regenerate_bd_layout
regenerate_bd_layout
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_dma_0_M_AXIS_MM2S }]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {imageProcessforSketch_0_m_axis }]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {imageProcessforSketch_0_o_intr }]
true
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets imageProcessforSketch_0_m_axis] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_nets imageProcessforSketch_0_o_intr] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
INFO: [Device 21-403] Loading part xc7z020clg484-1
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode MIX, 2 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /processing_system7_0/FCLK_CLK0 to the following sink clock pins :
/system_ila_0/clk
Debug Automation : Connecting source reset pin /rst_ps7_0_100M/peripheral_aresetn to the following sink reset pins :
/system_ila_0/resetn
Debug Automation : Connecting interface connection /axi_dma_0_M_AXIS_MM2S, to System ILA slot interface pin /system_ila_0/SLOT_0_AXIS for debug.
Debug Automation : Connecting interface connection /imageProcessforSketch_0_m_axis, to System ILA slot interface pin /system_ila_0/SLOT_1_AXIS for debug.
Debug Automation : Connecting net /imageProcessforSketch_0_o_intr, to System ILA probe pin /system_ila_0/probe0 for debug.
apply_bd_automation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1550.215 ; gain = 291.754
endgroup
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/imageProcessingSystem.bd> 
Wrote  : <D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ui/bd_e9a01dd.ui> 
make_wrapper -files [get_files D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/imageProcessingSystem.bd] -top
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.723 ; gain = 0.016
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1565.813 ; gain = 3.090
CRITICAL WARNING: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_IOP> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is excluded from all addressable master spaces.
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_smc/M00_AXI(0)
Wrote  : <D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/imageProcessingSystem.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXIS_tdata'(32) to net 'axi_dma_0_M_AXIS_MM2S_TDATA'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXIS_tkeep'(4) to net 'axi_dma_0_M_AXIS_MM2S_TKEEP'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXIS_tdata'(32) to net 'imageProcessforSketch_0_m_axis_TDATA'(8) - Only lower order bits will be connected.
VHDL Output written to : D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/synth/imageProcessingSystem.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXIS_tdata'(32) to net 'axi_dma_0_M_AXIS_MM2S_TDATA'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXIS_tkeep'(4) to net 'axi_dma_0_M_AXIS_MM2S_TKEEP'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXIS_tdata'(32) to net 'imageProcessforSketch_0_m_axis_TDATA'(8) - Only lower order bits will be connected.
VHDL Output written to : D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/sim/imageProcessingSystem.v
VHDL Output written to : D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/hdl/imageProcessingSystem_wrapper.v
make_wrapper: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1714.535 ; gain = 151.828
add_files -norecurse D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/hdl/imageProcessingSystem_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'imageProcessingSystem.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_IOP> is excluded from all addressable master spaces.
CRITICAL WARNING: [BD 41-1629] </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is excluded from all addressable master spaces.
Wrote  : <D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ui/bd_e9a01dd.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXIS_tdata'(32) to net 'axi_dma_0_M_AXIS_MM2S_TDATA'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXIS_tkeep'(4) to net 'axi_dma_0_M_AXIS_MM2S_TKEEP'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXIS_tdata'(32) to net 'imageProcessforSketch_0_m_axis_TDATA'(8) - Only lower order bits will be connected.
VHDL Output written to : D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/synth/imageProcessingSystem.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXIS_tdata'(32) to net 'axi_dma_0_M_AXIS_MM2S_TDATA'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_0_AXIS_tkeep'(4) to net 'axi_dma_0_M_AXIS_MM2S_TKEEP'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXIS_tdata'(32) to net 'imageProcessforSketch_0_m_axis_TDATA'(8) - Only lower order bits will be connected.
VHDL Output written to : D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/sim/imageProcessingSystem.v
VHDL Output written to : D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/hdl/imageProcessingSystem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block imageProcessforSketch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
Exporting to file d:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/hw_handoff/imageProcessingSystem_axi_smc_0.hwh
Generated Block Design Tcl file d:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/hw_handoff/imageProcessingSystem_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/synth/imageProcessingSystem_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file d:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_system_ila_0_0/bd_0/hw_handoff/imageProcessingSystem_system_ila_0_0.hwh
Generated Block Design Tcl file d:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_system_ila_0_0/bd_0/hw_handoff/imageProcessingSystem_system_ila_0_0_bd.tcl
Generated Hardware Definition File d:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_system_ila_0_0/bd_0/synth/imageProcessingSystem_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_auto_pc_0/imageProcessingSystem_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/hw_handoff/imageProcessingSystem.hwh
Generated Block Design Tcl file D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/hw_handoff/imageProcessingSystem_bd.tcl
Generated Hardware Definition File D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/synth/imageProcessingSystem.hwdef
[Sun Jun  6 19:58:58 2021] Launched imageProcessingSystem_xlconcat_0_0_synth_1, imageProcessingSystem_axi_smc_0_synth_1, imageProcessingSystem_axis_dwidth_converter_0_0_synth_1, imageProcessingSystem_imageProcessforSketch_0_0_synth_1, imageProcessingSystem_processing_system7_0_0_synth_1, imageProcessingSystem_axi_dma_0_0_synth_1, imageProcessingSystem_rst_ps7_0_100M_0_synth_1, imageProcessingSystem_auto_pc_0_synth_1, imageProcessingSystem_system_ila_0_0_synth_1, synth_1...
Run output will be captured here:
imageProcessingSystem_xlconcat_0_0_synth_1: D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.runs/imageProcessingSystem_xlconcat_0_0_synth_1/runme.log
imageProcessingSystem_axi_smc_0_synth_1: D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.runs/imageProcessingSystem_axi_smc_0_synth_1/runme.log
imageProcessingSystem_axis_dwidth_converter_0_0_synth_1: D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.runs/imageProcessingSystem_axis_dwidth_converter_0_0_synth_1/runme.log
imageProcessingSystem_imageProcessforSketch_0_0_synth_1: D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.runs/imageProcessingSystem_imageProcessforSketch_0_0_synth_1/runme.log
imageProcessingSystem_processing_system7_0_0_synth_1: D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.runs/imageProcessingSystem_processing_system7_0_0_synth_1/runme.log
imageProcessingSystem_axi_dma_0_0_synth_1: D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.runs/imageProcessingSystem_axi_dma_0_0_synth_1/runme.log
imageProcessingSystem_rst_ps7_0_100M_0_synth_1: D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.runs/imageProcessingSystem_rst_ps7_0_100M_0_synth_1/runme.log
imageProcessingSystem_auto_pc_0_synth_1: D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.runs/imageProcessingSystem_auto_pc_0_synth_1/runme.log
imageProcessingSystem_system_ila_0_0_synth_1: D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.runs/imageProcessingSystem_system_ila_0_0_synth_1/runme.log
synth_1: D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.runs/synth_1/runme.log
[Sun Jun  6 19:59:00 2021] Launched impl_1...
Run output will be captured here: D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 1906.828 ; gain = 190.867
file mkdir D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk
file copy -force D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.runs/impl_1/imageProcessingSystem_wrapper.sysdef D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk/imageProcessingSystem_wrapper.hdf

launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'imageProcessingSystem_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xil_defaultlib -L xilinx_vip -prj imageProcessingSystem_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_processing_system7_0_0/sim/imageProcessingSystem_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessingSystem_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_2_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_i, assumed default net type wire [D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v:1249]
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v:1331]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v:1332]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v:1574]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v:2099]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v:2319]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v:2486]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v:2866]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v:3099]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1_CONV_VER
INFO: [VRFC 10-2458] undeclared symbol safety_ckt_rd_rst, assumed default net type wire [D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v:4153]
INFO: [VRFC 10-2458] undeclared symbol safety_ckt_rd_rst, assumed default net type wire [D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v:4361]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v:7792]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/hdl/fifo_generator_v13_2_rfs.v" into library fifo_generator_v13_2_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/hdl/fifo_generator_v13_2_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ipshared/8a9e/ImageProcessing.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ipshared/8a9e/ImageProcessing.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ipshared/8a9e/ImageProcessing.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ipshared/8a9e/ImageProcessing.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_imageProcessforSketch_0_0/sim/imageProcessingSystem_imageProcessforSketch_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessingSystem_imageProcessforSketch_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axis_dwidth_converter_0_0/sim/imageProcessingSystem_axis_dwidth_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessingSystem_axis_dwidth_converter_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_10/sim/bd_a676_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_16/sim/bd_a676_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_20/sim/bd_a676_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_26/sim/bd_a676_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_21/sim/bd_a676_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_22/sim/bd_a676_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_23/sim/bd_a676_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_24/sim/bd_a676_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_25/sim/bd_a676_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_17/sim/bd_a676_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_18/sim/bd_a676_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_19/sim/bd_a676_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_13/sim/bd_a676_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_14/sim/bd_a676_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_15/sim/bd_a676_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_s01sic_0
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_11/sim/bd_a676_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_12/sim/bd_a676_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_7/sim/bd_a676_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_8/sim/bd_a676_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_9/sim/bd_a676_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_2/sim/bd_a676_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_3/sim/bd_a676_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_4/sim/bd_a676_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_5/sim/bd_a676_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_6/sim/bd_a676_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_bsw_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/ip/ip_0/sim/bd_a676_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676_one_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.ip_user_files/bd/imageProcessingSystem/ip/imageProcessingSystem_axi_smc_0/bd_0/sim/bd_a676.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a676
INFO: [VRFC 10-311] analyzing module clk_map_imp_1NS128J
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_DA3CY0
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_ZHMVS4
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1BZM53F
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_1FEY05T
INFO: [VRFC 10-311] analyzing module s01_entry_pipeline_imp_FENCF3
INFO: [VRFC 10-311] analyzing module s01_nodes_imp_A26IP3
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2128.133 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2128.133 ; gain = 28.969
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_sdk -workspace D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk -hwspec D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk/imageProcessingSystem_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk -hwspec D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk/imageProcessingSystem_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.runs/impl_1/imageProcessingSystem_wrapper.sysdef D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk/imageProcessingSystem_wrapper.hdf

launch_sdk -workspace D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk -hwspec D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk/imageProcessingSystem_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk -hwspec D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk/imageProcessingSystem_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  6 21:28:40 2021...
