// Seed: 3764135624
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  logic id_5;
  logic id_6 = ((id_4));
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4,
      id_2
  );
  inout reg id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = id_5;
  integer id_7;
  ;
  always id_3 <= -1;
endmodule
