Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id aL72GYt862npNAAAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Fri, 24 Apr 2026 16:22:03 +0200
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id C3FE446023A
	for <lists+amd-gfx@lfdr.de>; Fri, 24 Apr 2026 16:22:02 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id F09E510F5BB;
	Fri, 24 Apr 2026 14:22:00 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=igalia.com header.i=@igalia.com header.b="eECOLrxW";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from fanzine2.igalia.com (fanzine2.igalia.com [213.97.179.56])
 by gabe.freedesktop.org (Postfix) with ESMTPS id E378610F5DE
 for <amd-gfx@lists.freedesktop.org>; Fri, 24 Apr 2026 14:21:59 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=igalia.com; 
 s=20170329;
 h=Content-Transfer-Encoding:Content-Type:In-Reply-To:References:
 To:Subject:From:MIME-Version:Date:Message-ID:Sender:Reply-To:Cc:Content-ID:
 Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc
 :Resent-Message-ID:List-Id:List-Help:List-Unsubscribe:List-Subscribe:
 List-Post:List-Owner:List-Archive;
 bh=25r/+cTx1lMeADQmb5MvfK/EXRzL+GmAdKg1bm8tZyw=; b=eECOLrxW/0EH/lTRVmof1Tm9HF
 QBHmfihBb6M4KMLj4+F+JlbRg2VlyK6UwUtBAe/PGbM8O/TNy/Klr5g91inCvzFbRxPyjxcTUs9yU
 HqUIlIuelKsUCRq1wNWsP11oATe9OmqF6iNijg2egt4FVqWOuvplegTFSIH7eKxBdJc4hJD3vXsOr
 Uz41sl+UNlXkaxH4HOBMOh2v5hVFAZ7nRFk3O2dthXwkqJ2+20WQpEWOOndNjkGRM8RslRg9cO4Br
 KYUnO362H5WCuKfm+qSmTdlnV4L0LUavAhX02YE9Ifa4Tn3K+2pw0nRFgfUBsrKIykn4+sbx/8/fh
 HOQxmvjg==;
Received: from [186.208.73.228] (helo=[192.168.18.14])
 by fanzine2.igalia.com with esmtpsa 
 (Cipher TLS1.3:ECDHE_X25519__RSA_PSS_RSAE_SHA256__AES_128_GCM:128) (Exim)
 id 1wGHPq-001dA2-ON; Fri, 24 Apr 2026 16:21:58 +0200
Message-ID: <5132be76-3565-4b4d-8703-8fa49e652ea0@igalia.com>
Date: Fri, 24 Apr 2026 11:21:54 -0300
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
From: Melissa Wen <mwen@igalia.com>
Subject: Re: [PATCH 03/14] drm/amd/display: Remove min/max clock levels from
 clk_mgr
To: =?UTF-8?Q?Timur_Krist=C3=B3f?= <timur.kristof@gmail.com>,
 amd-gfx@lists.freedesktop.org, alexander.deucher@amd.com,
 Alex Hung <alex.hung@amd.com>, Harry Wentland <Harry.Wentland@amd.com>,
 Roman Li <Roman.Li@amd.com>, Leo Li <sunpeng.li@amd.com>,
 David Airlie <airlied@gmail.com>,
 Mario Limonciello <mario.limonciello@amd.com>,
 Ivan Lipski <ivan.lipski@amd.com>
References: <20260423191519.73127-1-timur.kristof@gmail.com>
 <20260423191519.73127-4-timur.kristof@gmail.com>
Content-Language: en-US
In-Reply-To: <20260423191519.73127-4-timur.kristof@gmail.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Rspamd-Queue-Id: C3FE446023A
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [0.49 / 15.00];
	R_DKIM_REJECT(1.00)[igalia.com:s=20170329];
	MAILLIST(-0.20)[mailman];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	DMARC_POLICY_SOFTFAIL(0.10)[igalia.com : SPF not aligned (relaxed),none];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_COUNT_THREE(0.00)[3];
	FORGED_RECIPIENTS(0.00)[m:timur.kristof@gmail.com,m:alexander.deucher@amd.com,m:alex.hung@amd.com,m:Harry.Wentland@amd.com,m:Roman.Li@amd.com,m:sunpeng.li@amd.com,m:airlied@gmail.com,m:mario.limonciello@amd.com,m:ivan.lipski@amd.com,m:timurkristof@gmail.com,s:lists@lfdr.de];
	FREEMAIL_TO(0.00)[gmail.com,lists.freedesktop.org,amd.com];
	ARC_NA(0.00)[];
	FORGED_SENDER(0.00)[mwen@igalia.com,amd-gfx-bounces@lists.freedesktop.org];
	TO_DN_SOME(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	MIME_TRACE(0.00)[0:+];
	FORWARDED(0.00)[amd-gfx@lists.freedesktop.org];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	PREVIOUSLY_DELIVERED(0.00)[amd-gfx@lists.freedesktop.org];
	NEURAL_HAM(-0.00)[-0.989];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[mwen@igalia.com,amd-gfx-bounces@lists.freedesktop.org];
	DKIM_TRACE(0.00)[igalia.com:-];
	MID_RHS_MATCH_FROM(0.00)[];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	RCPT_COUNT_SEVEN(0.00)[10];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	TAGGED_RCPT(0.00)[amd-gfx];
	DBL_BLOCKED_OPENRESOLVER(0.00)[igalia.com:mid,gabe.freedesktop.org:helo,gabe.freedesktop.org:rdns]



On 23/04/2026 16:15, Timur Kristóf wrote:
> These fields are not used by anything anymore.
>
> Signed-off-by: Timur Kristóf<timur.kristof@gmail.com>
> ---
>   .../amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c   | 14 --------------
>   .../display/dc/clk_mgr/dce112/dce112_clk_mgr.c    | 15 ---------------
>   .../drm/amd/display/dc/inc/hw/clk_mgr_internal.h  |  2 --
>   3 files changed, 31 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c b/drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c
> index 988eb6f841f54..2ba341df7fffd 100644
> --- a/drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c
> +++ b/drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/dce_clk_mgr.c
> @@ -257,11 +257,6 @@ int dce_set_clock(
>   		actual_clock = pxl_clk_params.dfs_bypass_display_clock;
>   	}
>   
> -	/* from power down, we need mark the clock state as ClocksStateNominal
> -	 * from HWReset, so when resume we will call pplib voltage regulator.*/
> -	if (requested_clk_khz == 0)
> -		clk_mgr_dce->cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL;
> -
>   	if (dmcu && dmcu->funcs->is_dmcu_initialized(dmcu))
>   		dmcu->funcs->set_psr_wait_loop(dmcu, actual_clock / 1000 / 7);
>   
> @@ -425,7 +420,6 @@ void dce_clk_mgr_construct(
>   		struct clk_mgr_internal *clk_mgr)
>   {
>   	struct clk_mgr *base = &clk_mgr->base;
> -	struct dm_pp_static_clock_info static_clk_info = {0};
>   
>   	if (ctx->dce_version <= DCE_VERSION_6_4)
>   		memcpy(clk_mgr->max_clks_by_state,
> @@ -451,14 +445,6 @@ void dce_clk_mgr_construct(
>   	clk_mgr->dprefclk_ss_divider = 1000;
>   	clk_mgr->ss_on_dprefclk = false;
>   
> -	if (ctx->dce_version >= DCE_VERSION_8_0) {
> -		if (dm_pp_get_static_clocks(ctx, &static_clk_info))

and `dm_pp_get_static_clocks` becomes unused, right?

> -			clk_mgr->max_clks_state = static_clk_info.max_clocks_state;
> -		else
> -			clk_mgr->max_clks_state = DM_PP_CLOCKS_STATE_NOMINAL;
> -		clk_mgr->cur_min_clks_state = DM_PP_CLOCKS_STATE_INVALID;
> -	}
> -
>   	base->clks.max_supported_dispclk_khz =
>   		clk_mgr->max_clks_by_state[DM_PP_CLOCKS_STATE_PERFORMANCE].display_clk_khz;
>   
> diff --git a/drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c b/drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c
> index 48393c69735b6..0f3f8df4df96a 100644
> --- a/drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c
> +++ b/drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c
> @@ -89,13 +89,6 @@ int dce112_set_clock(struct clk_mgr *clk_mgr_base, int requested_clk_khz)
>   	bp->funcs->set_dce_clock(bp, &dce_clk_params);
>   	actual_clock = dce_clk_params.target_clock_frequency;
>   
> -	/*
> -	 * from power down, we need mark the clock state as ClocksStateNominal
> -	 * from HWReset, so when resume we will call pplib voltage regulator.
> -	 */
> -	if (requested_clk_khz == 0)
> -		clk_mgr_dce->cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL;
> -
>   	/*Program DP ref Clock*/
>   	/*VBIOS will determine DPREFCLK frequency, so we don't set it*/
>   	dce_clk_params.target_clock_frequency = 0;
> @@ -143,14 +136,6 @@ int dce112_set_dispclk(struct clk_mgr_internal *clk_mgr, int requested_clk_khz)
>   	bp->funcs->set_dce_clock(bp, &dce_clk_params);
>   	actual_clock = dce_clk_params.target_clock_frequency;
>   
> -	/*
> -	 * from power down, we need mark the clock state as ClocksStateNominal
> -	 * from HWReset, so when resume we will call pplib voltage regulator.
> -	 */
> -	if (requested_clk_khz == 0)
> -		clk_mgr->cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL;
> -
> -
>   	if (dmcu && dmcu->funcs->is_dmcu_initialized(dmcu)) {
>   		if (clk_mgr->dfs_bypass_disp_clk != actual_clock)
>   			dmcu->funcs->set_psr_wait_loop(dmcu,
> diff --git a/drivers/gpu/drm/amd/display/dc/inc/hw/clk_mgr_internal.h b/drivers/gpu/drm/amd/display/dc/inc/hw/clk_mgr_internal.h
> index c69ccfcebeb5a..e01bf6bd7f3f4 100644
> --- a/drivers/gpu/drm/amd/display/dc/inc/hw/clk_mgr_internal.h
> +++ b/drivers/gpu/drm/amd/display/dc/inc/hw/clk_mgr_internal.h
> @@ -477,8 +477,6 @@ struct clk_mgr_internal {
>   	 */
>   	int dprefclk_ss_divider;
>   
> -	enum dm_pp_clocks_state max_clks_state;
> -	enum dm_pp_clocks_state cur_min_clks_state;
>   	bool periodic_retraining_disabled;
>   
>   	unsigned int cur_phyclk_req_table[MAX_LINKS];

