<profile>

<section name = "Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_70_4'" level="0">
<item name = "Date">Sun Sep 15 03:31:49 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hlsc_fcnn_activities</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.392 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">29, 29, 0.290 us, 0.290 us, 29, 29, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_70_4">27, 27, 22, 2, 2, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 17, -, -, -</column>
<column name="Expression">-, -, 0, 122, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 6, -</column>
<column name="Memory">0, -, 10, 4, -</column>
<column name="Multiplexer">-, -, -, 58, -</column>
<column name="Register">-, -, 815, 96, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 20, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_12s_16s_24_1_1_U21">mul_12s_16s_24_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U22">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U23">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U24">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U25">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U26">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U27">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U28">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U29">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U30">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U31">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U32">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U33">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U34">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U35">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U36">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U37">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_16s_24ns_24_4_1_U38">mac_muladd_12s_16s_24ns_24_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="layer1_bias_U">neural_network_Pipeline_VITIS_LOOP_70_4_layer1_bias_ROM_AUTO_1R, 0, 10, 4, 0, 20, 10, 1, 200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln70_1_fu_652_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln70_fu_993_p2">+, 0, 0, 13, 5, 5</column>
<column name="add_ln72_fu_1077_p2">+, 0, 0, 22, 15, 15</column>
<column name="sum_2_fu_1071_p2">+, 0, 0, 23, 16, 16</column>
<column name="icmp_ln14_fu_1083_p2">icmp, 0, 0, 23, 16, 1</column>
<column name="icmp_ln70_fu_646_p2">icmp, 0, 0, 13, 3, 4</column>
<column name="select_ln14_fu_1096_p3">select, 0, 0, 15, 1, 15</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">13, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 3, 6</column>
<column name="i_1_fu_142">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln72_reg_1703">15, 0, 15, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i_1_fu_142">3, 0, 3, 0</column>
<column name="i_reg_1345">3, 0, 3, 0</column>
<column name="icmp_ln14_reg_1708">1, 0, 1, 0</column>
<column name="icmp_ln70_reg_1369">1, 0, 1, 0</column>
<column name="layer1_bias_load_reg_1697">10, 0, 10, 0</column>
<column name="layer1_weight_tile_10_load_reg_1542">12, 0, 12, 0</column>
<column name="layer1_weight_tile_12_load_reg_1577">12, 0, 12, 0</column>
<column name="layer1_weight_tile_14_load_reg_1612">12, 0, 12, 0</column>
<column name="layer1_weight_tile_16_load_reg_1647">12, 0, 12, 0</column>
<column name="layer1_weight_tile_2_load_reg_1402">12, 0, 12, 0</column>
<column name="layer1_weight_tile_4_load_reg_1437">12, 0, 12, 0</column>
<column name="layer1_weight_tile_6_load_reg_1472">12, 0, 12, 0</column>
<column name="layer1_weight_tile_8_load_reg_1507">12, 0, 12, 0</column>
<column name="layer1_weight_tile_load_reg_1392">12, 0, 12, 0</column>
<column name="lshr_ln_reg_1677">3, 0, 3, 0</column>
<column name="lshr_ln_reg_1677_pp0_iter10_reg">3, 0, 3, 0</column>
<column name="sext_ln74_10_cast_reg_1290">24, 0, 24, 0</column>
<column name="sext_ln74_11_cast_reg_1285">24, 0, 24, 0</column>
<column name="sext_ln74_12_cast_reg_1280">24, 0, 24, 0</column>
<column name="sext_ln74_13_cast_reg_1275">24, 0, 24, 0</column>
<column name="sext_ln74_14_cast_reg_1270">24, 0, 24, 0</column>
<column name="sext_ln74_15_cast_reg_1265">24, 0, 24, 0</column>
<column name="sext_ln74_16_cast_reg_1260">24, 0, 24, 0</column>
<column name="sext_ln74_17_cast_reg_1255">24, 0, 24, 0</column>
<column name="sext_ln74_1_cast_reg_1335">24, 0, 24, 0</column>
<column name="sext_ln74_2_cast_reg_1330">24, 0, 24, 0</column>
<column name="sext_ln74_3_cast_reg_1325">24, 0, 24, 0</column>
<column name="sext_ln74_4_cast_reg_1320">24, 0, 24, 0</column>
<column name="sext_ln74_5_cast_reg_1315">24, 0, 24, 0</column>
<column name="sext_ln74_6_cast_reg_1310">24, 0, 24, 0</column>
<column name="sext_ln74_7_cast_reg_1305">24, 0, 24, 0</column>
<column name="sext_ln74_8_cast_reg_1300">24, 0, 24, 0</column>
<column name="sext_ln74_9_cast_reg_1295">24, 0, 24, 0</column>
<column name="sext_ln74_cast_reg_1340">24, 0, 24, 0</column>
<column name="tmp_9_reg_1407">16, 0, 16, 0</column>
<column name="trunc_ln70_reg_1373">2, 0, 2, 0</column>
<column name="zext_ln70_2_reg_1350">3, 0, 64, 61</column>
<column name="i_reg_1345">64, 32, 3, 0</column>
<column name="trunc_ln70_reg_1373">64, 32, 2, 0</column>
<column name="zext_ln70_2_reg_1350">64, 32, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_70_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_70_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_70_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_70_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_70_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_70_4, return value</column>
<column name="layer1_output_3_address0">out, 3, ap_memory, layer1_output_3, array</column>
<column name="layer1_output_3_ce0">out, 1, ap_memory, layer1_output_3, array</column>
<column name="layer1_output_3_we0">out, 1, ap_memory, layer1_output_3, array</column>
<column name="layer1_output_3_d0">out, 15, ap_memory, layer1_output_3, array</column>
<column name="layer1_output_2_address0">out, 3, ap_memory, layer1_output_2, array</column>
<column name="layer1_output_2_ce0">out, 1, ap_memory, layer1_output_2, array</column>
<column name="layer1_output_2_we0">out, 1, ap_memory, layer1_output_2, array</column>
<column name="layer1_output_2_d0">out, 15, ap_memory, layer1_output_2, array</column>
<column name="layer1_output_1_address0">out, 3, ap_memory, layer1_output_1, array</column>
<column name="layer1_output_1_ce0">out, 1, ap_memory, layer1_output_1, array</column>
<column name="layer1_output_1_we0">out, 1, ap_memory, layer1_output_1, array</column>
<column name="layer1_output_1_d0">out, 15, ap_memory, layer1_output_1, array</column>
<column name="layer1_output_address0">out, 3, ap_memory, layer1_output, array</column>
<column name="layer1_output_ce0">out, 1, ap_memory, layer1_output, array</column>
<column name="layer1_output_we0">out, 1, ap_memory, layer1_output, array</column>
<column name="layer1_output_d0">out, 15, ap_memory, layer1_output, array</column>
<column name="tile">in, 5, ap_none, tile, scalar</column>
<column name="layer1_weight_tile_address0">out, 2, ap_memory, layer1_weight_tile, array</column>
<column name="layer1_weight_tile_ce0">out, 1, ap_memory, layer1_weight_tile, array</column>
<column name="layer1_weight_tile_q0">in, 12, ap_memory, layer1_weight_tile, array</column>
<column name="sext_ln74">in, 16, ap_none, sext_ln74, scalar</column>
<column name="layer1_weight_tile_1_address0">out, 2, ap_memory, layer1_weight_tile_1, array</column>
<column name="layer1_weight_tile_1_ce0">out, 1, ap_memory, layer1_weight_tile_1, array</column>
<column name="layer1_weight_tile_1_q0">in, 12, ap_memory, layer1_weight_tile_1, array</column>
<column name="sext_ln74_1">in, 16, ap_none, sext_ln74_1, scalar</column>
<column name="layer1_weight_tile_2_address0">out, 2, ap_memory, layer1_weight_tile_2, array</column>
<column name="layer1_weight_tile_2_ce0">out, 1, ap_memory, layer1_weight_tile_2, array</column>
<column name="layer1_weight_tile_2_q0">in, 12, ap_memory, layer1_weight_tile_2, array</column>
<column name="sext_ln74_2">in, 16, ap_none, sext_ln74_2, scalar</column>
<column name="layer1_weight_tile_3_address0">out, 2, ap_memory, layer1_weight_tile_3, array</column>
<column name="layer1_weight_tile_3_ce0">out, 1, ap_memory, layer1_weight_tile_3, array</column>
<column name="layer1_weight_tile_3_q0">in, 12, ap_memory, layer1_weight_tile_3, array</column>
<column name="sext_ln74_3">in, 16, ap_none, sext_ln74_3, scalar</column>
<column name="layer1_weight_tile_4_address0">out, 2, ap_memory, layer1_weight_tile_4, array</column>
<column name="layer1_weight_tile_4_ce0">out, 1, ap_memory, layer1_weight_tile_4, array</column>
<column name="layer1_weight_tile_4_q0">in, 12, ap_memory, layer1_weight_tile_4, array</column>
<column name="sext_ln74_4">in, 16, ap_none, sext_ln74_4, scalar</column>
<column name="layer1_weight_tile_5_address0">out, 2, ap_memory, layer1_weight_tile_5, array</column>
<column name="layer1_weight_tile_5_ce0">out, 1, ap_memory, layer1_weight_tile_5, array</column>
<column name="layer1_weight_tile_5_q0">in, 12, ap_memory, layer1_weight_tile_5, array</column>
<column name="sext_ln74_5">in, 16, ap_none, sext_ln74_5, scalar</column>
<column name="layer1_weight_tile_6_address0">out, 2, ap_memory, layer1_weight_tile_6, array</column>
<column name="layer1_weight_tile_6_ce0">out, 1, ap_memory, layer1_weight_tile_6, array</column>
<column name="layer1_weight_tile_6_q0">in, 12, ap_memory, layer1_weight_tile_6, array</column>
<column name="sext_ln74_6">in, 16, ap_none, sext_ln74_6, scalar</column>
<column name="layer1_weight_tile_7_address0">out, 2, ap_memory, layer1_weight_tile_7, array</column>
<column name="layer1_weight_tile_7_ce0">out, 1, ap_memory, layer1_weight_tile_7, array</column>
<column name="layer1_weight_tile_7_q0">in, 12, ap_memory, layer1_weight_tile_7, array</column>
<column name="sext_ln74_7">in, 16, ap_none, sext_ln74_7, scalar</column>
<column name="layer1_weight_tile_8_address0">out, 2, ap_memory, layer1_weight_tile_8, array</column>
<column name="layer1_weight_tile_8_ce0">out, 1, ap_memory, layer1_weight_tile_8, array</column>
<column name="layer1_weight_tile_8_q0">in, 12, ap_memory, layer1_weight_tile_8, array</column>
<column name="sext_ln74_8">in, 16, ap_none, sext_ln74_8, scalar</column>
<column name="layer1_weight_tile_9_address0">out, 2, ap_memory, layer1_weight_tile_9, array</column>
<column name="layer1_weight_tile_9_ce0">out, 1, ap_memory, layer1_weight_tile_9, array</column>
<column name="layer1_weight_tile_9_q0">in, 12, ap_memory, layer1_weight_tile_9, array</column>
<column name="sext_ln74_9">in, 16, ap_none, sext_ln74_9, scalar</column>
<column name="layer1_weight_tile_10_address0">out, 2, ap_memory, layer1_weight_tile_10, array</column>
<column name="layer1_weight_tile_10_ce0">out, 1, ap_memory, layer1_weight_tile_10, array</column>
<column name="layer1_weight_tile_10_q0">in, 12, ap_memory, layer1_weight_tile_10, array</column>
<column name="sext_ln74_10">in, 16, ap_none, sext_ln74_10, scalar</column>
<column name="layer1_weight_tile_11_address0">out, 2, ap_memory, layer1_weight_tile_11, array</column>
<column name="layer1_weight_tile_11_ce0">out, 1, ap_memory, layer1_weight_tile_11, array</column>
<column name="layer1_weight_tile_11_q0">in, 12, ap_memory, layer1_weight_tile_11, array</column>
<column name="sext_ln74_11">in, 16, ap_none, sext_ln74_11, scalar</column>
<column name="layer1_weight_tile_12_address0">out, 2, ap_memory, layer1_weight_tile_12, array</column>
<column name="layer1_weight_tile_12_ce0">out, 1, ap_memory, layer1_weight_tile_12, array</column>
<column name="layer1_weight_tile_12_q0">in, 12, ap_memory, layer1_weight_tile_12, array</column>
<column name="sext_ln74_12">in, 16, ap_none, sext_ln74_12, scalar</column>
<column name="layer1_weight_tile_13_address0">out, 2, ap_memory, layer1_weight_tile_13, array</column>
<column name="layer1_weight_tile_13_ce0">out, 1, ap_memory, layer1_weight_tile_13, array</column>
<column name="layer1_weight_tile_13_q0">in, 12, ap_memory, layer1_weight_tile_13, array</column>
<column name="sext_ln74_13">in, 16, ap_none, sext_ln74_13, scalar</column>
<column name="layer1_weight_tile_14_address0">out, 2, ap_memory, layer1_weight_tile_14, array</column>
<column name="layer1_weight_tile_14_ce0">out, 1, ap_memory, layer1_weight_tile_14, array</column>
<column name="layer1_weight_tile_14_q0">in, 12, ap_memory, layer1_weight_tile_14, array</column>
<column name="sext_ln74_14">in, 16, ap_none, sext_ln74_14, scalar</column>
<column name="layer1_weight_tile_15_address0">out, 2, ap_memory, layer1_weight_tile_15, array</column>
<column name="layer1_weight_tile_15_ce0">out, 1, ap_memory, layer1_weight_tile_15, array</column>
<column name="layer1_weight_tile_15_q0">in, 12, ap_memory, layer1_weight_tile_15, array</column>
<column name="sext_ln74_15">in, 16, ap_none, sext_ln74_15, scalar</column>
<column name="layer1_weight_tile_16_address0">out, 2, ap_memory, layer1_weight_tile_16, array</column>
<column name="layer1_weight_tile_16_ce0">out, 1, ap_memory, layer1_weight_tile_16, array</column>
<column name="layer1_weight_tile_16_q0">in, 12, ap_memory, layer1_weight_tile_16, array</column>
<column name="sext_ln74_16">in, 16, ap_none, sext_ln74_16, scalar</column>
<column name="layer1_weight_tile_17_address0">out, 2, ap_memory, layer1_weight_tile_17, array</column>
<column name="layer1_weight_tile_17_ce0">out, 1, ap_memory, layer1_weight_tile_17, array</column>
<column name="layer1_weight_tile_17_q0">in, 12, ap_memory, layer1_weight_tile_17, array</column>
<column name="sext_ln74_17">in, 16, ap_none, sext_ln74_17, scalar</column>
</table>
</item>
</section>
</profile>
