Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1463aab7f39e4d18b8aa03e56dee7cb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab_FSM1_tb_behav xil_defaultlib.lab_FSM1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'insert_coin' [F:/SC2103/Lab 1/Lab 1/Lab 1.srcs/sim_1/new/lab_FSM1_tb.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab1_FSM
Compiling module xil_defaultlib.lab_FSM1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab_FSM1_tb_behav
