{
  "7":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":25
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_N"
        , "id":26
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_N'"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":27
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":863
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_N"
        , "id":28
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_N'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":29
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":863
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_N"
        , "id":30
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_N'"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":31
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":863
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":32
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":863
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":33
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":863
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":34
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dests In":"MainKernel_AGU_0.B1, MainKernel_AGU_0.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":863
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":35
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"MainKernel_AGU_0.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":863
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":26
        , "to":27
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":27
        , "to":34
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":28
        , "to":29
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":29
        , "to":31
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":30
        , "to":31
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":31
        , "to":32
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":32
        , "to":33
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":33
        , "to":35
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
    ]
  }
  , "8":
  {
    "nodes":
    [
      {
        "name":"Capacity FIFO"
        , "id":694
        , "subtype":"capacity fifo"
        , "details":
        [
          {
            "type":"table"
            , "FIFO Depth":"3"
            , "FIFO Width":"0"
          }
        ]
      }
      , {
        "name":"Cluster 0"
        , "id":37
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts16mainkernel_agu_0s_c0_enter1_zts16mainkernel_agu_0_131_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":692
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":693
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"160"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":36
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":863
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_hist"
        , "id":38
        , "start":"8.00"
        , "end":"8.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_hist'"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":39
        , "start":"5.00"
        , "end":"8.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Prefetching"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"3"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":864
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Capacity FIFO"
        , "id":695
        , "subtype":"capacity fifo"
        , "details":
        [
          {
            "type":"table"
            , "FIFO Depth":"1"
            , "FIFO Width":"32"
          }
        ]
      }
      , {
        "name":"Ptr. Comp."
        , "id":40
        , "start":"8.00"
        , "end":"8.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":865
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":41
        , "start":"8.00"
        , "end":"8.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"128 bits"
            , "Depth":"4"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":42
        , "start":"8.00"
        , "end":"8.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"128 bits"
            , "Depth":"4"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"3"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":692
        , "to":693
      }
      , {
        "from":692
        , "to":694
      }
      , {
        "from":36
        , "to":692
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":38
        , "to":40
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":695
        , "to":38
      }
      , {
        "from":39
        , "to":40
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":39
        , "to":695
      }
      , {
        "from":693
        , "to":39
        , "details":
        [
          {
            "type":"table"
            , "Width":"160"
          }
        ]
      }
      , {
        "from":693
        , "to":41
        , "details":
        [
          {
            "type":"table"
            , "Width":"160"
          }
        ]
      }
      , {
        "from":693
        , "to":42
        , "details":
        [
          {
            "type":"table"
            , "Width":"160"
          }
        ]
      }
    ]
  }
  , "9":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":43
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "10":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":44
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":488
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "11":
  {
    "nodes":
    [
      {
        "name":"RD"
        , "id":45
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"8 bits"
            , "Depth":"1"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":46
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"8-bit And"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":68
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":47
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":68
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":48
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"128 bits"
            , "Depth":"1"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":49
        , "start":"1.00"
        , "end":"8.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"7"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_lsu.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":45
        , "to":46
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":46
        , "to":47
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":47
        , "to":49
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":47
        , "to":48
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":48
        , "to":49
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
    ]
  }
  , "12":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":50
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "13":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":51
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":502
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "14":
  {
    "nodes":
    [
      {
        "name":"RD"
        , "id":52
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"8 bits"
            , "Depth":"8"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":53
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"8-bit And"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":68
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":54
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":68
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":55
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"64 bits"
            , "Depth":"8"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":56
        , "start":"1.00"
        , "end":"9.00"
        , "subtype":"load/store"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"8"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_lsu.hpp"
              , "line":56
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":57
        , "start":"9.00"
        , "end":"9.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"32 bits"
            , "Depth":"8"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":52
        , "to":53
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":53
        , "to":54
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":54
        , "to":56
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":54
        , "to":55
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":54
        , "to":57
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":56
        , "to":57
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "15":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":58
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "16":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":59
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":515
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "17":
  {
    "nodes":
    [
      {
        "name":"RD"
        , "id":60
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"8 bits"
            , "Depth":"8"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":61
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"8-bit And"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":68
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":62
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":68
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":63
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"8 bits"
            , "Depth":"8"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":64
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"8-bit And"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":68
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":65
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"8-bit Integer Compare"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":68
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":66
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":68
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":67
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":68
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":68
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"32 bits"
            , "Depth":"8"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":69
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":70
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"32 bits"
            , "Depth":"8"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":71
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":72
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"32 bits"
            , "Depth":"4"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":60
        , "to":61
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":61
        , "to":62
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":62
        , "to":72
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":62
        , "to":69
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":62
        , "to":67
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":62
        , "to":63
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":63
        , "to":64
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":64
        , "to":65
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":65
        , "to":69
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":65
        , "to":66
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":65
        , "to":71
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":66
        , "to":67
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":67
        , "to":68
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":68
        , "to":71
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":69
        , "to":70
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":70
        , "to":71
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":71
        , "to":72
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "18":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":73
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "19":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":74
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":608
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "20":
  {
    "nodes":
    [
      {
        "name":"Cluster 1"
        , "id":76
        , "start":"1.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_while_body_i_zts8lsq_dramin4sycl3_v13ext5intel4pipeiz16histogram_kernelrns1_5queueerkst6vectoriisaiieers9_e27pipes_c0_enter1_zts8lsq_dramin4sycl3_v13ext5intel4pipeiz16histogram_kernelrns1_5queueerkst6vectoriisaiieers9_e27pipe_3450_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"6"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":696
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"3"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":697
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"4"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"288"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Input"
        , "id":75
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Input"
            , "Preceding Blocks":">.B0, >.B1"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":608
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":77
        , "start":"7.00"
        , "end":"7.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"8 bits"
            , "Depth":"1"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":78
        , "start":"7.00"
        , "end":"7.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"128 bits"
            , "Depth":"1"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"8"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":79
        , "start":"7.00"
        , "end":"7.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"8 bits"
            , "Depth":"8"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":80
        , "start":"7.00"
        , "end":"7.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"8 bits"
            , "Depth":"8"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":81
        , "start":"7.00"
        , "end":"7.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"8 bits"
            , "Depth":"8"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":82
        , "start":"7.00"
        , "end":"7.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"64 bits"
            , "Depth":"8"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":83
        , "start":"7.00"
        , "end":"7.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"32 bits"
            , "Depth":"8"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":696
        , "to":697
      }
      , {
        "from":75
        , "to":696
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":697
        , "to":77
        , "details":
        [
          {
            "type":"table"
            , "Width":"288"
          }
        ]
      }
      , {
        "from":697
        , "to":78
        , "details":
        [
          {
            "type":"table"
            , "Width":"288"
          }
        ]
      }
      , {
        "from":697
        , "to":79
        , "details":
        [
          {
            "type":"table"
            , "Width":"288"
          }
        ]
      }
      , {
        "from":697
        , "to":80
        , "details":
        [
          {
            "type":"table"
            , "Width":"288"
          }
        ]
      }
      , {
        "from":697
        , "to":81
        , "details":
        [
          {
            "type":"table"
            , "Width":"288"
          }
        ]
      }
      , {
        "from":697
        , "to":82
        , "details":
        [
          {
            "type":"table"
            , "Width":"288"
          }
        ]
      }
      , {
        "from":697
        , "to":83
        , "details":
        [
          {
            "type":"table"
            , "Width":"288"
          }
        ]
      }
    ]
  }
  , "21":
  {
    "nodes":
    [
      {
        "name":"WR"
        , "id":84
        , "start":"0.00"
        , "end":"0.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"8 bits"
            , "Depth":"8"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":85
        , "start":"0.00"
        , "end":"0.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"8 bits"
            , "Depth":"8"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":86
        , "start":"0.00"
        , "end":"0.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"8 bits"
            , "Depth":"1"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<sycl::_V1::event LoadStoreQueueDRAM<int, fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"3"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":87
        , "start":"0.00"
        , "end":"0.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":88
        , "start":"0.00"
        , "end":"0.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":89
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":84
        , "to":88
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":85
        , "to":87
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":86
        , "to":87
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":87
        , "to":88
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":88
        , "to":89
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "22":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":90
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"pop"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_N"
        , "id":91
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_N'"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":92
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_N"
        , "id":93
        , "start":"1.00"
        , "end":"1.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_N'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":94
        , "start":"1.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_N"
        , "id":95
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_N'"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":96
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":97
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":98
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":99
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dests In":"MainKernel.B1, MainKernel.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":100
        , "start":"2.00"
        , "end":"2.00"
        , "subtype":"ffwdSource"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"MainKernel.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":91
        , "to":92
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":92
        , "to":99
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":93
        , "to":94
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":94
        , "to":96
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":95
        , "to":96
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":96
        , "to":97
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":97
        , "to":98
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":98
        , "to":100
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
    ]
  }
  , "23":
  {
    "nodes":
    [
      {
        "name":"Cluster 2"
        , "id":102
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts10mainkernels_c0_enter1_zts10mainkernel_7484_1gr"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"cluster"
        , "children":
        [
          {
            "name":"Logic"
            , "id":698
            , "subtype":"entry"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":699
            , "subtype":"exit"
            , "details":
            [
              {
                "type":"table"
                , "Max Fanout":"2"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"32"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":101
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"RD"
        , "id":103
        , "start":"5.00"
        , "end":"5.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Read"
            , "Width":"32 bits"
            , "Depth":"4"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"2"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":67
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":104
        , "start":"5.00"
        , "end":"5.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"3"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":884
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":105
        , "start":"5.00"
        , "end":"5.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u119070/git/elastic-sycl-hls/scripts/compilation/example/experiments/histogram_if_dram_elastic_pass_workdir_2/histogram_if_dram.ast.cpp"
              , "line":885
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":106
        , "start":"5.00"
        , "end":"5.00"
        , "subtype":"select"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Select"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"WR"
        , "id":107
        , "start":"5.00"
        , "end":"5.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"96 bits"
            , "Depth":"4"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<fpga_tools::PipeArray<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"2"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":698
        , "to":699
      }
      , {
        "from":101
        , "to":698
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":103
        , "to":105
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":103
        , "to":104
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":699
        , "to":103
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":104
        , "to":106
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":105
        , "to":106
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":106
        , "to":107
        , "details":
        [
          {
            "type":"table"
            , "Width":"96"
          }
        ]
      }
      , {
        "from":699
        , "to":107
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "24":
  {
    "nodes":
    [
      {
        "name":"WR"
        , "id":108
        , "start":"0.00"
        , "end":"0.00"
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pipe Write"
            , "Width":"8 bits"
            , "Depth":"1"
            , "Pipe Name":"sycl::_V1::ext::intel::pipe<histogram_kernel(sycl::_V1::queue&, std::vector<int, std::allocator<int>"
            , "Stall-free":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":82
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":109
        , "start":"0.00"
        , "end":"1.00"
        , "subtype":"push"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.2/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
              , "line":1170
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":108
        , "to":109
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
}
