$date
	Sat Nov  3 18:28:42 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module ControlBombaAgua_tb $end
$var wire 1 ! B1 $end
$var wire 1 " B2 $end
$var wire 1 # clk $end
$var reg 1 $ I $end
$var reg 1 % S $end
$var reg 1 & dummy $end
$var reg 513 ' dumpfile_path [512:0] $end
$var reg 1 ( reset_n $end
$scope module inst $end
$var wire 1 ! B1 $end
$var wire 1 " B2 $end
$var wire 1 ) I $end
$var wire 1 * S $end
$var wire 1 # clk $end
$var wire 1 + estado_actual $end
$var wire 1 , prox_estado $end
$var wire 1 - reset_n $end
$scope module primer_bloque $end
$var wire 1 ) I $end
$var wire 1 * S $end
$var wire 1 , Yout $end
$var wire 1 . a $end
$var wire 1 + y $end
$upscope $end
$scope module f1 $end
$var wire 1 , D $end
$var wire 1 # clk $end
$var wire 1 - reset_n $end
$var reg 1 / Q $end
$upscope $end
$scope module segundo_bloque $end
$var wire 1 ! B1 $end
$var wire 1 " B2 $end
$var wire 1 ) I $end
$var wire 1 * S $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 2 c $end
$var wire 1 3 d $end
$var wire 1 + y $end
$upscope $end
$upscope $end
$scope module clk_gen $end
$var reg 1 4 clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
13
x2
11
x0
0/
x.
0-
1,
0+
x*
x)
0(
b110001001101001011011100010111101101111011101010111010001110000011101010111010000101110011101100110001101100100 '
1&
x%
x$
0#
x"
x!
$end
#1
1(
1-
#2
02
1.
10
1!
1"
0%
0*
0$
0)
#5
0!
12
01
03
0,
1/
1+
14
1#
1"
1$
1)
#8
