#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 13 02:03:08 2023
# Process ID: 8300
# Current directory: C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Vivado_VIO/NCO senoidal VIO.runs/synth_1
# Command line: vivado.exe -log seno_VIO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source seno_VIO.tcl
# Log file: C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Vivado_VIO/NCO senoidal VIO.runs/synth_1/seno_VIO.vds
# Journal file: C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Vivado_VIO/NCO senoidal VIO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source seno_VIO.tcl -notrace
Command: synth_design -top seno_VIO -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5760 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 384.734 ; gain = 99.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'seno_VIO' [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Fuentes/seno_vio.vhd:17]
INFO: [Synth 8-3491] module 'seno' declared at 'C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Fuentes/seno.vhd:11' bound to instance 'seno_inst' of component 'seno' [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Fuentes/seno_vio.vhd:46]
INFO: [Synth 8-638] synthesizing module 'seno' [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Fuentes/seno.vhd:30]
	Parameter BITS_DATO bound to: 12 - type: integer 
	Parameter BITS_MUESTRAS bound to: 10 - type: integer 
	Parameter BITS_INCREMENTO bound to: 25 - type: integer 
	Parameter BITS_CONTADOR bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'acumulador' [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Fuentes/acumulador.vhd:26]
	Parameter N_BITS_MUESTRAS bound to: 10 - type: integer 
	Parameter J_BITS_INCREMENTO bound to: 25 - type: integer 
	Parameter C_BITS_CONTADOR bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'acumulador' (1#1) [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Fuentes/acumulador.vhd:26]
INFO: [Synth 8-638] synthesizing module 'cfa_seno' [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Fuentes/cfa_seno.vhd:24]
	Parameter Q_BITS_DATO bound to: 12 - type: integer 
	Parameter N_BITS_MUESTRAS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cfa_seno' (2#1) [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Fuentes/cfa_seno.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'seno' (3#1) [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Fuentes/seno.vhd:30]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Vivado_VIO/NCO senoidal VIO.runs/synth_1/.Xil/Vivado-8300-Notebook-Guille/realtime/vio_0_stub.vhdl:5' bound to instance 'VIO_inst' of component 'vio_0' [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Fuentes/seno_vio.vhd:55]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Vivado_VIO/NCO senoidal VIO.runs/synth_1/.Xil/Vivado-8300-Notebook-Guille/realtime/vio_0_stub.vhdl:16]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'seno_inst'. This will prevent further optimization [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Fuentes/seno_vio.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'seno_VIO' (4#1) [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Fuentes/seno_vio.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 438.887 ; gain = 153.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 438.887 ; gain = 153.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 438.887 ; gain = 153.961
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Vivado_VIO/NCO senoidal VIO.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'VIO_inst'
Finished Parsing XDC File [c:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Vivado_VIO/NCO senoidal VIO.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'VIO_inst'
Parsing XDC File [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Vivado_VIO/NCO senoidal VIO.srcs/constrs_1/imports/Clase 4 - FPGA/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Vivado_VIO/NCO senoidal VIO.srcs/constrs_1/imports/Clase 4 - FPGA/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Vivado_VIO/NCO senoidal VIO.srcs/constrs_1/imports/Clase 4 - FPGA/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seno_VIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seno_VIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 769.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 769.754 ; gain = 484.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 769.754 ; gain = 484.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for VIO_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 769.754 ; gain = 484.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 769.754 ; gain = 484.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cfa_seno 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 769.754 ; gain = 484.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------+---------------+----------------+
|Module Name | RTL Object      | Depth x Width | Implemented As | 
+------------+-----------------+---------------+----------------+
|cfa_seno    | tdb_seno[0]     | 1024x12       | LUT            | 
|seno        | CFA/tdb_seno[0] | 1024x12       | LUT            | 
+------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 774.590 ; gain = 489.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 774.664 ; gain = 489.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 774.746 ; gain = 489.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 775.871 ; gain = 490.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 775.871 ; gain = 490.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 775.871 ; gain = 490.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 775.871 ; gain = 490.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 775.871 ; gain = 490.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 775.871 ; gain = 490.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |vio_0_bbox_0 |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |     8|
|4     |LUT2         |    25|
|5     |LUT4         |     1|
|6     |LUT5         |    16|
|7     |LUT6         |   161|
|8     |MUXF7        |    60|
|9     |MUXF8        |    15|
|10    |FDCE         |    30|
|11    |IBUF         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           |   345|
|2     |  seno_inst |seno       |   316|
|3     |    AF      |acumulador |   304|
|4     |    CFA     |cfa_seno   |    12|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 775.871 ; gain = 490.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 775.879 ; gain = 160.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 775.879 ; gain = 490.953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 794.500 ; gain = 518.195
INFO: [Common 17-1381] The checkpoint 'C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Vivado_VIO/NCO senoidal VIO.runs/synth_1/seno_VIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seno_VIO_utilization_synth.rpt -pb seno_VIO_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 794.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 02:04:04 2023...
