<profile>

<section name = "Vivado HLS Report for 'Loop_VConvH_proc'" level="0">
<item name = "Date">Fri Nov  5 09:20:00 2021
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">proj_conv</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66 ns, 5.728 ns, 0.83 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2059814, 13.320 ns, 13.718 ms, 2, 2059814, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VConvH_VConvW">0, 2059812, 3, 1, 1, 0 ~ 2059811, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 22, 0, 789, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">40, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 129, -</column>
<column name="Register">-, -, 495, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">2, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="linebuf_0_U">Loop_VConvH_proc_bkb, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_1_U">Loop_VConvH_proc_cud, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_2_U">Loop_VConvH_proc_cud, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_3_U">Loop_VConvH_proc_cud, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_4_U">Loop_VConvH_proc_cud, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_5_U">Loop_VConvH_proc_cud, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_6_U">Loop_VConvH_proc_cud, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_7_U">Loop_VConvH_proc_cud, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_8_U">Loop_VConvH_proc_cud, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
<column name="linebuf_9_U">Loop_VConvH_proc_cud, 4, 0, 0, 0, 1920, 32, 1, 61440</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="bound_fu_355_p2">*, 4, 0, 20, 32, 32</column>
<column name="mul_ln165_1_fu_449_p2">*, 2, 0, 20, 9, 32</column>
<column name="mul_ln165_2_fu_455_p2">*, 2, 0, 20, 9, 32</column>
<column name="mul_ln165_3_fu_461_p2">*, 2, 0, 20, 10, 32</column>
<column name="mul_ln165_4_fu_467_p2">*, 2, 0, 20, 10, 32</column>
<column name="mul_ln165_5_fu_473_p2">*, 2, 0, 20, 10, 32</column>
<column name="mul_ln165_6_fu_479_p2">*, 2, 0, 20, 9, 32</column>
<column name="mul_ln165_7_fu_485_p2">*, 2, 0, 20, 9, 32</column>
<column name="mul_ln165_8_fu_491_p2">*, 2, 0, 20, 7, 32</column>
<column name="mul_ln165_fu_443_p2">*, 2, 0, 20, 7, 32</column>
<column name="add_ln156_1_fu_389_p2">+, 0, 0, 11, 1, 11</column>
<column name="add_ln156_fu_375_p2">+, 0, 0, 64, 64, 1</column>
<column name="add_ln165_10_fu_575_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln165_1_fu_549_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln165_2_fu_555_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln165_3_fu_559_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln165_4_fu_565_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln165_5_fu_497_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln165_6_fu_571_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln165_7_fu_503_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln165_8_fu_509_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln165_9_fu_515_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln165_fu_543_p2">+, 0, 0, 32, 32, 32</column>
<column name="row_fu_437_p2">+, 0, 0, 11, 11, 1</column>
<column name="vconv_V_din">+, 0, 0, 32, 32, 32</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter0_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln156_fu_370_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln157_fu_365_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln169_1_fu_401_p2">icmp, 0, 0, 13, 11, 4</column>
<column name="icmp_ln169_fu_395_p2">icmp, 0, 0, 13, 11, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln156_1_fu_407_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln156_2_fu_415_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln156_fu_381_p3">select, 0, 0, 11, 1, 11</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="col1_0_i_i_i_reg_325">9, 2, 11, 22</column>
<column name="hconv_V_blk_n">9, 2, 1, 2</column>
<column name="height_blk_n">9, 2, 1, 2</column>
<column name="height_out_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_314">9, 2, 64, 128</column>
<column name="row2_0_i_i_i_reg_336">9, 2, 11, 22</column>
<column name="vconv_V_blk_n">9, 2, 1, 2</column>
<column name="vconv_xlim_loc_blk_n">9, 2, 1, 2</column>
<column name="vconv_xlim_loc_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln165_5_reg_700">32, 0, 32, 0</column>
<column name="add_ln165_9_reg_705">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="bound_reg_592">64, 0, 64, 0</column>
<column name="col1_0_i_i_i_reg_325">11, 0, 11, 0</column>
<column name="icmp_ln156_reg_597">1, 0, 1, 0</column>
<column name="icmp_ln156_reg_597_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_314">64, 0, 64, 0</column>
<column name="linebuf_0_addr_reg_615">11, 0, 11, 0</column>
<column name="linebuf_1_addr_reg_620">11, 0, 11, 0</column>
<column name="linebuf_2_addr_reg_626">11, 0, 11, 0</column>
<column name="linebuf_3_addr_reg_632">11, 0, 11, 0</column>
<column name="linebuf_4_addr_reg_638">11, 0, 11, 0</column>
<column name="linebuf_5_addr_reg_644">11, 0, 11, 0</column>
<column name="linebuf_6_addr_reg_650">11, 0, 11, 0</column>
<column name="linebuf_7_addr_reg_656">11, 0, 11, 0</column>
<column name="linebuf_8_addr_reg_662">11, 0, 11, 0</column>
<column name="linebuf_9_addr_reg_668">11, 0, 11, 0</column>
<column name="mul_ln165_1_reg_690">32, 0, 32, 0</column>
<column name="mul_ln165_2_reg_695">32, 0, 32, 0</column>
<column name="mul_ln165_reg_685">32, 0, 32, 0</column>
<column name="row2_0_i_i_i_reg_336">11, 0, 11, 0</column>
<column name="select_ln156_1_reg_606">1, 0, 1, 0</column>
<column name="select_ln156_1_reg_606_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_1_reg_679">32, 0, 32, 0</column>
<column name="vconv_xlim_loc_read_reg_587">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_VConvH_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_VConvH_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_VConvH_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_VConvH_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_VConvH_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_VConvH_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_VConvH_proc, return value</column>
<column name="height_dout">in, 32, ap_fifo, height, pointer</column>
<column name="height_empty_n">in, 1, ap_fifo, height, pointer</column>
<column name="height_read">out, 1, ap_fifo, height, pointer</column>
<column name="vconv_xlim_loc_dout">in, 32, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="vconv_xlim_loc_empty_n">in, 1, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="vconv_xlim_loc_read">out, 1, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="hconv_V_dout">in, 32, ap_fifo, hconv_V, pointer</column>
<column name="hconv_V_empty_n">in, 1, ap_fifo, hconv_V, pointer</column>
<column name="hconv_V_read">out, 1, ap_fifo, hconv_V, pointer</column>
<column name="vconv_V_din">out, 32, ap_fifo, vconv_V, pointer</column>
<column name="vconv_V_full_n">in, 1, ap_fifo, vconv_V, pointer</column>
<column name="vconv_V_write">out, 1, ap_fifo, vconv_V, pointer</column>
<column name="height_out_din">out, 32, ap_fifo, height_out, pointer</column>
<column name="height_out_full_n">in, 1, ap_fifo, height_out, pointer</column>
<column name="height_out_write">out, 1, ap_fifo, height_out, pointer</column>
<column name="vconv_xlim_loc_out_din">out, 32, ap_fifo, vconv_xlim_loc_out, pointer</column>
<column name="vconv_xlim_loc_out_full_n">in, 1, ap_fifo, vconv_xlim_loc_out, pointer</column>
<column name="vconv_xlim_loc_out_write">out, 1, ap_fifo, vconv_xlim_loc_out, pointer</column>
</table>
</item>
</section>
</profile>
