Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Mon Nov 25 10:56:10 2019
| Host         : C940-van-Willem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.082     -599.141                    101                 3301        0.056        0.000                      0                 3301        3.000        0.000                       0                   663  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                           ------------       ----------      --------------
VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz  {0.000 5.000}      10.000          100.000         
  PixelClk_ClockingWizard                       {0.000 19.863}     39.725          25.173          
  clkfbout_ClockingWizard                       {0.000 20.000}     40.000          25.000          
sys_clk_pin                                     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz                                                                                                                                                    3.000        0.000                       0                     1  
  PixelClk_ClockingWizard                            32.159        0.000                      0                 1203        0.085        0.000                      0                 1203       19.363        0.000                       0                   151  
  clkfbout_ClockingWizard                                                                                                                                                                        37.845        0.000                       0                     3  
sys_clk_pin                                           1.034        0.000                      0                 2098        0.056        0.000                      0                 2098        4.500        0.000                       0                   508  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin              PixelClk_ClockingWizard       -7.082     -543.539                     84                   84        0.700        0.000                      0                   84  
PixelClk_ClockingWizard  sys_clk_pin                   -5.225      -55.602                     17                   17        0.181        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
  To Clock:  VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  PixelClk_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       32.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.159ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 0.606ns (9.165%)  route 6.006ns (90.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 41.286 - 39.725 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.701     1.703    VGA_RGB_map/PixelClk
    SLICE_X72Y105        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_fdre_C_Q)         0.456     2.159 f  VGA_RGB_map/s_addrb1_reg[16]/Q
                         net (fo=21, routed)          4.445     6.604    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/pwropt_6
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.150     6.754 r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_138_LOPT_REMAP/O
                         net (fo=1, routed)           1.561     8.315    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_90
    RAMB36_X0Y19         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.558    41.286    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.001    41.285    
                         clock uncertainty           -0.164    41.121    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    40.474    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.474    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                 32.159    

Slack (MET) :             32.183ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 0.602ns (9.161%)  route 5.969ns (90.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 41.269 - 39.725 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.701     1.703    VGA_RGB_map/PixelClk
    SLICE_X72Y105        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_fdre_C_Q)         0.456     2.159 f  VGA_RGB_map/s_addrb1_reg[16]/Q
                         net (fo=21, routed)          4.319     6.478    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/pwropt_7
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.146     6.624 r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_142_LOPT_REMAP/O
                         net (fo=1, routed)           1.650     8.274    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_92
    RAMB36_X0Y15         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.541    41.269    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.001    41.268    
                         clock uncertainty           -0.164    41.104    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    40.457    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.457    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                 32.183    

Slack (MET) :             32.500ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 0.580ns (8.972%)  route 5.884ns (91.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 41.275 - 39.725 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.701     1.703    VGA_RGB_map/PixelClk
    SLICE_X72Y105        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_fdre_C_Q)         0.456     2.159 f  VGA_RGB_map/s_addrb1_reg[16]/Q
                         net (fo=21, routed)          4.445     6.604    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.728 r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__1/O
                         net (fo=4, routed)           1.439     8.167    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ENB
    RAMB36_X0Y16         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.547    41.275    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.001    41.274    
                         clock uncertainty           -0.164    41.110    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.667    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         40.667    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                 32.500    

Slack (MET) :             32.517ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 0.580ns (8.985%)  route 5.875ns (91.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 41.276 - 39.725 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.701     1.703    VGA_RGB_map/PixelClk
    SLICE_X72Y105        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_fdre_C_Q)         0.456     2.159 f  VGA_RGB_map/s_addrb1_reg[16]/Q
                         net (fo=21, routed)          4.445     6.604    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.728 r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__1/O
                         net (fo=4, routed)           1.430     8.158    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ENB
    RAMB36_X0Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.548    41.276    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.006    41.282    
                         clock uncertainty           -0.164    41.118    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.675    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         40.675    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                 32.517    

Slack (MET) :             32.756ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 0.580ns (9.329%)  route 5.637ns (90.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 41.284 - 39.725 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.701     1.703    VGA_RGB_map/PixelClk
    SLICE_X72Y105        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_fdre_C_Q)         0.456     2.159 f  VGA_RGB_map/s_addrb1_reg[16]/Q
                         net (fo=21, routed)          4.445     6.604    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.728 r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb__1/O
                         net (fo=4, routed)           1.192     7.920    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ENB
    RAMB36_X0Y18         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.556    41.284    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.001    41.283    
                         clock uncertainty           -0.164    41.119    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.676    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         40.676    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 32.756    

Slack (MET) :             32.792ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 0.580ns (9.388%)  route 5.598ns (90.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 41.281 - 39.725 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.701     1.703    VGA_RGB_map/PixelClk
    SLICE_X72Y105        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y105        FDRE (Prop_fdre_C_Q)         0.456     2.159 f  VGA_RGB_map/s_addrb1_reg[16]/Q
                         net (fo=21, routed)          4.319     6.478    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_7
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.602 r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_140_LOPT_REMAP/O
                         net (fo=1, routed)           1.279     7.881    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_91
    RAMB36_X0Y17         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.553    41.281    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.001    41.280    
                         clock uncertainty           -0.164    41.116    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.673    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.673    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                 32.792    

Slack (MET) :             32.977ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 0.456ns (7.784%)  route 5.402ns (92.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 41.269 - 39.725 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.701     1.703    VGA_RGB_map/PixelClk
    SLICE_X72Y104        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y104        FDRE (Prop_fdre_C_Q)         0.456     2.159 r  VGA_RGB_map/s_addrb1_reg[12]/Q
                         net (fo=31, routed)          5.402     7.561    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[12]
    RAMB36_X0Y15         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.541    41.269    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.001    41.268    
                         clock uncertainty           -0.164    41.104    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.538    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.538    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                 32.977    

Slack (MET) :             32.982ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 0.456ns (7.791%)  route 5.397ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 41.269 - 39.725 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.701     1.703    VGA_RGB_map/PixelClk
    SLICE_X72Y103        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y103        FDRE (Prop_fdre_C_Q)         0.456     2.159 r  VGA_RGB_map/s_addrb1_reg[8]/Q
                         net (fo=31, routed)          5.397     7.556    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y15         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.541    41.269    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.001    41.268    
                         clock uncertainty           -0.164    41.104    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    40.538    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.538    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 32.982    

Slack (MET) :             33.023ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 0.456ns (7.848%)  route 5.355ns (92.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 41.269 - 39.725 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.702     1.704    VGA_RGB_map/PixelClk
    SLICE_X72Y101        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.456     2.160 r  VGA_RGB_map/s_addrb1_reg[3]/Q
                         net (fo=31, routed)          5.355     7.515    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y15         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.541    41.269    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.001    41.268    
                         clock uncertainty           -0.164    41.104    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    40.538    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.538    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                 33.023    

Slack (MET) :             33.181ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.828ns (13.969%)  route 5.099ns (86.031%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.311 - 39.725 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.701     1.703    VGA_RGB_map/PixelClk
    SLICE_X72Y104        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y104        FDRE (Prop_fdre_C_Q)         0.456     2.159 r  VGA_RGB_map/s_addrb1_reg[12]/Q
                         net (fo=31, routed)          2.468     4.627    VGA_RGB_map/s_addrb1_reg[18]_0[12]
    SLICE_X76Y91         LUT6 (Prop_lut6_I4_O)        0.124     4.751 r  VGA_RGB_map/s_addrb1[0]_i_6/O
                         net (fo=1, routed)           0.504     5.254    VGA_RGB_map/s_addrb1[0]_i_6_n_0
    SLICE_X74Y91         LUT5 (Prop_lut5_I4_O)        0.124     5.378 r  VGA_RGB_map/s_addrb1[0]_i_4/O
                         net (fo=2, routed)           1.395     6.773    VGA_RGB_map/VGATiming_map/klaar1_reg_0
    SLICE_X75Y104        LUT6 (Prop_lut6_I5_O)        0.124     6.897 r  VGA_RGB_map/VGATiming_map/s_addrb1[0]_i_1/O
                         net (fo=19, routed)          0.733     7.630    VGA_RGB_map/VGATiming_map_n_11
    SLICE_X72Y101        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.583    41.311    VGA_RGB_map/PixelClk
    SLICE_X72Y101        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[0]/C
                         clock pessimism              0.093    41.404    
                         clock uncertainty           -0.164    41.240    
    SLICE_X72Y101        FDRE (Setup_fdre_C_R)       -0.429    40.811    VGA_RGB_map/s_addrb1_reg[0]
  -------------------------------------------------------------------
                         required time                         40.811    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                 33.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.212%)  route 0.185ns (56.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.592     0.594    VGA_RGB_map/PixelClk
    SLICE_X72Y101        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_RGB_map/s_addrb1_reg[2]/Q
                         net (fo=31, routed)          0.185     0.920    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[2]
    RAMB36_X2Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.906     0.908    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.256     0.652    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.835    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.141ns (24.165%)  route 0.442ns (75.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.591     0.593    VGA_RGB_map/PixelClk
    SLICE_X72Y103        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y103        FDRE (Prop_fdre_C_Q)         0.141     0.734 r  VGA_RGB_map/s_addrb1_reg[11]/Q
                         net (fo=31, routed)          0.442     1.176    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[11]
    RAMB36_X2Y18         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.906     0.908    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     0.908    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.091    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.393%)  route 0.200ns (58.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.591     0.593    VGA_RGB_map/PixelClk
    SLICE_X72Y103        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y103        FDRE (Prop_fdre_C_Q)         0.141     0.734 r  VGA_RGB_map/s_addrb1_reg[9]/Q
                         net (fo=31, routed)          0.200     0.933    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[9]
    RAMB36_X2Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.906     0.908    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.256     0.652    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.835    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.360%)  route 0.200ns (58.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.591     0.593    VGA_RGB_map/PixelClk
    SLICE_X72Y103        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y103        FDRE (Prop_fdre_C_Q)         0.141     0.734 r  VGA_RGB_map/s_addrb1_reg[10]/Q
                         net (fo=31, routed)          0.200     0.934    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[10]
    RAMB36_X2Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.906     0.908    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.256     0.652    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.835    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.313%)  route 0.200ns (58.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.592     0.594    VGA_RGB_map/PixelClk
    SLICE_X72Y101        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_RGB_map/s_addrb1_reg[0]/Q
                         net (fo=31, routed)          0.200     0.935    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[0]
    RAMB36_X2Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.906     0.908    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.256     0.652    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.835    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.184%)  route 0.467ns (76.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.592     0.594    VGA_RGB_map/PixelClk
    SLICE_X72Y101        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y101        FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_RGB_map/s_addrb1_reg[2]/Q
                         net (fo=31, routed)          0.467     1.202    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y19         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.914     0.916    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     0.916    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.099    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.664%)  route 0.481ns (77.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.591     0.593    VGA_RGB_map/PixelClk
    SLICE_X72Y104        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y104        FDRE (Prop_fdre_C_Q)         0.141     0.734 r  VGA_RGB_map/s_addrb1_reg[14]/Q
                         net (fo=31, routed)          0.481     1.215    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[14]
    RAMB36_X3Y19         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.914     0.916    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     0.916    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.099    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.601%)  route 0.483ns (77.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.592     0.594    VGA_RGB_map/PixelClk
    SLICE_X72Y102        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y102        FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_RGB_map/s_addrb1_reg[7]/Q
                         net (fo=31, routed)          0.483     1.218    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y19         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.914     0.916    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     0.916    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.099    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.708%)  route 0.233ns (62.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.591     0.593    VGA_RGB_map/PixelClk
    SLICE_X72Y104        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y104        FDRE (Prop_fdre_C_Q)         0.141     0.734 r  VGA_RGB_map/s_addrb1_reg[12]/Q
                         net (fo=31, routed)          0.233     0.967    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[12]
    RAMB36_X2Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.906     0.908    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.256     0.652    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.835    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.708%)  route 0.233ns (62.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.592     0.594    VGA_RGB_map/PixelClk
    SLICE_X72Y102        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y102        FDRE (Prop_fdre_C_Q)         0.141     0.735 r  VGA_RGB_map/s_addrb1_reg[4]/Q
                         net (fo=31, routed)          0.233     0.968    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.906     0.908    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.256     0.652    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.835    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_ClockingWizard
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X0Y24     VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y25     VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y26     VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y29     VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y17     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y14     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y12     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X0Y16     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y22     VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y27     VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X74Y121    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_116_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X72Y85     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_123_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X72Y85     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_144_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X70Y89     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X70Y89     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X70Y89     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X64Y114    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X64Y113    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_95_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X64Y81     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_130_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X64Y121    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_102_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X74Y121    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_116_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X72Y85     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_123_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X64Y81     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_130_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X77Y104    VGA_RGB_map/BlockTillDecentFrame_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X75Y103    VGA_RGB_map/LED_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         19.863      19.363     SLICE_X75Y103    VGA_RGB_map/LED_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X64Y117    VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_109_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X72Y85     VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_144_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X85Y100    VGA_RGB_map/VGATiming_map/Hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X84Y100    VGA_RGB_map/VGATiming_map/Hcount_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard
  To Clock:  clkfbout_ClockingWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    VGA_RGB_map/VGATiming_map/clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/FSM_onehot_State_Bresenham_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 2.950ns (33.400%)  route 5.882ns (66.600%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.759     5.361    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.815 f  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[0]
                         net (fo=3, routed)           1.673     9.488    Triangles_map/p_0_in12_in
    SLICE_X77Y103        LUT5 (Prop_lut5_I0_O)        0.124     9.612 f  Triangles_map/State_FifoOut[1]_i_2/O
                         net (fo=5, routed)           1.088    10.700    Triangles_map/Bresenham/rd_en_reg
    SLICE_X77Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.824 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[1]_i_3/O
                         net (fo=3, routed)           0.928    11.751    Triangles_map/Bresenham/started_reg
    SLICE_X75Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.875 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_2/O
                         net (fo=2, routed)           2.194    14.069    Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_2_n_0
    SLICE_X74Y102        LUT3 (Prop_lut3_I1_O)        0.124    14.193 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[0]_i_1/O
                         net (fo=1, routed)           0.000    14.193    Triangles_map/Bresenham_n_38
    SLICE_X74Y102        FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.582    15.004    Triangles_map/CLK100MHz
    SLICE_X74Y102        FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[0]/C
                         clock pessimism              0.180    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X74Y102        FDRE (Setup_fdre_C_D)        0.079    15.228    Triangles_map/FSM_onehot_State_Bresenham_reg[0]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                         -14.193    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/FSM_onehot_State_Bresenham_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 2.950ns (34.241%)  route 5.665ns (65.759%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.759     5.361    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.815 f  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[0]
                         net (fo=3, routed)           1.673     9.488    Triangles_map/p_0_in12_in
    SLICE_X77Y103        LUT5 (Prop_lut5_I0_O)        0.124     9.612 f  Triangles_map/State_FifoOut[1]_i_2/O
                         net (fo=5, routed)           1.088    10.700    Triangles_map/Bresenham/rd_en_reg
    SLICE_X77Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.824 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[1]_i_3/O
                         net (fo=3, routed)           0.928    11.751    Triangles_map/Bresenham/started_reg
    SLICE_X75Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.875 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_2/O
                         net (fo=2, routed)           1.977    13.852    Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_2_n_0
    SLICE_X77Y102        LUT3 (Prop_lut3_I1_O)        0.124    13.976 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_1/O
                         net (fo=1, routed)           0.000    13.976    Triangles_map/Bresenham_n_37
    SLICE_X77Y102        FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.582    15.004    Triangles_map/CLK100MHz
    SLICE_X77Y102        FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[2]/C
                         clock pessimism              0.180    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X77Y102        FDRE (Setup_fdre_C_D)        0.031    15.180    Triangles_map/FSM_onehot_State_Bresenham_reg[2]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 Triangles_map/dina1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 0.456ns (6.371%)  route 6.702ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.700     5.302    Triangles_map/CLK100MHz
    SLICE_X73Y100        FDRE                                         r  Triangles_map/dina1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  Triangles_map/dina1_reg[2]/Q
                         net (fo=11, routed)          6.702    12.460    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.544    14.966    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.188    15.154    
                         clock uncertainty           -0.035    15.119    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.382    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 Triangles_map/dina1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.456ns (6.879%)  route 6.173ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.700     5.302    Triangles_map/CLK100MHz
    SLICE_X73Y100        FDRE                                         r  Triangles_map/dina1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDRE (Prop_fdre_C_Q)         0.456     5.758 r  Triangles_map/dina1_reg[2]/Q
                         net (fo=11, routed)          6.173    11.932    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y19         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.562    14.984    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.180    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.392    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 Triangles_map/wea1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 0.456ns (6.988%)  route 6.069ns (93.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701     5.303    Triangles_map/CLK100MHz
    SLICE_X75Y105        FDRE                                         r  Triangles_map/wea1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y105        FDRE (Prop_fdre_C_Q)         0.456     5.759 r  Triangles_map/wea1_reg[0]/Q
                         net (fo=47, routed)          6.069    11.829    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y16         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.542    14.964    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.180    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.577    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 Triangles_map/s_addra1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 0.456ns (7.126%)  route 5.943ns (92.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.709     5.311    Triangles_map/CLK100MHz
    SLICE_X81Y100        FDRE                                         r  Triangles_map/s_addra1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Triangles_map/s_addra1_reg[0]/Q
                         net (fo=32, routed)          5.943    11.711    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.544    14.966    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.188    15.154    
                         clock uncertainty           -0.035    15.119    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.553    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 Triangles_map/s_addra1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 0.580ns (9.042%)  route 5.835ns (90.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.706     5.308    Triangles_map/CLK100MHz
    SLICE_X79Y101        FDRE                                         r  Triangles_map/s_addra1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDRE (Prop_fdre_C_Q)         0.456     5.764 f  Triangles_map/s_addra1_reg[18]/Q
                         net (fo=23, routed)          3.857     9.621    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[18]
    SLICE_X36Y97         LUT3 (Prop_lut3_I1_O)        0.124     9.745 r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena__1/O
                         net (fo=3, routed)           1.978    11.723    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ENA
    RAMB36_X0Y16         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.555    14.977    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.180    15.157    
                         clock uncertainty           -0.035    15.122    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.679    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 Triangles_map/s_addra1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 0.456ns (7.285%)  route 5.803ns (92.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.706     5.308    Triangles_map/CLK100MHz
    SLICE_X79Y100        FDRE                                         r  Triangles_map/s_addra1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDRE (Prop_fdre_C_Q)         0.456     5.764 r  Triangles_map/s_addra1_reg[13]/Q
                         net (fo=31, routed)          5.803    11.567    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[13]
    RAMB36_X0Y15         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.550    14.972    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.180    15.152    
                         clock uncertainty           -0.035    15.117    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.551    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/State_FifoOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 2.826ns (41.289%)  route 4.018ns (58.711%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.759     5.361    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.815 f  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[0]
                         net (fo=3, routed)           1.673     9.488    Triangles_map/p_0_in12_in
    SLICE_X77Y103        LUT5 (Prop_lut5_I0_O)        0.124     9.612 f  Triangles_map/State_FifoOut[1]_i_2/O
                         net (fo=5, routed)           1.345    10.957    Triangles_map/State_FifoOut[1]_i_2_n_0
    SLICE_X75Y103        LUT5 (Prop_lut5_I0_O)        0.124    11.081 r  Triangles_map/State_FifoOut[0]_i_2/O
                         net (fo=1, routed)           1.001    12.082    Triangles_map/State_FifoOut[0]_i_2_n_0
    SLICE_X74Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.206 r  Triangles_map/State_FifoOut[0]_i_1/O
                         net (fo=1, routed)           0.000    12.206    Triangles_map/State_FifoOut[0]_i_1_n_0
    SLICE_X74Y102        FDRE                                         r  Triangles_map/State_FifoOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.582    15.004    Triangles_map/CLK100MHz
    SLICE_X74Y102        FDRE                                         r  Triangles_map/State_FifoOut_reg[0]/C
                         clock pessimism              0.180    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X74Y102        FDRE (Setup_fdre_C_D)        0.081    15.230    Triangles_map/State_FifoOut_reg[0]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 Triangles_map/s_addra1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 0.456ns (7.385%)  route 5.719ns (92.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.709     5.311    Triangles_map/CLK100MHz
    SLICE_X81Y100        FDRE                                         r  Triangles_map/s_addra1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Triangles_map/s_addra1_reg[9]/Q
                         net (fo=31, routed)          5.719    11.486    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y15         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.550    14.972    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.180    15.152    
                         clock uncertainty           -0.035    15.117    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.551    VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                         -11.486    
  -------------------------------------------------------------------
                         slack                                  3.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Triangles_map/Bresenham/currX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/currX_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.324ns (69.075%)  route 0.145ns (30.925%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.592     1.511    Triangles_map/Bresenham/CLK100MHz
    SLICE_X77Y100        FDRE                                         r  Triangles_map/Bresenham/currX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Triangles_map/Bresenham/currX_reg[7]/Q
                         net (fo=4, routed)           0.145     1.797    Triangles_map/Bresenham/currX[7]
    SLICE_X76Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.914 r  Triangles_map/Bresenham/currX0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.914    Triangles_map/Bresenham/currX0_carry__0_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.980 r  Triangles_map/Bresenham/currX0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.980    Triangles_map/Bresenham/currX0[11]
    SLICE_X76Y99         FDRE                                         r  Triangles_map/Bresenham/currX_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.871     2.036    Triangles_map/Bresenham/CLK100MHz
    SLICE_X76Y99         FDRE                                         r  Triangles_map/Bresenham/currX_reg[11]/C
                         clock pessimism             -0.245     1.790    
    SLICE_X76Y99         FDRE (Hold_fdre_C_D)         0.134     1.924    Triangles_map/Bresenham/currX_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.345%)  route 0.127ns (43.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.598     1.517    Triangles_map/CLK100MHz
    SLICE_X74Y99         FDRE                                         r  Triangles_map/din_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  Triangles_map/din_reg[41]/Q
                         net (fo=1, routed)           0.127     1.808    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[41]
    RAMB36_X2Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.909     2.074    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.595    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.750    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Triangles_map/LFSR/rs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/din_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.521%)  route 0.241ns (59.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.598     1.517    Triangles_map/LFSR/CLK100MHz
    SLICE_X74Y97         FDRE                                         r  Triangles_map/LFSR/rs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y97         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  Triangles_map/LFSR/rs_reg[34]/Q
                         net (fo=3, routed)           0.241     1.922    Triangles_map/rs[34]
    SLICE_X72Y100        FDRE                                         r  Triangles_map/din_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.862     2.027    Triangles_map/CLK100MHz
    SLICE_X72Y100        FDRE                                         r  Triangles_map/din_reg[24]/C
                         clock pessimism             -0.245     1.781    
    SLICE_X72Y100        FDRE (Hold_fdre_C_D)         0.070     1.851    Triangles_map/din_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Triangles_map/FSM_onehot_State_Bresenham_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/y0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.854%)  route 0.268ns (56.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.592     1.511    Triangles_map/CLK100MHz
    SLICE_X74Y102        FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y102        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  Triangles_map/FSM_onehot_State_Bresenham_reg[1]/Q
                         net (fo=43, routed)          0.268     1.943    Triangles_map/FSM_onehot_State_Bresenham_reg_n_0_[1]
    SLICE_X74Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.988 r  Triangles_map/y0[7]_i_1/O
                         net (fo=1, routed)           0.000     1.988    Triangles_map/y0[7]_i_1_n_0
    SLICE_X74Y98         FDRE                                         r  Triangles_map/y0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.871     2.036    Triangles_map/CLK100MHz
    SLICE_X74Y98         FDRE                                         r  Triangles_map/y0_reg[7]/C
                         clock pessimism             -0.245     1.790    
    SLICE_X74Y98         FDRE (Hold_fdre_C_D)         0.121     1.911    Triangles_map/y0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.903%)  route 0.109ns (46.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.595     1.514    Triangles_map/CLK100MHz
    SLICE_X72Y96         FDRE                                         r  Triangles_map/din_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  Triangles_map/din_reg[56]/Q
                         net (fo=1, routed)           0.109     1.752    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[56]
    RAMB36_X2Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.909     2.074    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.573    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.102     1.675    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Triangles_map/Bresenham/currX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/currX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.347ns (70.520%)  route 0.145ns (29.480%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.592     1.511    Triangles_map/Bresenham/CLK100MHz
    SLICE_X77Y100        FDRE                                         r  Triangles_map/Bresenham/currX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Triangles_map/Bresenham/currX_reg[7]/Q
                         net (fo=4, routed)           0.145     1.797    Triangles_map/Bresenham/currX[7]
    SLICE_X76Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.914 r  Triangles_map/Bresenham/currX0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.914    Triangles_map/Bresenham/currX0_carry__0_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.003 r  Triangles_map/Bresenham/currX0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.003    Triangles_map/Bresenham/currX0[10]
    SLICE_X76Y99         FDRE                                         r  Triangles_map/Bresenham/currX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.871     2.036    Triangles_map/Bresenham/CLK100MHz
    SLICE_X76Y99         FDRE                                         r  Triangles_map/Bresenham/currX_reg[10]/C
                         clock pessimism             -0.245     1.790    
    SLICE_X76Y99         FDRE (Hold_fdre_C_D)         0.134     1.924    Triangles_map/Bresenham/currX_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.325%)  route 0.112ns (46.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.595     1.514    Triangles_map/CLK100MHz
    SLICE_X72Y96         FDRE                                         r  Triangles_map/din_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  Triangles_map/din_reg[58]/Q
                         net (fo=1, routed)           0.112     1.754    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[58]
    RAMB36_X2Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.909     2.074    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.573    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                      0.102     1.675    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Triangles_map/Bresenham/currX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/currX_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.349ns (70.640%)  route 0.145ns (29.360%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.592     1.511    Triangles_map/Bresenham/CLK100MHz
    SLICE_X77Y100        FDRE                                         r  Triangles_map/Bresenham/currX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Triangles_map/Bresenham/currX_reg[7]/Q
                         net (fo=4, routed)           0.145     1.797    Triangles_map/Bresenham/currX[7]
    SLICE_X76Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.914 r  Triangles_map/Bresenham/currX0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.914    Triangles_map/Bresenham/currX0_carry__0_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.005 r  Triangles_map/Bresenham/currX0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.005    Triangles_map/Bresenham/currX0[12]
    SLICE_X76Y99         FDRE                                         r  Triangles_map/Bresenham/currX_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.871     2.036    Triangles_map/Bresenham/CLK100MHz
    SLICE_X76Y99         FDRE                                         r  Triangles_map/Bresenham/currX_reg[12]/C
                         clock pessimism             -0.245     1.790    
    SLICE_X76Y99         FDRE (Hold_fdre_C_D)         0.134     1.924    Triangles_map/Bresenham/currX_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.649%)  route 0.115ns (47.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.595     1.514    Triangles_map/CLK100MHz
    SLICE_X72Y96         FDRE                                         r  Triangles_map/din_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y96         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  Triangles_map/din_reg[54]/Q
                         net (fo=1, routed)           0.115     1.757    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[54]
    RAMB36_X2Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.909     2.074    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.573    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.102     1.675    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.264%)  route 0.164ns (53.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.595     1.514    Triangles_map/CLK100MHz
    SLICE_X72Y95         FDRE                                         r  Triangles_map/din_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Triangles_map/din_reg[34]/Q
                         net (fo=1, routed)           0.164     1.819    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[34]
    RAMB36_X2Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.909     2.074    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y19         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.573    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.728    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19   Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19   Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y24   VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y25   VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y26   VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y29   VideMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y17   VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14   VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12   VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16   VideMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y100  Triangles_map/Bresenham/currX_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y100  Triangles_map/Bresenham/currX_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y100  Triangles_map/Bresenham/currX_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y100  Triangles_map/Bresenham/currX_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y101  Triangles_map/Bresenham/currX_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y101  Triangles_map/Bresenham/currX_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y101  Triangles_map/Bresenham/currX_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y100  Triangles_map/Bresenham/currX_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y101  Triangles_map/Bresenham/currX_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y102  Triangles_map/Bresenham/currX_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y95   Triangles_map/x0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y95   Triangles_map/x0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y94   Triangles_map/x0_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y95   Triangles_map/x1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y98   Triangles_map/x1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y95   Triangles_map/x1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y94   Triangles_map/x1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y95   Triangles_map/y0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y98   Triangles_map/y0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y95   Triangles_map/y0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  PixelClk_ClockingWizard

Setup :           84  Failing Endpoints,  Worst Slack       -7.082ns,  Total Violation     -543.539ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.082ns  (required time - arrival time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.560ns  (logic 0.890ns (34.772%)  route 1.670ns (65.228%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 4331.621 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 4335.303 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701  4335.304    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518  4335.822 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.298  4336.119    Triangles_map/WritingInVidmem0
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.124  4336.243 f  Triangles_map/LED[15]_i_5/O
                         net (fo=1, routed)           0.407  4336.650    VGA_RGB_map/VGATiming_map/s_addrb0_reg[18]
    SLICE_X75Y103        LUT6 (Prop_lut6_I5_O)        0.124  4336.774 r  VGA_RGB_map/VGATiming_map/LED[15]_i_1/O
                         net (fo=24, routed)          0.420  4337.195    VGA_RGB_map/VGATiming_map/LED0_in[0]
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.124  4337.319 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.545  4337.863    VGA_RGB_map/VGATiming_map_n_3
    SLICE_X73Y101        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.583  4331.620    VGA_RGB_map/PixelClk
    SLICE_X73Y101        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[0]/C
                         clock pessimism              0.000  4331.620    
                         clock uncertainty           -0.410  4331.209    
    SLICE_X73Y101        FDRE (Setup_fdre_C_R)       -0.429  4330.780    VGA_RGB_map/s_addrb0_reg[0]
  -------------------------------------------------------------------
                         required time                       4330.781    
                         arrival time                       -4337.863    
  -------------------------------------------------------------------
                         slack                                 -7.082    

Slack (VIOLATED) :        -7.082ns  (required time - arrival time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.560ns  (logic 0.890ns (34.772%)  route 1.670ns (65.228%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 4331.621 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 4335.303 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701  4335.304    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518  4335.822 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.298  4336.119    Triangles_map/WritingInVidmem0
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.124  4336.243 f  Triangles_map/LED[15]_i_5/O
                         net (fo=1, routed)           0.407  4336.650    VGA_RGB_map/VGATiming_map/s_addrb0_reg[18]
    SLICE_X75Y103        LUT6 (Prop_lut6_I5_O)        0.124  4336.774 r  VGA_RGB_map/VGATiming_map/LED[15]_i_1/O
                         net (fo=24, routed)          0.420  4337.195    VGA_RGB_map/VGATiming_map/LED0_in[0]
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.124  4337.319 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.545  4337.863    VGA_RGB_map/VGATiming_map_n_3
    SLICE_X73Y101        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.583  4331.620    VGA_RGB_map/PixelClk
    SLICE_X73Y101        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/C
                         clock pessimism              0.000  4331.620    
                         clock uncertainty           -0.410  4331.209    
    SLICE_X73Y101        FDRE (Setup_fdre_C_R)       -0.429  4330.780    VGA_RGB_map/s_addrb0_reg[1]
  -------------------------------------------------------------------
                         required time                       4330.781    
                         arrival time                       -4337.863    
  -------------------------------------------------------------------
                         slack                                 -7.082    

Slack (VIOLATED) :        -7.082ns  (required time - arrival time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.560ns  (logic 0.890ns (34.772%)  route 1.670ns (65.228%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 4331.621 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 4335.303 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701  4335.304    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518  4335.822 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.298  4336.119    Triangles_map/WritingInVidmem0
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.124  4336.243 f  Triangles_map/LED[15]_i_5/O
                         net (fo=1, routed)           0.407  4336.650    VGA_RGB_map/VGATiming_map/s_addrb0_reg[18]
    SLICE_X75Y103        LUT6 (Prop_lut6_I5_O)        0.124  4336.774 r  VGA_RGB_map/VGATiming_map/LED[15]_i_1/O
                         net (fo=24, routed)          0.420  4337.195    VGA_RGB_map/VGATiming_map/LED0_in[0]
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.124  4337.319 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.545  4337.863    VGA_RGB_map/VGATiming_map_n_3
    SLICE_X73Y101        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.583  4331.620    VGA_RGB_map/PixelClk
    SLICE_X73Y101        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[2]/C
                         clock pessimism              0.000  4331.620    
                         clock uncertainty           -0.410  4331.209    
    SLICE_X73Y101        FDRE (Setup_fdre_C_R)       -0.429  4330.780    VGA_RGB_map/s_addrb0_reg[2]
  -------------------------------------------------------------------
                         required time                       4330.781    
                         arrival time                       -4337.863    
  -------------------------------------------------------------------
                         slack                                 -7.082    

Slack (VIOLATED) :        -7.082ns  (required time - arrival time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.560ns  (logic 0.890ns (34.772%)  route 1.670ns (65.228%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 4331.621 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 4335.303 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701  4335.304    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518  4335.822 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.298  4336.119    Triangles_map/WritingInVidmem0
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.124  4336.243 f  Triangles_map/LED[15]_i_5/O
                         net (fo=1, routed)           0.407  4336.650    VGA_RGB_map/VGATiming_map/s_addrb0_reg[18]
    SLICE_X75Y103        LUT6 (Prop_lut6_I5_O)        0.124  4336.774 r  VGA_RGB_map/VGATiming_map/LED[15]_i_1/O
                         net (fo=24, routed)          0.420  4337.195    VGA_RGB_map/VGATiming_map/LED0_in[0]
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.124  4337.319 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.545  4337.863    VGA_RGB_map/VGATiming_map_n_3
    SLICE_X73Y101        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.583  4331.620    VGA_RGB_map/PixelClk
    SLICE_X73Y101        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[3]/C
                         clock pessimism              0.000  4331.620    
                         clock uncertainty           -0.410  4331.209    
    SLICE_X73Y101        FDRE (Setup_fdre_C_R)       -0.429  4330.780    VGA_RGB_map/s_addrb0_reg[3]
  -------------------------------------------------------------------
                         required time                       4330.781    
                         arrival time                       -4337.863    
  -------------------------------------------------------------------
                         slack                                 -7.082    

Slack (VIOLATED) :        -7.081ns  (required time - arrival time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.558ns  (logic 0.890ns (34.791%)  route 1.668ns (65.209%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 4331.621 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 4335.303 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701  4335.304    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518  4335.822 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.298  4336.119    Triangles_map/WritingInVidmem0
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.124  4336.243 f  Triangles_map/LED[15]_i_5/O
                         net (fo=1, routed)           0.407  4336.650    VGA_RGB_map/VGATiming_map/s_addrb0_reg[18]
    SLICE_X75Y103        LUT6 (Prop_lut6_I5_O)        0.124  4336.774 r  VGA_RGB_map/VGATiming_map/LED[15]_i_1/O
                         net (fo=24, routed)          0.420  4337.195    VGA_RGB_map/VGATiming_map/LED0_in[0]
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.124  4337.319 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.543  4337.862    VGA_RGB_map/VGATiming_map_n_3
    SLICE_X73Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.583  4331.620    VGA_RGB_map/PixelClk
    SLICE_X73Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[4]/C
                         clock pessimism              0.000  4331.620    
                         clock uncertainty           -0.410  4331.209    
    SLICE_X73Y102        FDRE (Setup_fdre_C_R)       -0.429  4330.780    VGA_RGB_map/s_addrb0_reg[4]
  -------------------------------------------------------------------
                         required time                       4330.781    
                         arrival time                       -4337.862    
  -------------------------------------------------------------------
                         slack                                 -7.081    

Slack (VIOLATED) :        -7.081ns  (required time - arrival time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.558ns  (logic 0.890ns (34.791%)  route 1.668ns (65.209%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 4331.621 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 4335.303 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701  4335.304    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518  4335.822 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.298  4336.119    Triangles_map/WritingInVidmem0
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.124  4336.243 f  Triangles_map/LED[15]_i_5/O
                         net (fo=1, routed)           0.407  4336.650    VGA_RGB_map/VGATiming_map/s_addrb0_reg[18]
    SLICE_X75Y103        LUT6 (Prop_lut6_I5_O)        0.124  4336.774 r  VGA_RGB_map/VGATiming_map/LED[15]_i_1/O
                         net (fo=24, routed)          0.420  4337.195    VGA_RGB_map/VGATiming_map/LED0_in[0]
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.124  4337.319 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.543  4337.862    VGA_RGB_map/VGATiming_map_n_3
    SLICE_X73Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.583  4331.620    VGA_RGB_map/PixelClk
    SLICE_X73Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[5]/C
                         clock pessimism              0.000  4331.620    
                         clock uncertainty           -0.410  4331.209    
    SLICE_X73Y102        FDRE (Setup_fdre_C_R)       -0.429  4330.780    VGA_RGB_map/s_addrb0_reg[5]
  -------------------------------------------------------------------
                         required time                       4330.781    
                         arrival time                       -4337.862    
  -------------------------------------------------------------------
                         slack                                 -7.081    

Slack (VIOLATED) :        -7.081ns  (required time - arrival time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.558ns  (logic 0.890ns (34.791%)  route 1.668ns (65.209%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 4331.621 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 4335.303 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701  4335.304    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518  4335.822 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.298  4336.119    Triangles_map/WritingInVidmem0
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.124  4336.243 f  Triangles_map/LED[15]_i_5/O
                         net (fo=1, routed)           0.407  4336.650    VGA_RGB_map/VGATiming_map/s_addrb0_reg[18]
    SLICE_X75Y103        LUT6 (Prop_lut6_I5_O)        0.124  4336.774 r  VGA_RGB_map/VGATiming_map/LED[15]_i_1/O
                         net (fo=24, routed)          0.420  4337.195    VGA_RGB_map/VGATiming_map/LED0_in[0]
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.124  4337.319 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.543  4337.862    VGA_RGB_map/VGATiming_map_n_3
    SLICE_X73Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.583  4331.620    VGA_RGB_map/PixelClk
    SLICE_X73Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[6]/C
                         clock pessimism              0.000  4331.620    
                         clock uncertainty           -0.410  4331.209    
    SLICE_X73Y102        FDRE (Setup_fdre_C_R)       -0.429  4330.780    VGA_RGB_map/s_addrb0_reg[6]
  -------------------------------------------------------------------
                         required time                       4330.781    
                         arrival time                       -4337.862    
  -------------------------------------------------------------------
                         slack                                 -7.081    

Slack (VIOLATED) :        -7.081ns  (required time - arrival time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.558ns  (logic 0.890ns (34.791%)  route 1.668ns (65.209%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 4331.621 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 4335.303 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701  4335.304    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518  4335.822 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.298  4336.119    Triangles_map/WritingInVidmem0
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.124  4336.243 f  Triangles_map/LED[15]_i_5/O
                         net (fo=1, routed)           0.407  4336.650    VGA_RGB_map/VGATiming_map/s_addrb0_reg[18]
    SLICE_X75Y103        LUT6 (Prop_lut6_I5_O)        0.124  4336.774 r  VGA_RGB_map/VGATiming_map/LED[15]_i_1/O
                         net (fo=24, routed)          0.420  4337.195    VGA_RGB_map/VGATiming_map/LED0_in[0]
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.124  4337.319 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.543  4337.862    VGA_RGB_map/VGATiming_map_n_3
    SLICE_X73Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.583  4331.620    VGA_RGB_map/PixelClk
    SLICE_X73Y102        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[7]/C
                         clock pessimism              0.000  4331.620    
                         clock uncertainty           -0.410  4331.209    
    SLICE_X73Y102        FDRE (Setup_fdre_C_R)       -0.429  4330.780    VGA_RGB_map/s_addrb0_reg[7]
  -------------------------------------------------------------------
                         required time                       4330.781    
                         arrival time                       -4337.862    
  -------------------------------------------------------------------
                         slack                                 -7.081    

Slack (VIOLATED) :        -7.065ns  (required time - arrival time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.542ns  (logic 0.890ns (35.014%)  route 1.652ns (64.986%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 4331.619 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 4335.303 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701  4335.304    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518  4335.822 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.298  4336.119    Triangles_map/WritingInVidmem0
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.124  4336.243 f  Triangles_map/LED[15]_i_5/O
                         net (fo=1, routed)           0.407  4336.650    VGA_RGB_map/VGATiming_map/s_addrb0_reg[18]
    SLICE_X75Y103        LUT6 (Prop_lut6_I5_O)        0.124  4336.774 r  VGA_RGB_map/VGATiming_map/LED[15]_i_1/O
                         net (fo=24, routed)          0.420  4337.195    VGA_RGB_map/VGATiming_map/LED0_in[0]
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.124  4337.319 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.527  4337.846    VGA_RGB_map/VGATiming_map_n_3
    SLICE_X73Y105        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.582  4331.619    VGA_RGB_map/PixelClk
    SLICE_X73Y105        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[16]/C
                         clock pessimism              0.000  4331.619    
                         clock uncertainty           -0.410  4331.208    
    SLICE_X73Y105        FDRE (Setup_fdre_C_R)       -0.429  4330.779    VGA_RGB_map/s_addrb0_reg[16]
  -------------------------------------------------------------------
                         required time                       4330.780    
                         arrival time                       -4337.845    
  -------------------------------------------------------------------
                         slack                                 -7.065    

Slack (VIOLATED) :        -7.065ns  (required time - arrival time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb0_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.542ns  (logic 0.890ns (35.014%)  route 1.652ns (64.986%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 4331.619 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 4335.303 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701  4335.304    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518  4335.822 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.298  4336.119    Triangles_map/WritingInVidmem0
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.124  4336.243 f  Triangles_map/LED[15]_i_5/O
                         net (fo=1, routed)           0.407  4336.650    VGA_RGB_map/VGATiming_map/s_addrb0_reg[18]
    SLICE_X75Y103        LUT6 (Prop_lut6_I5_O)        0.124  4336.774 r  VGA_RGB_map/VGATiming_map/LED[15]_i_1/O
                         net (fo=24, routed)          0.420  4337.195    VGA_RGB_map/VGATiming_map/LED0_in[0]
    SLICE_X74Y103        LUT2 (Prop_lut2_I0_O)        0.124  4337.319 r  VGA_RGB_map/VGATiming_map/s_addrb0[0]_i_1/O
                         net (fo=19, routed)          0.527  4337.846    VGA_RGB_map/VGATiming_map_n_3
    SLICE_X73Y105        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.582  4331.619    VGA_RGB_map/PixelClk
    SLICE_X73Y105        FDRE                                         r  VGA_RGB_map/s_addrb0_reg[17]/C
                         clock pessimism              0.000  4331.619    
                         clock uncertainty           -0.410  4331.208    
    SLICE_X73Y105        FDRE (Setup_fdre_C_R)       -0.429  4330.779    VGA_RGB_map/s_addrb0_reg[17]
  -------------------------------------------------------------------
                         required time                       4330.780    
                         arrival time                       -4337.845    
  -------------------------------------------------------------------
                         slack                                 -7.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/LED_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.909%)  route 0.328ns (61.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.591     1.510    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164     1.674 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.208     1.882    VGA_RGB_map/VGATiming_map/WritingInVidmem0
    SLICE_X75Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.927 r  VGA_RGB_map/VGATiming_map/LED[15]_i_2/O
                         net (fo=3, routed)           0.120     2.048    VGA_RGB_map/VGATiming_map_n_2
    SLICE_X75Y103        FDRE                                         r  VGA_RGB_map/LED_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.866     0.868    VGA_RGB_map/PixelClk
    SLICE_X75Y103        FDRE                                         r  VGA_RGB_map/LED_reg[14]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.410     1.278    
    SLICE_X75Y103        FDRE (Hold_fdre_C_D)         0.070     1.348    VGA_RGB_map/LED_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/klaar1_reg/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.254ns (41.967%)  route 0.351ns (58.033%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.591     1.510    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164     1.674 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.198     1.872    VGA_RGB_map/VGATiming_map/WritingInVidmem0
    SLICE_X74Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.917 r  VGA_RGB_map/VGATiming_map/s_addrb1[0]_i_2/O
                         net (fo=20, routed)          0.154     2.071    VGA_RGB_map/VGATiming_map/klaar1_0
    SLICE_X75Y104        LUT3 (Prop_lut3_I1_O)        0.045     2.116 r  VGA_RGB_map/VGATiming_map/klaar1_i_1/O
                         net (fo=1, routed)           0.000     2.116    VGA_RGB_map/VGATiming_map_n_9
    SLICE_X75Y104        FDRE                                         r  VGA_RGB_map/klaar1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.866     0.868    VGA_RGB_map/PixelClk
    SLICE_X75Y104        FDRE                                         r  VGA_RGB_map/klaar1_reg/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.410     1.278    
    SLICE_X75Y104        FDRE (Hold_fdre_C_D)         0.092     1.370    VGA_RGB_map/klaar1_reg
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/LED_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.764%)  route 0.330ns (61.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.591     1.510    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164     1.674 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.208     1.882    VGA_RGB_map/VGATiming_map/WritingInVidmem0
    SLICE_X75Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.927 r  VGA_RGB_map/VGATiming_map/LED[15]_i_2/O
                         net (fo=3, routed)           0.122     2.050    VGA_RGB_map/VGATiming_map_n_2
    SLICE_X75Y103        FDRE                                         r  VGA_RGB_map/LED_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.866     0.868    VGA_RGB_map/PixelClk
    SLICE_X75Y103        FDRE                                         r  VGA_RGB_map/LED_reg[14]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.410     1.278    
    SLICE_X75Y103        FDRE (Hold_fdre_C_CE)       -0.039     1.239    VGA_RGB_map/LED_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/LED_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.764%)  route 0.330ns (61.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.591     1.510    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164     1.674 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.208     1.882    VGA_RGB_map/VGATiming_map/WritingInVidmem0
    SLICE_X75Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.927 r  VGA_RGB_map/VGATiming_map/LED[15]_i_2/O
                         net (fo=3, routed)           0.122     2.050    VGA_RGB_map/VGATiming_map_n_2
    SLICE_X75Y103        FDSE                                         r  VGA_RGB_map/LED_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.866     0.868    VGA_RGB_map/PixelClk
    SLICE_X75Y103        FDSE                                         r  VGA_RGB_map/LED_reg[15]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.410     1.278    
    SLICE_X75Y103        FDSE (Hold_fdse_C_CE)       -0.039     1.239    VGA_RGB_map/LED_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.458%)  route 0.364ns (63.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.591     1.510    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164     1.674 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.198     1.872    VGA_RGB_map/VGATiming_map/WritingInVidmem0
    SLICE_X74Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.917 r  VGA_RGB_map/VGATiming_map/s_addrb1[0]_i_2/O
                         net (fo=20, routed)          0.167     2.084    VGA_RGB_map/klaar1_0
    SLICE_X72Y104        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.862     0.864    VGA_RGB_map/PixelClk
    SLICE_X72Y104        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[12]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.410     1.275    
    SLICE_X72Y104        FDRE (Hold_fdre_C_CE)       -0.039     1.236    VGA_RGB_map/s_addrb1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.458%)  route 0.364ns (63.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.591     1.510    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164     1.674 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.198     1.872    VGA_RGB_map/VGATiming_map/WritingInVidmem0
    SLICE_X74Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.917 r  VGA_RGB_map/VGATiming_map/s_addrb1[0]_i_2/O
                         net (fo=20, routed)          0.167     2.084    VGA_RGB_map/klaar1_0
    SLICE_X72Y104        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.862     0.864    VGA_RGB_map/PixelClk
    SLICE_X72Y104        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[13]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.410     1.275    
    SLICE_X72Y104        FDRE (Hold_fdre_C_CE)       -0.039     1.236    VGA_RGB_map/s_addrb1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.458%)  route 0.364ns (63.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.591     1.510    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164     1.674 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.198     1.872    VGA_RGB_map/VGATiming_map/WritingInVidmem0
    SLICE_X74Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.917 r  VGA_RGB_map/VGATiming_map/s_addrb1[0]_i_2/O
                         net (fo=20, routed)          0.167     2.084    VGA_RGB_map/klaar1_0
    SLICE_X72Y104        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.862     0.864    VGA_RGB_map/PixelClk
    SLICE_X72Y104        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[14]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.410     1.275    
    SLICE_X72Y104        FDRE (Hold_fdre_C_CE)       -0.039     1.236    VGA_RGB_map/s_addrb1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.458%)  route 0.364ns (63.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.591     1.510    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164     1.674 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.198     1.872    VGA_RGB_map/VGATiming_map/WritingInVidmem0
    SLICE_X74Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.917 r  VGA_RGB_map/VGATiming_map/s_addrb1[0]_i_2/O
                         net (fo=20, routed)          0.167     2.084    VGA_RGB_map/klaar1_0
    SLICE_X72Y104        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.862     0.864    VGA_RGB_map/PixelClk
    SLICE_X72Y104        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[15]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.410     1.275    
    SLICE_X72Y104        FDRE (Hold_fdre_C_CE)       -0.039     1.236    VGA_RGB_map/s_addrb1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/BlockTillDecentFrame_reg/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.299ns (41.789%)  route 0.416ns (58.211%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.591     1.510    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.118     1.792    Triangles_map/WritingInVidmem0
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  Triangles_map/LED[15]_i_5/O
                         net (fo=1, routed)           0.139     1.976    VGA_RGB_map/VGATiming_map/s_addrb0_reg[18]
    SLICE_X75Y103        LUT6 (Prop_lut6_I5_O)        0.045     2.021 f  VGA_RGB_map/VGATiming_map/LED[15]_i_1/O
                         net (fo=24, routed)          0.160     2.181    VGA_RGB_map/VGATiming_map/LED0_in[0]
    SLICE_X77Y104        LUT3 (Prop_lut3_I2_O)        0.045     2.226 r  VGA_RGB_map/VGATiming_map/BlockTillDecentFrame_i_1/O
                         net (fo=1, routed)           0.000     2.226    VGA_RGB_map/VGATiming_map_n_5
    SLICE_X77Y104        FDRE                                         r  VGA_RGB_map/BlockTillDecentFrame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.866     0.868    VGA_RGB_map/PixelClk
    SLICE_X77Y104        FDRE                                         r  VGA_RGB_map/BlockTillDecentFrame_reg/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.410     1.278    
    SLICE_X77Y104        FDRE (Hold_fdre_C_D)         0.092     1.370    VGA_RGB_map/BlockTillDecentFrame_reg
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 Triangles_map/s_WritingInVidmem0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/s_addrb1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.209ns (35.893%)  route 0.373ns (64.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.591     1.510    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164     1.674 f  Triangles_map/s_WritingInVidmem0_reg/Q
                         net (fo=23, routed)          0.198     1.872    VGA_RGB_map/VGATiming_map/WritingInVidmem0
    SLICE_X74Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.917 r  VGA_RGB_map/VGATiming_map/s_addrb1[0]_i_2/O
                         net (fo=20, routed)          0.176     2.093    VGA_RGB_map/klaar1_0
    SLICE_X72Y103        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         0.862     0.864    VGA_RGB_map/PixelClk
    SLICE_X72Y103        FDRE                                         r  VGA_RGB_map/s_addrb1_reg[10]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.410     1.275    
    SLICE_X72Y103        FDRE (Hold_fdre_C_CE)       -0.039     1.236    VGA_RGB_map/s_addrb1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.857    





---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack       -5.225ns,  Total Violation      -55.602ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.225ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/FSM_onehot_State_Bresenham_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        8.227ns  (logic 0.952ns (11.572%)  route 7.275ns (88.428%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 7235.004 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 7231.671 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.703  7231.671    VGA_RGB_map/PixelClk
    SLICE_X75Y104        FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.456  7232.127 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=11, routed)          3.065  7235.193    Triangles_map/klaar1
    SLICE_X77Y103        LUT5 (Prop_lut5_I3_O)        0.124  7235.317 f  Triangles_map/State_FifoOut[1]_i_2/O
                         net (fo=5, routed)           1.088  7236.405    Triangles_map/Bresenham/rd_en_reg
    SLICE_X77Y102        LUT6 (Prop_lut6_I0_O)        0.124  7236.529 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[1]_i_3/O
                         net (fo=3, routed)           0.928  7237.457    Triangles_map/Bresenham/started_reg
    SLICE_X75Y102        LUT6 (Prop_lut6_I5_O)        0.124  7237.581 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_2/O
                         net (fo=2, routed)           2.194  7239.774    Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_2_n_0
    SLICE_X74Y102        LUT3 (Prop_lut3_I1_O)        0.124  7239.898 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[0]_i_1/O
                         net (fo=1, routed)           0.000  7239.898    Triangles_map/Bresenham_n_38
    SLICE_X74Y102        FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.582  7235.003    Triangles_map/CLK100MHz
    SLICE_X74Y102        FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[0]/C
                         clock pessimism              0.000  7235.003    
                         clock uncertainty           -0.410  7234.593    
    SLICE_X74Y102        FDRE (Setup_fdre_C_D)        0.079  7234.672    Triangles_map/FSM_onehot_State_Bresenham_reg[0]
  -------------------------------------------------------------------
                         required time                       7234.672    
                         arrival time                       -7239.897    
  -------------------------------------------------------------------
                         slack                                 -5.225    

Slack (VIOLATED) :        -5.056ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/FSM_onehot_State_Bresenham_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        8.010ns  (logic 0.952ns (11.886%)  route 7.058ns (88.114%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 7235.004 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 7231.671 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.703  7231.671    VGA_RGB_map/PixelClk
    SLICE_X75Y104        FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.456  7232.127 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=11, routed)          3.065  7235.193    Triangles_map/klaar1
    SLICE_X77Y103        LUT5 (Prop_lut5_I3_O)        0.124  7235.317 f  Triangles_map/State_FifoOut[1]_i_2/O
                         net (fo=5, routed)           1.088  7236.405    Triangles_map/Bresenham/rd_en_reg
    SLICE_X77Y102        LUT6 (Prop_lut6_I0_O)        0.124  7236.529 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[1]_i_3/O
                         net (fo=3, routed)           0.928  7237.457    Triangles_map/Bresenham/started_reg
    SLICE_X75Y102        LUT6 (Prop_lut6_I5_O)        0.124  7237.581 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_2/O
                         net (fo=2, routed)           1.977  7239.558    Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_2_n_0
    SLICE_X77Y102        LUT3 (Prop_lut3_I1_O)        0.124  7239.682 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[2]_i_1/O
                         net (fo=1, routed)           0.000  7239.682    Triangles_map/Bresenham_n_37
    SLICE_X77Y102        FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.582  7235.003    Triangles_map/CLK100MHz
    SLICE_X77Y102        FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[2]/C
                         clock pessimism              0.000  7235.003    
                         clock uncertainty           -0.410  7234.593    
    SLICE_X77Y102        FDRE (Setup_fdre_C_D)        0.031  7234.624    Triangles_map/FSM_onehot_State_Bresenham_reg[2]
  -------------------------------------------------------------------
                         required time                       7234.624    
                         arrival time                       -7239.681    
  -------------------------------------------------------------------
                         slack                                 -5.056    

Slack (VIOLATED) :        -3.773ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/VidmemIsBlack0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        6.725ns  (logic 0.704ns (10.468%)  route 6.021ns (89.532%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 7235.003 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 7231.671 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.703  7231.671    VGA_RGB_map/PixelClk
    SLICE_X75Y104        FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.456  7232.127 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=11, routed)          4.121  7236.249    Triangles_map/Bresenham/klaar1
    SLICE_X77Y103        LUT6 (Prop_lut6_I1_O)        0.124  7236.373 r  Triangles_map/Bresenham/VidmemIsBlack0_i_2/O
                         net (fo=1, routed)           1.900  7238.273    Triangles_map/Bresenham/VidmemIsBlack0_i_2_n_0
    SLICE_X77Y103        LUT6 (Prop_lut6_I2_O)        0.124  7238.397 r  Triangles_map/Bresenham/VidmemIsBlack0_i_1/O
                         net (fo=1, routed)           0.000  7238.397    Triangles_map/Bresenham_n_28
    SLICE_X77Y103        FDRE                                         r  Triangles_map/VidmemIsBlack0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.581  7235.002    Triangles_map/CLK100MHz
    SLICE_X77Y103        FDRE                                         r  Triangles_map/VidmemIsBlack0_reg/C
                         clock pessimism              0.000  7235.002    
                         clock uncertainty           -0.410  7234.592    
    SLICE_X77Y103        FDRE (Setup_fdre_C_D)        0.031  7234.623    Triangles_map/VidmemIsBlack0_reg
  -------------------------------------------------------------------
                         required time                       7234.624    
                         arrival time                       -7238.396    
  -------------------------------------------------------------------
                         slack                                 -3.773    

Slack (VIOLATED) :        -3.563ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_VideoMemory_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        6.566ns  (logic 0.580ns (8.833%)  route 5.986ns (91.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 7235.003 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 7231.671 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.703  7231.671    VGA_RGB_map/PixelClk
    SLICE_X75Y104        FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.456  7232.127 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=11, routed)          5.986  7238.113    Triangles_map/klaar1
    SLICE_X74Y105        LUT6 (Prop_lut6_I5_O)        0.124  7238.237 r  Triangles_map/State_VideoMemory[0]__0_i_1/O
                         net (fo=1, routed)           0.000  7238.237    Triangles_map/State_VideoMemory[0]__0_i_1_n_0
    SLICE_X74Y105        FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.581  7235.002    Triangles_map/CLK100MHz
    SLICE_X74Y105        FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]__0/C
                         clock pessimism              0.000  7235.002    
                         clock uncertainty           -0.410  7234.592    
    SLICE_X74Y105        FDRE (Setup_fdre_C_D)        0.081  7234.673    Triangles_map/State_VideoMemory_reg[0]__0
  -------------------------------------------------------------------
                         required time                       7234.673    
                         arrival time                       -7238.237    
  -------------------------------------------------------------------
                         slack                                 -3.563    

Slack (VIOLATED) :        -3.235ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_FifoOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        6.239ns  (logic 0.828ns (13.272%)  route 5.411ns (86.728%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 7235.004 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 7231.671 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.703  7231.671    VGA_RGB_map/PixelClk
    SLICE_X75Y104        FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.456  7232.127 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=11, routed)          3.065  7235.193    Triangles_map/klaar1
    SLICE_X77Y103        LUT5 (Prop_lut5_I3_O)        0.124  7235.317 f  Triangles_map/State_FifoOut[1]_i_2/O
                         net (fo=5, routed)           1.345  7236.662    Triangles_map/State_FifoOut[1]_i_2_n_0
    SLICE_X75Y103        LUT5 (Prop_lut5_I0_O)        0.124  7236.786 r  Triangles_map/State_FifoOut[0]_i_2/O
                         net (fo=1, routed)           1.001  7237.786    Triangles_map/State_FifoOut[0]_i_2_n_0
    SLICE_X74Y102        LUT6 (Prop_lut6_I0_O)        0.124  7237.910 r  Triangles_map/State_FifoOut[0]_i_1/O
                         net (fo=1, routed)           0.000  7237.910    Triangles_map/State_FifoOut[0]_i_1_n_0
    SLICE_X74Y102        FDRE                                         r  Triangles_map/State_FifoOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.582  7235.003    Triangles_map/CLK100MHz
    SLICE_X74Y102        FDRE                                         r  Triangles_map/State_FifoOut_reg[0]/C
                         clock pessimism              0.000  7235.003    
                         clock uncertainty           -0.410  7234.593    
    SLICE_X74Y102        FDRE (Setup_fdre_C_D)        0.081  7234.674    Triangles_map/State_FifoOut_reg[0]
  -------------------------------------------------------------------
                         required time                       7234.674    
                         arrival time                       -7237.910    
  -------------------------------------------------------------------
                         slack                                 -3.235    

Slack (VIOLATED) :        -3.208ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_FifoOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        6.162ns  (logic 0.828ns (13.438%)  route 5.334ns (86.562%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 7235.004 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 7231.671 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.703  7231.671    VGA_RGB_map/PixelClk
    SLICE_X75Y104        FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.456  7232.127 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=11, routed)          3.050  7235.177    Triangles_map/klaar1
    SLICE_X75Y103        LUT5 (Prop_lut5_I2_O)        0.124  7235.301 f  Triangles_map/State_FifoOut[0]_i_4/O
                         net (fo=3, routed)           1.691  7236.992    Triangles_map/Bresenham/Start_reg
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.124  7237.116 r  Triangles_map/Bresenham/State_FifoOut[1]_i_4/O
                         net (fo=1, routed)           0.593  7237.709    Triangles_map/Bresenham_n_2
    SLICE_X75Y101        LUT6 (Prop_lut6_I4_O)        0.124  7237.833 r  Triangles_map/State_FifoOut[1]_i_1/O
                         net (fo=1, routed)           0.000  7237.833    Triangles_map/State_FifoOut[1]_i_1_n_0
    SLICE_X75Y101        FDRE                                         r  Triangles_map/State_FifoOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.582  7235.003    Triangles_map/CLK100MHz
    SLICE_X75Y101        FDRE                                         r  Triangles_map/State_FifoOut_reg[1]/C
                         clock pessimism              0.000  7235.003    
                         clock uncertainty           -0.410  7234.593    
    SLICE_X75Y101        FDRE (Setup_fdre_C_D)        0.031  7234.624    Triangles_map/State_FifoOut_reg[1]
  -------------------------------------------------------------------
                         required time                       7234.624    
                         arrival time                       -7237.833    
  -------------------------------------------------------------------
                         slack                                 -3.208    

Slack (VIOLATED) :        -3.192ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/s_WritingInVidmem1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        6.143ns  (logic 0.704ns (11.460%)  route 5.439ns (88.540%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 7235.004 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 7231.671 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.703  7231.671    VGA_RGB_map/PixelClk
    SLICE_X75Y104        FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.456  7232.127 f  VGA_RGB_map/klaar1_reg/Q
                         net (fo=11, routed)          3.468  7235.595    Triangles_map/Bresenham/klaar1
    SLICE_X75Y102        LUT5 (Prop_lut5_I3_O)        0.124  7235.719 r  Triangles_map/Bresenham/VidmemIsBlack1_i_2/O
                         net (fo=2, routed)           1.971  7237.690    Triangles_map/Bresenham/VidmemIsBlack1_i_2_n_0
    SLICE_X77Y102        LUT6 (Prop_lut6_I0_O)        0.124  7237.814 r  Triangles_map/Bresenham/s_WritingInVidmem1_i_1/O
                         net (fo=1, routed)           0.000  7237.814    Triangles_map/Bresenham_n_30
    SLICE_X77Y102        FDRE                                         r  Triangles_map/s_WritingInVidmem1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.582  7235.003    Triangles_map/CLK100MHz
    SLICE_X77Y102        FDRE                                         r  Triangles_map/s_WritingInVidmem1_reg/C
                         clock pessimism              0.000  7235.003    
                         clock uncertainty           -0.410  7234.593    
    SLICE_X77Y102        FDRE (Setup_fdre_C_D)        0.029  7234.622    Triangles_map/s_WritingInVidmem1_reg
  -------------------------------------------------------------------
                         required time                       7234.623    
                         arrival time                       -7237.814    
  -------------------------------------------------------------------
                         slack                                 -3.192    

Slack (VIOLATED) :        -3.188ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/VidmemIsBlack1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        6.139ns  (logic 0.704ns (11.467%)  route 5.435ns (88.533%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 7235.004 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 7231.671 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.703  7231.671    VGA_RGB_map/PixelClk
    SLICE_X75Y104        FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.456  7232.127 f  VGA_RGB_map/klaar1_reg/Q
                         net (fo=11, routed)          3.468  7235.595    Triangles_map/Bresenham/klaar1
    SLICE_X75Y102        LUT5 (Prop_lut5_I3_O)        0.124  7235.719 r  Triangles_map/Bresenham/VidmemIsBlack1_i_2/O
                         net (fo=2, routed)           1.968  7237.687    Triangles_map/Bresenham/VidmemIsBlack1_i_2_n_0
    SLICE_X75Y101        LUT5 (Prop_lut5_I1_O)        0.124  7237.811 r  Triangles_map/Bresenham/VidmemIsBlack1_i_1/O
                         net (fo=1, routed)           0.000  7237.811    Triangles_map/Bresenham_n_29
    SLICE_X75Y101        FDRE                                         r  Triangles_map/VidmemIsBlack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.582  7235.003    Triangles_map/CLK100MHz
    SLICE_X75Y101        FDRE                                         r  Triangles_map/VidmemIsBlack1_reg/C
                         clock pessimism              0.000  7235.003    
                         clock uncertainty           -0.410  7234.593    
    SLICE_X75Y101        FDRE (Setup_fdre_C_D)        0.029  7234.622    Triangles_map/VidmemIsBlack1_reg
  -------------------------------------------------------------------
                         required time                       7234.623    
                         arrival time                       -7237.810    
  -------------------------------------------------------------------
                         slack                                 -3.188    

Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/FSM_onehot_State_Bresenham_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        6.151ns  (logic 0.828ns (13.460%)  route 5.323ns (86.540%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 7235.004 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 7231.671 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.703  7231.671    VGA_RGB_map/PixelClk
    SLICE_X75Y104        FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.456  7232.127 r  VGA_RGB_map/klaar1_reg/Q
                         net (fo=11, routed)          3.065  7235.193    Triangles_map/klaar1
    SLICE_X77Y103        LUT5 (Prop_lut5_I3_O)        0.124  7235.317 f  Triangles_map/State_FifoOut[1]_i_2/O
                         net (fo=5, routed)           1.088  7236.405    Triangles_map/Bresenham/rd_en_reg
    SLICE_X77Y102        LUT6 (Prop_lut6_I0_O)        0.124  7236.529 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[1]_i_3/O
                         net (fo=3, routed)           1.170  7237.699    Triangles_map/Bresenham/started_reg
    SLICE_X74Y102        LUT6 (Prop_lut6_I5_O)        0.124  7237.823 r  Triangles_map/Bresenham/FSM_onehot_State_Bresenham[1]_i_1/O
                         net (fo=1, routed)           0.000  7237.823    Triangles_map/Bresenham_n_36
    SLICE_X74Y102        FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.582  7235.003    Triangles_map/CLK100MHz
    SLICE_X74Y102        FDRE                                         r  Triangles_map/FSM_onehot_State_Bresenham_reg[1]/C
                         clock pessimism              0.000  7235.003    
                         clock uncertainty           -0.410  7234.593    
    SLICE_X74Y102        FDRE (Setup_fdre_C_D)        0.077  7234.670    Triangles_map/FSM_onehot_State_Bresenham_reg[1]
  -------------------------------------------------------------------
                         required time                       7234.670    
                         arrival time                       -7237.822    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.134ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/s_WritingInVidmem0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        6.134ns  (logic 0.580ns (9.455%)  route 5.554ns (90.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 7235.003 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 7231.671 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.703  7231.671    VGA_RGB_map/PixelClk
    SLICE_X75Y104        FDRE                                         r  VGA_RGB_map/klaar1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_fdre_C_Q)         0.456  7232.127 f  VGA_RGB_map/klaar1_reg/Q
                         net (fo=11, routed)          5.554  7237.682    Triangles_map/Bresenham/klaar1
    SLICE_X74Y103        LUT6 (Prop_lut6_I1_O)        0.124  7237.806 r  Triangles_map/Bresenham/s_WritingInVidmem0_i_1/O
                         net (fo=1, routed)           0.000  7237.806    Triangles_map/Bresenham_n_27
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.581  7235.002    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
                         clock pessimism              0.000  7235.002    
                         clock uncertainty           -0.410  7234.592    
    SLICE_X74Y103        FDRE (Setup_fdre_C_D)        0.079  7234.671    Triangles_map/s_WritingInVidmem0_reg
  -------------------------------------------------------------------
                         required time                       7234.671    
                         arrival time                       -7237.805    
  -------------------------------------------------------------------
                         slack                                 -3.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/s_WritingInVidmem0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.567ns (12.223%)  route 4.072ns (87.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.303ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.584     1.587    VGA_RGB_map/PixelClk
    SLICE_X77Y104        FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_fdre_C_Q)         0.367     1.954 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=8, routed)           2.127     4.080    Triangles_map/klaar0
    SLICE_X75Y102        LUT3 (Prop_lut3_I1_O)        0.100     4.180 r  Triangles_map/s_WritingInVidmem0_i_2/O
                         net (fo=1, routed)           1.945     6.125    Triangles_map/Bresenham/s_WritingInVidmem0_reg_1
    SLICE_X74Y103        LUT6 (Prop_lut6_I5_O)        0.100     6.225 r  Triangles_map/Bresenham/s_WritingInVidmem0_i_1/O
                         net (fo=1, routed)           0.000     6.225    Triangles_map/Bresenham_n_27
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701     5.303    Triangles_map/CLK100MHz
    SLICE_X74Y103        FDRE                                         r  Triangles_map/s_WritingInVidmem0_reg/C
                         clock pessimism              0.000     5.303    
                         clock uncertainty            0.410     5.714    
    SLICE_X74Y103        FDRE (Hold_fdre_C_D)         0.331     6.045    Triangles_map/s_WritingInVidmem0_reg
  -------------------------------------------------------------------
                         required time                         -6.045    
                         arrival time                           6.225    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/VidmemIsBlack1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.567ns (12.359%)  route 4.021ns (87.641%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.584     1.587    VGA_RGB_map/PixelClk
    SLICE_X77Y104        FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_fdre_C_Q)         0.367     1.954 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=8, routed)           2.310     4.264    Triangles_map/Bresenham/klaar0
    SLICE_X75Y102        LUT5 (Prop_lut5_I1_O)        0.100     4.364 r  Triangles_map/Bresenham/VidmemIsBlack1_i_2/O
                         net (fo=2, routed)           1.711     6.074    Triangles_map/Bresenham/VidmemIsBlack1_i_2_n_0
    SLICE_X75Y101        LUT5 (Prop_lut5_I1_O)        0.100     6.174 r  Triangles_map/Bresenham/VidmemIsBlack1_i_1/O
                         net (fo=1, routed)           0.000     6.174    Triangles_map/Bresenham_n_29
    SLICE_X75Y101        FDRE                                         r  Triangles_map/VidmemIsBlack1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.702     5.304    Triangles_map/CLK100MHz
    SLICE_X75Y101        FDRE                                         r  Triangles_map/VidmemIsBlack1_reg/C
                         clock pessimism              0.000     5.304    
                         clock uncertainty            0.410     5.715    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.269     5.984    Triangles_map/VidmemIsBlack1_reg
  -------------------------------------------------------------------
                         required time                         -5.984    
                         arrival time                           6.174    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/s_WritingInVidmem1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.567ns (12.357%)  route 4.021ns (87.643%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.584     1.587    VGA_RGB_map/PixelClk
    SLICE_X77Y104        FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_fdre_C_Q)         0.367     1.954 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=8, routed)           2.310     4.264    Triangles_map/Bresenham/klaar0
    SLICE_X75Y102        LUT5 (Prop_lut5_I1_O)        0.100     4.364 r  Triangles_map/Bresenham/VidmemIsBlack1_i_2/O
                         net (fo=2, routed)           1.711     6.075    Triangles_map/Bresenham/VidmemIsBlack1_i_2_n_0
    SLICE_X77Y102        LUT6 (Prop_lut6_I0_O)        0.100     6.175 r  Triangles_map/Bresenham/s_WritingInVidmem1_i_1/O
                         net (fo=1, routed)           0.000     6.175    Triangles_map/Bresenham_n_30
    SLICE_X77Y102        FDRE                                         r  Triangles_map/s_WritingInVidmem1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.702     5.304    Triangles_map/CLK100MHz
    SLICE_X77Y102        FDRE                                         r  Triangles_map/s_WritingInVidmem1_reg/C
                         clock pessimism              0.000     5.304    
                         clock uncertainty            0.410     5.715    
    SLICE_X77Y102        FDRE (Hold_fdre_C_D)         0.269     5.984    Triangles_map/s_WritingInVidmem1_reg
  -------------------------------------------------------------------
                         required time                         -5.984    
                         arrival time                           6.175    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_VideoMemory_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.467ns (10.826%)  route 3.847ns (89.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.584     1.587    VGA_RGB_map/PixelClk
    SLICE_X77Y104        FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_fdre_C_Q)         0.367     1.954 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=8, routed)           2.444     4.398    Triangles_map/Bresenham/klaar0
    SLICE_X74Y105        LUT6 (Prop_lut6_I2_O)        0.100     4.498 r  Triangles_map/Bresenham/State_VideoMemory[1]_i_1/O
                         net (fo=4, routed)           1.403     5.900    Triangles_map/Bresenham_n_5
    SLICE_X73Y106        FDRE                                         r  Triangles_map/State_VideoMemory_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.699     5.301    Triangles_map/CLK100MHz
    SLICE_X73Y106        FDRE                                         r  Triangles_map/State_VideoMemory_reg[1]__0/C
                         clock pessimism              0.000     5.301    
                         clock uncertainty            0.410     5.712    
    SLICE_X73Y106        FDRE (Hold_fdre_C_CE)       -0.045     5.667    Triangles_map/State_VideoMemory_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -5.667    
                         arrival time                           5.900    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_VideoMemory_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.467ns (10.673%)  route 3.908ns (89.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.303ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.584     1.587    VGA_RGB_map/PixelClk
    SLICE_X77Y104        FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_fdre_C_Q)         0.367     1.954 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=8, routed)           2.444     4.398    Triangles_map/Bresenham/klaar0
    SLICE_X74Y105        LUT6 (Prop_lut6_I2_O)        0.100     4.498 r  Triangles_map/Bresenham/State_VideoMemory[1]_i_1/O
                         net (fo=4, routed)           1.464     5.962    Triangles_map/Bresenham_n_5
    SLICE_X74Y105        FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701     5.303    Triangles_map/CLK100MHz
    SLICE_X74Y105        FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]/C
                         clock pessimism              0.000     5.303    
                         clock uncertainty            0.410     5.714    
    SLICE_X74Y105        FDRE (Hold_fdre_C_CE)        0.001     5.715    Triangles_map/State_VideoMemory_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.715    
                         arrival time                           5.962    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_VideoMemory_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.467ns (10.673%)  route 3.908ns (89.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.303ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.584     1.587    VGA_RGB_map/PixelClk
    SLICE_X77Y104        FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_fdre_C_Q)         0.367     1.954 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=8, routed)           2.444     4.398    Triangles_map/Bresenham/klaar0
    SLICE_X74Y105        LUT6 (Prop_lut6_I2_O)        0.100     4.498 r  Triangles_map/Bresenham/State_VideoMemory[1]_i_1/O
                         net (fo=4, routed)           1.464     5.962    Triangles_map/Bresenham_n_5
    SLICE_X74Y105        FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701     5.303    Triangles_map/CLK100MHz
    SLICE_X74Y105        FDRE                                         r  Triangles_map/State_VideoMemory_reg[0]__0/C
                         clock pessimism              0.000     5.303    
                         clock uncertainty            0.410     5.714    
    SLICE_X74Y105        FDRE (Hold_fdre_C_CE)        0.001     5.715    Triangles_map/State_VideoMemory_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -5.715    
                         arrival time                           5.962    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_VideoMemory_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.467ns (10.673%)  route 3.908ns (89.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.303ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.584     1.587    VGA_RGB_map/PixelClk
    SLICE_X77Y104        FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_fdre_C_Q)         0.367     1.954 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=8, routed)           2.444     4.398    Triangles_map/Bresenham/klaar0
    SLICE_X74Y105        LUT6 (Prop_lut6_I2_O)        0.100     4.498 r  Triangles_map/Bresenham/State_VideoMemory[1]_i_1/O
                         net (fo=4, routed)           1.464     5.962    Triangles_map/Bresenham_n_5
    SLICE_X74Y105        FDRE                                         r  Triangles_map/State_VideoMemory_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.701     5.303    Triangles_map/CLK100MHz
    SLICE_X74Y105        FDRE                                         r  Triangles_map/State_VideoMemory_reg[1]/C
                         clock pessimism              0.000     5.303    
                         clock uncertainty            0.410     5.714    
    SLICE_X74Y105        FDRE (Hold_fdre_C_CE)        0.001     5.715    Triangles_map/State_VideoMemory_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.715    
                         arrival time                           5.962    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_FifoOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.567ns (11.864%)  route 4.212ns (88.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.584     1.587    VGA_RGB_map/PixelClk
    SLICE_X77Y104        FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_fdre_C_Q)         0.367     1.954 f  VGA_RGB_map/klaar0_reg/Q
                         net (fo=8, routed)           2.377     4.330    Triangles_map/klaar0
    SLICE_X75Y103        LUT5 (Prop_lut5_I3_O)        0.100     4.430 r  Triangles_map/State_FifoOut[0]_i_4/O
                         net (fo=3, routed)           1.836     6.266    Triangles_map/State_FifoOut[0]_i_4_n_0
    SLICE_X74Y102        LUT6 (Prop_lut6_I3_O)        0.100     6.366 r  Triangles_map/State_FifoOut[0]_i_1/O
                         net (fo=1, routed)           0.000     6.366    Triangles_map/State_FifoOut[0]_i_1_n_0
    SLICE_X74Y102        FDRE                                         r  Triangles_map/State_FifoOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.702     5.304    Triangles_map/CLK100MHz
    SLICE_X74Y102        FDRE                                         r  Triangles_map/State_FifoOut_reg[0]/C
                         clock pessimism              0.000     5.304    
                         clock uncertainty            0.410     5.715    
    SLICE_X74Y102        FDRE (Hold_fdre_C_D)         0.333     6.048    Triangles_map/State_FifoOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.048    
                         arrival time                           6.366    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/Start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 0.667ns (14.016%)  route 4.092ns (85.984%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.219ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.584     1.587    VGA_RGB_map/PixelClk
    SLICE_X77Y104        FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_fdre_C_Q)         0.367     1.954 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=8, routed)           2.377     4.330    Triangles_map/klaar0
    SLICE_X75Y103        LUT5 (Prop_lut5_I3_O)        0.100     4.430 f  Triangles_map/State_FifoOut[0]_i_4/O
                         net (fo=3, routed)           1.580     6.011    Triangles_map/Bresenham/Start_reg
    SLICE_X70Y103        LUT6 (Prop_lut6_I0_O)        0.100     6.111 r  Triangles_map/Bresenham/Start_i_3/O
                         net (fo=1, routed)           0.135     6.246    Triangles_map/Bresenham/Start_i_3_n_0
    SLICE_X70Y103        LUT6 (Prop_lut6_I4_O)        0.100     6.346 r  Triangles_map/Bresenham/Start_i_1/O
                         net (fo=1, routed)           0.000     6.346    Triangles_map/Bresenham_n_34
    SLICE_X70Y103        FDRE                                         r  Triangles_map/Start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.617     5.219    Triangles_map/CLK100MHz
    SLICE_X70Y103        FDRE                                         r  Triangles_map/Start_reg/C
                         clock pessimism              0.000     5.219    
                         clock uncertainty            0.410     5.630    
    SLICE_X70Y103        FDRE (Hold_fdre_C_D)         0.331     5.961    Triangles_map/Start_reg
  -------------------------------------------------------------------
                         required time                         -5.961    
                         arrival time                           6.346    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar0_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/State_FifoOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.567ns (11.722%)  route 4.270ns (88.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.304ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=149, routed)         1.584     1.587    VGA_RGB_map/PixelClk
    SLICE_X77Y104        FDRE                                         r  VGA_RGB_map/klaar0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_fdre_C_Q)         0.367     1.954 r  VGA_RGB_map/klaar0_reg/Q
                         net (fo=8, routed)           2.541     4.495    Triangles_map/klaar0
    SLICE_X77Y103        LUT5 (Prop_lut5_I1_O)        0.100     4.595 f  Triangles_map/State_FifoOut[1]_i_2/O
                         net (fo=5, routed)           1.729     6.324    Triangles_map/State_FifoOut[1]_i_2_n_0
    SLICE_X75Y101        LUT6 (Prop_lut6_I2_O)        0.100     6.424 r  Triangles_map/State_FifoOut[1]_i_1/O
                         net (fo=1, routed)           0.000     6.424    Triangles_map/State_FifoOut[1]_i_1_n_0
    SLICE_X75Y101        FDRE                                         r  Triangles_map/State_FifoOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.702     5.304    Triangles_map/CLK100MHz
    SLICE_X75Y101        FDRE                                         r  Triangles_map/State_FifoOut_reg[1]/C
                         clock pessimism              0.000     5.304    
                         clock uncertainty            0.410     5.715    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.270     5.985    Triangles_map/State_FifoOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.985    
                         arrival time                           6.424    
  -------------------------------------------------------------------
                         slack                                  0.439    





