SIM             = icarus
WAVE            = True
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/cascaded_adder.sv
TOPLEVEL        = cascaded_adder
MODULE          = test_cascaded_adder
PYTHONPATH      = /src
HASH            = "25-parallel_arch"