0.6
2019.1
May 24 2019
14:51:52
/home/jesudara/Desktop/FPGA_projects/Vivdao/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/jesudara/Desktop/FPGA_projects/Vivdao/project_2/project_2.srcs/sim_1/new/test_mySWLED.v,1660971255,verilog,,,,test_mySWLED,,,,,,,,
/home/jesudara/Desktop/FPGA_projects/Vivdao/project_2/project_2.srcs/sources_1/new/mySWLED.v,1660970233,verilog,,/home/jesudara/Desktop/FPGA_projects/Vivdao/project_2/project_2.srcs/sim_1/new/test_mySWLED.v,,mySWLED,,,,,,,,
