/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module Adder(x, y, sum);
  input [3:0] x;
  wire [3:0] x;
  input [3:0] y;
  wire [3:0] y;
  output [4:0] sum;
  wire [4:0] sum;
  wire [4:0] _00_;
  wire [4:0] _01_;
  wire [4:0] _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  assign _00_[0] = x[0] & y[0];
  assign _02_[1] = x[1] & y[1];
  assign _02_[2] = x[2] & y[2];
  assign _02_[3] = x[3] & y[3];
  assign sum[0] = x[0] ^ y[0];
  assign _01_[1] = x[1] ^ y[1];
  assign _01_[2] = x[2] ^ y[2];
  assign _01_[3] = x[3] ^ y[3];
  assign _00_[2] = _02_[2] | _07_;
  assign _07_ = _01_[2] & _00_[1];
  assign sum[4] = _08_ | _04_;
  assign _04_ = _06_ & _00_[1];
  assign _06_ = _01_[3] & _01_[2];
  assign _08_ = _02_[3] | _03_;
  assign _03_ = _01_[3] & _02_[2];
  assign _00_[1] = _02_[1] | _05_;
  assign _05_ = _01_[1] & _00_[0];
  assign sum[1] = _01_[1] ^ _00_[0];
  assign sum[2] = _01_[2] ^ _00_[1];
  assign sum[3] = _01_[3] ^ _00_[2];
  assign _00_[4:3] = { 1'h0, sum[4] };
  assign { _02_[4], _02_[0] } = { 1'h0, _00_[0] };
  assign { _01_[4], _01_[0] } = { 1'h0, sum[0] };
endmodule
