
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//newuidmap_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016a8 <.init>:
  4016a8:	stp	x29, x30, [sp, #-16]!
  4016ac:	mov	x29, sp
  4016b0:	bl	401bc0 <ferror@plt+0x60>
  4016b4:	ldp	x29, x30, [sp], #16
  4016b8:	ret

Disassembly of section .plt:

00000000004016c0 <getpwnam_r@plt-0x20>:
  4016c0:	stp	x16, x30, [sp, #-16]!
  4016c4:	adrp	x16, 418000 <ferror@plt+0x164a0>
  4016c8:	ldr	x17, [x16, #4088]
  4016cc:	add	x16, x16, #0xff8
  4016d0:	br	x17
  4016d4:	nop
  4016d8:	nop
  4016dc:	nop

00000000004016e0 <getpwnam_r@plt>:
  4016e0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4016e4:	ldr	x17, [x16]
  4016e8:	add	x16, x16, #0x0
  4016ec:	br	x17

00000000004016f0 <strtoul@plt>:
  4016f0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4016f4:	ldr	x17, [x16, #8]
  4016f8:	add	x16, x16, #0x8
  4016fc:	br	x17

0000000000401700 <strlen@plt>:
  401700:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401704:	ldr	x17, [x16, #16]
  401708:	add	x16, x16, #0x10
  40170c:	br	x17

0000000000401710 <fputs@plt>:
  401710:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401714:	ldr	x17, [x16, #24]
  401718:	add	x16, x16, #0x18
  40171c:	br	x17

0000000000401720 <syslog@plt>:
  401720:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401724:	ldr	x17, [x16, #32]
  401728:	add	x16, x16, #0x20
  40172c:	br	x17

0000000000401730 <exit@plt>:
  401730:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401734:	ldr	x17, [x16, #40]
  401738:	add	x16, x16, #0x28
  40173c:	br	x17

0000000000401740 <perror@plt>:
  401740:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401744:	ldr	x17, [x16, #48]
  401748:	add	x16, x16, #0x30
  40174c:	br	x17

0000000000401750 <ulckpwdf@plt>:
  401750:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401754:	ldr	x17, [x16, #56]
  401758:	add	x16, x16, #0x38
  40175c:	br	x17

0000000000401760 <strtoll@plt>:
  401760:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401764:	ldr	x17, [x16, #64]
  401768:	add	x16, x16, #0x40
  40176c:	br	x17

0000000000401770 <geteuid@plt>:
  401770:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401774:	ldr	x17, [x16, #72]
  401778:	add	x16, x16, #0x48
  40177c:	br	x17

0000000000401780 <sprintf@plt>:
  401780:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401784:	ldr	x17, [x16, #80]
  401788:	add	x16, x16, #0x50
  40178c:	br	x17

0000000000401790 <getuid@plt>:
  401790:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401794:	ldr	x17, [x16, #88]
  401798:	add	x16, x16, #0x58
  40179c:	br	x17

00000000004017a0 <putc@plt>:
  4017a0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4017a4:	ldr	x17, [x16, #96]
  4017a8:	add	x16, x16, #0x60
  4017ac:	br	x17

00000000004017b0 <qsort@plt>:
  4017b0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4017b4:	ldr	x17, [x16, #104]
  4017b8:	add	x16, x16, #0x68
  4017bc:	br	x17

00000000004017c0 <kill@plt>:
  4017c0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4017c4:	ldr	x17, [x16, #112]
  4017c8:	add	x16, x16, #0x70
  4017cc:	br	x17

00000000004017d0 <getpwuid_r@plt>:
  4017d0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4017d4:	ldr	x17, [x16, #120]
  4017d8:	add	x16, x16, #0x78
  4017dc:	br	x17

00000000004017e0 <fork@plt>:
  4017e0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4017e4:	ldr	x17, [x16, #128]
  4017e8:	add	x16, x16, #0x80
  4017ec:	br	x17

00000000004017f0 <snprintf@plt>:
  4017f0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4017f4:	ldr	x17, [x16, #136]
  4017f8:	add	x16, x16, #0x88
  4017fc:	br	x17

0000000000401800 <fileno@plt>:
  401800:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401804:	ldr	x17, [x16, #144]
  401808:	add	x16, x16, #0x90
  40180c:	br	x17

0000000000401810 <fclose@plt>:
  401810:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401814:	ldr	x17, [x16, #152]
  401818:	add	x16, x16, #0x98
  40181c:	br	x17

0000000000401820 <fsync@plt>:
  401820:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401824:	ldr	x17, [x16, #160]
  401828:	add	x16, x16, #0xa0
  40182c:	br	x17

0000000000401830 <getpid@plt>:
  401830:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401834:	ldr	x17, [x16, #168]
  401838:	add	x16, x16, #0xa8
  40183c:	br	x17

0000000000401840 <fopen@plt>:
  401840:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401844:	ldr	x17, [x16, #176]
  401848:	add	x16, x16, #0xb0
  40184c:	br	x17

0000000000401850 <malloc@plt>:
  401850:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401854:	ldr	x17, [x16, #184]
  401858:	add	x16, x16, #0xb8
  40185c:	br	x17

0000000000401860 <open@plt>:
  401860:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401864:	ldr	x17, [x16, #192]
  401868:	add	x16, x16, #0xc0
  40186c:	br	x17

0000000000401870 <__libc_start_main@plt>:
  401870:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401874:	ldr	x17, [x16, #200]
  401878:	add	x16, x16, #0xc8
  40187c:	br	x17

0000000000401880 <memset@plt>:
  401880:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401884:	ldr	x17, [x16, #208]
  401888:	add	x16, x16, #0xd0
  40188c:	br	x17

0000000000401890 <fdopen@plt>:
  401890:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401894:	ldr	x17, [x16, #216]
  401898:	add	x16, x16, #0xd8
  40189c:	br	x17

00000000004018a0 <getpwnam@plt>:
  4018a0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4018a4:	ldr	x17, [x16, #224]
  4018a8:	add	x16, x16, #0xe0
  4018ac:	br	x17

00000000004018b0 <sleep@plt>:
  4018b0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4018b4:	ldr	x17, [x16, #232]
  4018b8:	add	x16, x16, #0xe8
  4018bc:	br	x17

00000000004018c0 <fchmod@plt>:
  4018c0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4018c4:	ldr	x17, [x16, #240]
  4018c8:	add	x16, x16, #0xf0
  4018cc:	br	x17

00000000004018d0 <calloc@plt>:
  4018d0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4018d4:	ldr	x17, [x16, #248]
  4018d8:	add	x16, x16, #0xf8
  4018dc:	br	x17

00000000004018e0 <realloc@plt>:
  4018e0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4018e4:	ldr	x17, [x16, #256]
  4018e8:	add	x16, x16, #0x100
  4018ec:	br	x17

00000000004018f0 <getc@plt>:
  4018f0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4018f4:	ldr	x17, [x16, #264]
  4018f8:	add	x16, x16, #0x108
  4018fc:	br	x17

0000000000401900 <lckpwdf@plt>:
  401900:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401904:	ldr	x17, [x16, #272]
  401908:	add	x16, x16, #0x110
  40190c:	br	x17

0000000000401910 <strdup@plt>:
  401910:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401914:	ldr	x17, [x16, #280]
  401918:	add	x16, x16, #0x118
  40191c:	br	x17

0000000000401920 <strerror@plt>:
  401920:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401924:	ldr	x17, [x16, #288]
  401928:	add	x16, x16, #0x120
  40192c:	br	x17

0000000000401930 <close@plt>:
  401930:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401934:	ldr	x17, [x16, #296]
  401938:	add	x16, x16, #0x128
  40193c:	br	x17

0000000000401940 <strrchr@plt>:
  401940:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401944:	ldr	x17, [x16, #304]
  401948:	add	x16, x16, #0x130
  40194c:	br	x17

0000000000401950 <__gmon_start__@plt>:
  401950:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401954:	ldr	x17, [x16, #312]
  401958:	add	x16, x16, #0x138
  40195c:	br	x17

0000000000401960 <write@plt>:
  401960:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401964:	ldr	x17, [x16, #320]
  401968:	add	x16, x16, #0x140
  40196c:	br	x17

0000000000401970 <fseek@plt>:
  401970:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401974:	ldr	x17, [x16, #328]
  401978:	add	x16, x16, #0x148
  40197c:	br	x17

0000000000401980 <abort@plt>:
  401980:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401984:	ldr	x17, [x16, #336]
  401988:	add	x16, x16, #0x150
  40198c:	br	x17

0000000000401990 <access@plt>:
  401990:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401994:	ldr	x17, [x16, #344]
  401998:	add	x16, x16, #0x158
  40199c:	br	x17

00000000004019a0 <feof@plt>:
  4019a0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4019a4:	ldr	x17, [x16, #352]
  4019a8:	add	x16, x16, #0x160
  4019ac:	br	x17

00000000004019b0 <strcmp@plt>:
  4019b0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4019b4:	ldr	x17, [x16, #360]
  4019b8:	add	x16, x16, #0x168
  4019bc:	br	x17

00000000004019c0 <free@plt>:
  4019c0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4019c4:	ldr	x17, [x16, #368]
  4019c8:	add	x16, x16, #0x170
  4019cc:	br	x17

00000000004019d0 <getgid@plt>:
  4019d0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4019d4:	ldr	x17, [x16, #376]
  4019d8:	add	x16, x16, #0x178
  4019dc:	br	x17

00000000004019e0 <execve@plt>:
  4019e0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4019e4:	ldr	x17, [x16, #384]
  4019e8:	add	x16, x16, #0x180
  4019ec:	br	x17

00000000004019f0 <rename@plt>:
  4019f0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  4019f4:	ldr	x17, [x16, #392]
  4019f8:	add	x16, x16, #0x188
  4019fc:	br	x17

0000000000401a00 <utime@plt>:
  401a00:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401a04:	ldr	x17, [x16, #400]
  401a08:	add	x16, x16, #0x190
  401a0c:	br	x17

0000000000401a10 <fcntl@plt>:
  401a10:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401a14:	ldr	x17, [x16, #408]
  401a18:	add	x16, x16, #0x198
  401a1c:	br	x17

0000000000401a20 <fflush@plt>:
  401a20:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401a24:	ldr	x17, [x16, #416]
  401a28:	add	x16, x16, #0x1a0
  401a2c:	br	x17

0000000000401a30 <strcpy@plt>:
  401a30:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401a34:	ldr	x17, [x16, #424]
  401a38:	add	x16, x16, #0x1a8
  401a3c:	br	x17

0000000000401a40 <__lxstat@plt>:
  401a40:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401a44:	ldr	x17, [x16, #432]
  401a48:	add	x16, x16, #0x1b0
  401a4c:	br	x17

0000000000401a50 <read@plt>:
  401a50:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401a54:	ldr	x17, [x16, #440]
  401a58:	add	x16, x16, #0x1b8
  401a5c:	br	x17

0000000000401a60 <__fxstat@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401a64:	ldr	x17, [x16, #448]
  401a68:	add	x16, x16, #0x1c0
  401a6c:	br	x17

0000000000401a70 <link@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401a74:	ldr	x17, [x16, #456]
  401a78:	add	x16, x16, #0x1c8
  401a7c:	br	x17

0000000000401a80 <realpath@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401a84:	ldr	x17, [x16, #464]
  401a88:	add	x16, x16, #0x1d0
  401a8c:	br	x17

0000000000401a90 <umask@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401a94:	ldr	x17, [x16, #472]
  401a98:	add	x16, x16, #0x1d8
  401a9c:	br	x17

0000000000401aa0 <openat@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401aa4:	ldr	x17, [x16, #480]
  401aa8:	add	x16, x16, #0x1e0
  401aac:	br	x17

0000000000401ab0 <__assert_fail@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401ab4:	ldr	x17, [x16, #488]
  401ab8:	add	x16, x16, #0x1e8
  401abc:	br	x17

0000000000401ac0 <__errno_location@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401ac4:	ldr	x17, [x16, #496]
  401ac8:	add	x16, x16, #0x1f0
  401acc:	br	x17

0000000000401ad0 <__xstat@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401ad4:	ldr	x17, [x16, #504]
  401ad8:	add	x16, x16, #0x1f8
  401adc:	br	x17

0000000000401ae0 <waitpid@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401ae4:	ldr	x17, [x16, #512]
  401ae8:	add	x16, x16, #0x200
  401aec:	br	x17

0000000000401af0 <unlink@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401af4:	ldr	x17, [x16, #520]
  401af8:	add	x16, x16, #0x208
  401afc:	br	x17

0000000000401b00 <gettext@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401b04:	ldr	x17, [x16, #528]
  401b08:	add	x16, x16, #0x210
  401b0c:	br	x17

0000000000401b10 <getlogin@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401b14:	ldr	x17, [x16, #536]
  401b18:	add	x16, x16, #0x218
  401b1c:	br	x17

0000000000401b20 <fchown@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401b24:	ldr	x17, [x16, #544]
  401b28:	add	x16, x16, #0x220
  401b2c:	br	x17

0000000000401b30 <fprintf@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401b34:	ldr	x17, [x16, #552]
  401b38:	add	x16, x16, #0x228
  401b3c:	br	x17

0000000000401b40 <fgets@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401b44:	ldr	x17, [x16, #560]
  401b48:	add	x16, x16, #0x230
  401b4c:	br	x17

0000000000401b50 <setlocale@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401b54:	ldr	x17, [x16, #568]
  401b58:	add	x16, x16, #0x238
  401b5c:	br	x17

0000000000401b60 <ferror@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x174a0>
  401b64:	ldr	x17, [x16, #576]
  401b68:	add	x16, x16, #0x240
  401b6c:	br	x17

Disassembly of section .text:

0000000000401b70 <.text>:
  401b70:	mov	x29, #0x0                   	// #0
  401b74:	mov	x30, #0x0                   	// #0
  401b78:	mov	x5, x0
  401b7c:	ldr	x1, [sp]
  401b80:	add	x2, sp, #0x8
  401b84:	mov	x6, sp
  401b88:	movz	x0, #0x0, lsl #48
  401b8c:	movk	x0, #0x0, lsl #32
  401b90:	movk	x0, #0x40, lsl #16
  401b94:	movk	x0, #0x1e64
  401b98:	movz	x3, #0x0, lsl #48
  401b9c:	movk	x3, #0x0, lsl #32
  401ba0:	movk	x3, #0x40, lsl #16
  401ba4:	movk	x3, #0x6cf8
  401ba8:	movz	x4, #0x0, lsl #48
  401bac:	movk	x4, #0x0, lsl #32
  401bb0:	movk	x4, #0x40, lsl #16
  401bb4:	movk	x4, #0x6d78
  401bb8:	bl	401870 <__libc_start_main@plt>
  401bbc:	bl	401980 <abort@plt>
  401bc0:	adrp	x0, 418000 <ferror@plt+0x164a0>
  401bc4:	ldr	x0, [x0, #4064]
  401bc8:	cbz	x0, 401bd0 <ferror@plt+0x70>
  401bcc:	b	401950 <__gmon_start__@plt>
  401bd0:	ret
  401bd4:	nop
  401bd8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  401bdc:	add	x0, x0, #0xb20
  401be0:	adrp	x1, 419000 <ferror@plt+0x174a0>
  401be4:	add	x1, x1, #0xb20
  401be8:	cmp	x1, x0
  401bec:	b.eq	401c04 <ferror@plt+0xa4>  // b.none
  401bf0:	adrp	x1, 406000 <ferror@plt+0x44a0>
  401bf4:	ldr	x1, [x1, #3528]
  401bf8:	cbz	x1, 401c04 <ferror@plt+0xa4>
  401bfc:	mov	x16, x1
  401c00:	br	x16
  401c04:	ret
  401c08:	adrp	x0, 419000 <ferror@plt+0x174a0>
  401c0c:	add	x0, x0, #0xb20
  401c10:	adrp	x1, 419000 <ferror@plt+0x174a0>
  401c14:	add	x1, x1, #0xb20
  401c18:	sub	x1, x1, x0
  401c1c:	lsr	x2, x1, #63
  401c20:	add	x1, x2, x1, asr #3
  401c24:	cmp	xzr, x1, asr #1
  401c28:	asr	x1, x1, #1
  401c2c:	b.eq	401c44 <ferror@plt+0xe4>  // b.none
  401c30:	adrp	x2, 406000 <ferror@plt+0x44a0>
  401c34:	ldr	x2, [x2, #3536]
  401c38:	cbz	x2, 401c44 <ferror@plt+0xe4>
  401c3c:	mov	x16, x2
  401c40:	br	x16
  401c44:	ret
  401c48:	stp	x29, x30, [sp, #-32]!
  401c4c:	mov	x29, sp
  401c50:	str	x19, [sp, #16]
  401c54:	adrp	x19, 419000 <ferror@plt+0x174a0>
  401c58:	ldrb	w0, [x19, #2872]
  401c5c:	cbnz	w0, 401c6c <ferror@plt+0x10c>
  401c60:	bl	401bd8 <ferror@plt+0x78>
  401c64:	mov	w0, #0x1                   	// #1
  401c68:	strb	w0, [x19, #2872]
  401c6c:	ldr	x19, [sp, #16]
  401c70:	ldp	x29, x30, [sp], #32
  401c74:	ret
  401c78:	b	401c08 <ferror@plt+0xa8>
  401c7c:	stp	x29, x30, [sp, #-32]!
  401c80:	mov	x29, sp
  401c84:	str	x0, [sp, #24]
  401c88:	str	x1, [sp, #16]
  401c8c:	ldr	x0, [sp, #16]
  401c90:	ldr	x0, [x0, #16]
  401c94:	cmp	x0, #0x0
  401c98:	b.ne	401ca4 <ferror@plt+0x144>  // b.any
  401c9c:	mov	w0, #0x0                   	// #0
  401ca0:	b	401d18 <ferror@plt+0x1b8>
  401ca4:	ldr	x0, [sp, #24]
  401ca8:	ldr	x3, [x0]
  401cac:	ldr	x0, [sp, #16]
  401cb0:	ldr	x0, [x0, #8]
  401cb4:	mov	w1, w0
  401cb8:	ldr	x0, [sp, #16]
  401cbc:	ldr	x0, [x0, #16]
  401cc0:	mov	x2, x0
  401cc4:	mov	x0, x3
  401cc8:	bl	403d90 <ferror@plt+0x2230>
  401ccc:	and	w0, w0, #0xff
  401cd0:	cmp	w0, #0x0
  401cd4:	b.eq	401ce0 <ferror@plt+0x180>  // b.none
  401cd8:	mov	w0, #0x1                   	// #1
  401cdc:	b	401d18 <ferror@plt+0x1b8>
  401ce0:	ldr	x0, [sp, #16]
  401ce4:	ldr	x0, [x0, #16]
  401ce8:	cmp	x0, #0x1
  401cec:	b.ne	401d14 <ferror@plt+0x1b4>  // b.any
  401cf0:	ldr	x0, [sp, #24]
  401cf4:	ldr	w0, [x0, #16]
  401cf8:	mov	w1, w0
  401cfc:	ldr	x0, [sp, #16]
  401d00:	ldr	x0, [x0, #8]
  401d04:	cmp	x1, x0
  401d08:	b.ne	401d14 <ferror@plt+0x1b4>  // b.any
  401d0c:	mov	w0, #0x1                   	// #1
  401d10:	b	401d18 <ferror@plt+0x1b8>
  401d14:	mov	w0, #0x0                   	// #0
  401d18:	ldp	x29, x30, [sp], #32
  401d1c:	ret
  401d20:	stp	x29, x30, [sp, #-80]!
  401d24:	mov	x29, sp
  401d28:	str	x19, [sp, #16]
  401d2c:	str	x0, [sp, #56]
  401d30:	str	w1, [sp, #52]
  401d34:	str	x2, [sp, #40]
  401d38:	ldr	x0, [sp, #40]
  401d3c:	str	x0, [sp, #72]
  401d40:	str	wzr, [sp, #68]
  401d44:	b	401df8 <ferror@plt+0x298>
  401d48:	ldr	x1, [sp, #72]
  401d4c:	ldr	x0, [sp, #56]
  401d50:	bl	401c7c <ferror@plt+0x11c>
  401d54:	and	w0, w0, #0xff
  401d58:	eor	w0, w0, #0x1
  401d5c:	and	w0, w0, #0xff
  401d60:	cmp	w0, #0x0
  401d64:	b.eq	401de0 <ferror@plt+0x280>  // b.none
  401d68:	adrp	x0, 419000 <ferror@plt+0x174a0>
  401d6c:	add	x0, x0, #0xb20
  401d70:	ldr	x19, [x0]
  401d74:	adrp	x0, 406000 <ferror@plt+0x44a0>
  401d78:	add	x0, x0, #0xdd8
  401d7c:	bl	401b00 <gettext@plt>
  401d80:	mov	x7, x0
  401d84:	adrp	x0, 419000 <ferror@plt+0x174a0>
  401d88:	add	x0, x0, #0xf60
  401d8c:	ldr	x2, [x0]
  401d90:	ldr	x0, [sp, #72]
  401d94:	ldr	x3, [x0]
  401d98:	ldr	x0, [sp, #72]
  401d9c:	ldr	x1, [x0]
  401da0:	ldr	x0, [sp, #72]
  401da4:	ldr	x0, [x0, #16]
  401da8:	add	x4, x1, x0
  401dac:	ldr	x0, [sp, #72]
  401db0:	ldr	x5, [x0, #8]
  401db4:	ldr	x0, [sp, #72]
  401db8:	ldr	x1, [x0, #8]
  401dbc:	ldr	x0, [sp, #72]
  401dc0:	ldr	x0, [x0, #16]
  401dc4:	add	x0, x1, x0
  401dc8:	mov	x6, x0
  401dcc:	mov	x1, x7
  401dd0:	mov	x0, x19
  401dd4:	bl	401b30 <fprintf@plt>
  401dd8:	mov	w0, #0x1                   	// #1
  401ddc:	bl	401730 <exit@plt>
  401de0:	ldr	w0, [sp, #68]
  401de4:	add	w0, w0, #0x1
  401de8:	str	w0, [sp, #68]
  401dec:	ldr	x0, [sp, #72]
  401df0:	add	x0, x0, #0x18
  401df4:	str	x0, [sp, #72]
  401df8:	ldr	w1, [sp, #68]
  401dfc:	ldr	w0, [sp, #52]
  401e00:	cmp	w1, w0
  401e04:	b.lt	401d48 <ferror@plt+0x1e8>  // b.tstop
  401e08:	nop
  401e0c:	nop
  401e10:	ldr	x19, [sp, #16]
  401e14:	ldp	x29, x30, [sp], #80
  401e18:	ret
  401e1c:	stp	x29, x30, [sp, #-32]!
  401e20:	mov	x29, sp
  401e24:	str	x19, [sp, #16]
  401e28:	adrp	x0, 419000 <ferror@plt+0x174a0>
  401e2c:	add	x0, x0, #0xb20
  401e30:	ldr	x19, [x0]
  401e34:	adrp	x0, 406000 <ferror@plt+0x44a0>
  401e38:	add	x0, x0, #0xe10
  401e3c:	bl	401b00 <gettext@plt>
  401e40:	mov	x1, x0
  401e44:	adrp	x0, 419000 <ferror@plt+0x174a0>
  401e48:	add	x0, x0, #0xf60
  401e4c:	ldr	x0, [x0]
  401e50:	mov	x2, x0
  401e54:	mov	x0, x19
  401e58:	bl	401b30 <fprintf@plt>
  401e5c:	mov	w0, #0x1                   	// #1
  401e60:	bl	401730 <exit@plt>
  401e64:	sub	sp, sp, #0x150
  401e68:	stp	x29, x30, [sp, #16]
  401e6c:	add	x29, sp, #0x10
  401e70:	stp	x19, x20, [sp, #32]
  401e74:	stp	x21, x22, [sp, #48]
  401e78:	stp	x23, x24, [sp, #64]
  401e7c:	str	x25, [sp, #80]
  401e80:	str	w0, [sp, #108]
  401e84:	str	x1, [sp, #96]
  401e88:	ldr	x0, [sp, #96]
  401e8c:	ldr	x0, [x0]
  401e90:	bl	40229c <ferror@plt+0x73c>
  401e94:	mov	x1, x0
  401e98:	adrp	x0, 419000 <ferror@plt+0x174a0>
  401e9c:	add	x0, x0, #0xf60
  401ea0:	str	x1, [x0]
  401ea4:	ldr	w0, [sp, #108]
  401ea8:	cmp	w0, #0x1
  401eac:	b.gt	401eb4 <ferror@plt+0x354>
  401eb0:	bl	401e1c <ferror@plt+0x2bc>
  401eb4:	ldr	x0, [sp, #96]
  401eb8:	ldr	x0, [x0, #8]
  401ebc:	str	x0, [sp, #320]
  401ec0:	add	x0, sp, #0xf4
  401ec4:	mov	x1, x0
  401ec8:	ldr	x0, [sp, #320]
  401ecc:	bl	402e78 <ferror@plt+0x1318>
  401ed0:	cmp	w0, #0x0
  401ed4:	b.ne	401edc <ferror@plt+0x37c>  // b.any
  401ed8:	bl	401e1c <ferror@plt+0x2bc>
  401edc:	ldr	w0, [sp, #244]
  401ee0:	add	x4, sp, #0xf8
  401ee4:	mov	w3, w0
  401ee8:	adrp	x0, 406000 <ferror@plt+0x44a0>
  401eec:	add	x2, x0, #0xe60
  401ef0:	mov	x1, #0x20                  	// #32
  401ef4:	mov	x0, x4
  401ef8:	bl	4017f0 <snprintf@plt>
  401efc:	str	w0, [sp, #316]
  401f00:	ldr	w0, [sp, #316]
  401f04:	cmp	w0, #0x0
  401f08:	b.le	401f18 <ferror@plt+0x3b8>
  401f0c:	ldr	w0, [sp, #316]
  401f10:	cmp	w0, #0x1f
  401f14:	b.ls	401f54 <ferror@plt+0x3f4>  // b.plast
  401f18:	adrp	x0, 419000 <ferror@plt+0x174a0>
  401f1c:	add	x0, x0, #0xb20
  401f20:	ldr	x19, [x0]
  401f24:	adrp	x0, 419000 <ferror@plt+0x174a0>
  401f28:	add	x0, x0, #0xf60
  401f2c:	ldr	x20, [x0]
  401f30:	bl	401ac0 <__errno_location@plt>
  401f34:	ldr	w0, [x0]
  401f38:	bl	401920 <strerror@plt>
  401f3c:	mov	x3, x0
  401f40:	mov	x2, x20
  401f44:	adrp	x0, 406000 <ferror@plt+0x44a0>
  401f48:	add	x1, x0, #0xe70
  401f4c:	mov	x0, x19
  401f50:	bl	401b30 <fprintf@plt>
  401f54:	add	x0, sp, #0xf8
  401f58:	mov	w1, #0x4000                	// #16384
  401f5c:	bl	401860 <open@plt>
  401f60:	str	w0, [sp, #312]
  401f64:	ldr	w0, [sp, #312]
  401f68:	cmp	w0, #0x0
  401f6c:	b.ge	401fb8 <ferror@plt+0x458>  // b.tcont
  401f70:	adrp	x0, 419000 <ferror@plt+0x174a0>
  401f74:	add	x0, x0, #0xb20
  401f78:	ldr	x19, [x0]
  401f7c:	adrp	x0, 406000 <ferror@plt+0x44a0>
  401f80:	add	x0, x0, #0xe98
  401f84:	bl	401b00 <gettext@plt>
  401f88:	mov	x4, x0
  401f8c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  401f90:	add	x0, x0, #0xf60
  401f94:	ldr	x0, [x0]
  401f98:	ldr	w1, [sp, #244]
  401f9c:	mov	w3, w1
  401fa0:	mov	x2, x0
  401fa4:	mov	x1, x4
  401fa8:	mov	x0, x19
  401fac:	bl	401b30 <fprintf@plt>
  401fb0:	mov	w0, #0x1                   	// #1
  401fb4:	b	402280 <ferror@plt+0x720>
  401fb8:	bl	4029ec <ferror@plt+0xe8c>
  401fbc:	str	x0, [sp, #304]
  401fc0:	ldr	x0, [sp, #304]
  401fc4:	cmp	x0, #0x0
  401fc8:	b.ne	40208c <ferror@plt+0x52c>  // b.any
  401fcc:	adrp	x0, 419000 <ferror@plt+0x174a0>
  401fd0:	add	x0, x0, #0xb20
  401fd4:	ldr	x19, [x0]
  401fd8:	adrp	x0, 406000 <ferror@plt+0x44a0>
  401fdc:	add	x0, x0, #0xed0
  401fe0:	bl	401b00 <gettext@plt>
  401fe4:	mov	x1, x0
  401fe8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  401fec:	add	x0, x0, #0xf60
  401ff0:	ldr	x0, [x0]
  401ff4:	mov	x2, x0
  401ff8:	mov	x0, x19
  401ffc:	bl	401b30 <fprintf@plt>
  402000:	mov	x1, #0x0                   	// #0
  402004:	mov	w0, #0x6                   	// #6
  402008:	bl	401b50 <setlocale@plt>
  40200c:	str	x0, [sp, #280]
  402010:	str	xzr, [sp, #328]
  402014:	ldr	x0, [sp, #280]
  402018:	cmp	x0, #0x0
  40201c:	b.eq	40202c <ferror@plt+0x4cc>  // b.none
  402020:	ldr	x0, [sp, #280]
  402024:	bl	401910 <strdup@plt>
  402028:	str	x0, [sp, #328]
  40202c:	ldr	x0, [sp, #328]
  402030:	cmp	x0, #0x0
  402034:	b.eq	402048 <ferror@plt+0x4e8>  // b.none
  402038:	adrp	x0, 406000 <ferror@plt+0x44a0>
  40203c:	add	x1, x0, #0xef8
  402040:	mov	w0, #0x6                   	// #6
  402044:	bl	401b50 <setlocale@plt>
  402048:	bl	401790 <getuid@plt>
  40204c:	mov	w0, w0
  402050:	mov	x2, x0
  402054:	adrp	x0, 406000 <ferror@plt+0x44a0>
  402058:	add	x1, x0, #0xf00
  40205c:	mov	w0, #0x4                   	// #4
  402060:	bl	401720 <syslog@plt>
  402064:	ldr	x0, [sp, #328]
  402068:	cmp	x0, #0x0
  40206c:	b.eq	402084 <ferror@plt+0x524>  // b.none
  402070:	ldr	x1, [sp, #328]
  402074:	mov	w0, #0x6                   	// #6
  402078:	bl	401b50 <setlocale@plt>
  40207c:	ldr	x0, [sp, #328]
  402080:	bl	4019c0 <free@plt>
  402084:	mov	w0, #0x1                   	// #1
  402088:	b	402280 <ferror@plt+0x720>
  40208c:	add	x0, sp, #0x70
  402090:	mov	x1, x0
  402094:	ldr	w0, [sp, #312]
  402098:	bl	406d90 <ferror@plt+0x5230>
  40209c:	cmp	w0, #0x0
  4020a0:	b.ge	4020ec <ferror@plt+0x58c>  // b.tcont
  4020a4:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4020a8:	add	x0, x0, #0xb20
  4020ac:	ldr	x19, [x0]
  4020b0:	adrp	x0, 406000 <ferror@plt+0x44a0>
  4020b4:	add	x0, x0, #0xf38
  4020b8:	bl	401b00 <gettext@plt>
  4020bc:	mov	x4, x0
  4020c0:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4020c4:	add	x0, x0, #0xf60
  4020c8:	ldr	x0, [x0]
  4020cc:	ldr	w1, [sp, #244]
  4020d0:	mov	w3, w1
  4020d4:	mov	x2, x0
  4020d8:	mov	x1, x4
  4020dc:	mov	x0, x19
  4020e0:	bl	401b30 <fprintf@plt>
  4020e4:	mov	w0, #0x1                   	// #1
  4020e8:	b	402280 <ferror@plt+0x720>
  4020ec:	bl	401790 <getuid@plt>
  4020f0:	mov	w1, w0
  4020f4:	ldr	x0, [sp, #304]
  4020f8:	ldr	w0, [x0, #16]
  4020fc:	cmp	w1, w0
  402100:	b.ne	402144 <ferror@plt+0x5e4>  // b.any
  402104:	bl	4019d0 <getgid@plt>
  402108:	mov	w1, w0
  40210c:	ldr	x0, [sp, #304]
  402110:	ldr	w0, [x0, #20]
  402114:	cmp	w1, w0
  402118:	b.ne	402144 <ferror@plt+0x5e4>  // b.any
  40211c:	ldr	x0, [sp, #304]
  402120:	ldr	w1, [x0, #16]
  402124:	ldr	w0, [sp, #136]
  402128:	cmp	w1, w0
  40212c:	b.ne	402144 <ferror@plt+0x5e4>  // b.any
  402130:	ldr	x0, [sp, #304]
  402134:	ldr	w1, [x0, #20]
  402138:	ldr	w0, [sp, #140]
  40213c:	cmp	w1, w0
  402140:	b.eq	4021dc <ferror@plt+0x67c>  // b.none
  402144:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402148:	add	x0, x0, #0xb20
  40214c:	ldr	x19, [x0]
  402150:	adrp	x0, 406000 <ferror@plt+0x44a0>
  402154:	add	x0, x0, #0xf68
  402158:	bl	401b00 <gettext@plt>
  40215c:	mov	x25, x0
  402160:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402164:	add	x0, x0, #0xf60
  402168:	ldr	x20, [x0]
  40216c:	ldr	w21, [sp, #244]
  402170:	bl	401790 <getuid@plt>
  402174:	mov	w22, w0
  402178:	ldr	x0, [sp, #304]
  40217c:	ldr	w0, [x0, #16]
  402180:	mov	w23, w0
  402184:	ldr	w0, [sp, #136]
  402188:	mov	w24, w0
  40218c:	bl	4019d0 <getgid@plt>
  402190:	mov	w2, w0
  402194:	ldr	x0, [sp, #304]
  402198:	ldr	w0, [x0, #20]
  40219c:	mov	w0, w0
  4021a0:	ldr	w1, [sp, #140]
  4021a4:	mov	w1, w1
  4021a8:	str	x1, [sp, #8]
  4021ac:	str	x0, [sp]
  4021b0:	mov	x7, x2
  4021b4:	mov	x6, x24
  4021b8:	mov	x5, x23
  4021bc:	mov	x4, x22
  4021c0:	mov	w3, w21
  4021c4:	mov	x2, x20
  4021c8:	mov	x1, x25
  4021cc:	mov	x0, x19
  4021d0:	bl	401b30 <fprintf@plt>
  4021d4:	mov	w0, #0x1                   	// #1
  4021d8:	b	402280 <ferror@plt+0x720>
  4021dc:	mov	w0, #0x0                   	// #0
  4021e0:	bl	403d44 <ferror@plt+0x21e4>
  4021e4:	cmp	w0, #0x0
  4021e8:	b.ne	4021f4 <ferror@plt+0x694>  // b.any
  4021ec:	mov	w0, #0x1                   	// #1
  4021f0:	b	402280 <ferror@plt+0x720>
  4021f4:	ldr	w0, [sp, #108]
  4021f8:	mov	w1, #0x5556                	// #21846
  4021fc:	movk	w1, #0x5555, lsl #16
  402200:	smull	x1, w0, w1
  402204:	lsr	x1, x1, #32
  402208:	asr	w0, w0, #31
  40220c:	sub	w0, w1, w0
  402210:	str	w0, [sp, #300]
  402214:	ldr	w0, [sp, #108]
  402218:	sub	w1, w0, #0x2
  40221c:	ldr	x0, [sp, #96]
  402220:	add	x0, x0, #0x10
  402224:	mov	x2, x0
  402228:	ldr	w0, [sp, #300]
  40222c:	bl	4022dc <ferror@plt+0x77c>
  402230:	str	x0, [sp, #288]
  402234:	ldr	x0, [sp, #288]
  402238:	cmp	x0, #0x0
  40223c:	b.ne	402244 <ferror@plt+0x6e4>  // b.any
  402240:	bl	401e1c <ferror@plt+0x2bc>
  402244:	ldr	x2, [sp, #288]
  402248:	ldr	w1, [sp, #300]
  40224c:	ldr	x0, [sp, #304]
  402250:	bl	401d20 <ferror@plt+0x1c0>
  402254:	ldr	x0, [sp, #304]
  402258:	ldr	w0, [x0, #16]
  40225c:	mov	w4, w0
  402260:	adrp	x0, 406000 <ferror@plt+0x44a0>
  402264:	add	x3, x0, #0xfe0
  402268:	ldr	x2, [sp, #288]
  40226c:	ldr	w1, [sp, #300]
  402270:	ldr	w0, [sp, #312]
  402274:	bl	402780 <ferror@plt+0xc20>
  402278:	bl	403e3c <ferror@plt+0x22dc>
  40227c:	mov	w0, #0x0                   	// #0
  402280:	ldp	x19, x20, [sp, #32]
  402284:	ldp	x21, x22, [sp, #48]
  402288:	ldp	x23, x24, [sp, #64]
  40228c:	ldr	x25, [sp, #80]
  402290:	ldp	x29, x30, [sp, #16]
  402294:	add	sp, sp, #0x150
  402298:	ret
  40229c:	stp	x29, x30, [sp, #-48]!
  4022a0:	mov	x29, sp
  4022a4:	str	x0, [sp, #24]
  4022a8:	mov	w1, #0x2f                  	// #47
  4022ac:	ldr	x0, [sp, #24]
  4022b0:	bl	401940 <strrchr@plt>
  4022b4:	str	x0, [sp, #40]
  4022b8:	ldr	x0, [sp, #40]
  4022bc:	cmp	x0, #0x0
  4022c0:	b.eq	4022d0 <ferror@plt+0x770>  // b.none
  4022c4:	ldr	x0, [sp, #40]
  4022c8:	add	x0, x0, #0x1
  4022cc:	b	4022d4 <ferror@plt+0x774>
  4022d0:	ldr	x0, [sp, #24]
  4022d4:	ldp	x29, x30, [sp], #48
  4022d8:	ret
  4022dc:	stp	x29, x30, [sp, #-80]!
  4022e0:	mov	x29, sp
  4022e4:	str	x19, [sp, #16]
  4022e8:	str	w0, [sp, #44]
  4022ec:	str	w1, [sp, #40]
  4022f0:	str	x2, [sp, #32]
  4022f4:	ldr	w0, [sp, #44]
  4022f8:	cmp	w0, #0x0
  4022fc:	b.lt	40230c <ferror@plt+0x7ac>  // b.tstop
  402300:	ldr	w0, [sp, #40]
  402304:	cmp	w0, #0x0
  402308:	b.ge	402340 <ferror@plt+0x7e0>  // b.tcont
  40230c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402310:	add	x0, x0, #0xb20
  402314:	ldr	x3, [x0]
  402318:	adrp	x0, 419000 <ferror@plt+0x174a0>
  40231c:	add	x0, x0, #0xf60
  402320:	ldr	x0, [x0]
  402324:	mov	x2, x0
  402328:	adrp	x0, 406000 <ferror@plt+0x44a0>
  40232c:	add	x1, x0, #0xfe8
  402330:	mov	x0, x3
  402334:	bl	401b30 <fprintf@plt>
  402338:	mov	x0, #0x0                   	// #0
  40233c:	b	402774 <ferror@plt+0xc14>
  402340:	ldr	w0, [sp, #40]
  402344:	add	w0, w0, #0x2
  402348:	mov	w1, #0x5556                	// #21846
  40234c:	movk	w1, #0x5555, lsl #16
  402350:	smull	x1, w0, w1
  402354:	lsr	x1, x1, #32
  402358:	asr	w0, w0, #31
  40235c:	sub	w0, w1, w0
  402360:	ldr	w1, [sp, #44]
  402364:	cmp	w1, w0
  402368:	b.eq	4023a8 <ferror@plt+0x848>  // b.none
  40236c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402370:	add	x0, x0, #0xb20
  402374:	ldr	x5, [x0]
  402378:	adrp	x0, 419000 <ferror@plt+0x174a0>
  40237c:	add	x0, x0, #0xf60
  402380:	ldr	x0, [x0]
  402384:	ldr	w4, [sp, #40]
  402388:	ldr	w3, [sp, #44]
  40238c:	mov	x2, x0
  402390:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402394:	add	x1, x0, #0x18
  402398:	mov	x0, x5
  40239c:	bl	401b30 <fprintf@plt>
  4023a0:	mov	x0, #0x0                   	// #0
  4023a4:	b	402774 <ferror@plt+0xc14>
  4023a8:	ldr	w1, [sp, #44]
  4023ac:	mov	w0, w1
  4023b0:	lsl	w0, w0, #1
  4023b4:	add	w0, w0, w1
  4023b8:	ldr	w1, [sp, #40]
  4023bc:	cmp	w1, w0
  4023c0:	b.ge	402428 <ferror@plt+0x8c8>  // b.tcont
  4023c4:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4023c8:	add	x0, x0, #0xb20
  4023cc:	ldr	x4, [x0]
  4023d0:	ldr	w3, [sp, #40]
  4023d4:	ldr	w2, [sp, #44]
  4023d8:	adrp	x0, 407000 <ferror@plt+0x54a0>
  4023dc:	add	x1, x0, #0x40
  4023e0:	mov	x0, x4
  4023e4:	bl	401b30 <fprintf@plt>
  4023e8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4023ec:	add	x0, x0, #0xb20
  4023f0:	ldr	x19, [x0]
  4023f4:	adrp	x0, 407000 <ferror@plt+0x54a0>
  4023f8:	add	x0, x0, #0x58
  4023fc:	bl	401b00 <gettext@plt>
  402400:	mov	x1, x0
  402404:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402408:	add	x0, x0, #0xf60
  40240c:	ldr	x0, [x0]
  402410:	ldr	w3, [sp, #44]
  402414:	mov	x2, x0
  402418:	mov	x0, x19
  40241c:	bl	401b30 <fprintf@plt>
  402420:	mov	x0, #0x0                   	// #0
  402424:	b	402774 <ferror@plt+0xc14>
  402428:	ldrsw	x0, [sp, #44]
  40242c:	mov	x1, #0x18                  	// #24
  402430:	bl	4018d0 <calloc@plt>
  402434:	str	x0, [sp, #56]
  402438:	ldr	x0, [sp, #56]
  40243c:	cmp	x0, #0x0
  402440:	b.ne	402480 <ferror@plt+0x920>  // b.any
  402444:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402448:	add	x0, x0, #0xb20
  40244c:	ldr	x19, [x0]
  402450:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402454:	add	x0, x0, #0x88
  402458:	bl	401b00 <gettext@plt>
  40245c:	mov	x1, x0
  402460:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402464:	add	x0, x0, #0xf60
  402468:	ldr	x0, [x0]
  40246c:	mov	x2, x0
  402470:	mov	x0, x19
  402474:	bl	401b30 <fprintf@plt>
  402478:	mov	w0, #0x1                   	// #1
  40247c:	bl	401730 <exit@plt>
  402480:	ldr	x0, [sp, #56]
  402484:	str	x0, [sp, #72]
  402488:	str	wzr, [sp, #68]
  40248c:	str	wzr, [sp, #64]
  402490:	b	402760 <ferror@plt+0xc00>
  402494:	ldrsw	x0, [sp, #64]
  402498:	lsl	x0, x0, #3
  40249c:	ldr	x1, [sp, #32]
  4024a0:	add	x0, x1, x0
  4024a4:	ldr	x0, [x0]
  4024a8:	ldr	x1, [sp, #72]
  4024ac:	bl	402f10 <ferror@plt+0x13b0>
  4024b0:	cmp	w0, #0x0
  4024b4:	b.ne	4024c8 <ferror@plt+0x968>  // b.any
  4024b8:	ldr	x0, [sp, #56]
  4024bc:	bl	4019c0 <free@plt>
  4024c0:	mov	x0, #0x0                   	// #0
  4024c4:	b	402774 <ferror@plt+0xc14>
  4024c8:	ldrsw	x0, [sp, #64]
  4024cc:	add	x0, x0, #0x1
  4024d0:	lsl	x0, x0, #3
  4024d4:	ldr	x1, [sp, #32]
  4024d8:	add	x0, x1, x0
  4024dc:	ldr	x2, [x0]
  4024e0:	ldr	x0, [sp, #72]
  4024e4:	add	x0, x0, #0x8
  4024e8:	mov	x1, x0
  4024ec:	mov	x0, x2
  4024f0:	bl	402f10 <ferror@plt+0x13b0>
  4024f4:	cmp	w0, #0x0
  4024f8:	b.ne	40250c <ferror@plt+0x9ac>  // b.any
  4024fc:	ldr	x0, [sp, #56]
  402500:	bl	4019c0 <free@plt>
  402504:	mov	x0, #0x0                   	// #0
  402508:	b	402774 <ferror@plt+0xc14>
  40250c:	ldrsw	x0, [sp, #64]
  402510:	add	x0, x0, #0x2
  402514:	lsl	x0, x0, #3
  402518:	ldr	x1, [sp, #32]
  40251c:	add	x0, x1, x0
  402520:	ldr	x2, [x0]
  402524:	ldr	x0, [sp, #72]
  402528:	add	x0, x0, #0x10
  40252c:	mov	x1, x0
  402530:	mov	x0, x2
  402534:	bl	402f10 <ferror@plt+0x13b0>
  402538:	cmp	w0, #0x0
  40253c:	b.ne	402550 <ferror@plt+0x9f0>  // b.any
  402540:	ldr	x0, [sp, #56]
  402544:	bl	4019c0 <free@plt>
  402548:	mov	x0, #0x0                   	// #0
  40254c:	b	402774 <ferror@plt+0xc14>
  402550:	ldr	x0, [sp, #72]
  402554:	ldr	x0, [x0]
  402558:	mvn	x1, x0
  40255c:	ldr	x0, [sp, #72]
  402560:	ldr	x0, [x0, #16]
  402564:	cmp	x1, x0
  402568:	b.ls	402588 <ferror@plt+0xa28>  // b.plast
  40256c:	ldr	x0, [sp, #72]
  402570:	ldr	x0, [x0, #8]
  402574:	mvn	x1, x0
  402578:	ldr	x0, [sp, #72]
  40257c:	ldr	x0, [x0, #16]
  402580:	cmp	x1, x0
  402584:	b.hi	4025c4 <ferror@plt+0xa64>  // b.pmore
  402588:	adrp	x0, 419000 <ferror@plt+0x174a0>
  40258c:	add	x0, x0, #0xb20
  402590:	ldr	x19, [x0]
  402594:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402598:	add	x0, x0, #0xa8
  40259c:	bl	401b00 <gettext@plt>
  4025a0:	mov	x1, x0
  4025a4:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4025a8:	add	x0, x0, #0xf60
  4025ac:	ldr	x0, [x0]
  4025b0:	mov	x2, x0
  4025b4:	mov	x0, x19
  4025b8:	bl	401b30 <fprintf@plt>
  4025bc:	mov	w0, #0x1                   	// #1
  4025c0:	bl	401730 <exit@plt>
  4025c4:	ldr	x0, [sp, #72]
  4025c8:	ldr	x1, [x0]
  4025cc:	mov	x0, #0xffffffff            	// #4294967295
  4025d0:	cmp	x1, x0
  4025d4:	b.hi	402600 <ferror@plt+0xaa0>  // b.pmore
  4025d8:	ldr	x0, [sp, #72]
  4025dc:	ldr	x1, [x0, #8]
  4025e0:	mov	x0, #0xffffffff            	// #4294967295
  4025e4:	cmp	x1, x0
  4025e8:	b.hi	402600 <ferror@plt+0xaa0>  // b.pmore
  4025ec:	ldr	x0, [sp, #72]
  4025f0:	ldr	x1, [x0, #16]
  4025f4:	mov	x0, #0xffffffff            	// #4294967295
  4025f8:	cmp	x1, x0
  4025fc:	b.ls	40263c <ferror@plt+0xadc>  // b.plast
  402600:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402604:	add	x0, x0, #0xb20
  402608:	ldr	x19, [x0]
  40260c:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402610:	add	x0, x0, #0xa8
  402614:	bl	401b00 <gettext@plt>
  402618:	mov	x1, x0
  40261c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402620:	add	x0, x0, #0xf60
  402624:	ldr	x0, [x0]
  402628:	mov	x2, x0
  40262c:	mov	x0, x19
  402630:	bl	401b30 <fprintf@plt>
  402634:	mov	w0, #0x1                   	// #1
  402638:	bl	401730 <exit@plt>
  40263c:	ldr	x0, [sp, #72]
  402640:	ldr	x1, [x0, #8]
  402644:	ldr	x0, [sp, #72]
  402648:	ldr	x0, [x0, #16]
  40264c:	add	x1, x1, x0
  402650:	mov	x0, #0xffffffff            	// #4294967295
  402654:	cmp	x1, x0
  402658:	b.hi	40267c <ferror@plt+0xb1c>  // b.pmore
  40265c:	ldr	x0, [sp, #72]
  402660:	ldr	x1, [x0]
  402664:	ldr	x0, [sp, #72]
  402668:	ldr	x0, [x0, #16]
  40266c:	add	x1, x1, x0
  402670:	mov	x0, #0xffffffff            	// #4294967295
  402674:	cmp	x1, x0
  402678:	b.ls	4026b8 <ferror@plt+0xb58>  // b.plast
  40267c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402680:	add	x0, x0, #0xb20
  402684:	ldr	x19, [x0]
  402688:	adrp	x0, 407000 <ferror@plt+0x54a0>
  40268c:	add	x0, x0, #0xa8
  402690:	bl	401b00 <gettext@plt>
  402694:	mov	x1, x0
  402698:	adrp	x0, 419000 <ferror@plt+0x174a0>
  40269c:	add	x0, x0, #0xf60
  4026a0:	ldr	x0, [x0]
  4026a4:	mov	x2, x0
  4026a8:	mov	x0, x19
  4026ac:	bl	401b30 <fprintf@plt>
  4026b0:	mov	w0, #0x1                   	// #1
  4026b4:	bl	401730 <exit@plt>
  4026b8:	ldr	x0, [sp, #72]
  4026bc:	ldr	x1, [x0, #8]
  4026c0:	ldr	x0, [sp, #72]
  4026c4:	ldr	x0, [x0, #16]
  4026c8:	add	x1, x1, x0
  4026cc:	ldr	x0, [sp, #72]
  4026d0:	ldr	x0, [x0, #8]
  4026d4:	cmp	x1, x0
  4026d8:	b.cc	402700 <ferror@plt+0xba0>  // b.lo, b.ul, b.last
  4026dc:	ldr	x0, [sp, #72]
  4026e0:	ldr	x1, [x0]
  4026e4:	ldr	x0, [sp, #72]
  4026e8:	ldr	x0, [x0, #16]
  4026ec:	add	x1, x1, x0
  4026f0:	ldr	x0, [sp, #72]
  4026f4:	ldr	x0, [x0]
  4026f8:	cmp	x1, x0
  4026fc:	b.cs	40273c <ferror@plt+0xbdc>  // b.hs, b.nlast
  402700:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402704:	add	x0, x0, #0xb20
  402708:	ldr	x19, [x0]
  40270c:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402710:	add	x0, x0, #0xa8
  402714:	bl	401b00 <gettext@plt>
  402718:	mov	x1, x0
  40271c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402720:	add	x0, x0, #0xf60
  402724:	ldr	x0, [x0]
  402728:	mov	x2, x0
  40272c:	mov	x0, x19
  402730:	bl	401b30 <fprintf@plt>
  402734:	mov	w0, #0x1                   	// #1
  402738:	bl	401730 <exit@plt>
  40273c:	ldr	w0, [sp, #68]
  402740:	add	w0, w0, #0x1
  402744:	str	w0, [sp, #68]
  402748:	ldr	w0, [sp, #64]
  40274c:	add	w0, w0, #0x3
  402750:	str	w0, [sp, #64]
  402754:	ldr	x0, [sp, #72]
  402758:	add	x0, x0, #0x18
  40275c:	str	x0, [sp, #72]
  402760:	ldr	w1, [sp, #68]
  402764:	ldr	w0, [sp, #44]
  402768:	cmp	w1, w0
  40276c:	b.lt	402494 <ferror@plt+0x934>  // b.tstop
  402770:	ldr	x0, [sp, #56]
  402774:	ldr	x19, [sp, #16]
  402778:	ldp	x29, x30, [sp], #80
  40277c:	ret
  402780:	stp	x29, x30, [sp, #-128]!
  402784:	mov	x29, sp
  402788:	stp	x19, x20, [sp, #16]
  40278c:	str	x21, [sp, #32]
  402790:	str	w0, [sp, #76]
  402794:	str	w1, [sp, #72]
  402798:	str	x2, [sp, #64]
  40279c:	str	x3, [sp, #56]
  4027a0:	str	w4, [sp, #52]
  4027a4:	ldrsw	x1, [sp, #72]
  4027a8:	mov	x0, x1
  4027ac:	lsl	x0, x0, #5
  4027b0:	add	x0, x0, x1
  4027b4:	lsl	x0, x0, #1
  4027b8:	str	x0, [sp, #96]
  4027bc:	ldr	x0, [sp, #96]
  4027c0:	bl	402dbc <ferror@plt+0x125c>
  4027c4:	str	x0, [sp, #88]
  4027c8:	ldr	x0, [sp, #88]
  4027cc:	str	x0, [sp, #104]
  4027d0:	ldr	x0, [sp, #64]
  4027d4:	str	x0, [sp, #112]
  4027d8:	str	wzr, [sp, #124]
  4027dc:	b	4028c4 <ferror@plt+0xd64>
  4027e0:	ldr	x1, [sp, #104]
  4027e4:	ldr	x0, [sp, #88]
  4027e8:	sub	x0, x1, x0
  4027ec:	mov	x1, x0
  4027f0:	ldr	x0, [sp, #96]
  4027f4:	sub	x1, x0, x1
  4027f8:	ldr	x0, [sp, #112]
  4027fc:	ldr	x2, [x0]
  402800:	ldr	x0, [sp, #112]
  402804:	ldr	x3, [x0, #8]
  402808:	ldr	x0, [sp, #112]
  40280c:	ldr	x0, [x0, #16]
  402810:	mov	x5, x0
  402814:	mov	x4, x3
  402818:	mov	x3, x2
  40281c:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402820:	add	x2, x0, #0xc8
  402824:	ldr	x0, [sp, #104]
  402828:	bl	4017f0 <snprintf@plt>
  40282c:	str	w0, [sp, #80]
  402830:	ldr	w0, [sp, #80]
  402834:	cmp	w0, #0x0
  402838:	b.le	402860 <ferror@plt+0xd00>
  40283c:	ldrsw	x1, [sp, #80]
  402840:	ldr	x2, [sp, #104]
  402844:	ldr	x0, [sp, #88]
  402848:	sub	x0, x2, x0
  40284c:	mov	x2, x0
  402850:	ldr	x0, [sp, #96]
  402854:	sub	x0, x0, x2
  402858:	cmp	x1, x0
  40285c:	b.cc	40289c <ferror@plt+0xd3c>  // b.lo, b.ul, b.last
  402860:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402864:	add	x0, x0, #0xb20
  402868:	ldr	x19, [x0]
  40286c:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402870:	add	x0, x0, #0xd8
  402874:	bl	401b00 <gettext@plt>
  402878:	mov	x1, x0
  40287c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402880:	add	x0, x0, #0xf60
  402884:	ldr	x0, [x0]
  402888:	mov	x2, x0
  40288c:	mov	x0, x19
  402890:	bl	401b30 <fprintf@plt>
  402894:	mov	w0, #0x1                   	// #1
  402898:	bl	401730 <exit@plt>
  40289c:	ldrsw	x0, [sp, #80]
  4028a0:	ldr	x1, [sp, #104]
  4028a4:	add	x0, x1, x0
  4028a8:	str	x0, [sp, #104]
  4028ac:	ldr	w0, [sp, #124]
  4028b0:	add	w0, w0, #0x1
  4028b4:	str	w0, [sp, #124]
  4028b8:	ldr	x0, [sp, #112]
  4028bc:	add	x0, x0, #0x18
  4028c0:	str	x0, [sp, #112]
  4028c4:	ldr	w1, [sp, #124]
  4028c8:	ldr	w0, [sp, #72]
  4028cc:	cmp	w1, w0
  4028d0:	b.lt	4027e0 <ferror@plt+0xc80>  // b.tstop
  4028d4:	mov	w2, #0x1                   	// #1
  4028d8:	ldr	x1, [sp, #56]
  4028dc:	ldr	w0, [sp, #76]
  4028e0:	bl	401aa0 <openat@plt>
  4028e4:	str	w0, [sp, #84]
  4028e8:	ldr	w0, [sp, #84]
  4028ec:	cmp	w0, #0x0
  4028f0:	b.ge	402948 <ferror@plt+0xde8>  // b.tcont
  4028f4:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4028f8:	add	x0, x0, #0xb20
  4028fc:	ldr	x19, [x0]
  402900:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402904:	add	x0, x0, #0xf0
  402908:	bl	401b00 <gettext@plt>
  40290c:	mov	x21, x0
  402910:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402914:	add	x0, x0, #0xf60
  402918:	ldr	x20, [x0]
  40291c:	bl	401ac0 <__errno_location@plt>
  402920:	ldr	w0, [x0]
  402924:	bl	401920 <strerror@plt>
  402928:	mov	x4, x0
  40292c:	ldr	x3, [sp, #56]
  402930:	mov	x2, x20
  402934:	mov	x1, x21
  402938:	mov	x0, x19
  40293c:	bl	401b30 <fprintf@plt>
  402940:	mov	w0, #0x1                   	// #1
  402944:	bl	401730 <exit@plt>
  402948:	ldr	x1, [sp, #104]
  40294c:	ldr	x0, [sp, #88]
  402950:	sub	x0, x1, x0
  402954:	mov	x2, x0
  402958:	ldr	x1, [sp, #88]
  40295c:	ldr	w0, [sp, #84]
  402960:	bl	401960 <write@plt>
  402964:	mov	x2, x0
  402968:	ldr	x1, [sp, #104]
  40296c:	ldr	x0, [sp, #88]
  402970:	sub	x0, x1, x0
  402974:	cmp	x2, x0
  402978:	b.eq	4029d0 <ferror@plt+0xe70>  // b.none
  40297c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402980:	add	x0, x0, #0xb20
  402984:	ldr	x19, [x0]
  402988:	adrp	x0, 407000 <ferror@plt+0x54a0>
  40298c:	add	x0, x0, #0x110
  402990:	bl	401b00 <gettext@plt>
  402994:	mov	x21, x0
  402998:	adrp	x0, 419000 <ferror@plt+0x174a0>
  40299c:	add	x0, x0, #0xf60
  4029a0:	ldr	x20, [x0]
  4029a4:	bl	401ac0 <__errno_location@plt>
  4029a8:	ldr	w0, [x0]
  4029ac:	bl	401920 <strerror@plt>
  4029b0:	mov	x4, x0
  4029b4:	ldr	x3, [sp, #56]
  4029b8:	mov	x2, x20
  4029bc:	mov	x1, x21
  4029c0:	mov	x0, x19
  4029c4:	bl	401b30 <fprintf@plt>
  4029c8:	mov	w0, #0x1                   	// #1
  4029cc:	bl	401730 <exit@plt>
  4029d0:	ldr	w0, [sp, #84]
  4029d4:	bl	401930 <close@plt>
  4029d8:	nop
  4029dc:	ldp	x19, x20, [sp, #16]
  4029e0:	ldr	x21, [sp, #32]
  4029e4:	ldp	x29, x30, [sp], #128
  4029e8:	ret
  4029ec:	stp	x29, x30, [sp, #-48]!
  4029f0:	mov	x29, sp
  4029f4:	bl	401b10 <getlogin@plt>
  4029f8:	str	x0, [sp, #40]
  4029fc:	bl	401790 <getuid@plt>
  402a00:	str	w0, [sp, #36]
  402a04:	ldr	x0, [sp, #40]
  402a08:	cmp	x0, #0x0
  402a0c:	b.eq	402a54 <ferror@plt+0xef4>  // b.none
  402a10:	ldr	x0, [sp, #40]
  402a14:	ldrb	w0, [x0]
  402a18:	cmp	w0, #0x0
  402a1c:	b.eq	402a54 <ferror@plt+0xef4>  // b.none
  402a20:	ldr	x0, [sp, #40]
  402a24:	bl	402a64 <ferror@plt+0xf04>
  402a28:	str	x0, [sp, #24]
  402a2c:	ldr	x0, [sp, #24]
  402a30:	cmp	x0, #0x0
  402a34:	b.eq	402a54 <ferror@plt+0xef4>  // b.none
  402a38:	ldr	x0, [sp, #24]
  402a3c:	ldr	w0, [x0, #16]
  402a40:	ldr	w1, [sp, #36]
  402a44:	cmp	w1, w0
  402a48:	b.ne	402a54 <ferror@plt+0xef4>  // b.any
  402a4c:	ldr	x0, [sp, #24]
  402a50:	b	402a5c <ferror@plt+0xefc>
  402a54:	ldr	w0, [sp, #36]
  402a58:	bl	402c10 <ferror@plt+0x10b0>
  402a5c:	ldp	x29, x30, [sp], #48
  402a60:	ret
  402a64:	stp	x29, x30, [sp, #-96]!
  402a68:	mov	x29, sp
  402a6c:	str	x19, [sp, #16]
  402a70:	str	x0, [sp, #40]
  402a74:	str	xzr, [sp, #72]
  402a78:	str	xzr, [sp, #88]
  402a7c:	mov	x0, #0x100                 	// #256
  402a80:	str	x0, [sp, #80]
  402a84:	mov	x0, #0x30                  	// #48
  402a88:	bl	401850 <malloc@plt>
  402a8c:	str	x0, [sp, #72]
  402a90:	ldr	x0, [sp, #72]
  402a94:	cmp	x0, #0x0
  402a98:	b.ne	402ad0 <ferror@plt+0xf70>  // b.any
  402a9c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402aa0:	add	x0, x0, #0xb20
  402aa4:	ldr	x19, [x0]
  402aa8:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402aac:	add	x0, x0, #0x130
  402ab0:	bl	401b00 <gettext@plt>
  402ab4:	mov	x1, x0
  402ab8:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402abc:	add	x2, x0, #0x148
  402ac0:	mov	x0, x19
  402ac4:	bl	401b30 <fprintf@plt>
  402ac8:	mov	w0, #0xd                   	// #13
  402acc:	bl	401730 <exit@plt>
  402ad0:	str	xzr, [sp, #48]
  402ad4:	ldr	x1, [sp, #80]
  402ad8:	ldr	x0, [sp, #88]
  402adc:	bl	4018e0 <realloc@plt>
  402ae0:	str	x0, [sp, #88]
  402ae4:	ldr	x0, [sp, #88]
  402ae8:	cmp	x0, #0x0
  402aec:	b.ne	402b24 <ferror@plt+0xfc4>  // b.any
  402af0:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402af4:	add	x0, x0, #0xb20
  402af8:	ldr	x19, [x0]
  402afc:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402b00:	add	x0, x0, #0x130
  402b04:	bl	401b00 <gettext@plt>
  402b08:	mov	x1, x0
  402b0c:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402b10:	add	x2, x0, #0x148
  402b14:	mov	x0, x19
  402b18:	bl	401b30 <fprintf@plt>
  402b1c:	mov	w0, #0xd                   	// #13
  402b20:	bl	401730 <exit@plt>
  402b24:	bl	401ac0 <__errno_location@plt>
  402b28:	str	wzr, [x0]
  402b2c:	add	x0, sp, #0x30
  402b30:	mov	x4, x0
  402b34:	ldr	x3, [sp, #80]
  402b38:	ldr	x2, [sp, #88]
  402b3c:	ldr	x1, [sp, #72]
  402b40:	ldr	x0, [sp, #40]
  402b44:	bl	4016e0 <getpwnam_r@plt>
  402b48:	str	w0, [sp, #68]
  402b4c:	ldr	w0, [sp, #68]
  402b50:	cmp	w0, #0x0
  402b54:	b.ne	402b8c <ferror@plt+0x102c>  // b.any
  402b58:	ldr	x0, [sp, #48]
  402b5c:	ldr	x1, [sp, #72]
  402b60:	cmp	x1, x0
  402b64:	b.ne	402b8c <ferror@plt+0x102c>  // b.any
  402b68:	ldr	x0, [sp, #72]
  402b6c:	bl	402f90 <ferror@plt+0x1430>
  402b70:	str	x0, [sp, #56]
  402b74:	ldr	x0, [sp, #88]
  402b78:	bl	4019c0 <free@plt>
  402b7c:	ldr	x0, [sp, #72]
  402b80:	bl	4019c0 <free@plt>
  402b84:	ldr	x0, [sp, #56]
  402b88:	b	402c04 <ferror@plt+0x10a4>
  402b8c:	bl	401ac0 <__errno_location@plt>
  402b90:	ldr	w0, [x0]
  402b94:	cmp	w0, #0x22
  402b98:	b.eq	402bb4 <ferror@plt+0x1054>  // b.none
  402b9c:	ldr	x0, [sp, #88]
  402ba0:	bl	4019c0 <free@plt>
  402ba4:	ldr	x0, [sp, #72]
  402ba8:	bl	4019c0 <free@plt>
  402bac:	mov	x0, #0x0                   	// #0
  402bb0:	b	402c04 <ferror@plt+0x10a4>
  402bb4:	ldr	x1, [sp, #80]
  402bb8:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
  402bbc:	cmp	x1, x0
  402bc0:	b.hi	402bd4 <ferror@plt+0x1074>  // b.pmore
  402bc4:	ldr	x0, [sp, #80]
  402bc8:	lsl	x0, x0, #2
  402bcc:	str	x0, [sp, #80]
  402bd0:	b	402ad0 <ferror@plt+0xf70>
  402bd4:	ldr	x0, [sp, #80]
  402bd8:	cmn	x0, #0x1
  402bdc:	b.ne	402bf8 <ferror@plt+0x1098>  // b.any
  402be0:	ldr	x0, [sp, #88]
  402be4:	bl	4019c0 <free@plt>
  402be8:	ldr	x0, [sp, #72]
  402bec:	bl	4019c0 <free@plt>
  402bf0:	mov	x0, #0x0                   	// #0
  402bf4:	b	402c04 <ferror@plt+0x10a4>
  402bf8:	mov	x0, #0xffffffffffffffff    	// #-1
  402bfc:	str	x0, [sp, #80]
  402c00:	b	402ad0 <ferror@plt+0xf70>
  402c04:	ldr	x19, [sp, #16]
  402c08:	ldp	x29, x30, [sp], #96
  402c0c:	ret
  402c10:	stp	x29, x30, [sp, #-96]!
  402c14:	mov	x29, sp
  402c18:	str	x19, [sp, #16]
  402c1c:	str	w0, [sp, #44]
  402c20:	str	xzr, [sp, #72]
  402c24:	str	xzr, [sp, #88]
  402c28:	mov	x0, #0x100                 	// #256
  402c2c:	str	x0, [sp, #80]
  402c30:	mov	x0, #0x30                  	// #48
  402c34:	bl	401850 <malloc@plt>
  402c38:	str	x0, [sp, #72]
  402c3c:	ldr	x0, [sp, #72]
  402c40:	cmp	x0, #0x0
  402c44:	b.ne	402c7c <ferror@plt+0x111c>  // b.any
  402c48:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402c4c:	add	x0, x0, #0xb20
  402c50:	ldr	x19, [x0]
  402c54:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402c58:	add	x0, x0, #0x158
  402c5c:	bl	401b00 <gettext@plt>
  402c60:	mov	x1, x0
  402c64:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402c68:	add	x2, x0, #0x170
  402c6c:	mov	x0, x19
  402c70:	bl	401b30 <fprintf@plt>
  402c74:	mov	w0, #0xd                   	// #13
  402c78:	bl	401730 <exit@plt>
  402c7c:	str	xzr, [sp, #48]
  402c80:	ldr	x1, [sp, #80]
  402c84:	ldr	x0, [sp, #88]
  402c88:	bl	4018e0 <realloc@plt>
  402c8c:	str	x0, [sp, #88]
  402c90:	ldr	x0, [sp, #88]
  402c94:	cmp	x0, #0x0
  402c98:	b.ne	402cd0 <ferror@plt+0x1170>  // b.any
  402c9c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402ca0:	add	x0, x0, #0xb20
  402ca4:	ldr	x19, [x0]
  402ca8:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402cac:	add	x0, x0, #0x158
  402cb0:	bl	401b00 <gettext@plt>
  402cb4:	mov	x1, x0
  402cb8:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402cbc:	add	x2, x0, #0x170
  402cc0:	mov	x0, x19
  402cc4:	bl	401b30 <fprintf@plt>
  402cc8:	mov	w0, #0xd                   	// #13
  402ccc:	bl	401730 <exit@plt>
  402cd0:	bl	401ac0 <__errno_location@plt>
  402cd4:	str	wzr, [x0]
  402cd8:	add	x0, sp, #0x30
  402cdc:	mov	x4, x0
  402ce0:	ldr	x3, [sp, #80]
  402ce4:	ldr	x2, [sp, #88]
  402ce8:	ldr	x1, [sp, #72]
  402cec:	ldr	w0, [sp, #44]
  402cf0:	bl	4017d0 <getpwuid_r@plt>
  402cf4:	str	w0, [sp, #68]
  402cf8:	ldr	w0, [sp, #68]
  402cfc:	cmp	w0, #0x0
  402d00:	b.ne	402d38 <ferror@plt+0x11d8>  // b.any
  402d04:	ldr	x0, [sp, #48]
  402d08:	ldr	x1, [sp, #72]
  402d0c:	cmp	x1, x0
  402d10:	b.ne	402d38 <ferror@plt+0x11d8>  // b.any
  402d14:	ldr	x0, [sp, #72]
  402d18:	bl	402f90 <ferror@plt+0x1430>
  402d1c:	str	x0, [sp, #56]
  402d20:	ldr	x0, [sp, #88]
  402d24:	bl	4019c0 <free@plt>
  402d28:	ldr	x0, [sp, #72]
  402d2c:	bl	4019c0 <free@plt>
  402d30:	ldr	x0, [sp, #56]
  402d34:	b	402db0 <ferror@plt+0x1250>
  402d38:	bl	401ac0 <__errno_location@plt>
  402d3c:	ldr	w0, [x0]
  402d40:	cmp	w0, #0x22
  402d44:	b.eq	402d60 <ferror@plt+0x1200>  // b.none
  402d48:	ldr	x0, [sp, #88]
  402d4c:	bl	4019c0 <free@plt>
  402d50:	ldr	x0, [sp, #72]
  402d54:	bl	4019c0 <free@plt>
  402d58:	mov	x0, #0x0                   	// #0
  402d5c:	b	402db0 <ferror@plt+0x1250>
  402d60:	ldr	x1, [sp, #80]
  402d64:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
  402d68:	cmp	x1, x0
  402d6c:	b.hi	402d80 <ferror@plt+0x1220>  // b.pmore
  402d70:	ldr	x0, [sp, #80]
  402d74:	lsl	x0, x0, #2
  402d78:	str	x0, [sp, #80]
  402d7c:	b	402c7c <ferror@plt+0x111c>
  402d80:	ldr	x0, [sp, #80]
  402d84:	cmn	x0, #0x1
  402d88:	b.ne	402da4 <ferror@plt+0x1244>  // b.any
  402d8c:	ldr	x0, [sp, #88]
  402d90:	bl	4019c0 <free@plt>
  402d94:	ldr	x0, [sp, #72]
  402d98:	bl	4019c0 <free@plt>
  402d9c:	mov	x0, #0x0                   	// #0
  402da0:	b	402db0 <ferror@plt+0x1250>
  402da4:	mov	x0, #0xffffffffffffffff    	// #-1
  402da8:	str	x0, [sp, #80]
  402dac:	b	402c7c <ferror@plt+0x111c>
  402db0:	ldr	x19, [sp, #16]
  402db4:	ldp	x29, x30, [sp], #96
  402db8:	ret
  402dbc:	stp	x29, x30, [sp, #-80]!
  402dc0:	mov	x29, sp
  402dc4:	stp	x19, x20, [sp, #16]
  402dc8:	str	x21, [sp, #32]
  402dcc:	str	x0, [sp, #56]
  402dd0:	ldr	x0, [sp, #56]
  402dd4:	bl	401850 <malloc@plt>
  402dd8:	str	x0, [sp, #72]
  402ddc:	ldr	x0, [sp, #72]
  402de0:	cmp	x0, #0x0
  402de4:	b.ne	402e38 <ferror@plt+0x12d8>  // b.any
  402de8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402dec:	add	x0, x0, #0xb20
  402df0:	ldr	x19, [x0]
  402df4:	adrp	x0, 407000 <ferror@plt+0x54a0>
  402df8:	add	x0, x0, #0x180
  402dfc:	bl	401b00 <gettext@plt>
  402e00:	mov	x21, x0
  402e04:	adrp	x0, 419000 <ferror@plt+0x174a0>
  402e08:	add	x0, x0, #0xf60
  402e0c:	ldr	x20, [x0]
  402e10:	bl	401ac0 <__errno_location@plt>
  402e14:	ldr	w0, [x0]
  402e18:	bl	401920 <strerror@plt>
  402e1c:	mov	x3, x0
  402e20:	mov	x2, x20
  402e24:	mov	x1, x21
  402e28:	mov	x0, x19
  402e2c:	bl	401b30 <fprintf@plt>
  402e30:	mov	w0, #0xd                   	// #13
  402e34:	bl	401730 <exit@plt>
  402e38:	ldr	x0, [sp, #72]
  402e3c:	ldp	x19, x20, [sp, #16]
  402e40:	ldr	x21, [sp, #32]
  402e44:	ldp	x29, x30, [sp], #80
  402e48:	ret
  402e4c:	stp	x29, x30, [sp, #-32]!
  402e50:	mov	x29, sp
  402e54:	str	x0, [sp, #24]
  402e58:	ldr	x0, [sp, #24]
  402e5c:	bl	401700 <strlen@plt>
  402e60:	add	x0, x0, #0x1
  402e64:	bl	402dbc <ferror@plt+0x125c>
  402e68:	ldr	x1, [sp, #24]
  402e6c:	bl	401a30 <strcpy@plt>
  402e70:	ldp	x29, x30, [sp], #32
  402e74:	ret
  402e78:	stp	x29, x30, [sp, #-48]!
  402e7c:	mov	x29, sp
  402e80:	str	x0, [sp, #24]
  402e84:	str	x1, [sp, #16]
  402e88:	bl	401ac0 <__errno_location@plt>
  402e8c:	str	wzr, [x0]
  402e90:	add	x0, sp, #0x20
  402e94:	mov	w2, #0xa                   	// #10
  402e98:	mov	x1, x0
  402e9c:	ldr	x0, [sp, #24]
  402ea0:	bl	401760 <strtoll@plt>
  402ea4:	str	x0, [sp, #40]
  402ea8:	ldr	x0, [sp, #24]
  402eac:	ldrb	w0, [x0]
  402eb0:	cmp	w0, #0x0
  402eb4:	b.eq	402eec <ferror@plt+0x138c>  // b.none
  402eb8:	ldr	x0, [sp, #32]
  402ebc:	ldrb	w0, [x0]
  402ec0:	cmp	w0, #0x0
  402ec4:	b.ne	402eec <ferror@plt+0x138c>  // b.any
  402ec8:	bl	401ac0 <__errno_location@plt>
  402ecc:	ldr	w0, [x0]
  402ed0:	cmp	w0, #0x22
  402ed4:	b.eq	402eec <ferror@plt+0x138c>  // b.none
  402ed8:	ldr	x0, [sp, #40]
  402edc:	sxtw	x0, w0
  402ee0:	ldr	x1, [sp, #40]
  402ee4:	cmp	x1, x0
  402ee8:	b.eq	402ef4 <ferror@plt+0x1394>  // b.none
  402eec:	mov	w0, #0x0                   	// #0
  402ef0:	b	402f08 <ferror@plt+0x13a8>
  402ef4:	ldr	x0, [sp, #40]
  402ef8:	mov	w1, w0
  402efc:	ldr	x0, [sp, #16]
  402f00:	str	w1, [x0]
  402f04:	mov	w0, #0x1                   	// #1
  402f08:	ldp	x29, x30, [sp], #48
  402f0c:	ret
  402f10:	stp	x29, x30, [sp, #-48]!
  402f14:	mov	x29, sp
  402f18:	str	x0, [sp, #24]
  402f1c:	str	x1, [sp, #16]
  402f20:	bl	401ac0 <__errno_location@plt>
  402f24:	str	wzr, [x0]
  402f28:	add	x0, sp, #0x20
  402f2c:	mov	w2, #0x0                   	// #0
  402f30:	mov	x1, x0
  402f34:	ldr	x0, [sp, #24]
  402f38:	bl	4016f0 <strtoul@plt>
  402f3c:	str	x0, [sp, #40]
  402f40:	ldr	x0, [sp, #24]
  402f44:	ldrb	w0, [x0]
  402f48:	cmp	w0, #0x0
  402f4c:	b.eq	402f70 <ferror@plt+0x1410>  // b.none
  402f50:	ldr	x0, [sp, #32]
  402f54:	ldrb	w0, [x0]
  402f58:	cmp	w0, #0x0
  402f5c:	b.ne	402f70 <ferror@plt+0x1410>  // b.any
  402f60:	bl	401ac0 <__errno_location@plt>
  402f64:	ldr	w0, [x0]
  402f68:	cmp	w0, #0x22
  402f6c:	b.ne	402f78 <ferror@plt+0x1418>  // b.any
  402f70:	mov	w0, #0x0                   	// #0
  402f74:	b	402f88 <ferror@plt+0x1428>
  402f78:	ldr	x0, [sp, #16]
  402f7c:	ldr	x1, [sp, #40]
  402f80:	str	x1, [x0]
  402f84:	mov	w0, #0x1                   	// #1
  402f88:	ldp	x29, x30, [sp], #48
  402f8c:	ret
  402f90:	stp	x29, x30, [sp, #-48]!
  402f94:	mov	x29, sp
  402f98:	str	x0, [sp, #24]
  402f9c:	mov	x0, #0x30                  	// #48
  402fa0:	bl	401850 <malloc@plt>
  402fa4:	str	x0, [sp, #40]
  402fa8:	ldr	x0, [sp, #40]
  402fac:	cmp	x0, #0x0
  402fb0:	b.ne	402fbc <ferror@plt+0x145c>  // b.any
  402fb4:	mov	x0, #0x0                   	// #0
  402fb8:	b	403108 <ferror@plt+0x15a8>
  402fbc:	mov	x2, #0x30                  	// #48
  402fc0:	mov	w1, #0x0                   	// #0
  402fc4:	ldr	x0, [sp, #40]
  402fc8:	bl	401880 <memset@plt>
  402fcc:	ldr	x0, [sp, #24]
  402fd0:	ldr	w1, [x0, #16]
  402fd4:	ldr	x0, [sp, #40]
  402fd8:	str	w1, [x0, #16]
  402fdc:	ldr	x0, [sp, #24]
  402fe0:	ldr	w1, [x0, #20]
  402fe4:	ldr	x0, [sp, #40]
  402fe8:	str	w1, [x0, #20]
  402fec:	ldr	x0, [sp, #24]
  402ff0:	ldr	x0, [x0]
  402ff4:	bl	401910 <strdup@plt>
  402ff8:	mov	x1, x0
  402ffc:	ldr	x0, [sp, #40]
  403000:	str	x1, [x0]
  403004:	ldr	x0, [sp, #40]
  403008:	ldr	x0, [x0]
  40300c:	cmp	x0, #0x0
  403010:	b.ne	403024 <ferror@plt+0x14c4>  // b.any
  403014:	ldr	x0, [sp, #40]
  403018:	bl	403110 <ferror@plt+0x15b0>
  40301c:	mov	x0, #0x0                   	// #0
  403020:	b	403108 <ferror@plt+0x15a8>
  403024:	ldr	x0, [sp, #24]
  403028:	ldr	x0, [x0, #8]
  40302c:	bl	401910 <strdup@plt>
  403030:	mov	x1, x0
  403034:	ldr	x0, [sp, #40]
  403038:	str	x1, [x0, #8]
  40303c:	ldr	x0, [sp, #40]
  403040:	ldr	x0, [x0, #8]
  403044:	cmp	x0, #0x0
  403048:	b.ne	40305c <ferror@plt+0x14fc>  // b.any
  40304c:	ldr	x0, [sp, #40]
  403050:	bl	403110 <ferror@plt+0x15b0>
  403054:	mov	x0, #0x0                   	// #0
  403058:	b	403108 <ferror@plt+0x15a8>
  40305c:	ldr	x0, [sp, #24]
  403060:	ldr	x0, [x0, #24]
  403064:	bl	401910 <strdup@plt>
  403068:	mov	x1, x0
  40306c:	ldr	x0, [sp, #40]
  403070:	str	x1, [x0, #24]
  403074:	ldr	x0, [sp, #40]
  403078:	ldr	x0, [x0, #24]
  40307c:	cmp	x0, #0x0
  403080:	b.ne	403094 <ferror@plt+0x1534>  // b.any
  403084:	ldr	x0, [sp, #40]
  403088:	bl	403110 <ferror@plt+0x15b0>
  40308c:	mov	x0, #0x0                   	// #0
  403090:	b	403108 <ferror@plt+0x15a8>
  403094:	ldr	x0, [sp, #24]
  403098:	ldr	x0, [x0, #32]
  40309c:	bl	401910 <strdup@plt>
  4030a0:	mov	x1, x0
  4030a4:	ldr	x0, [sp, #40]
  4030a8:	str	x1, [x0, #32]
  4030ac:	ldr	x0, [sp, #40]
  4030b0:	ldr	x0, [x0, #32]
  4030b4:	cmp	x0, #0x0
  4030b8:	b.ne	4030cc <ferror@plt+0x156c>  // b.any
  4030bc:	ldr	x0, [sp, #40]
  4030c0:	bl	403110 <ferror@plt+0x15b0>
  4030c4:	mov	x0, #0x0                   	// #0
  4030c8:	b	403108 <ferror@plt+0x15a8>
  4030cc:	ldr	x0, [sp, #24]
  4030d0:	ldr	x0, [x0, #40]
  4030d4:	bl	401910 <strdup@plt>
  4030d8:	mov	x1, x0
  4030dc:	ldr	x0, [sp, #40]
  4030e0:	str	x1, [x0, #40]
  4030e4:	ldr	x0, [sp, #40]
  4030e8:	ldr	x0, [x0, #40]
  4030ec:	cmp	x0, #0x0
  4030f0:	b.ne	403104 <ferror@plt+0x15a4>  // b.any
  4030f4:	ldr	x0, [sp, #40]
  4030f8:	bl	403110 <ferror@plt+0x15b0>
  4030fc:	mov	x0, #0x0                   	// #0
  403100:	b	403108 <ferror@plt+0x15a8>
  403104:	ldr	x0, [sp, #40]
  403108:	ldp	x29, x30, [sp], #48
  40310c:	ret
  403110:	stp	x29, x30, [sp, #-48]!
  403114:	mov	x29, sp
  403118:	str	x19, [sp, #16]
  40311c:	str	x0, [sp, #40]
  403120:	ldr	x0, [sp, #40]
  403124:	ldr	x0, [x0]
  403128:	bl	4019c0 <free@plt>
  40312c:	ldr	x0, [sp, #40]
  403130:	ldr	x0, [x0, #8]
  403134:	cmp	x0, #0x0
  403138:	b.eq	40316c <ferror@plt+0x160c>  // b.none
  40313c:	ldr	x0, [sp, #40]
  403140:	ldr	x19, [x0, #8]
  403144:	ldr	x0, [sp, #40]
  403148:	ldr	x0, [x0, #8]
  40314c:	bl	401700 <strlen@plt>
  403150:	mov	x2, x0
  403154:	mov	w1, #0x0                   	// #0
  403158:	mov	x0, x19
  40315c:	bl	401880 <memset@plt>
  403160:	ldr	x0, [sp, #40]
  403164:	ldr	x0, [x0, #8]
  403168:	bl	4019c0 <free@plt>
  40316c:	ldr	x0, [sp, #40]
  403170:	ldr	x0, [x0, #24]
  403174:	bl	4019c0 <free@plt>
  403178:	ldr	x0, [sp, #40]
  40317c:	ldr	x0, [x0, #32]
  403180:	bl	4019c0 <free@plt>
  403184:	ldr	x0, [sp, #40]
  403188:	ldr	x0, [x0, #40]
  40318c:	bl	4019c0 <free@plt>
  403190:	ldr	x0, [sp, #40]
  403194:	bl	4019c0 <free@plt>
  403198:	nop
  40319c:	ldr	x19, [sp, #16]
  4031a0:	ldp	x29, x30, [sp], #48
  4031a4:	ret
  4031a8:	stp	x29, x30, [sp, #-48]!
  4031ac:	mov	x29, sp
  4031b0:	str	x0, [sp, #24]
  4031b4:	ldr	x0, [sp, #24]
  4031b8:	str	x0, [sp, #40]
  4031bc:	mov	x0, #0x18                  	// #24
  4031c0:	bl	401850 <malloc@plt>
  4031c4:	str	x0, [sp, #32]
  4031c8:	ldr	x0, [sp, #32]
  4031cc:	cmp	x0, #0x0
  4031d0:	b.ne	4031dc <ferror@plt+0x167c>  // b.any
  4031d4:	mov	x0, #0x0                   	// #0
  4031d8:	b	403238 <ferror@plt+0x16d8>
  4031dc:	ldr	x0, [sp, #40]
  4031e0:	ldr	x0, [x0]
  4031e4:	bl	401910 <strdup@plt>
  4031e8:	mov	x1, x0
  4031ec:	ldr	x0, [sp, #32]
  4031f0:	str	x1, [x0]
  4031f4:	ldr	x0, [sp, #32]
  4031f8:	ldr	x0, [x0]
  4031fc:	cmp	x0, #0x0
  403200:	b.ne	403214 <ferror@plt+0x16b4>  // b.any
  403204:	ldr	x0, [sp, #32]
  403208:	bl	4019c0 <free@plt>
  40320c:	mov	x0, #0x0                   	// #0
  403210:	b	403238 <ferror@plt+0x16d8>
  403214:	ldr	x0, [sp, #40]
  403218:	ldr	x1, [x0, #8]
  40321c:	ldr	x0, [sp, #32]
  403220:	str	x1, [x0, #8]
  403224:	ldr	x0, [sp, #40]
  403228:	ldr	x1, [x0, #16]
  40322c:	ldr	x0, [sp, #32]
  403230:	str	x1, [x0, #16]
  403234:	ldr	x0, [sp, #32]
  403238:	ldp	x29, x30, [sp], #48
  40323c:	ret
  403240:	stp	x29, x30, [sp, #-48]!
  403244:	mov	x29, sp
  403248:	str	x0, [sp, #24]
  40324c:	ldr	x0, [sp, #24]
  403250:	str	x0, [sp, #40]
  403254:	ldr	x0, [sp, #40]
  403258:	ldr	x0, [x0]
  40325c:	bl	4019c0 <free@plt>
  403260:	ldr	x0, [sp, #40]
  403264:	bl	4019c0 <free@plt>
  403268:	nop
  40326c:	ldp	x29, x30, [sp], #48
  403270:	ret
  403274:	stp	x29, x30, [sp, #-80]!
  403278:	mov	x29, sp
  40327c:	str	x0, [sp, #24]
  403280:	ldr	x0, [sp, #24]
  403284:	bl	401700 <strlen@plt>
  403288:	cmp	x0, #0x3ff
  40328c:	b.ls	403298 <ferror@plt+0x1738>  // b.plast
  403290:	mov	x0, #0x0                   	// #0
  403294:	b	4033f4 <ferror@plt+0x1894>
  403298:	ldr	x1, [sp, #24]
  40329c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4032a0:	add	x0, x0, #0xb40
  4032a4:	bl	401a30 <strcpy@plt>
  4032a8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4032ac:	add	x0, x0, #0xb40
  4032b0:	str	x0, [sp, #64]
  4032b4:	str	wzr, [sp, #76]
  4032b8:	b	403338 <ferror@plt+0x17d8>
  4032bc:	ldrsw	x0, [sp, #76]
  4032c0:	lsl	x0, x0, #3
  4032c4:	add	x1, sp, #0x28
  4032c8:	ldr	x2, [sp, #64]
  4032cc:	str	x2, [x1, x0]
  4032d0:	b	4032e0 <ferror@plt+0x1780>
  4032d4:	ldr	x0, [sp, #64]
  4032d8:	add	x0, x0, #0x1
  4032dc:	str	x0, [sp, #64]
  4032e0:	ldr	x0, [sp, #64]
  4032e4:	ldrb	w0, [x0]
  4032e8:	cmp	w0, #0x0
  4032ec:	b.eq	403300 <ferror@plt+0x17a0>  // b.none
  4032f0:	ldr	x0, [sp, #64]
  4032f4:	ldrb	w0, [x0]
  4032f8:	cmp	w0, #0x3a
  4032fc:	b.ne	4032d4 <ferror@plt+0x1774>  // b.any
  403300:	ldr	x0, [sp, #64]
  403304:	ldrb	w0, [x0]
  403308:	cmp	w0, #0x0
  40330c:	b.eq	403328 <ferror@plt+0x17c8>  // b.none
  403310:	ldr	x0, [sp, #64]
  403314:	strb	wzr, [x0]
  403318:	ldr	x0, [sp, #64]
  40331c:	add	x0, x0, #0x1
  403320:	str	x0, [sp, #64]
  403324:	b	40332c <ferror@plt+0x17cc>
  403328:	str	xzr, [sp, #64]
  40332c:	ldr	w0, [sp, #76]
  403330:	add	w0, w0, #0x1
  403334:	str	w0, [sp, #76]
  403338:	ldr	w0, [sp, #76]
  40333c:	cmp	w0, #0x2
  403340:	b.gt	403350 <ferror@plt+0x17f0>
  403344:	ldr	x0, [sp, #64]
  403348:	cmp	x0, #0x0
  40334c:	b.ne	4032bc <ferror@plt+0x175c>  // b.any
  403350:	ldr	w0, [sp, #76]
  403354:	cmp	w0, #0x3
  403358:	b.ne	40338c <ferror@plt+0x182c>  // b.any
  40335c:	ldr	x0, [sp, #40]
  403360:	ldrb	w0, [x0]
  403364:	cmp	w0, #0x0
  403368:	b.eq	40338c <ferror@plt+0x182c>  // b.none
  40336c:	ldr	x0, [sp, #48]
  403370:	ldrb	w0, [x0]
  403374:	cmp	w0, #0x0
  403378:	b.eq	40338c <ferror@plt+0x182c>  // b.none
  40337c:	ldr	x0, [sp, #56]
  403380:	ldrb	w0, [x0]
  403384:	cmp	w0, #0x0
  403388:	b.ne	403394 <ferror@plt+0x1834>  // b.any
  40338c:	mov	x0, #0x0                   	// #0
  403390:	b	4033f4 <ferror@plt+0x1894>
  403394:	ldr	x1, [sp, #40]
  403398:	adrp	x0, 419000 <ferror@plt+0x174a0>
  40339c:	add	x0, x0, #0xf40
  4033a0:	str	x1, [x0]
  4033a4:	ldr	x2, [sp, #48]
  4033a8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4033ac:	add	x1, x0, #0xf48
  4033b0:	mov	x0, x2
  4033b4:	bl	402f10 <ferror@plt+0x13b0>
  4033b8:	cmp	w0, #0x0
  4033bc:	b.ne	4033c8 <ferror@plt+0x1868>  // b.any
  4033c0:	mov	x0, #0x0                   	// #0
  4033c4:	b	4033f4 <ferror@plt+0x1894>
  4033c8:	ldr	x2, [sp, #56]
  4033cc:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4033d0:	add	x1, x0, #0xf50
  4033d4:	mov	x0, x2
  4033d8:	bl	402f10 <ferror@plt+0x13b0>
  4033dc:	cmp	w0, #0x0
  4033e0:	b.ne	4033ec <ferror@plt+0x188c>  // b.any
  4033e4:	mov	x0, #0x0                   	// #0
  4033e8:	b	4033f4 <ferror@plt+0x1894>
  4033ec:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4033f0:	add	x0, x0, #0xf40
  4033f4:	ldp	x29, x30, [sp], #80
  4033f8:	ret
  4033fc:	stp	x29, x30, [sp, #-48]!
  403400:	mov	x29, sp
  403404:	str	x0, [sp, #24]
  403408:	str	x1, [sp, #16]
  40340c:	ldr	x0, [sp, #24]
  403410:	str	x0, [sp, #40]
  403414:	ldr	x0, [sp, #40]
  403418:	ldr	x1, [x0]
  40341c:	ldr	x0, [sp, #40]
  403420:	ldr	x2, [x0, #8]
  403424:	ldr	x0, [sp, #40]
  403428:	ldr	x0, [x0, #16]
  40342c:	mov	x4, x0
  403430:	mov	x3, x2
  403434:	mov	x2, x1
  403438:	adrp	x0, 407000 <ferror@plt+0x54a0>
  40343c:	add	x1, x0, #0x1a8
  403440:	ldr	x0, [sp, #16]
  403444:	bl	401b30 <fprintf@plt>
  403448:	cmp	w0, #0x0
  40344c:	b.ge	403458 <ferror@plt+0x18f8>  // b.tcont
  403450:	mov	w0, #0xffffffff            	// #-1
  403454:	b	40345c <ferror@plt+0x18fc>
  403458:	mov	w0, #0x0                   	// #0
  40345c:	ldp	x29, x30, [sp], #48
  403460:	ret
  403464:	stp	x29, x30, [sp, #-48]!
  403468:	mov	x29, sp
  40346c:	str	x0, [sp, #24]
  403470:	str	x1, [sp, #16]
  403474:	ldr	x0, [sp, #24]
  403478:	bl	40653c <ferror@plt+0x49dc>
  40347c:	b	4034a0 <ferror@plt+0x1940>
  403480:	ldr	x0, [sp, #40]
  403484:	ldr	x0, [x0]
  403488:	ldr	x1, [sp, #16]
  40348c:	bl	4019b0 <strcmp@plt>
  403490:	cmp	w0, #0x0
  403494:	b.ne	4034a0 <ferror@plt+0x1940>  // b.any
  403498:	mov	w0, #0x1                   	// #1
  40349c:	b	4034bc <ferror@plt+0x195c>
  4034a0:	ldr	x0, [sp, #24]
  4034a4:	bl	406594 <ferror@plt+0x4a34>
  4034a8:	str	x0, [sp, #40]
  4034ac:	ldr	x0, [sp, #40]
  4034b0:	cmp	x0, #0x0
  4034b4:	b.ne	403480 <ferror@plt+0x1920>  // b.any
  4034b8:	mov	w0, #0x0                   	// #0
  4034bc:	ldp	x29, x30, [sp], #48
  4034c0:	ret
  4034c4:	stp	x29, x30, [sp, #-160]!
  4034c8:	mov	x29, sp
  4034cc:	str	x0, [sp, #40]
  4034d0:	str	x1, [sp, #32]
  4034d4:	str	x2, [sp, #24]
  4034d8:	ldr	x0, [sp, #40]
  4034dc:	bl	40653c <ferror@plt+0x49dc>
  4034e0:	b	40354c <ferror@plt+0x19ec>
  4034e4:	ldr	x0, [sp, #152]
  4034e8:	ldr	x0, [x0, #8]
  4034ec:	str	x0, [sp, #104]
  4034f0:	ldr	x0, [sp, #152]
  4034f4:	ldr	x1, [x0, #16]
  4034f8:	ldr	x0, [sp, #104]
  4034fc:	add	x0, x1, x0
  403500:	sub	x0, x0, #0x1
  403504:	str	x0, [sp, #96]
  403508:	ldr	x0, [sp, #152]
  40350c:	ldr	x0, [x0]
  403510:	ldr	x1, [sp, #32]
  403514:	bl	4019b0 <strcmp@plt>
  403518:	cmp	w0, #0x0
  40351c:	b.eq	403524 <ferror@plt+0x19c4>  // b.none
  403520:	b	40354c <ferror@plt+0x19ec>
  403524:	ldr	x1, [sp, #24]
  403528:	ldr	x0, [sp, #104]
  40352c:	cmp	x1, x0
  403530:	b.cc	40354c <ferror@plt+0x19ec>  // b.lo, b.ul, b.last
  403534:	ldr	x1, [sp, #24]
  403538:	ldr	x0, [sp, #96]
  40353c:	cmp	x1, x0
  403540:	b.hi	40354c <ferror@plt+0x19ec>  // b.pmore
  403544:	ldr	x0, [sp, #152]
  403548:	b	4036c4 <ferror@plt+0x1b64>
  40354c:	ldr	x0, [sp, #40]
  403550:	bl	406594 <ferror@plt+0x4a34>
  403554:	str	x0, [sp, #152]
  403558:	ldr	x0, [sp, #152]
  40355c:	cmp	x0, #0x0
  403560:	b.ne	4034e4 <ferror@plt+0x1984>  // b.any
  403564:	ldr	x2, [sp, #40]
  403568:	adrp	x0, 407000 <ferror@plt+0x54a0>
  40356c:	add	x1, x0, #0x1b8
  403570:	mov	x0, x2
  403574:	bl	4019b0 <strcmp@plt>
  403578:	cmp	w0, #0x0
  40357c:	b.eq	4035a4 <ferror@plt+0x1a44>  // b.none
  403580:	ldr	x2, [sp, #40]
  403584:	adrp	x0, 407000 <ferror@plt+0x54a0>
  403588:	add	x1, x0, #0x1c8
  40358c:	mov	x0, x2
  403590:	bl	4019b0 <strcmp@plt>
  403594:	cmp	w0, #0x0
  403598:	b.eq	4035a4 <ferror@plt+0x1a44>  // b.none
  40359c:	mov	x0, #0x0                   	// #0
  4035a0:	b	4036c4 <ferror@plt+0x1b64>
  4035a4:	stp	xzr, xzr, [sp, #56]
  4035a8:	stp	xzr, xzr, [sp, #72]
  4035ac:	strb	wzr, [sp, #88]
  4035b0:	ldr	x0, [sp, #32]
  4035b4:	bl	4018a0 <getpwnam@plt>
  4035b8:	str	x0, [sp, #144]
  4035bc:	ldr	x0, [sp, #144]
  4035c0:	cmp	x0, #0x0
  4035c4:	b.ne	4035d0 <ferror@plt+0x1a70>  // b.any
  4035c8:	mov	x0, #0x0                   	// #0
  4035cc:	b	4036c4 <ferror@plt+0x1b64>
  4035d0:	ldr	x0, [sp, #144]
  4035d4:	ldr	w0, [x0, #16]
  4035d8:	str	w0, [sp, #140]
  4035dc:	ldr	w0, [sp, #140]
  4035e0:	add	x3, sp, #0x38
  4035e4:	mov	x2, x0
  4035e8:	adrp	x0, 407000 <ferror@plt+0x54a0>
  4035ec:	add	x1, x0, #0x1d8
  4035f0:	mov	x0, x3
  4035f4:	bl	401780 <sprintf@plt>
  4035f8:	ldr	x0, [sp, #40]
  4035fc:	bl	40653c <ferror@plt+0x49dc>
  403600:	b	4036a8 <ferror@plt+0x1b48>
  403604:	ldr	x0, [sp, #152]
  403608:	ldr	x0, [x0, #8]
  40360c:	str	x0, [sp, #128]
  403610:	ldr	x0, [sp, #152]
  403614:	ldr	x1, [x0, #16]
  403618:	ldr	x0, [sp, #128]
  40361c:	add	x0, x1, x0
  403620:	sub	x0, x0, #0x1
  403624:	str	x0, [sp, #120]
  403628:	ldr	x1, [sp, #24]
  40362c:	ldr	x0, [sp, #128]
  403630:	cmp	x1, x0
  403634:	b.cc	4036a8 <ferror@plt+0x1b48>  // b.lo, b.ul, b.last
  403638:	ldr	x1, [sp, #24]
  40363c:	ldr	x0, [sp, #120]
  403640:	cmp	x1, x0
  403644:	b.ls	40364c <ferror@plt+0x1aec>  // b.plast
  403648:	b	4036a8 <ferror@plt+0x1b48>
  40364c:	ldr	x0, [sp, #152]
  403650:	ldr	x0, [x0]
  403654:	add	x1, sp, #0x38
  403658:	bl	4019b0 <strcmp@plt>
  40365c:	cmp	w0, #0x0
  403660:	b.ne	40366c <ferror@plt+0x1b0c>  // b.any
  403664:	ldr	x0, [sp, #152]
  403668:	b	4036c4 <ferror@plt+0x1b64>
  40366c:	ldr	x0, [sp, #152]
  403670:	ldr	x0, [x0]
  403674:	bl	4018a0 <getpwnam@plt>
  403678:	str	x0, [sp, #112]
  40367c:	ldr	x0, [sp, #112]
  403680:	cmp	x0, #0x0
  403684:	b.ne	40368c <ferror@plt+0x1b2c>  // b.any
  403688:	b	4036a8 <ferror@plt+0x1b48>
  40368c:	ldr	x0, [sp, #112]
  403690:	ldr	w0, [x0, #16]
  403694:	ldr	w1, [sp, #140]
  403698:	cmp	w1, w0
  40369c:	b.ne	4036a8 <ferror@plt+0x1b48>  // b.any
  4036a0:	ldr	x0, [sp, #152]
  4036a4:	b	4036c4 <ferror@plt+0x1b64>
  4036a8:	ldr	x0, [sp, #40]
  4036ac:	bl	406594 <ferror@plt+0x4a34>
  4036b0:	str	x0, [sp, #152]
  4036b4:	ldr	x0, [sp, #152]
  4036b8:	cmp	x0, #0x0
  4036bc:	b.ne	403604 <ferror@plt+0x1aa4>  // b.any
  4036c0:	mov	x0, #0x0                   	// #0
  4036c4:	ldp	x29, x30, [sp], #160
  4036c8:	ret
  4036cc:	stp	x29, x30, [sp, #-80]!
  4036d0:	mov	x29, sp
  4036d4:	str	x0, [sp, #40]
  4036d8:	str	x1, [sp, #32]
  4036dc:	str	x2, [sp, #24]
  4036e0:	str	x3, [sp, #16]
  4036e4:	ldr	x0, [sp, #16]
  4036e8:	cmp	x0, #0x0
  4036ec:	b.ne	4036f8 <ferror@plt+0x1b98>  // b.any
  4036f0:	mov	w0, #0x0                   	// #0
  4036f4:	b	4037a4 <ferror@plt+0x1c44>
  4036f8:	ldr	x1, [sp, #24]
  4036fc:	ldr	x0, [sp, #16]
  403700:	add	x0, x1, x0
  403704:	sub	x0, x0, #0x1
  403708:	str	x0, [sp, #64]
  40370c:	ldr	x2, [sp, #24]
  403710:	ldr	x1, [sp, #32]
  403714:	ldr	x0, [sp, #40]
  403718:	bl	4034c4 <ferror@plt+0x1964>
  40371c:	str	x0, [sp, #72]
  403720:	b	403794 <ferror@plt+0x1c34>
  403724:	ldr	x0, [sp, #72]
  403728:	ldr	x1, [x0, #8]
  40372c:	ldr	x0, [sp, #72]
  403730:	ldr	x0, [x0, #16]
  403734:	add	x0, x1, x0
  403738:	sub	x0, x0, #0x1
  40373c:	str	x0, [sp, #56]
  403740:	ldr	x1, [sp, #24]
  403744:	ldr	x0, [sp, #16]
  403748:	add	x0, x1, x0
  40374c:	sub	x0, x0, #0x1
  403750:	ldr	x1, [sp, #56]
  403754:	cmp	x1, x0
  403758:	b.cc	403764 <ferror@plt+0x1c04>  // b.lo, b.ul, b.last
  40375c:	mov	w0, #0x1                   	// #1
  403760:	b	4037a4 <ferror@plt+0x1c44>
  403764:	ldr	x1, [sp, #64]
  403768:	ldr	x0, [sp, #56]
  40376c:	sub	x0, x1, x0
  403770:	str	x0, [sp, #16]
  403774:	ldr	x0, [sp, #56]
  403778:	add	x0, x0, #0x1
  40377c:	str	x0, [sp, #24]
  403780:	ldr	x2, [sp, #24]
  403784:	ldr	x1, [sp, #32]
  403788:	ldr	x0, [sp, #40]
  40378c:	bl	4034c4 <ferror@plt+0x1964>
  403790:	str	x0, [sp, #72]
  403794:	ldr	x0, [sp, #72]
  403798:	cmp	x0, #0x0
  40379c:	b.ne	403724 <ferror@plt+0x1bc4>  // b.any
  4037a0:	mov	w0, #0x0                   	// #0
  4037a4:	ldp	x29, x30, [sp], #80
  4037a8:	ret
  4037ac:	stp	x29, x30, [sp, #-48]!
  4037b0:	mov	x29, sp
  4037b4:	str	x0, [sp, #24]
  4037b8:	str	x1, [sp, #16]
  4037bc:	ldr	x0, [sp, #24]
  4037c0:	ldr	x0, [x0]
  4037c4:	ldr	x0, [x0, #8]
  4037c8:	cmp	x0, #0x0
  4037cc:	b.ne	4037d8 <ferror@plt+0x1c78>  // b.any
  4037d0:	mov	w0, #0x1                   	// #1
  4037d4:	b	4038b0 <ferror@plt+0x1d50>
  4037d8:	ldr	x0, [sp, #16]
  4037dc:	ldr	x0, [x0]
  4037e0:	ldr	x0, [x0, #8]
  4037e4:	cmp	x0, #0x0
  4037e8:	b.ne	4037f4 <ferror@plt+0x1c94>  // b.any
  4037ec:	mov	w0, #0xffffffff            	// #-1
  4037f0:	b	4038b0 <ferror@plt+0x1d50>
  4037f4:	ldr	x0, [sp, #24]
  4037f8:	ldr	x0, [x0]
  4037fc:	ldr	x0, [x0, #8]
  403800:	str	x0, [sp, #40]
  403804:	ldr	x0, [sp, #16]
  403808:	ldr	x0, [x0]
  40380c:	ldr	x0, [x0, #8]
  403810:	str	x0, [sp, #32]
  403814:	ldr	x0, [sp, #40]
  403818:	ldr	x1, [x0, #8]
  40381c:	ldr	x0, [sp, #32]
  403820:	ldr	x0, [x0, #8]
  403824:	cmp	x1, x0
  403828:	b.cs	403834 <ferror@plt+0x1cd4>  // b.hs, b.nlast
  40382c:	mov	w0, #0xffffffff            	// #-1
  403830:	b	4038b0 <ferror@plt+0x1d50>
  403834:	ldr	x0, [sp, #40]
  403838:	ldr	x1, [x0, #8]
  40383c:	ldr	x0, [sp, #32]
  403840:	ldr	x0, [x0, #8]
  403844:	cmp	x1, x0
  403848:	b.ls	403854 <ferror@plt+0x1cf4>  // b.plast
  40384c:	mov	w0, #0x1                   	// #1
  403850:	b	4038b0 <ferror@plt+0x1d50>
  403854:	ldr	x0, [sp, #40]
  403858:	ldr	x1, [x0, #16]
  40385c:	ldr	x0, [sp, #32]
  403860:	ldr	x0, [x0, #16]
  403864:	cmp	x1, x0
  403868:	b.cs	403874 <ferror@plt+0x1d14>  // b.hs, b.nlast
  40386c:	mov	w0, #0xffffffff            	// #-1
  403870:	b	4038b0 <ferror@plt+0x1d50>
  403874:	ldr	x0, [sp, #40]
  403878:	ldr	x1, [x0, #16]
  40387c:	ldr	x0, [sp, #32]
  403880:	ldr	x0, [x0, #16]
  403884:	cmp	x1, x0
  403888:	b.ls	403894 <ferror@plt+0x1d34>  // b.plast
  40388c:	mov	w0, #0x1                   	// #1
  403890:	b	4038b0 <ferror@plt+0x1d50>
  403894:	ldr	x0, [sp, #40]
  403898:	ldr	x2, [x0]
  40389c:	ldr	x0, [sp, #32]
  4038a0:	ldr	x0, [x0]
  4038a4:	mov	x1, x0
  4038a8:	mov	x0, x2
  4038ac:	bl	4019b0 <strcmp@plt>
  4038b0:	ldp	x29, x30, [sp], #48
  4038b4:	ret
  4038b8:	stp	x29, x30, [sp, #-96]!
  4038bc:	mov	x29, sp
  4038c0:	str	x0, [sp, #40]
  4038c4:	str	x1, [sp, #32]
  4038c8:	str	x2, [sp, #24]
  4038cc:	str	x3, [sp, #16]
  4038d0:	ldr	x0, [sp, #16]
  4038d4:	cmp	x0, #0x0
  4038d8:	b.eq	4039f8 <ferror@plt+0x1e98>  // b.none
  4038dc:	ldr	x1, [sp, #24]
  4038e0:	ldr	x0, [sp, #32]
  4038e4:	cmp	x1, x0
  4038e8:	b.cc	4039f8 <ferror@plt+0x1e98>  // b.lo, b.ul, b.last
  4038ec:	adrp	x0, 403000 <ferror@plt+0x14a0>
  4038f0:	add	x1, x0, #0x7ac
  4038f4:	ldr	x0, [sp, #40]
  4038f8:	bl	405568 <ferror@plt+0x3a08>
  4038fc:	ldr	x0, [sp, #40]
  403900:	bl	40653c <ferror@plt+0x49dc>
  403904:	ldr	x0, [sp, #32]
  403908:	str	x0, [sp, #88]
  40390c:	b	4039bc <ferror@plt+0x1e5c>
  403910:	ldr	x0, [sp, #72]
  403914:	ldr	x0, [x0, #8]
  403918:	str	x0, [sp, #64]
  40391c:	ldr	x0, [sp, #72]
  403920:	ldr	x1, [x0, #16]
  403924:	ldr	x0, [sp, #64]
  403928:	add	x0, x1, x0
  40392c:	sub	x0, x0, #0x1
  403930:	str	x0, [sp, #56]
  403934:	ldr	x0, [sp, #64]
  403938:	str	x0, [sp, #80]
  40393c:	ldr	x0, [sp, #24]
  403940:	add	x0, x0, #0x1
  403944:	ldr	x1, [sp, #80]
  403948:	cmp	x1, x0
  40394c:	b.ls	40395c <ferror@plt+0x1dfc>  // b.plast
  403950:	ldr	x0, [sp, #24]
  403954:	add	x0, x0, #0x1
  403958:	str	x0, [sp, #80]
  40395c:	ldr	x1, [sp, #80]
  403960:	ldr	x0, [sp, #88]
  403964:	cmp	x1, x0
  403968:	b.ls	40398c <ferror@plt+0x1e2c>  // b.plast
  40396c:	ldr	x1, [sp, #80]
  403970:	ldr	x0, [sp, #88]
  403974:	sub	x0, x1, x0
  403978:	ldr	x1, [sp, #16]
  40397c:	cmp	x1, x0
  403980:	b.hi	40398c <ferror@plt+0x1e2c>  // b.pmore
  403984:	ldr	x0, [sp, #88]
  403988:	b	403a10 <ferror@plt+0x1eb0>
  40398c:	ldr	x0, [sp, #56]
  403990:	add	x0, x0, #0x1
  403994:	ldr	x1, [sp, #88]
  403998:	cmp	x1, x0
  40399c:	b.cs	4039ac <ferror@plt+0x1e4c>  // b.hs, b.nlast
  4039a0:	ldr	x0, [sp, #56]
  4039a4:	add	x0, x0, #0x1
  4039a8:	str	x0, [sp, #88]
  4039ac:	ldr	x1, [sp, #88]
  4039b0:	ldr	x0, [sp, #24]
  4039b4:	cmp	x1, x0
  4039b8:	b.hi	403a00 <ferror@plt+0x1ea0>  // b.pmore
  4039bc:	ldr	x0, [sp, #40]
  4039c0:	bl	406594 <ferror@plt+0x4a34>
  4039c4:	str	x0, [sp, #72]
  4039c8:	ldr	x0, [sp, #72]
  4039cc:	cmp	x0, #0x0
  4039d0:	b.ne	403910 <ferror@plt+0x1db0>  // b.any
  4039d4:	ldr	x1, [sp, #24]
  4039d8:	ldr	x0, [sp, #88]
  4039dc:	sub	x0, x1, x0
  4039e0:	add	x0, x0, #0x1
  4039e4:	ldr	x1, [sp, #16]
  4039e8:	cmp	x1, x0
  4039ec:	b.hi	403a08 <ferror@plt+0x1ea8>  // b.pmore
  4039f0:	ldr	x0, [sp, #88]
  4039f4:	b	403a10 <ferror@plt+0x1eb0>
  4039f8:	nop
  4039fc:	b	403a0c <ferror@plt+0x1eac>
  403a00:	nop
  403a04:	b	403a0c <ferror@plt+0x1eac>
  403a08:	nop
  403a0c:	mov	x0, #0xffffffffffffffff    	// #-1
  403a10:	ldp	x29, x30, [sp], #96
  403a14:	ret
  403a18:	stp	x29, x30, [sp, #-80]!
  403a1c:	mov	x29, sp
  403a20:	str	x0, [sp, #40]
  403a24:	str	x1, [sp, #32]
  403a28:	str	x2, [sp, #24]
  403a2c:	str	x3, [sp, #16]
  403a30:	ldr	x0, [sp, #32]
  403a34:	str	x0, [sp, #56]
  403a38:	ldr	x0, [sp, #24]
  403a3c:	str	x0, [sp, #64]
  403a40:	ldr	x0, [sp, #16]
  403a44:	str	x0, [sp, #72]
  403a48:	ldr	x3, [sp, #16]
  403a4c:	ldr	x2, [sp, #24]
  403a50:	ldr	x1, [sp, #32]
  403a54:	ldr	x0, [sp, #40]
  403a58:	bl	4036cc <ferror@plt+0x1b6c>
  403a5c:	and	w0, w0, #0xff
  403a60:	cmp	w0, #0x0
  403a64:	b.eq	403a70 <ferror@plt+0x1f10>  // b.none
  403a68:	mov	w0, #0x1                   	// #1
  403a6c:	b	403a80 <ferror@plt+0x1f20>
  403a70:	add	x0, sp, #0x38
  403a74:	mov	x1, x0
  403a78:	ldr	x0, [sp, #40]
  403a7c:	bl	40616c <ferror@plt+0x460c>
  403a80:	ldp	x29, x30, [sp], #80
  403a84:	ret
  403a88:	stp	x29, x30, [sp, #-112]!
  403a8c:	mov	x29, sp
  403a90:	str	x0, [sp, #40]
  403a94:	str	x1, [sp, #32]
  403a98:	str	x2, [sp, #24]
  403a9c:	str	x3, [sp, #16]
  403aa0:	ldr	x0, [sp, #16]
  403aa4:	cmp	x0, #0x0
  403aa8:	b.ne	403ab4 <ferror@plt+0x1f54>  // b.any
  403aac:	mov	w0, #0x1                   	// #1
  403ab0:	b	403cd0 <ferror@plt+0x2170>
  403ab4:	ldr	x1, [sp, #24]
  403ab8:	ldr	x0, [sp, #16]
  403abc:	add	x0, x1, x0
  403ac0:	sub	x0, x0, #0x1
  403ac4:	str	x0, [sp, #96]
  403ac8:	ldr	x0, [sp, #40]
  403acc:	ldr	x0, [x0, #1056]
  403ad0:	str	x0, [sp, #104]
  403ad4:	b	403cc0 <ferror@plt+0x2160>
  403ad8:	ldr	x0, [sp, #104]
  403adc:	ldr	x0, [x0, #8]
  403ae0:	str	x0, [sp, #88]
  403ae4:	ldr	x0, [sp, #88]
  403ae8:	cmp	x0, #0x0
  403aec:	b.eq	403ca0 <ferror@plt+0x2140>  // b.none
  403af0:	ldr	x0, [sp, #88]
  403af4:	ldr	x0, [x0, #8]
  403af8:	str	x0, [sp, #80]
  403afc:	ldr	x0, [sp, #88]
  403b00:	ldr	x1, [x0, #16]
  403b04:	ldr	x0, [sp, #80]
  403b08:	add	x0, x1, x0
  403b0c:	sub	x0, x0, #0x1
  403b10:	str	x0, [sp, #72]
  403b14:	ldr	x0, [sp, #88]
  403b18:	ldr	x0, [x0]
  403b1c:	ldr	x1, [sp, #32]
  403b20:	bl	4019b0 <strcmp@plt>
  403b24:	cmp	w0, #0x0
  403b28:	b.ne	403ca8 <ferror@plt+0x2148>  // b.any
  403b2c:	ldr	x1, [sp, #96]
  403b30:	ldr	x0, [sp, #80]
  403b34:	cmp	x1, x0
  403b38:	b.cc	403cb0 <ferror@plt+0x2150>  // b.lo, b.ul, b.last
  403b3c:	ldr	x1, [sp, #24]
  403b40:	ldr	x0, [sp, #72]
  403b44:	cmp	x1, x0
  403b48:	b.hi	403cb0 <ferror@plt+0x2150>  // b.pmore
  403b4c:	ldr	x1, [sp, #24]
  403b50:	ldr	x0, [sp, #80]
  403b54:	cmp	x1, x0
  403b58:	b.hi	403bcc <ferror@plt+0x206c>  // b.pmore
  403b5c:	ldr	x1, [sp, #96]
  403b60:	ldr	x0, [sp, #72]
  403b64:	cmp	x1, x0
  403b68:	b.cc	403b7c <ferror@plt+0x201c>  // b.lo, b.ul, b.last
  403b6c:	ldr	x1, [sp, #104]
  403b70:	ldr	x0, [sp, #40]
  403b74:	bl	406298 <ferror@plt+0x4738>
  403b78:	b	403cb4 <ferror@plt+0x2154>
  403b7c:	ldr	x0, [sp, #96]
  403b80:	add	x1, x0, #0x1
  403b84:	ldr	x0, [sp, #88]
  403b88:	str	x1, [x0, #8]
  403b8c:	ldr	x0, [sp, #88]
  403b90:	ldr	x0, [x0, #8]
  403b94:	ldr	x1, [sp, #72]
  403b98:	sub	x0, x1, x0
  403b9c:	add	x1, x0, #0x1
  403ba0:	ldr	x0, [sp, #88]
  403ba4:	str	x1, [x0, #16]
  403ba8:	ldr	x0, [sp, #104]
  403bac:	ldrb	w1, [x0, #32]
  403bb0:	orr	w1, w1, #0x1
  403bb4:	strb	w1, [x0, #32]
  403bb8:	ldr	x0, [sp, #40]
  403bbc:	ldrb	w1, [x0, #1080]
  403bc0:	orr	w1, w1, #0x1
  403bc4:	strb	w1, [x0, #1080]
  403bc8:	b	403cb4 <ferror@plt+0x2154>
  403bcc:	ldr	x1, [sp, #96]
  403bd0:	ldr	x0, [sp, #72]
  403bd4:	cmp	x1, x0
  403bd8:	b.cc	403c18 <ferror@plt+0x20b8>  // b.lo, b.ul, b.last
  403bdc:	ldr	x0, [sp, #88]
  403be0:	ldr	x0, [x0, #8]
  403be4:	ldr	x1, [sp, #24]
  403be8:	sub	x1, x1, x0
  403bec:	ldr	x0, [sp, #88]
  403bf0:	str	x1, [x0, #16]
  403bf4:	ldr	x0, [sp, #104]
  403bf8:	ldrb	w1, [x0, #32]
  403bfc:	orr	w1, w1, #0x1
  403c00:	strb	w1, [x0, #32]
  403c04:	ldr	x0, [sp, #40]
  403c08:	ldrb	w1, [x0, #1080]
  403c0c:	orr	w1, w1, #0x1
  403c10:	strb	w1, [x0, #1080]
  403c14:	b	403cb4 <ferror@plt+0x2154>
  403c18:	ldr	x0, [sp, #88]
  403c1c:	ldr	x0, [x0]
  403c20:	str	x0, [sp, #48]
  403c24:	ldr	x0, [sp, #96]
  403c28:	add	x0, x0, #0x1
  403c2c:	str	x0, [sp, #56]
  403c30:	ldr	x0, [sp, #56]
  403c34:	ldr	x1, [sp, #72]
  403c38:	sub	x0, x1, x0
  403c3c:	add	x0, x0, #0x1
  403c40:	str	x0, [sp, #64]
  403c44:	add	x0, sp, #0x30
  403c48:	mov	x1, x0
  403c4c:	ldr	x0, [sp, #40]
  403c50:	bl	40616c <ferror@plt+0x460c>
  403c54:	cmp	w0, #0x0
  403c58:	b.ne	403c64 <ferror@plt+0x2104>  // b.any
  403c5c:	mov	w0, #0x0                   	// #0
  403c60:	b	403cd0 <ferror@plt+0x2170>
  403c64:	ldr	x0, [sp, #88]
  403c68:	ldr	x0, [x0, #8]
  403c6c:	ldr	x1, [sp, #24]
  403c70:	sub	x1, x1, x0
  403c74:	ldr	x0, [sp, #88]
  403c78:	str	x1, [x0, #16]
  403c7c:	ldr	x0, [sp, #104]
  403c80:	ldrb	w1, [x0, #32]
  403c84:	orr	w1, w1, #0x1
  403c88:	strb	w1, [x0, #32]
  403c8c:	ldr	x0, [sp, #40]
  403c90:	ldrb	w1, [x0, #1080]
  403c94:	orr	w1, w1, #0x1
  403c98:	strb	w1, [x0, #1080]
  403c9c:	b	403cb4 <ferror@plt+0x2154>
  403ca0:	nop
  403ca4:	b	403cb4 <ferror@plt+0x2154>
  403ca8:	nop
  403cac:	b	403cb4 <ferror@plt+0x2154>
  403cb0:	nop
  403cb4:	ldr	x0, [sp, #104]
  403cb8:	ldr	x0, [x0, #24]
  403cbc:	str	x0, [sp, #104]
  403cc0:	ldr	x0, [sp, #104]
  403cc4:	cmp	x0, #0x0
  403cc8:	b.ne	403ad8 <ferror@plt+0x1f78>  // b.any
  403ccc:	mov	w0, #0x1                   	// #1
  403cd0:	ldp	x29, x30, [sp], #112
  403cd4:	ret
  403cd8:	stp	x29, x30, [sp, #-32]!
  403cdc:	mov	x29, sp
  403ce0:	str	x0, [sp, #24]
  403ce4:	ldr	x1, [sp, #24]
  403ce8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403cec:	add	x0, x0, #0x2a0
  403cf0:	bl	40499c <ferror@plt+0x2e3c>
  403cf4:	ldp	x29, x30, [sp], #32
  403cf8:	ret
  403cfc:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403d00:	add	x0, x0, #0x2a0
  403d04:	ret
  403d08:	stp	x29, x30, [sp, #-16]!
  403d0c:	mov	x29, sp
  403d10:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403d14:	add	x0, x0, #0x2a0
  403d18:	bl	4049e4 <ferror@plt+0x2e84>
  403d1c:	and	w0, w0, #0xff
  403d20:	ldp	x29, x30, [sp], #16
  403d24:	ret
  403d28:	stp	x29, x30, [sp, #-16]!
  403d2c:	mov	x29, sp
  403d30:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403d34:	add	x0, x0, #0x2a0
  403d38:	bl	404b80 <ferror@plt+0x3020>
  403d3c:	ldp	x29, x30, [sp], #16
  403d40:	ret
  403d44:	stp	x29, x30, [sp, #-32]!
  403d48:	mov	x29, sp
  403d4c:	str	w0, [sp, #28]
  403d50:	ldr	w1, [sp, #28]
  403d54:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403d58:	add	x0, x0, #0x2a0
  403d5c:	bl	404ffc <ferror@plt+0x349c>
  403d60:	ldp	x29, x30, [sp], #32
  403d64:	ret
  403d68:	stp	x29, x30, [sp, #-32]!
  403d6c:	mov	x29, sp
  403d70:	str	x0, [sp, #24]
  403d74:	ldr	x1, [sp, #24]
  403d78:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403d7c:	add	x0, x0, #0x2a0
  403d80:	bl	403464 <ferror@plt+0x1904>
  403d84:	and	w0, w0, #0xff
  403d88:	ldp	x29, x30, [sp], #32
  403d8c:	ret
  403d90:	stp	x29, x30, [sp, #-48]!
  403d94:	mov	x29, sp
  403d98:	str	x0, [sp, #40]
  403d9c:	str	w1, [sp, #36]
  403da0:	str	x2, [sp, #24]
  403da4:	ldr	w0, [sp, #36]
  403da8:	ldr	x3, [sp, #24]
  403dac:	mov	x2, x0
  403db0:	ldr	x1, [sp, #40]
  403db4:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403db8:	add	x0, x0, #0x2a0
  403dbc:	bl	4036cc <ferror@plt+0x1b6c>
  403dc0:	and	w0, w0, #0xff
  403dc4:	ldp	x29, x30, [sp], #48
  403dc8:	ret
  403dcc:	stp	x29, x30, [sp, #-48]!
  403dd0:	mov	x29, sp
  403dd4:	str	x0, [sp, #40]
  403dd8:	str	w1, [sp, #36]
  403ddc:	str	x2, [sp, #24]
  403de0:	ldr	w0, [sp, #36]
  403de4:	ldr	x3, [sp, #24]
  403de8:	mov	x2, x0
  403dec:	ldr	x1, [sp, #40]
  403df0:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403df4:	add	x0, x0, #0x2a0
  403df8:	bl	403a18 <ferror@plt+0x1eb8>
  403dfc:	ldp	x29, x30, [sp], #48
  403e00:	ret
  403e04:	stp	x29, x30, [sp, #-48]!
  403e08:	mov	x29, sp
  403e0c:	str	x0, [sp, #40]
  403e10:	str	w1, [sp, #36]
  403e14:	str	x2, [sp, #24]
  403e18:	ldr	w0, [sp, #36]
  403e1c:	ldr	x3, [sp, #24]
  403e20:	mov	x2, x0
  403e24:	ldr	x1, [sp, #40]
  403e28:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403e2c:	add	x0, x0, #0x2a0
  403e30:	bl	403a88 <ferror@plt+0x1f28>
  403e34:	ldp	x29, x30, [sp], #48
  403e38:	ret
  403e3c:	stp	x29, x30, [sp, #-16]!
  403e40:	mov	x29, sp
  403e44:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403e48:	add	x0, x0, #0x2a0
  403e4c:	bl	405af4 <ferror@plt+0x3f94>
  403e50:	ldp	x29, x30, [sp], #16
  403e54:	ret
  403e58:	stp	x29, x30, [sp, #-16]!
  403e5c:	mov	x29, sp
  403e60:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403e64:	add	x0, x0, #0x2a0
  403e68:	bl	404d7c <ferror@plt+0x321c>
  403e6c:	ldp	x29, x30, [sp], #16
  403e70:	ret
  403e74:	stp	x29, x30, [sp, #-48]!
  403e78:	mov	x29, sp
  403e7c:	str	w0, [sp, #28]
  403e80:	str	w1, [sp, #24]
  403e84:	str	x2, [sp, #16]
  403e88:	ldr	w0, [sp, #28]
  403e8c:	ldr	w1, [sp, #24]
  403e90:	ldr	x3, [sp, #16]
  403e94:	mov	x2, x1
  403e98:	mov	x1, x0
  403e9c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403ea0:	add	x0, x0, #0x2a0
  403ea4:	bl	4038b8 <ferror@plt+0x1d58>
  403ea8:	str	x0, [sp, #40]
  403eac:	ldr	x0, [sp, #40]
  403eb0:	cmn	x0, #0x1
  403eb4:	b.eq	403ec0 <ferror@plt+0x2360>  // b.none
  403eb8:	ldr	x0, [sp, #40]
  403ebc:	b	403ec4 <ferror@plt+0x2364>
  403ec0:	mov	w0, #0xffffffff            	// #-1
  403ec4:	ldp	x29, x30, [sp], #48
  403ec8:	ret
  403ecc:	stp	x29, x30, [sp, #-32]!
  403ed0:	mov	x29, sp
  403ed4:	str	x0, [sp, #24]
  403ed8:	ldr	x1, [sp, #24]
  403edc:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403ee0:	add	x0, x0, #0x6e0
  403ee4:	bl	40499c <ferror@plt+0x2e3c>
  403ee8:	ldp	x29, x30, [sp], #32
  403eec:	ret
  403ef0:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403ef4:	add	x0, x0, #0x6e0
  403ef8:	ret
  403efc:	stp	x29, x30, [sp, #-16]!
  403f00:	mov	x29, sp
  403f04:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403f08:	add	x0, x0, #0x6e0
  403f0c:	bl	4049e4 <ferror@plt+0x2e84>
  403f10:	and	w0, w0, #0xff
  403f14:	ldp	x29, x30, [sp], #16
  403f18:	ret
  403f1c:	stp	x29, x30, [sp, #-16]!
  403f20:	mov	x29, sp
  403f24:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403f28:	add	x0, x0, #0x6e0
  403f2c:	bl	404b80 <ferror@plt+0x3020>
  403f30:	ldp	x29, x30, [sp], #16
  403f34:	ret
  403f38:	stp	x29, x30, [sp, #-32]!
  403f3c:	mov	x29, sp
  403f40:	str	w0, [sp, #28]
  403f44:	ldr	w1, [sp, #28]
  403f48:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403f4c:	add	x0, x0, #0x6e0
  403f50:	bl	404ffc <ferror@plt+0x349c>
  403f54:	ldp	x29, x30, [sp], #32
  403f58:	ret
  403f5c:	stp	x29, x30, [sp, #-48]!
  403f60:	mov	x29, sp
  403f64:	str	x0, [sp, #40]
  403f68:	str	w1, [sp, #36]
  403f6c:	str	x2, [sp, #24]
  403f70:	ldr	w0, [sp, #36]
  403f74:	ldr	x3, [sp, #24]
  403f78:	mov	x2, x0
  403f7c:	ldr	x1, [sp, #40]
  403f80:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403f84:	add	x0, x0, #0x6e0
  403f88:	bl	4036cc <ferror@plt+0x1b6c>
  403f8c:	and	w0, w0, #0xff
  403f90:	ldp	x29, x30, [sp], #48
  403f94:	ret
  403f98:	stp	x29, x30, [sp, #-32]!
  403f9c:	mov	x29, sp
  403fa0:	str	x0, [sp, #24]
  403fa4:	ldr	x1, [sp, #24]
  403fa8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403fac:	add	x0, x0, #0x6e0
  403fb0:	bl	403464 <ferror@plt+0x1904>
  403fb4:	and	w0, w0, #0xff
  403fb8:	ldp	x29, x30, [sp], #32
  403fbc:	ret
  403fc0:	stp	x29, x30, [sp, #-48]!
  403fc4:	mov	x29, sp
  403fc8:	str	x0, [sp, #40]
  403fcc:	str	w1, [sp, #36]
  403fd0:	str	x2, [sp, #24]
  403fd4:	ldr	w0, [sp, #36]
  403fd8:	ldr	x3, [sp, #24]
  403fdc:	mov	x2, x0
  403fe0:	ldr	x1, [sp, #40]
  403fe4:	adrp	x0, 419000 <ferror@plt+0x174a0>
  403fe8:	add	x0, x0, #0x6e0
  403fec:	bl	403a18 <ferror@plt+0x1eb8>
  403ff0:	ldp	x29, x30, [sp], #48
  403ff4:	ret
  403ff8:	stp	x29, x30, [sp, #-48]!
  403ffc:	mov	x29, sp
  404000:	str	x0, [sp, #40]
  404004:	str	w1, [sp, #36]
  404008:	str	x2, [sp, #24]
  40400c:	ldr	w0, [sp, #36]
  404010:	ldr	x3, [sp, #24]
  404014:	mov	x2, x0
  404018:	ldr	x1, [sp, #40]
  40401c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404020:	add	x0, x0, #0x6e0
  404024:	bl	403a88 <ferror@plt+0x1f28>
  404028:	ldp	x29, x30, [sp], #48
  40402c:	ret
  404030:	stp	x29, x30, [sp, #-16]!
  404034:	mov	x29, sp
  404038:	adrp	x0, 419000 <ferror@plt+0x174a0>
  40403c:	add	x0, x0, #0x6e0
  404040:	bl	405af4 <ferror@plt+0x3f94>
  404044:	ldp	x29, x30, [sp], #16
  404048:	ret
  40404c:	stp	x29, x30, [sp, #-16]!
  404050:	mov	x29, sp
  404054:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404058:	add	x0, x0, #0x6e0
  40405c:	bl	404d7c <ferror@plt+0x321c>
  404060:	ldp	x29, x30, [sp], #16
  404064:	ret
  404068:	stp	x29, x30, [sp, #-48]!
  40406c:	mov	x29, sp
  404070:	str	w0, [sp, #28]
  404074:	str	w1, [sp, #24]
  404078:	str	x2, [sp, #16]
  40407c:	ldr	w0, [sp, #28]
  404080:	ldr	w1, [sp, #24]
  404084:	ldr	x3, [sp, #16]
  404088:	mov	x2, x1
  40408c:	mov	x1, x0
  404090:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404094:	add	x0, x0, #0x6e0
  404098:	bl	4038b8 <ferror@plt+0x1d58>
  40409c:	str	x0, [sp, #40]
  4040a0:	ldr	x0, [sp, #40]
  4040a4:	cmn	x0, #0x1
  4040a8:	b.eq	4040b4 <ferror@plt+0x2554>  // b.none
  4040ac:	ldr	x0, [sp, #40]
  4040b0:	b	4040b8 <ferror@plt+0x2558>
  4040b4:	mov	w0, #0xffffffff            	// #-1
  4040b8:	ldp	x29, x30, [sp], #48
  4040bc:	ret
  4040c0:	stp	x29, x30, [sp, #-176]!
  4040c4:	mov	x29, sp
  4040c8:	str	x0, [sp, #24]
  4040cc:	str	x1, [sp, #16]
  4040d0:	str	xzr, [sp, #168]
  4040d4:	add	x0, sp, #0x20
  4040d8:	mov	x1, x0
  4040dc:	ldr	x0, [sp, #16]
  4040e0:	bl	406da0 <ferror@plt+0x5240>
  4040e4:	cmp	w0, #0x0
  4040e8:	b.ne	404130 <ferror@plt+0x25d0>  // b.any
  4040ec:	ldr	w0, [sp, #48]
  4040f0:	and	w0, w0, #0xf000
  4040f4:	cmp	w0, #0xa, lsl #12
  4040f8:	b.ne	404130 <ferror@plt+0x25d0>  // b.any
  4040fc:	mov	x1, #0x0                   	// #0
  404100:	ldr	x0, [sp, #16]
  404104:	bl	401a80 <realpath@plt>
  404108:	str	x0, [sp, #168]
  40410c:	ldr	x0, [sp, #168]
  404110:	cmp	x0, #0x0
  404114:	b.ne	404128 <ferror@plt+0x25c8>  // b.any
  404118:	adrp	x0, 407000 <ferror@plt+0x54a0>
  40411c:	add	x0, x0, #0x1e0
  404120:	bl	401740 <perror@plt>
  404124:	b	404130 <ferror@plt+0x25d0>
  404128:	ldr	x0, [sp, #168]
  40412c:	str	x0, [sp, #16]
  404130:	ldr	x1, [sp, #16]
  404134:	ldr	x0, [sp, #24]
  404138:	bl	4019f0 <rename@plt>
  40413c:	str	w0, [sp, #164]
  404140:	ldr	x0, [sp, #168]
  404144:	cmp	x0, #0x0
  404148:	b.eq	404154 <ferror@plt+0x25f4>  // b.none
  40414c:	ldr	x0, [sp, #168]
  404150:	bl	4019c0 <free@plt>
  404154:	ldr	w0, [sp, #164]
  404158:	ldp	x29, x30, [sp], #176
  40415c:	ret
  404160:	stp	x29, x30, [sp, #-160]!
  404164:	mov	x29, sp
  404168:	str	x0, [sp, #24]
  40416c:	add	x0, sp, #0x20
  404170:	mov	x1, x0
  404174:	ldr	x0, [sp, #24]
  404178:	bl	406d80 <ferror@plt+0x5220>
  40417c:	cmp	w0, #0x0
  404180:	b.eq	40418c <ferror@plt+0x262c>  // b.none
  404184:	mov	w0, #0x0                   	// #0
  404188:	b	4041a4 <ferror@plt+0x2644>
  40418c:	ldr	w0, [sp, #52]
  404190:	cmp	w0, #0x2
  404194:	b.eq	4041a0 <ferror@plt+0x2640>  // b.none
  404198:	mov	w0, #0x0                   	// #0
  40419c:	b	4041a4 <ferror@plt+0x2644>
  4041a0:	mov	w0, #0x1                   	// #1
  4041a4:	ldp	x29, x30, [sp], #160
  4041a8:	ret
  4041ac:	stp	x29, x30, [sp, #-128]!
  4041b0:	mov	x29, sp
  4041b4:	stp	x19, x20, [sp, #16]
  4041b8:	str	x0, [sp, #56]
  4041bc:	str	x1, [sp, #48]
  4041c0:	strb	w2, [sp, #47]
  4041c4:	mov	w2, #0x180                 	// #384
  4041c8:	mov	w1, #0x241                 	// #577
  4041cc:	ldr	x0, [sp, #56]
  4041d0:	bl	401860 <open@plt>
  4041d4:	str	w0, [sp, #120]
  4041d8:	ldr	w0, [sp, #120]
  4041dc:	cmn	w0, #0x1
  4041e0:	b.ne	404238 <ferror@plt+0x26d8>  // b.any
  4041e4:	ldrb	w0, [sp, #47]
  4041e8:	cmp	w0, #0x0
  4041ec:	b.eq	404230 <ferror@plt+0x26d0>  // b.none
  4041f0:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4041f4:	add	x0, x0, #0xb20
  4041f8:	ldr	x19, [x0]
  4041fc:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404200:	add	x0, x0, #0xf60
  404204:	ldr	x20, [x0]
  404208:	bl	401ac0 <__errno_location@plt>
  40420c:	ldr	w0, [x0]
  404210:	bl	401920 <strerror@plt>
  404214:	mov	x4, x0
  404218:	ldr	x3, [sp, #56]
  40421c:	mov	x2, x20
  404220:	adrp	x0, 407000 <ferror@plt+0x54a0>
  404224:	add	x1, x0, #0x1f8
  404228:	mov	x0, x19
  40422c:	bl	401b30 <fprintf@plt>
  404230:	mov	w0, #0x0                   	// #0
  404234:	b	4046c4 <ferror@plt+0x2b64>
  404238:	bl	401830 <getpid@plt>
  40423c:	str	w0, [sp, #108]
  404240:	ldr	w0, [sp, #108]
  404244:	sxtw	x0, w0
  404248:	add	x4, sp, #0x48
  40424c:	mov	x3, x0
  404250:	adrp	x0, 407000 <ferror@plt+0x54a0>
  404254:	add	x2, x0, #0x208
  404258:	mov	x1, #0x20                  	// #32
  40425c:	mov	x0, x4
  404260:	bl	4017f0 <snprintf@plt>
  404264:	add	x0, sp, #0x48
  404268:	bl	401700 <strlen@plt>
  40426c:	add	x0, x0, #0x1
  404270:	str	x0, [sp, #112]
  404274:	ldr	x1, [sp, #112]
  404278:	add	x0, sp, #0x48
  40427c:	mov	x2, x1
  404280:	mov	x1, x0
  404284:	ldr	w0, [sp, #120]
  404288:	bl	401960 <write@plt>
  40428c:	mov	x1, x0
  404290:	ldr	x0, [sp, #112]
  404294:	cmp	x0, x1
  404298:	b.eq	404300 <ferror@plt+0x27a0>  // b.none
  40429c:	ldrb	w0, [sp, #47]
  4042a0:	cmp	w0, #0x0
  4042a4:	b.eq	4042e8 <ferror@plt+0x2788>  // b.none
  4042a8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4042ac:	add	x0, x0, #0xb20
  4042b0:	ldr	x19, [x0]
  4042b4:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4042b8:	add	x0, x0, #0xf60
  4042bc:	ldr	x20, [x0]
  4042c0:	bl	401ac0 <__errno_location@plt>
  4042c4:	ldr	w0, [x0]
  4042c8:	bl	401920 <strerror@plt>
  4042cc:	mov	x4, x0
  4042d0:	ldr	x3, [sp, #56]
  4042d4:	mov	x2, x20
  4042d8:	adrp	x0, 407000 <ferror@plt+0x54a0>
  4042dc:	add	x1, x0, #0x1f8
  4042e0:	mov	x0, x19
  4042e4:	bl	401b30 <fprintf@plt>
  4042e8:	ldr	w0, [sp, #120]
  4042ec:	bl	401930 <close@plt>
  4042f0:	ldr	x0, [sp, #56]
  4042f4:	bl	401af0 <unlink@plt>
  4042f8:	mov	w0, #0x0                   	// #0
  4042fc:	b	4046c4 <ferror@plt+0x2b64>
  404300:	ldr	w0, [sp, #120]
  404304:	bl	401930 <close@plt>
  404308:	ldr	x1, [sp, #48]
  40430c:	ldr	x0, [sp, #56]
  404310:	bl	401a70 <link@plt>
  404314:	cmp	w0, #0x0
  404318:	b.ne	404380 <ferror@plt+0x2820>  // b.any
  40431c:	ldr	x0, [sp, #56]
  404320:	bl	404160 <ferror@plt+0x2600>
  404324:	str	w0, [sp, #124]
  404328:	ldr	w0, [sp, #124]
  40432c:	cmp	w0, #0x0
  404330:	b.ne	404370 <ferror@plt+0x2810>  // b.any
  404334:	ldrb	w0, [sp, #47]
  404338:	cmp	w0, #0x0
  40433c:	b.eq	404370 <ferror@plt+0x2810>  // b.none
  404340:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404344:	add	x0, x0, #0xb20
  404348:	ldr	x4, [x0]
  40434c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404350:	add	x0, x0, #0xf60
  404354:	ldr	x0, [x0]
  404358:	ldr	x3, [sp, #56]
  40435c:	mov	x2, x0
  404360:	adrp	x0, 407000 <ferror@plt+0x54a0>
  404364:	add	x1, x0, #0x210
  404368:	mov	x0, x4
  40436c:	bl	401b30 <fprintf@plt>
  404370:	ldr	x0, [sp, #56]
  404374:	bl	401af0 <unlink@plt>
  404378:	ldr	w0, [sp, #124]
  40437c:	b	4046c4 <ferror@plt+0x2b64>
  404380:	mov	w1, #0x2                   	// #2
  404384:	ldr	x0, [sp, #48]
  404388:	bl	401860 <open@plt>
  40438c:	str	w0, [sp, #120]
  404390:	ldr	w0, [sp, #120]
  404394:	cmn	w0, #0x1
  404398:	b.ne	404408 <ferror@plt+0x28a8>  // b.any
  40439c:	ldrb	w0, [sp, #47]
  4043a0:	cmp	w0, #0x0
  4043a4:	b.eq	4043e8 <ferror@plt+0x2888>  // b.none
  4043a8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4043ac:	add	x0, x0, #0xb20
  4043b0:	ldr	x19, [x0]
  4043b4:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4043b8:	add	x0, x0, #0xf60
  4043bc:	ldr	x20, [x0]
  4043c0:	bl	401ac0 <__errno_location@plt>
  4043c4:	ldr	w0, [x0]
  4043c8:	bl	401920 <strerror@plt>
  4043cc:	mov	x4, x0
  4043d0:	ldr	x3, [sp, #48]
  4043d4:	mov	x2, x20
  4043d8:	adrp	x0, 407000 <ferror@plt+0x54a0>
  4043dc:	add	x1, x0, #0x1f8
  4043e0:	mov	x0, x19
  4043e4:	bl	401b30 <fprintf@plt>
  4043e8:	ldr	x0, [sp, #56]
  4043ec:	bl	401af0 <unlink@plt>
  4043f0:	bl	401ac0 <__errno_location@plt>
  4043f4:	mov	x1, x0
  4043f8:	mov	w0, #0x16                  	// #22
  4043fc:	str	w0, [x1]
  404400:	mov	w0, #0x0                   	// #0
  404404:	b	4046c4 <ferror@plt+0x2b64>
  404408:	add	x0, sp, #0x48
  40440c:	mov	x2, #0x1f                  	// #31
  404410:	mov	x1, x0
  404414:	ldr	w0, [sp, #120]
  404418:	bl	401a50 <read@plt>
  40441c:	str	x0, [sp, #112]
  404420:	ldr	w0, [sp, #120]
  404424:	bl	401930 <close@plt>
  404428:	ldr	x0, [sp, #112]
  40442c:	cmp	x0, #0x0
  404430:	b.gt	404490 <ferror@plt+0x2930>
  404434:	ldrb	w0, [sp, #47]
  404438:	cmp	w0, #0x0
  40443c:	b.eq	404470 <ferror@plt+0x2910>  // b.none
  404440:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404444:	add	x0, x0, #0xb20
  404448:	ldr	x4, [x0]
  40444c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404450:	add	x0, x0, #0xf60
  404454:	ldr	x0, [x0]
  404458:	ldr	x3, [sp, #48]
  40445c:	mov	x2, x0
  404460:	adrp	x0, 407000 <ferror@plt+0x54a0>
  404464:	add	x1, x0, #0x230
  404468:	mov	x0, x4
  40446c:	bl	401b30 <fprintf@plt>
  404470:	ldr	x0, [sp, #56]
  404474:	bl	401af0 <unlink@plt>
  404478:	bl	401ac0 <__errno_location@plt>
  40447c:	mov	x1, x0
  404480:	mov	w0, #0x16                  	// #22
  404484:	str	w0, [x1]
  404488:	mov	w0, #0x0                   	// #0
  40448c:	b	4046c4 <ferror@plt+0x2b64>
  404490:	ldr	x0, [sp, #112]
  404494:	add	x1, sp, #0x48
  404498:	strb	wzr, [x1, x0]
  40449c:	add	x1, sp, #0x6c
  4044a0:	add	x0, sp, #0x48
  4044a4:	bl	402e78 <ferror@plt+0x1318>
  4044a8:	cmp	w0, #0x0
  4044ac:	b.ne	404514 <ferror@plt+0x29b4>  // b.any
  4044b0:	ldrb	w0, [sp, #47]
  4044b4:	cmp	w0, #0x0
  4044b8:	b.eq	4044f4 <ferror@plt+0x2994>  // b.none
  4044bc:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4044c0:	add	x0, x0, #0xb20
  4044c4:	ldr	x5, [x0]
  4044c8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4044cc:	add	x0, x0, #0xf60
  4044d0:	ldr	x0, [x0]
  4044d4:	add	x1, sp, #0x48
  4044d8:	mov	x4, x1
  4044dc:	ldr	x3, [sp, #48]
  4044e0:	mov	x2, x0
  4044e4:	adrp	x0, 407000 <ferror@plt+0x54a0>
  4044e8:	add	x1, x0, #0x260
  4044ec:	mov	x0, x5
  4044f0:	bl	401b30 <fprintf@plt>
  4044f4:	ldr	x0, [sp, #56]
  4044f8:	bl	401af0 <unlink@plt>
  4044fc:	bl	401ac0 <__errno_location@plt>
  404500:	mov	x1, x0
  404504:	mov	w0, #0x16                  	// #22
  404508:	str	w0, [x1]
  40450c:	mov	w0, #0x0                   	// #0
  404510:	b	4046c4 <ferror@plt+0x2b64>
  404514:	ldr	w0, [sp, #108]
  404518:	mov	w1, #0x0                   	// #0
  40451c:	bl	4017c0 <kill@plt>
  404520:	cmp	w0, #0x0
  404524:	b.ne	404590 <ferror@plt+0x2a30>  // b.any
  404528:	ldrb	w0, [sp, #47]
  40452c:	cmp	w0, #0x0
  404530:	b.eq	404570 <ferror@plt+0x2a10>  // b.none
  404534:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404538:	add	x0, x0, #0xb20
  40453c:	ldr	x5, [x0]
  404540:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404544:	add	x0, x0, #0xf60
  404548:	ldr	x0, [x0]
  40454c:	ldr	w1, [sp, #108]
  404550:	sxtw	x1, w1
  404554:	mov	x4, x1
  404558:	ldr	x3, [sp, #48]
  40455c:	mov	x2, x0
  404560:	adrp	x0, 407000 <ferror@plt+0x54a0>
  404564:	add	x1, x0, #0x298
  404568:	mov	x0, x5
  40456c:	bl	401b30 <fprintf@plt>
  404570:	ldr	x0, [sp, #56]
  404574:	bl	401af0 <unlink@plt>
  404578:	bl	401ac0 <__errno_location@plt>
  40457c:	mov	x1, x0
  404580:	mov	w0, #0x11                  	// #17
  404584:	str	w0, [x1]
  404588:	mov	w0, #0x0                   	// #0
  40458c:	b	4046c4 <ferror@plt+0x2b64>
  404590:	ldr	x0, [sp, #48]
  404594:	bl	401af0 <unlink@plt>
  404598:	cmp	w0, #0x0
  40459c:	b.eq	4045fc <ferror@plt+0x2a9c>  // b.none
  4045a0:	ldrb	w0, [sp, #47]
  4045a4:	cmp	w0, #0x0
  4045a8:	b.eq	4045ec <ferror@plt+0x2a8c>  // b.none
  4045ac:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4045b0:	add	x0, x0, #0xb20
  4045b4:	ldr	x19, [x0]
  4045b8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4045bc:	add	x0, x0, #0xf60
  4045c0:	ldr	x20, [x0]
  4045c4:	bl	401ac0 <__errno_location@plt>
  4045c8:	ldr	w0, [x0]
  4045cc:	bl	401920 <strerror@plt>
  4045d0:	mov	x4, x0
  4045d4:	ldr	x3, [sp, #48]
  4045d8:	mov	x2, x20
  4045dc:	adrp	x0, 407000 <ferror@plt+0x54a0>
  4045e0:	add	x1, x0, #0x2c0
  4045e4:	mov	x0, x19
  4045e8:	bl	401b30 <fprintf@plt>
  4045ec:	ldr	x0, [sp, #56]
  4045f0:	bl	401af0 <unlink@plt>
  4045f4:	mov	w0, #0x0                   	// #0
  4045f8:	b	4046c4 <ferror@plt+0x2b64>
  4045fc:	str	wzr, [sp, #124]
  404600:	ldr	x1, [sp, #48]
  404604:	ldr	x0, [sp, #56]
  404608:	bl	401a70 <link@plt>
  40460c:	cmp	w0, #0x0
  404610:	b.ne	40466c <ferror@plt+0x2b0c>  // b.any
  404614:	ldr	x0, [sp, #56]
  404618:	bl	404160 <ferror@plt+0x2600>
  40461c:	str	w0, [sp, #124]
  404620:	ldr	w0, [sp, #124]
  404624:	cmp	w0, #0x0
  404628:	b.ne	4046b8 <ferror@plt+0x2b58>  // b.any
  40462c:	ldrb	w0, [sp, #47]
  404630:	cmp	w0, #0x0
  404634:	b.eq	4046b8 <ferror@plt+0x2b58>  // b.none
  404638:	adrp	x0, 419000 <ferror@plt+0x174a0>
  40463c:	add	x0, x0, #0xb20
  404640:	ldr	x4, [x0]
  404644:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404648:	add	x0, x0, #0xf60
  40464c:	ldr	x0, [x0]
  404650:	ldr	x3, [sp, #56]
  404654:	mov	x2, x0
  404658:	adrp	x0, 407000 <ferror@plt+0x54a0>
  40465c:	add	x1, x0, #0x210
  404660:	mov	x0, x4
  404664:	bl	401b30 <fprintf@plt>
  404668:	b	4046b8 <ferror@plt+0x2b58>
  40466c:	ldrb	w0, [sp, #47]
  404670:	cmp	w0, #0x0
  404674:	b.eq	4046b8 <ferror@plt+0x2b58>  // b.none
  404678:	adrp	x0, 419000 <ferror@plt+0x174a0>
  40467c:	add	x0, x0, #0xb20
  404680:	ldr	x19, [x0]
  404684:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404688:	add	x0, x0, #0xf60
  40468c:	ldr	x20, [x0]
  404690:	bl	401ac0 <__errno_location@plt>
  404694:	ldr	w0, [x0]
  404698:	bl	401920 <strerror@plt>
  40469c:	mov	x4, x0
  4046a0:	ldr	x3, [sp, #48]
  4046a4:	mov	x2, x20
  4046a8:	adrp	x0, 407000 <ferror@plt+0x54a0>
  4046ac:	add	x1, x0, #0x2c0
  4046b0:	mov	x0, x19
  4046b4:	bl	401b30 <fprintf@plt>
  4046b8:	ldr	x0, [sp, #56]
  4046bc:	bl	401af0 <unlink@plt>
  4046c0:	ldr	w0, [sp, #124]
  4046c4:	ldp	x19, x20, [sp, #16]
  4046c8:	ldp	x29, x30, [sp], #128
  4046cc:	ret
  4046d0:	stp	x29, x30, [sp, #-64]!
  4046d4:	mov	x29, sp
  4046d8:	str	x0, [sp, #40]
  4046dc:	str	x1, [sp, #32]
  4046e0:	str	x2, [sp, #24]
  4046e4:	mov	w0, #0x1ff                 	// #511
  4046e8:	bl	401a90 <umask@plt>
  4046ec:	str	w0, [sp, #60]
  4046f0:	ldr	x1, [sp, #32]
  4046f4:	ldr	x0, [sp, #40]
  4046f8:	bl	401840 <fopen@plt>
  4046fc:	str	x0, [sp, #48]
  404700:	ldr	w0, [sp, #60]
  404704:	bl	401a90 <umask@plt>
  404708:	ldr	x0, [sp, #48]
  40470c:	cmp	x0, #0x0
  404710:	b.ne	40471c <ferror@plt+0x2bbc>  // b.any
  404714:	mov	x0, #0x0                   	// #0
  404718:	b	4047a4 <ferror@plt+0x2c44>
  40471c:	ldr	x0, [sp, #48]
  404720:	bl	401800 <fileno@plt>
  404724:	mov	w3, w0
  404728:	ldr	x0, [sp, #24]
  40472c:	ldr	w1, [x0, #24]
  404730:	ldr	x0, [sp, #24]
  404734:	ldr	w0, [x0, #28]
  404738:	mov	w2, w0
  40473c:	mov	w0, w3
  404740:	bl	401b20 <fchown@plt>
  404744:	cmp	w0, #0x0
  404748:	b.ne	404784 <ferror@plt+0x2c24>  // b.any
  40474c:	ldr	x0, [sp, #48]
  404750:	bl	401800 <fileno@plt>
  404754:	mov	w2, w0
  404758:	ldr	x0, [sp, #24]
  40475c:	ldr	w1, [x0, #16]
  404760:	mov	w0, #0x1b4                 	// #436
  404764:	and	w0, w1, w0
  404768:	mov	w1, w0
  40476c:	mov	w0, w2
  404770:	bl	4018c0 <fchmod@plt>
  404774:	cmp	w0, #0x0
  404778:	b.ne	40478c <ferror@plt+0x2c2c>  // b.any
  40477c:	ldr	x0, [sp, #48]
  404780:	b	4047a4 <ferror@plt+0x2c44>
  404784:	nop
  404788:	b	404790 <ferror@plt+0x2c30>
  40478c:	nop
  404790:	ldr	x0, [sp, #48]
  404794:	bl	401810 <fclose@plt>
  404798:	ldr	x0, [sp, #40]
  40479c:	bl	401af0 <unlink@plt>
  4047a0:	mov	x0, #0x0                   	// #0
  4047a4:	ldp	x29, x30, [sp], #64
  4047a8:	ret
  4047ac:	stp	x29, x30, [sp, #-192]!
  4047b0:	mov	x29, sp
  4047b4:	str	x0, [sp, #24]
  4047b8:	str	x1, [sp, #16]
  4047bc:	ldr	x0, [sp, #16]
  4047c0:	bl	401800 <fileno@plt>
  4047c4:	mov	w2, w0
  4047c8:	add	x0, sp, #0x30
  4047cc:	mov	x1, x0
  4047d0:	mov	w0, w2
  4047d4:	bl	406d90 <ferror@plt+0x5230>
  4047d8:	cmp	w0, #0x0
  4047dc:	b.eq	4047e8 <ferror@plt+0x2c88>  // b.none
  4047e0:	mov	w0, #0xffffffff            	// #-1
  4047e4:	b	4048f8 <ferror@plt+0x2d98>
  4047e8:	add	x0, sp, #0x30
  4047ec:	mov	x2, x0
  4047f0:	adrp	x0, 407000 <ferror@plt+0x54a0>
  4047f4:	add	x1, x0, #0x2e0
  4047f8:	ldr	x0, [sp, #24]
  4047fc:	bl	4046d0 <ferror@plt+0x2b70>
  404800:	str	x0, [sp, #176]
  404804:	ldr	x0, [sp, #176]
  404808:	cmp	x0, #0x0
  40480c:	b.ne	404818 <ferror@plt+0x2cb8>  // b.any
  404810:	mov	w0, #0xffffffff            	// #-1
  404814:	b	4048f8 <ferror@plt+0x2d98>
  404818:	str	wzr, [sp, #188]
  40481c:	mov	w2, #0x0                   	// #0
  404820:	mov	x1, #0x0                   	// #0
  404824:	ldr	x0, [sp, #16]
  404828:	bl	401970 <fseek@plt>
  40482c:	cmp	w0, #0x0
  404830:	b.ne	40486c <ferror@plt+0x2d0c>  // b.any
  404834:	b	40484c <ferror@plt+0x2cec>
  404838:	ldr	x1, [sp, #176]
  40483c:	ldr	w0, [sp, #188]
  404840:	bl	4017a0 <putc@plt>
  404844:	cmn	w0, #0x1
  404848:	b.eq	404868 <ferror@plt+0x2d08>  // b.none
  40484c:	ldr	x0, [sp, #16]
  404850:	bl	4018f0 <getc@plt>
  404854:	str	w0, [sp, #188]
  404858:	ldr	w0, [sp, #188]
  40485c:	cmn	w0, #0x1
  404860:	b.ne	404838 <ferror@plt+0x2cd8>  // b.any
  404864:	b	40486c <ferror@plt+0x2d0c>
  404868:	nop
  40486c:	ldr	w0, [sp, #188]
  404870:	cmn	w0, #0x1
  404874:	b.ne	404898 <ferror@plt+0x2d38>  // b.any
  404878:	ldr	x0, [sp, #16]
  40487c:	bl	401b60 <ferror@plt>
  404880:	cmp	w0, #0x0
  404884:	b.ne	404898 <ferror@plt+0x2d38>  // b.any
  404888:	ldr	x0, [sp, #176]
  40488c:	bl	401a20 <fflush@plt>
  404890:	cmp	w0, #0x0
  404894:	b.eq	4048a8 <ferror@plt+0x2d48>  // b.none
  404898:	ldr	x0, [sp, #176]
  40489c:	bl	401810 <fclose@plt>
  4048a0:	mov	w0, #0xffffffff            	// #-1
  4048a4:	b	4048f8 <ferror@plt+0x2d98>
  4048a8:	ldr	x0, [sp, #176]
  4048ac:	bl	401800 <fileno@plt>
  4048b0:	bl	401820 <fsync@plt>
  4048b4:	cmp	w0, #0x0
  4048b8:	b.ne	4048cc <ferror@plt+0x2d6c>  // b.any
  4048bc:	ldr	x0, [sp, #176]
  4048c0:	bl	401810 <fclose@plt>
  4048c4:	cmp	w0, #0x0
  4048c8:	b.eq	4048d4 <ferror@plt+0x2d74>  // b.none
  4048cc:	mov	w0, #0xffffffff            	// #-1
  4048d0:	b	4048f8 <ferror@plt+0x2d98>
  4048d4:	ldr	x0, [sp, #120]
  4048d8:	str	x0, [sp, #32]
  4048dc:	ldr	x0, [sp, #136]
  4048e0:	str	x0, [sp, #40]
  4048e4:	add	x0, sp, #0x20
  4048e8:	mov	x1, x0
  4048ec:	ldr	x0, [sp, #24]
  4048f0:	bl	401a00 <utime@plt>
  4048f4:	mov	w0, #0x0                   	// #0
  4048f8:	ldp	x29, x30, [sp], #192
  4048fc:	ret
  404900:	stp	x29, x30, [sp, #-48]!
  404904:	mov	x29, sp
  404908:	str	x0, [sp, #24]
  40490c:	b	404978 <ferror@plt+0x2e18>
  404910:	ldr	x0, [sp, #24]
  404914:	ldr	x0, [x0, #1056]
  404918:	str	x0, [sp, #40]
  40491c:	ldr	x0, [sp, #40]
  404920:	ldr	x1, [x0, #24]
  404924:	ldr	x0, [sp, #24]
  404928:	str	x1, [x0, #1056]
  40492c:	ldr	x0, [sp, #40]
  404930:	ldr	x0, [x0]
  404934:	cmp	x0, #0x0
  404938:	b.eq	404948 <ferror@plt+0x2de8>  // b.none
  40493c:	ldr	x0, [sp, #40]
  404940:	ldr	x0, [x0]
  404944:	bl	4019c0 <free@plt>
  404948:	ldr	x0, [sp, #40]
  40494c:	ldr	x0, [x0, #8]
  404950:	cmp	x0, #0x0
  404954:	b.eq	404970 <ferror@plt+0x2e10>  // b.none
  404958:	ldr	x0, [sp, #24]
  40495c:	ldr	x0, [x0, #1024]
  404960:	ldr	x1, [x0, #8]
  404964:	ldr	x0, [sp, #40]
  404968:	ldr	x0, [x0, #8]
  40496c:	blr	x1
  404970:	ldr	x0, [sp, #40]
  404974:	bl	4019c0 <free@plt>
  404978:	ldr	x0, [sp, #24]
  40497c:	ldr	x0, [x0, #1056]
  404980:	cmp	x0, #0x0
  404984:	b.ne	404910 <ferror@plt+0x2db0>  // b.any
  404988:	ldr	x0, [sp, #24]
  40498c:	str	xzr, [x0, #1064]
  404990:	nop
  404994:	ldp	x29, x30, [sp], #48
  404998:	ret
  40499c:	stp	x29, x30, [sp, #-32]!
  4049a0:	mov	x29, sp
  4049a4:	str	x0, [sp, #24]
  4049a8:	str	x1, [sp, #16]
  4049ac:	ldr	x4, [sp, #24]
  4049b0:	ldr	x3, [sp, #16]
  4049b4:	adrp	x0, 407000 <ferror@plt+0x54a0>
  4049b8:	add	x2, x0, #0x2e8
  4049bc:	mov	x1, #0x400                 	// #1024
  4049c0:	mov	x0, x4
  4049c4:	bl	4017f0 <snprintf@plt>
  4049c8:	ldr	x0, [sp, #24]
  4049cc:	ldrb	w1, [x0, #1080]
  4049d0:	orr	w1, w1, #0x10
  4049d4:	strb	w1, [x0, #1080]
  4049d8:	mov	w0, #0x1                   	// #1
  4049dc:	ldp	x29, x30, [sp], #32
  4049e0:	ret
  4049e4:	stp	x29, x30, [sp, #-32]!
  4049e8:	mov	x29, sp
  4049ec:	str	x0, [sp, #24]
  4049f0:	ldr	x0, [sp, #24]
  4049f4:	mov	w1, #0x0                   	// #0
  4049f8:	bl	401990 <access@plt>
  4049fc:	cmp	w0, #0x0
  404a00:	cset	w0, eq  // eq = none
  404a04:	and	w0, w0, #0xff
  404a08:	ldp	x29, x30, [sp], #32
  404a0c:	ret
  404a10:	stp	x29, x30, [sp, #-96]!
  404a14:	mov	x29, sp
  404a18:	str	x19, [sp, #16]
  404a1c:	str	x0, [sp, #40]
  404a20:	strb	w1, [sp, #39]
  404a24:	str	xzr, [sp, #72]
  404a28:	str	xzr, [sp, #88]
  404a2c:	str	wzr, [sp, #84]
  404a30:	ldr	x0, [sp, #40]
  404a34:	ldrb	w0, [x0, #1080]
  404a38:	and	w0, w0, #0x4
  404a3c:	and	w0, w0, #0xff
  404a40:	cmp	w0, #0x0
  404a44:	b.eq	404a50 <ferror@plt+0x2ef0>  // b.none
  404a48:	mov	w0, #0x1                   	// #1
  404a4c:	b	404b74 <ferror@plt+0x3014>
  404a50:	ldr	x0, [sp, #40]
  404a54:	bl	401700 <strlen@plt>
  404a58:	add	x0, x0, #0xb
  404a5c:	str	x0, [sp, #64]
  404a60:	ldr	x0, [sp, #40]
  404a64:	bl	401700 <strlen@plt>
  404a68:	add	x0, x0, #0x6
  404a6c:	str	x0, [sp, #56]
  404a70:	ldr	x0, [sp, #64]
  404a74:	bl	401850 <malloc@plt>
  404a78:	str	x0, [sp, #72]
  404a7c:	ldr	x0, [sp, #72]
  404a80:	cmp	x0, #0x0
  404a84:	b.eq	404b34 <ferror@plt+0x2fd4>  // b.none
  404a88:	ldr	x0, [sp, #56]
  404a8c:	bl	401850 <malloc@plt>
  404a90:	str	x0, [sp, #88]
  404a94:	ldr	x0, [sp, #88]
  404a98:	cmp	x0, #0x0
  404a9c:	b.eq	404b3c <ferror@plt+0x2fdc>  // b.none
  404aa0:	ldr	x19, [sp, #40]
  404aa4:	bl	401830 <getpid@plt>
  404aa8:	sxtw	x0, w0
  404aac:	mov	x4, x0
  404ab0:	mov	x3, x19
  404ab4:	adrp	x0, 407000 <ferror@plt+0x54a0>
  404ab8:	add	x2, x0, #0x2f0
  404abc:	ldr	x1, [sp, #64]
  404ac0:	ldr	x0, [sp, #72]
  404ac4:	bl	4017f0 <snprintf@plt>
  404ac8:	ldr	x0, [sp, #40]
  404acc:	mov	x3, x0
  404ad0:	adrp	x0, 407000 <ferror@plt+0x54a0>
  404ad4:	add	x2, x0, #0x2f8
  404ad8:	ldr	x1, [sp, #56]
  404adc:	ldr	x0, [sp, #88]
  404ae0:	bl	4017f0 <snprintf@plt>
  404ae4:	ldrb	w2, [sp, #39]
  404ae8:	ldr	x1, [sp, #88]
  404aec:	ldr	x0, [sp, #72]
  404af0:	bl	4041ac <ferror@plt+0x264c>
  404af4:	cmp	w0, #0x0
  404af8:	b.eq	404b44 <ferror@plt+0x2fe4>  // b.none
  404afc:	ldr	x0, [sp, #40]
  404b00:	ldrb	w1, [x0, #1080]
  404b04:	orr	w1, w1, #0x4
  404b08:	strb	w1, [x0, #1080]
  404b0c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404b10:	add	x0, x0, #0xf58
  404b14:	ldr	w0, [x0]
  404b18:	add	w1, w0, #0x1
  404b1c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404b20:	add	x0, x0, #0xf58
  404b24:	str	w1, [x0]
  404b28:	mov	w0, #0x1                   	// #1
  404b2c:	str	w0, [sp, #84]
  404b30:	b	404b48 <ferror@plt+0x2fe8>
  404b34:	nop
  404b38:	b	404b48 <ferror@plt+0x2fe8>
  404b3c:	nop
  404b40:	b	404b48 <ferror@plt+0x2fe8>
  404b44:	nop
  404b48:	ldr	x0, [sp, #72]
  404b4c:	cmp	x0, #0x0
  404b50:	b.eq	404b5c <ferror@plt+0x2ffc>  // b.none
  404b54:	ldr	x0, [sp, #72]
  404b58:	bl	4019c0 <free@plt>
  404b5c:	ldr	x0, [sp, #88]
  404b60:	cmp	x0, #0x0
  404b64:	b.eq	404b70 <ferror@plt+0x3010>  // b.none
  404b68:	ldr	x0, [sp, #88]
  404b6c:	bl	4019c0 <free@plt>
  404b70:	ldr	w0, [sp, #84]
  404b74:	ldr	x19, [sp, #16]
  404b78:	ldp	x29, x30, [sp], #96
  404b7c:	ret
  404b80:	stp	x29, x30, [sp, #-48]!
  404b84:	mov	x29, sp
  404b88:	str	x0, [sp, #24]
  404b8c:	ldr	x0, [sp, #24]
  404b90:	ldrb	w0, [x0, #1080]
  404b94:	ubfx	x0, x0, #4, #1
  404b98:	and	w0, w0, #0xff
  404b9c:	eor	w0, w0, #0x1
  404ba0:	and	w0, w0, #0xff
  404ba4:	cmp	w0, #0x0
  404ba8:	b.eq	404c34 <ferror@plt+0x30d4>  // b.none
  404bac:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404bb0:	add	x0, x0, #0xf58
  404bb4:	ldr	w0, [x0]
  404bb8:	cmp	w0, #0x0
  404bbc:	b.ne	404c0c <ferror@plt+0x30ac>  // b.any
  404bc0:	bl	401900 <lckpwdf@plt>
  404bc4:	cmn	w0, #0x1
  404bc8:	b.ne	404c0c <ferror@plt+0x30ac>  // b.any
  404bcc:	bl	401770 <geteuid@plt>
  404bd0:	cmp	w0, #0x0
  404bd4:	b.eq	404c04 <ferror@plt+0x30a4>  // b.none
  404bd8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404bdc:	add	x0, x0, #0xb20
  404be0:	ldr	x3, [x0]
  404be4:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404be8:	add	x0, x0, #0xf60
  404bec:	ldr	x0, [x0]
  404bf0:	mov	x2, x0
  404bf4:	adrp	x0, 407000 <ferror@plt+0x54a0>
  404bf8:	add	x1, x0, #0x300
  404bfc:	mov	x0, x3
  404c00:	bl	401b30 <fprintf@plt>
  404c04:	mov	w0, #0x0                   	// #0
  404c08:	b	404cd8 <ferror@plt+0x3178>
  404c0c:	mov	w1, #0x1                   	// #1
  404c10:	ldr	x0, [sp, #24]
  404c14:	bl	404a10 <ferror@plt+0x2eb0>
  404c18:	cmp	w0, #0x0
  404c1c:	b.eq	404c28 <ferror@plt+0x30c8>  // b.none
  404c20:	mov	w0, #0x1                   	// #1
  404c24:	b	404cd8 <ferror@plt+0x3178>
  404c28:	bl	401750 <ulckpwdf@plt>
  404c2c:	mov	w0, #0x0                   	// #0
  404c30:	b	404cd8 <ferror@plt+0x3178>
  404c34:	str	wzr, [sp, #44]
  404c38:	b	404cc8 <ferror@plt+0x3168>
  404c3c:	ldr	w0, [sp, #44]
  404c40:	cmp	w0, #0x0
  404c44:	b.le	404c50 <ferror@plt+0x30f0>
  404c48:	mov	w0, #0x1                   	// #1
  404c4c:	bl	4018b0 <sleep@plt>
  404c50:	ldr	w0, [sp, #44]
  404c54:	cmp	w0, #0xe
  404c58:	cset	w0, eq  // eq = none
  404c5c:	and	w0, w0, #0xff
  404c60:	mov	w1, w0
  404c64:	ldr	x0, [sp, #24]
  404c68:	bl	404a10 <ferror@plt+0x2eb0>
  404c6c:	cmp	w0, #0x0
  404c70:	b.eq	404c7c <ferror@plt+0x311c>  // b.none
  404c74:	mov	w0, #0x1                   	// #1
  404c78:	b	404cd8 <ferror@plt+0x3178>
  404c7c:	bl	401770 <geteuid@plt>
  404c80:	cmp	w0, #0x0
  404c84:	b.eq	404cbc <ferror@plt+0x315c>  // b.none
  404c88:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404c8c:	add	x0, x0, #0xb20
  404c90:	ldr	x3, [x0]
  404c94:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404c98:	add	x0, x0, #0xf60
  404c9c:	ldr	x0, [x0]
  404ca0:	mov	x2, x0
  404ca4:	adrp	x0, 407000 <ferror@plt+0x54a0>
  404ca8:	add	x1, x0, #0x300
  404cac:	mov	x0, x3
  404cb0:	bl	401b30 <fprintf@plt>
  404cb4:	mov	w0, #0x0                   	// #0
  404cb8:	b	404cd8 <ferror@plt+0x3178>
  404cbc:	ldr	w0, [sp, #44]
  404cc0:	add	w0, w0, #0x1
  404cc4:	str	w0, [sp, #44]
  404cc8:	ldr	w0, [sp, #44]
  404ccc:	cmp	w0, #0xe
  404cd0:	b.le	404c3c <ferror@plt+0x30dc>
  404cd4:	mov	w0, #0x0                   	// #0
  404cd8:	ldp	x29, x30, [sp], #48
  404cdc:	ret
  404ce0:	stp	x29, x30, [sp, #-16]!
  404ce4:	mov	x29, sp
  404ce8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404cec:	add	x0, x0, #0xf58
  404cf0:	ldr	w0, [x0]
  404cf4:	cmp	w0, #0x0
  404cf8:	b.le	404d70 <ferror@plt+0x3210>
  404cfc:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404d00:	add	x0, x0, #0xf58
  404d04:	ldr	w0, [x0]
  404d08:	sub	w1, w0, #0x1
  404d0c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404d10:	add	x0, x0, #0xf58
  404d14:	str	w1, [x0]
  404d18:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404d1c:	add	x0, x0, #0xf58
  404d20:	ldr	w0, [x0]
  404d24:	cmp	w0, #0x0
  404d28:	b.ne	404d70 <ferror@plt+0x3210>  // b.any
  404d2c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404d30:	add	x0, x0, #0xf5c
  404d34:	ldrb	w0, [x0]
  404d38:	cmp	w0, #0x0
  404d3c:	b.eq	404d6c <ferror@plt+0x320c>  // b.none
  404d40:	adrp	x0, 407000 <ferror@plt+0x54a0>
  404d44:	add	x0, x0, #0x318
  404d48:	bl	406668 <ferror@plt+0x4b08>
  404d4c:	adrp	x0, 407000 <ferror@plt+0x54a0>
  404d50:	add	x0, x0, #0x320
  404d54:	bl	406668 <ferror@plt+0x4b08>
  404d58:	mov	w0, #0x3                   	// #3
  404d5c:	bl	406844 <ferror@plt+0x4ce4>
  404d60:	adrp	x0, 419000 <ferror@plt+0x174a0>
  404d64:	add	x0, x0, #0xf5c
  404d68:	strb	wzr, [x0]
  404d6c:	bl	401750 <ulckpwdf@plt>
  404d70:	nop
  404d74:	ldp	x29, x30, [sp], #16
  404d78:	ret
  404d7c:	sub	sp, sp, #0x420
  404d80:	stp	x29, x30, [sp]
  404d84:	mov	x29, sp
  404d88:	str	x0, [sp, #24]
  404d8c:	ldr	x0, [sp, #24]
  404d90:	ldrb	w0, [x0, #1080]
  404d94:	and	w0, w0, #0x2
  404d98:	and	w0, w0, #0xff
  404d9c:	cmp	w0, #0x0
  404da0:	b.eq	404de8 <ferror@plt+0x3288>  // b.none
  404da4:	ldr	x0, [sp, #24]
  404da8:	ldrb	w1, [x0, #1080]
  404dac:	orr	w1, w1, #0x8
  404db0:	strb	w1, [x0, #1080]
  404db4:	ldr	x0, [sp, #24]
  404db8:	bl	405af4 <ferror@plt+0x3f94>
  404dbc:	cmp	w0, #0x0
  404dc0:	b.ne	404de8 <ferror@plt+0x3288>  // b.any
  404dc4:	ldr	x0, [sp, #24]
  404dc8:	ldrb	w0, [x0, #1080]
  404dcc:	and	w0, w0, #0x4
  404dd0:	and	w0, w0, #0xff
  404dd4:	cmp	w0, #0x0
  404dd8:	b.eq	404de0 <ferror@plt+0x3280>  // b.none
  404ddc:	bl	404ce0 <ferror@plt+0x3180>
  404de0:	mov	w0, #0x0                   	// #0
  404de4:	b	404e48 <ferror@plt+0x32e8>
  404de8:	ldr	x0, [sp, #24]
  404dec:	ldrb	w0, [x0, #1080]
  404df0:	and	w0, w0, #0x4
  404df4:	and	w0, w0, #0xff
  404df8:	cmp	w0, #0x0
  404dfc:	b.eq	404e44 <ferror@plt+0x32e4>  // b.none
  404e00:	ldr	x0, [sp, #24]
  404e04:	ldrb	w1, [x0, #1080]
  404e08:	and	w1, w1, #0xfffffffb
  404e0c:	strb	w1, [x0, #1080]
  404e10:	ldr	x0, [sp, #24]
  404e14:	add	x4, sp, #0x20
  404e18:	mov	x3, x0
  404e1c:	adrp	x0, 407000 <ferror@plt+0x54a0>
  404e20:	add	x2, x0, #0x2f8
  404e24:	mov	x1, #0x400                 	// #1024
  404e28:	mov	x0, x4
  404e2c:	bl	4017f0 <snprintf@plt>
  404e30:	add	x0, sp, #0x20
  404e34:	bl	401af0 <unlink@plt>
  404e38:	bl	404ce0 <ferror@plt+0x3180>
  404e3c:	mov	w0, #0x1                   	// #1
  404e40:	b	404e48 <ferror@plt+0x32e8>
  404e44:	mov	w0, #0x0                   	// #0
  404e48:	ldp	x29, x30, [sp]
  404e4c:	add	sp, sp, #0x420
  404e50:	ret
  404e54:	sub	sp, sp, #0x10
  404e58:	str	x0, [sp, #8]
  404e5c:	str	x1, [sp]
  404e60:	ldr	x0, [sp]
  404e64:	str	xzr, [x0, #24]
  404e68:	ldr	x0, [sp, #8]
  404e6c:	ldr	x1, [x0, #1064]
  404e70:	ldr	x0, [sp]
  404e74:	str	x1, [x0, #16]
  404e78:	ldr	x0, [sp, #8]
  404e7c:	ldr	x0, [x0, #1056]
  404e80:	cmp	x0, #0x0
  404e84:	b.ne	404e94 <ferror@plt+0x3334>  // b.any
  404e88:	ldr	x0, [sp, #8]
  404e8c:	ldr	x1, [sp]
  404e90:	str	x1, [x0, #1056]
  404e94:	ldr	x0, [sp, #8]
  404e98:	ldr	x0, [x0, #1064]
  404e9c:	cmp	x0, #0x0
  404ea0:	b.eq	404eb4 <ferror@plt+0x3354>  // b.none
  404ea4:	ldr	x0, [sp, #8]
  404ea8:	ldr	x0, [x0, #1064]
  404eac:	ldr	x1, [sp]
  404eb0:	str	x1, [x0, #24]
  404eb4:	ldr	x0, [sp, #8]
  404eb8:	ldr	x1, [sp]
  404ebc:	str	x1, [x0, #1064]
  404ec0:	nop
  404ec4:	add	sp, sp, #0x10
  404ec8:	ret
  404ecc:	sub	sp, sp, #0x10
  404ed0:	str	x0, [sp, #8]
  404ed4:	ldr	x0, [sp, #8]
  404ed8:	ldrb	w0, [x0]
  404edc:	cmp	w0, #0x2b
  404ee0:	b.eq	404ef4 <ferror@plt+0x3394>  // b.none
  404ee4:	ldr	x0, [sp, #8]
  404ee8:	ldrb	w0, [x0]
  404eec:	cmp	w0, #0x2d
  404ef0:	b.ne	404efc <ferror@plt+0x339c>  // b.any
  404ef4:	mov	w0, #0x1                   	// #1
  404ef8:	b	404f00 <ferror@plt+0x33a0>
  404efc:	mov	w0, #0x0                   	// #0
  404f00:	and	w0, w0, #0x1
  404f04:	and	w0, w0, #0xff
  404f08:	add	sp, sp, #0x10
  404f0c:	ret
  404f10:	stp	x29, x30, [sp, #-48]!
  404f14:	mov	x29, sp
  404f18:	str	x0, [sp, #24]
  404f1c:	str	x1, [sp, #16]
  404f20:	ldr	x0, [sp, #24]
  404f24:	ldr	x0, [x0, #1056]
  404f28:	str	x0, [sp, #40]
  404f2c:	b	404fdc <ferror@plt+0x347c>
  404f30:	ldr	x0, [sp, #40]
  404f34:	ldr	x0, [x0, #8]
  404f38:	cmp	x0, #0x0
  404f3c:	b.eq	404f5c <ferror@plt+0x33fc>  // b.none
  404f40:	ldr	x0, [sp, #24]
  404f44:	ldr	x0, [x0, #1024]
  404f48:	ldr	x1, [x0, #16]
  404f4c:	ldr	x0, [sp, #40]
  404f50:	ldr	x0, [x0, #8]
  404f54:	blr	x1
  404f58:	b	404f64 <ferror@plt+0x3404>
  404f5c:	ldr	x0, [sp, #40]
  404f60:	ldr	x0, [x0]
  404f64:	bl	404ecc <ferror@plt+0x336c>
  404f68:	and	w0, w0, #0xff
  404f6c:	cmp	w0, #0x0
  404f70:	b.eq	404fd0 <ferror@plt+0x3470>  // b.none
  404f74:	ldr	x0, [sp, #16]
  404f78:	ldr	x1, [sp, #40]
  404f7c:	str	x1, [x0, #24]
  404f80:	ldr	x0, [sp, #40]
  404f84:	ldr	x1, [x0, #16]
  404f88:	ldr	x0, [sp, #16]
  404f8c:	str	x1, [x0, #16]
  404f90:	ldr	x0, [sp, #40]
  404f94:	ldr	x0, [x0, #16]
  404f98:	cmp	x0, #0x0
  404f9c:	b.eq	404fb4 <ferror@plt+0x3454>  // b.none
  404fa0:	ldr	x0, [sp, #40]
  404fa4:	ldr	x0, [x0, #16]
  404fa8:	ldr	x1, [sp, #16]
  404fac:	str	x1, [x0, #24]
  404fb0:	b	404fc0 <ferror@plt+0x3460>
  404fb4:	ldr	x0, [sp, #24]
  404fb8:	ldr	x1, [sp, #16]
  404fbc:	str	x1, [x0, #1056]
  404fc0:	ldr	x0, [sp, #40]
  404fc4:	ldr	x1, [sp, #16]
  404fc8:	str	x1, [x0, #16]
  404fcc:	b	404ff4 <ferror@plt+0x3494>
  404fd0:	ldr	x0, [sp, #40]
  404fd4:	ldr	x0, [x0, #24]
  404fd8:	str	x0, [sp, #40]
  404fdc:	ldr	x0, [sp, #40]
  404fe0:	cmp	x0, #0x0
  404fe4:	b.ne	404f30 <ferror@plt+0x33d0>  // b.any
  404fe8:	ldr	x1, [sp, #16]
  404fec:	ldr	x0, [sp, #24]
  404ff0:	bl	404e54 <ferror@plt+0x32f4>
  404ff4:	ldp	x29, x30, [sp], #48
  404ff8:	ret
  404ffc:	stp	x29, x30, [sp, #-112]!
  405000:	mov	x29, sp
  405004:	str	x0, [sp, #24]
  405008:	str	w1, [sp, #20]
  40500c:	str	xzr, [sp, #96]
  405010:	ldr	w0, [sp, #20]
  405014:	str	w0, [sp, #80]
  405018:	ldr	w0, [sp, #20]
  40501c:	and	w0, w0, #0xffffffbf
  405020:	str	w0, [sp, #20]
  405024:	ldr	x0, [sp, #24]
  405028:	ldrb	w0, [x0, #1080]
  40502c:	and	w0, w0, #0x2
  405030:	and	w0, w0, #0xff
  405034:	cmp	w0, #0x0
  405038:	b.ne	405054 <ferror@plt+0x34f4>  // b.any
  40503c:	ldr	w0, [sp, #20]
  405040:	cmp	w0, #0x0
  405044:	b.eq	40506c <ferror@plt+0x350c>  // b.none
  405048:	ldr	w0, [sp, #20]
  40504c:	cmp	w0, #0x2
  405050:	b.eq	40506c <ferror@plt+0x350c>  // b.none
  405054:	bl	401ac0 <__errno_location@plt>
  405058:	mov	x1, x0
  40505c:	mov	w0, #0x16                  	// #22
  405060:	str	w0, [x1]
  405064:	mov	w0, #0x0                   	// #0
  405068:	b	405560 <ferror@plt+0x3a00>
  40506c:	ldr	w0, [sp, #20]
  405070:	cmp	w0, #0x0
  405074:	cset	w0, eq  // eq = none
  405078:	and	w2, w0, #0xff
  40507c:	ldr	x1, [sp, #24]
  405080:	ldrb	w0, [x1, #1080]
  405084:	bfi	w0, w2, #3, #1
  405088:	strb	w0, [x1, #1080]
  40508c:	ldr	x0, [sp, #24]
  405090:	ldrb	w0, [x0, #1080]
  405094:	ubfx	x0, x0, #3, #1
  405098:	and	w0, w0, #0xff
  40509c:	eor	w0, w0, #0x1
  4050a0:	and	w0, w0, #0xff
  4050a4:	cmp	w0, #0x0
  4050a8:	b.eq	4050e4 <ferror@plt+0x3584>  // b.none
  4050ac:	ldr	x0, [sp, #24]
  4050b0:	ldrb	w0, [x0, #1080]
  4050b4:	ubfx	x0, x0, #2, #1
  4050b8:	and	w0, w0, #0xff
  4050bc:	eor	w0, w0, #0x1
  4050c0:	and	w0, w0, #0xff
  4050c4:	cmp	w0, #0x0
  4050c8:	b.eq	4050e4 <ferror@plt+0x3584>  // b.none
  4050cc:	bl	401ac0 <__errno_location@plt>
  4050d0:	mov	x1, x0
  4050d4:	mov	w0, #0xd                   	// #13
  4050d8:	str	w0, [x1]
  4050dc:	mov	w0, #0x0                   	// #0
  4050e0:	b	405560 <ferror@plt+0x3a00>
  4050e4:	ldr	x0, [sp, #24]
  4050e8:	str	xzr, [x0, #1056]
  4050ec:	ldr	x0, [sp, #24]
  4050f0:	str	xzr, [x0, #1064]
  4050f4:	ldr	x0, [sp, #24]
  4050f8:	str	xzr, [x0, #1072]
  4050fc:	ldr	x0, [sp, #24]
  405100:	ldrb	w1, [x0, #1080]
  405104:	and	w1, w1, #0xfffffffe
  405108:	strb	w1, [x0, #1080]
  40510c:	ldr	x2, [sp, #24]
  405110:	ldr	x0, [sp, #24]
  405114:	ldrb	w0, [x0, #1080]
  405118:	and	w0, w0, #0x8
  40511c:	and	w0, w0, #0xff
  405120:	cmp	w0, #0x0
  405124:	b.eq	405130 <ferror@plt+0x35d0>  // b.none
  405128:	mov	w0, #0x8900                	// #35072
  40512c:	b	405134 <ferror@plt+0x35d4>
  405130:	mov	w0, #0x8902                	// #35074
  405134:	mov	w1, w0
  405138:	mov	x0, x2
  40513c:	bl	401860 <open@plt>
  405140:	str	w0, [sp, #76]
  405144:	bl	401ac0 <__errno_location@plt>
  405148:	ldr	w0, [x0]
  40514c:	str	w0, [sp, #84]
  405150:	ldr	x0, [sp, #24]
  405154:	str	xzr, [x0, #1032]
  405158:	ldr	w0, [sp, #76]
  40515c:	cmp	w0, #0x0
  405160:	b.lt	4051cc <ferror@plt+0x366c>  // b.tstop
  405164:	ldr	x0, [sp, #24]
  405168:	ldrb	w0, [x0, #1080]
  40516c:	and	w0, w0, #0x8
  405170:	and	w0, w0, #0xff
  405174:	cmp	w0, #0x0
  405178:	b.eq	405188 <ferror@plt+0x3628>  // b.none
  40517c:	adrp	x0, 407000 <ferror@plt+0x54a0>
  405180:	add	x0, x0, #0x328
  405184:	b	405190 <ferror@plt+0x3630>
  405188:	adrp	x0, 407000 <ferror@plt+0x54a0>
  40518c:	add	x0, x0, #0x330
  405190:	mov	x1, x0
  405194:	ldr	w0, [sp, #76]
  405198:	bl	401890 <fdopen@plt>
  40519c:	mov	x1, x0
  4051a0:	ldr	x0, [sp, #24]
  4051a4:	str	x1, [x0, #1032]
  4051a8:	bl	401ac0 <__errno_location@plt>
  4051ac:	ldr	w0, [x0]
  4051b0:	str	w0, [sp, #84]
  4051b4:	ldr	x0, [sp, #24]
  4051b8:	ldr	x0, [x0, #1032]
  4051bc:	cmp	x0, #0x0
  4051c0:	b.ne	4051cc <ferror@plt+0x366c>  // b.any
  4051c4:	ldr	w0, [sp, #76]
  4051c8:	bl	401930 <close@plt>
  4051cc:	bl	401ac0 <__errno_location@plt>
  4051d0:	mov	x1, x0
  4051d4:	ldr	w0, [sp, #84]
  4051d8:	str	w0, [x1]
  4051dc:	ldr	x0, [sp, #24]
  4051e0:	ldr	x0, [x0, #1032]
  4051e4:	cmp	x0, #0x0
  4051e8:	b.ne	40522c <ferror@plt+0x36cc>  // b.any
  4051ec:	ldr	w0, [sp, #80]
  4051f0:	and	w0, w0, #0x40
  4051f4:	cmp	w0, #0x0
  4051f8:	b.eq	405224 <ferror@plt+0x36c4>  // b.none
  4051fc:	bl	401ac0 <__errno_location@plt>
  405200:	ldr	w0, [x0]
  405204:	cmp	w0, #0x2
  405208:	b.ne	405224 <ferror@plt+0x36c4>  // b.any
  40520c:	ldr	x0, [sp, #24]
  405210:	ldrb	w1, [x0, #1080]
  405214:	orr	w1, w1, #0x2
  405218:	strb	w1, [x0, #1080]
  40521c:	mov	w0, #0x1                   	// #1
  405220:	b	405560 <ferror@plt+0x3a00>
  405224:	mov	w0, #0x0                   	// #0
  405228:	b	405560 <ferror@plt+0x3a00>
  40522c:	ldr	x0, [sp, #24]
  405230:	ldr	x0, [x0, #1032]
  405234:	bl	401800 <fileno@plt>
  405238:	mov	w2, #0x1                   	// #1
  40523c:	mov	w1, #0x2                   	// #2
  405240:	bl	401a10 <fcntl@plt>
  405244:	mov	x0, #0x1000                	// #4096
  405248:	str	x0, [sp, #88]
  40524c:	ldr	x0, [sp, #88]
  405250:	bl	401850 <malloc@plt>
  405254:	str	x0, [sp, #104]
  405258:	ldr	x0, [sp, #104]
  40525c:	cmp	x0, #0x0
  405260:	b.eq	405500 <ferror@plt+0x39a0>  // b.none
  405264:	b	405408 <ferror@plt+0x38a8>
  405268:	ldr	x0, [sp, #88]
  40526c:	add	x0, x0, #0x1, lsl #12
  405270:	str	x0, [sp, #88]
  405274:	ldr	x1, [sp, #88]
  405278:	ldr	x0, [sp, #104]
  40527c:	bl	4018e0 <realloc@plt>
  405280:	str	x0, [sp, #64]
  405284:	ldr	x0, [sp, #64]
  405288:	cmp	x0, #0x0
  40528c:	b.eq	4054e0 <ferror@plt+0x3980>  // b.none
  405290:	ldr	x0, [sp, #64]
  405294:	str	x0, [sp, #104]
  405298:	ldr	x0, [sp, #104]
  40529c:	bl	401700 <strlen@plt>
  4052a0:	str	x0, [sp, #56]
  4052a4:	ldr	x0, [sp, #24]
  4052a8:	ldr	x0, [x0, #1024]
  4052ac:	ldr	x3, [x0, #40]
  4052b0:	ldr	x1, [sp, #104]
  4052b4:	ldr	x0, [sp, #56]
  4052b8:	add	x4, x1, x0
  4052bc:	ldr	x0, [sp, #88]
  4052c0:	mov	w1, w0
  4052c4:	ldr	x0, [sp, #56]
  4052c8:	sub	w0, w1, w0
  4052cc:	mov	w1, w0
  4052d0:	ldr	x0, [sp, #24]
  4052d4:	ldr	x0, [x0, #1032]
  4052d8:	mov	x2, x0
  4052dc:	mov	x0, x4
  4052e0:	blr	x3
  4052e4:	cmp	x0, #0x0
  4052e8:	b.eq	4054e8 <ferror@plt+0x3988>  // b.none
  4052ec:	mov	w1, #0xa                   	// #10
  4052f0:	ldr	x0, [sp, #104]
  4052f4:	bl	401940 <strrchr@plt>
  4052f8:	str	x0, [sp, #64]
  4052fc:	ldr	x0, [sp, #64]
  405300:	cmp	x0, #0x0
  405304:	b.ne	40531c <ferror@plt+0x37bc>  // b.any
  405308:	ldr	x0, [sp, #24]
  40530c:	ldr	x0, [x0, #1032]
  405310:	bl	4019a0 <feof@plt>
  405314:	cmp	w0, #0x0
  405318:	b.eq	405268 <ferror@plt+0x3708>  // b.none
  40531c:	mov	w1, #0xa                   	// #10
  405320:	ldr	x0, [sp, #104]
  405324:	bl	401940 <strrchr@plt>
  405328:	str	x0, [sp, #64]
  40532c:	ldr	x0, [sp, #64]
  405330:	cmp	x0, #0x0
  405334:	b.eq	405340 <ferror@plt+0x37e0>  // b.none
  405338:	ldr	x0, [sp, #64]
  40533c:	strb	wzr, [x0]
  405340:	ldr	x0, [sp, #104]
  405344:	bl	401910 <strdup@plt>
  405348:	str	x0, [sp, #48]
  40534c:	ldr	x0, [sp, #48]
  405350:	cmp	x0, #0x0
  405354:	b.eq	4054f0 <ferror@plt+0x3990>  // b.none
  405358:	ldr	x0, [sp, #48]
  40535c:	bl	404ecc <ferror@plt+0x336c>
  405360:	and	w0, w0, #0xff
  405364:	cmp	w0, #0x0
  405368:	b.eq	405374 <ferror@plt+0x3814>  // b.none
  40536c:	str	xzr, [sp, #96]
  405370:	b	4053bc <ferror@plt+0x385c>
  405374:	ldr	x0, [sp, #24]
  405378:	ldr	x0, [x0, #1024]
  40537c:	ldr	x1, [x0, #24]
  405380:	ldr	x0, [sp, #48]
  405384:	blr	x1
  405388:	str	x0, [sp, #96]
  40538c:	ldr	x0, [sp, #96]
  405390:	cmp	x0, #0x0
  405394:	b.eq	4053bc <ferror@plt+0x385c>  // b.none
  405398:	ldr	x0, [sp, #24]
  40539c:	ldr	x0, [x0, #1024]
  4053a0:	ldr	x1, [x0]
  4053a4:	ldr	x0, [sp, #96]
  4053a8:	blr	x1
  4053ac:	str	x0, [sp, #96]
  4053b0:	ldr	x0, [sp, #96]
  4053b4:	cmp	x0, #0x0
  4053b8:	b.eq	4054c8 <ferror@plt+0x3968>  // b.none
  4053bc:	mov	x0, #0x28                  	// #40
  4053c0:	bl	401850 <malloc@plt>
  4053c4:	str	x0, [sp, #40]
  4053c8:	ldr	x0, [sp, #40]
  4053cc:	cmp	x0, #0x0
  4053d0:	b.eq	4054a0 <ferror@plt+0x3940>  // b.none
  4053d4:	ldr	x0, [sp, #40]
  4053d8:	ldr	x1, [sp, #96]
  4053dc:	str	x1, [x0, #8]
  4053e0:	ldr	x0, [sp, #40]
  4053e4:	ldr	x1, [sp, #48]
  4053e8:	str	x1, [x0]
  4053ec:	ldr	x0, [sp, #40]
  4053f0:	ldrb	w1, [x0, #32]
  4053f4:	and	w1, w1, #0xfffffffe
  4053f8:	strb	w1, [x0, #32]
  4053fc:	ldr	x1, [sp, #40]
  405400:	ldr	x0, [sp, #24]
  405404:	bl	404e54 <ferror@plt+0x32f4>
  405408:	ldr	x0, [sp, #24]
  40540c:	ldr	x0, [x0, #1024]
  405410:	ldr	x3, [x0, #40]
  405414:	ldr	x0, [sp, #88]
  405418:	mov	w1, w0
  40541c:	ldr	x0, [sp, #24]
  405420:	ldr	x0, [x0, #1032]
  405424:	mov	x2, x0
  405428:	ldr	x0, [sp, #104]
  40542c:	blr	x3
  405430:	mov	x1, x0
  405434:	ldr	x0, [sp, #104]
  405438:	cmp	x0, x1
  40543c:	b.eq	4052ec <ferror@plt+0x378c>  // b.none
  405440:	ldr	x0, [sp, #104]
  405444:	bl	4019c0 <free@plt>
  405448:	ldr	x0, [sp, #24]
  40544c:	ldr	x0, [x0, #1032]
  405450:	bl	401b60 <ferror@plt>
  405454:	cmp	w0, #0x0
  405458:	b.ne	405518 <ferror@plt+0x39b8>  // b.any
  40545c:	ldr	x0, [sp, #24]
  405460:	ldr	x0, [x0, #1024]
  405464:	ldr	x0, [x0, #56]
  405468:	cmp	x0, #0x0
  40546c:	b.eq	405488 <ferror@plt+0x3928>  // b.none
  405470:	ldr	x0, [sp, #24]
  405474:	ldr	x0, [x0, #1024]
  405478:	ldr	x0, [x0, #56]
  40547c:	blr	x0
  405480:	cmp	w0, #0x0
  405484:	b.eq	405520 <ferror@plt+0x39c0>  // b.none
  405488:	ldr	x0, [sp, #24]
  40548c:	ldrb	w1, [x0, #1080]
  405490:	orr	w1, w1, #0x2
  405494:	strb	w1, [x0, #1080]
  405498:	mov	w0, #0x1                   	// #1
  40549c:	b	405560 <ferror@plt+0x3a00>
  4054a0:	nop
  4054a4:	ldr	x0, [sp, #96]
  4054a8:	cmp	x0, #0x0
  4054ac:	b.eq	4054d0 <ferror@plt+0x3970>  // b.none
  4054b0:	ldr	x0, [sp, #24]
  4054b4:	ldr	x0, [x0, #1024]
  4054b8:	ldr	x1, [x0, #8]
  4054bc:	ldr	x0, [sp, #96]
  4054c0:	blr	x1
  4054c4:	b	4054d4 <ferror@plt+0x3974>
  4054c8:	nop
  4054cc:	b	4054d4 <ferror@plt+0x3974>
  4054d0:	nop
  4054d4:	ldr	x0, [sp, #48]
  4054d8:	bl	4019c0 <free@plt>
  4054dc:	b	4054f4 <ferror@plt+0x3994>
  4054e0:	nop
  4054e4:	b	4054f4 <ferror@plt+0x3994>
  4054e8:	nop
  4054ec:	b	4054f4 <ferror@plt+0x3994>
  4054f0:	nop
  4054f4:	ldr	x0, [sp, #104]
  4054f8:	bl	4019c0 <free@plt>
  4054fc:	b	405504 <ferror@plt+0x39a4>
  405500:	nop
  405504:	bl	401ac0 <__errno_location@plt>
  405508:	mov	x1, x0
  40550c:	mov	w0, #0xc                   	// #12
  405510:	str	w0, [x1]
  405514:	b	405524 <ferror@plt+0x39c4>
  405518:	nop
  40551c:	b	405524 <ferror@plt+0x39c4>
  405520:	nop
  405524:	bl	401ac0 <__errno_location@plt>
  405528:	ldr	w0, [x0]
  40552c:	str	w0, [sp, #84]
  405530:	ldr	x0, [sp, #24]
  405534:	bl	404900 <ferror@plt+0x2da0>
  405538:	ldr	x0, [sp, #24]
  40553c:	ldr	x0, [x0, #1032]
  405540:	bl	401810 <fclose@plt>
  405544:	ldr	x0, [sp, #24]
  405548:	str	xzr, [x0, #1032]
  40554c:	bl	401ac0 <__errno_location@plt>
  405550:	mov	x1, x0
  405554:	ldr	w0, [sp, #84]
  405558:	str	w0, [x1]
  40555c:	mov	w0, #0x0                   	// #0
  405560:	ldp	x29, x30, [sp], #112
  405564:	ret
  405568:	stp	x29, x30, [sp, #-80]!
  40556c:	mov	x29, sp
  405570:	str	x0, [sp, #24]
  405574:	str	x1, [sp, #16]
  405578:	str	xzr, [sp, #64]
  40557c:	str	xzr, [sp, #48]
  405580:	ldr	x0, [sp, #24]
  405584:	ldr	x0, [x0, #1056]
  405588:	str	x0, [sp, #72]
  40558c:	b	4055a8 <ferror@plt+0x3a48>
  405590:	ldr	x0, [sp, #64]
  405594:	add	x0, x0, #0x1
  405598:	str	x0, [sp, #64]
  40559c:	ldr	x0, [sp, #72]
  4055a0:	ldr	x0, [x0, #24]
  4055a4:	str	x0, [sp, #72]
  4055a8:	ldr	x0, [sp, #72]
  4055ac:	cmp	x0, #0x0
  4055b0:	b.eq	4055ec <ferror@plt+0x3a8c>  // b.none
  4055b4:	ldr	x0, [sp, #72]
  4055b8:	ldr	x0, [x0]
  4055bc:	cmp	x0, #0x0
  4055c0:	b.eq	405590 <ferror@plt+0x3a30>  // b.none
  4055c4:	ldr	x0, [sp, #72]
  4055c8:	ldr	x0, [x0]
  4055cc:	ldrb	w0, [x0]
  4055d0:	cmp	w0, #0x2b
  4055d4:	b.eq	4055ec <ferror@plt+0x3a8c>  // b.none
  4055d8:	ldr	x0, [sp, #72]
  4055dc:	ldr	x0, [x0]
  4055e0:	ldrb	w0, [x0]
  4055e4:	cmp	w0, #0x2d
  4055e8:	b.ne	405590 <ferror@plt+0x3a30>  // b.any
  4055ec:	ldr	x0, [sp, #72]
  4055f0:	cmp	x0, #0x0
  4055f4:	b.eq	405600 <ferror@plt+0x3aa0>  // b.none
  4055f8:	ldr	x0, [sp, #72]
  4055fc:	str	x0, [sp, #48]
  405600:	ldr	x0, [sp, #64]
  405604:	cmp	x0, #0x1
  405608:	b.hi	405614 <ferror@plt+0x3ab4>  // b.pmore
  40560c:	mov	w0, #0x0                   	// #0
  405610:	b	4057f4 <ferror@plt+0x3c94>
  405614:	ldr	x0, [sp, #64]
  405618:	lsl	x0, x0, #3
  40561c:	bl	401850 <malloc@plt>
  405620:	str	x0, [sp, #40]
  405624:	ldr	x0, [sp, #40]
  405628:	cmp	x0, #0x0
  40562c:	b.ne	405638 <ferror@plt+0x3ad8>  // b.any
  405630:	mov	w0, #0xffffffff            	// #-1
  405634:	b	4057f4 <ferror@plt+0x3c94>
  405638:	str	xzr, [sp, #64]
  40563c:	ldr	x0, [sp, #24]
  405640:	ldr	x0, [x0, #1056]
  405644:	str	x0, [sp, #72]
  405648:	b	40567c <ferror@plt+0x3b1c>
  40564c:	ldr	x0, [sp, #64]
  405650:	lsl	x0, x0, #3
  405654:	ldr	x1, [sp, #40]
  405658:	add	x0, x1, x0
  40565c:	ldr	x1, [sp, #72]
  405660:	str	x1, [x0]
  405664:	ldr	x0, [sp, #64]
  405668:	add	x0, x0, #0x1
  40566c:	str	x0, [sp, #64]
  405670:	ldr	x0, [sp, #72]
  405674:	ldr	x0, [x0, #24]
  405678:	str	x0, [sp, #72]
  40567c:	ldr	x1, [sp, #48]
  405680:	ldr	x0, [sp, #72]
  405684:	cmp	x1, x0
  405688:	b.ne	40564c <ferror@plt+0x3aec>  // b.any
  40568c:	ldr	x3, [sp, #16]
  405690:	mov	x2, #0x8                   	// #8
  405694:	ldr	x1, [sp, #64]
  405698:	ldr	x0, [sp, #40]
  40569c:	bl	4017b0 <qsort@plt>
  4056a0:	ldr	x0, [sp, #40]
  4056a4:	ldr	x1, [x0]
  4056a8:	ldr	x0, [sp, #24]
  4056ac:	str	x1, [x0, #1056]
  4056b0:	ldr	x0, [sp, #64]
  4056b4:	sub	x0, x0, #0x1
  4056b8:	str	x0, [sp, #64]
  4056bc:	ldr	x0, [sp, #48]
  4056c0:	cmp	x0, #0x0
  4056c4:	b.ne	4056e4 <ferror@plt+0x3b84>  // b.any
  4056c8:	ldr	x0, [sp, #64]
  4056cc:	lsl	x0, x0, #3
  4056d0:	ldr	x1, [sp, #40]
  4056d4:	add	x0, x1, x0
  4056d8:	ldr	x1, [x0]
  4056dc:	ldr	x0, [sp, #24]
  4056e0:	str	x1, [x0, #1064]
  4056e4:	ldr	x0, [sp, #24]
  4056e8:	ldr	x0, [x0, #1056]
  4056ec:	str	xzr, [x0, #16]
  4056f0:	ldr	x0, [sp, #24]
  4056f4:	ldr	x0, [x0, #1056]
  4056f8:	ldr	x1, [sp, #40]
  4056fc:	ldr	x1, [x1, #8]
  405700:	str	x1, [x0, #24]
  405704:	ldr	x0, [sp, #64]
  405708:	lsl	x0, x0, #3
  40570c:	sub	x0, x0, #0x8
  405710:	ldr	x1, [sp, #40]
  405714:	add	x1, x1, x0
  405718:	ldr	x0, [sp, #64]
  40571c:	lsl	x0, x0, #3
  405720:	ldr	x2, [sp, #40]
  405724:	add	x0, x2, x0
  405728:	ldr	x0, [x0]
  40572c:	ldr	x1, [x1]
  405730:	str	x1, [x0, #16]
  405734:	ldr	x0, [sp, #64]
  405738:	lsl	x0, x0, #3
  40573c:	ldr	x1, [sp, #40]
  405740:	add	x0, x1, x0
  405744:	ldr	x0, [x0]
  405748:	ldr	x1, [sp, #48]
  40574c:	str	x1, [x0, #24]
  405750:	mov	x0, #0x1                   	// #1
  405754:	str	x0, [sp, #56]
  405758:	b	4057c8 <ferror@plt+0x3c68>
  40575c:	ldr	x0, [sp, #56]
  405760:	lsl	x0, x0, #3
  405764:	sub	x0, x0, #0x8
  405768:	ldr	x1, [sp, #40]
  40576c:	add	x1, x1, x0
  405770:	ldr	x0, [sp, #56]
  405774:	lsl	x0, x0, #3
  405778:	ldr	x2, [sp, #40]
  40577c:	add	x0, x2, x0
  405780:	ldr	x0, [x0]
  405784:	ldr	x1, [x1]
  405788:	str	x1, [x0, #16]
  40578c:	ldr	x0, [sp, #56]
  405790:	add	x0, x0, #0x1
  405794:	lsl	x0, x0, #3
  405798:	ldr	x1, [sp, #40]
  40579c:	add	x1, x1, x0
  4057a0:	ldr	x0, [sp, #56]
  4057a4:	lsl	x0, x0, #3
  4057a8:	ldr	x2, [sp, #40]
  4057ac:	add	x0, x2, x0
  4057b0:	ldr	x0, [x0]
  4057b4:	ldr	x1, [x1]
  4057b8:	str	x1, [x0, #24]
  4057bc:	ldr	x0, [sp, #56]
  4057c0:	add	x0, x0, #0x1
  4057c4:	str	x0, [sp, #56]
  4057c8:	ldr	x1, [sp, #56]
  4057cc:	ldr	x0, [sp, #64]
  4057d0:	cmp	x1, x0
  4057d4:	b.cc	40575c <ferror@plt+0x3bfc>  // b.lo, b.ul, b.last
  4057d8:	ldr	x0, [sp, #40]
  4057dc:	bl	4019c0 <free@plt>
  4057e0:	ldr	x0, [sp, #24]
  4057e4:	ldrb	w1, [x0, #1080]
  4057e8:	orr	w1, w1, #0x1
  4057ec:	strb	w1, [x0, #1080]
  4057f0:	mov	w0, #0x0                   	// #0
  4057f4:	ldp	x29, x30, [sp], #80
  4057f8:	ret
  4057fc:	stp	x29, x30, [sp, #-64]!
  405800:	mov	x29, sp
  405804:	str	x0, [sp, #24]
  405808:	str	x1, [sp, #16]
  40580c:	str	xzr, [sp, #56]
  405810:	ldr	x0, [sp, #24]
  405814:	cmp	x0, #0x0
  405818:	b.eq	40582c <ferror@plt+0x3ccc>  // b.none
  40581c:	ldr	x0, [sp, #24]
  405820:	ldr	x0, [x0, #1056]
  405824:	cmp	x0, #0x0
  405828:	b.ne	405834 <ferror@plt+0x3cd4>  // b.any
  40582c:	mov	w0, #0x0                   	// #0
  405830:	b	4059c0 <ferror@plt+0x3e60>
  405834:	ldr	x0, [sp, #16]
  405838:	ldr	x0, [x0, #1056]
  40583c:	str	x0, [sp, #48]
  405840:	b	40592c <ferror@plt+0x3dcc>
  405844:	ldr	x0, [sp, #48]
  405848:	ldr	x0, [x0, #8]
  40584c:	cmp	x0, #0x0
  405850:	b.eq	405914 <ferror@plt+0x3db4>  // b.none
  405854:	ldr	x0, [sp, #16]
  405858:	ldr	x0, [x0, #1024]
  40585c:	ldr	x1, [x0, #16]
  405860:	ldr	x0, [sp, #48]
  405864:	ldr	x0, [x0, #8]
  405868:	blr	x1
  40586c:	str	x0, [sp, #32]
  405870:	ldr	x0, [sp, #24]
  405874:	ldr	x0, [x0, #1056]
  405878:	str	x0, [sp, #40]
  40587c:	b	4058d0 <ferror@plt+0x3d70>
  405880:	ldr	x0, [sp, #40]
  405884:	ldr	x0, [x0, #8]
  405888:	cmp	x0, #0x0
  40588c:	b.eq	4058c0 <ferror@plt+0x3d60>  // b.none
  405890:	ldr	x0, [sp, #24]
  405894:	ldr	x0, [x0, #1024]
  405898:	ldr	x1, [x0, #16]
  40589c:	ldr	x0, [sp, #40]
  4058a0:	ldr	x0, [x0, #8]
  4058a4:	blr	x1
  4058a8:	mov	x1, x0
  4058ac:	ldr	x0, [sp, #32]
  4058b0:	bl	4019b0 <strcmp@plt>
  4058b4:	cmp	w0, #0x0
  4058b8:	b.eq	4058e0 <ferror@plt+0x3d80>  // b.none
  4058bc:	b	4058c4 <ferror@plt+0x3d64>
  4058c0:	nop
  4058c4:	ldr	x0, [sp, #40]
  4058c8:	ldr	x0, [x0, #24]
  4058cc:	str	x0, [sp, #40]
  4058d0:	ldr	x0, [sp, #40]
  4058d4:	cmp	x0, #0x0
  4058d8:	b.ne	405880 <ferror@plt+0x3d20>  // b.any
  4058dc:	b	4058e4 <ferror@plt+0x3d84>
  4058e0:	nop
  4058e4:	ldr	x0, [sp, #40]
  4058e8:	cmp	x0, #0x0
  4058ec:	b.eq	40591c <ferror@plt+0x3dbc>  // b.none
  4058f0:	ldr	x1, [sp, #40]
  4058f4:	ldr	x0, [sp, #24]
  4058f8:	bl	406298 <ferror@plt+0x4738>
  4058fc:	ldr	x0, [sp, #40]
  405900:	ldr	x1, [sp, #56]
  405904:	str	x1, [x0, #24]
  405908:	ldr	x0, [sp, #40]
  40590c:	str	x0, [sp, #56]
  405910:	b	405920 <ferror@plt+0x3dc0>
  405914:	nop
  405918:	b	405920 <ferror@plt+0x3dc0>
  40591c:	nop
  405920:	ldr	x0, [sp, #48]
  405924:	ldr	x0, [x0, #24]
  405928:	str	x0, [sp, #48]
  40592c:	ldr	x0, [sp, #48]
  405930:	cmp	x0, #0x0
  405934:	b.ne	405844 <ferror@plt+0x3ce4>  // b.any
  405938:	ldr	x0, [sp, #56]
  40593c:	str	x0, [sp, #40]
  405940:	b	405994 <ferror@plt+0x3e34>
  405944:	ldr	x0, [sp, #56]
  405948:	ldr	x0, [x0, #24]
  40594c:	str	x0, [sp, #56]
  405950:	ldr	x0, [sp, #24]
  405954:	ldr	x0, [x0, #1056]
  405958:	cmp	x0, #0x0
  40595c:	b.eq	405970 <ferror@plt+0x3e10>  // b.none
  405960:	ldr	x0, [sp, #24]
  405964:	ldr	x0, [x0, #1056]
  405968:	ldr	x1, [sp, #40]
  40596c:	str	x1, [x0, #16]
  405970:	ldr	x0, [sp, #24]
  405974:	ldr	x1, [x0, #1056]
  405978:	ldr	x0, [sp, #40]
  40597c:	str	x1, [x0, #24]
  405980:	ldr	x0, [sp, #24]
  405984:	ldr	x1, [sp, #40]
  405988:	str	x1, [x0, #1056]
  40598c:	ldr	x0, [sp, #56]
  405990:	str	x0, [sp, #40]
  405994:	ldr	x0, [sp, #40]
  405998:	cmp	x0, #0x0
  40599c:	b.ne	405944 <ferror@plt+0x3de4>  // b.any
  4059a0:	ldr	x0, [sp, #24]
  4059a4:	ldr	x0, [x0, #1056]
  4059a8:	str	xzr, [x0, #16]
  4059ac:	ldr	x0, [sp, #24]
  4059b0:	ldrb	w1, [x0, #1080]
  4059b4:	orr	w1, w1, #0x1
  4059b8:	strb	w1, [x0, #1080]
  4059bc:	mov	w0, #0x0                   	// #0
  4059c0:	ldp	x29, x30, [sp], #64
  4059c4:	ret
  4059c8:	stp	x29, x30, [sp, #-48]!
  4059cc:	mov	x29, sp
  4059d0:	str	x0, [sp, #24]
  4059d4:	ldr	x0, [sp, #24]
  4059d8:	ldr	x0, [x0, #1056]
  4059dc:	str	x0, [sp, #40]
  4059e0:	b	405adc <ferror@plt+0x3f7c>
  4059e4:	ldr	x0, [sp, #40]
  4059e8:	ldrb	w0, [x0, #32]
  4059ec:	and	w0, w0, #0x1
  4059f0:	and	w0, w0, #0xff
  4059f4:	cmp	w0, #0x0
  4059f8:	b.eq	405a64 <ferror@plt+0x3f04>  // b.none
  4059fc:	ldr	x0, [sp, #40]
  405a00:	ldr	x0, [x0, #8]
  405a04:	str	x0, [sp, #32]
  405a08:	ldr	x0, [sp, #32]
  405a0c:	cmp	x0, #0x0
  405a10:	b.ne	405a34 <ferror@plt+0x3ed4>  // b.any
  405a14:	adrp	x0, 407000 <ferror@plt+0x54a0>
  405a18:	add	x3, x0, #0x3b0
  405a1c:	mov	w2, #0x390                 	// #912
  405a20:	adrp	x0, 407000 <ferror@plt+0x54a0>
  405a24:	add	x1, x0, #0x338
  405a28:	adrp	x0, 407000 <ferror@plt+0x54a0>
  405a2c:	add	x0, x0, #0x348
  405a30:	bl	401ab0 <__assert_fail@plt>
  405a34:	ldr	x0, [sp, #24]
  405a38:	ldr	x0, [x0, #1024]
  405a3c:	ldr	x2, [x0, #32]
  405a40:	ldr	x0, [sp, #24]
  405a44:	ldr	x0, [x0, #1032]
  405a48:	mov	x1, x0
  405a4c:	ldr	x0, [sp, #32]
  405a50:	blr	x2
  405a54:	cmp	w0, #0x0
  405a58:	b.eq	405ad0 <ferror@plt+0x3f70>  // b.none
  405a5c:	mov	w0, #0xffffffff            	// #-1
  405a60:	b	405aec <ferror@plt+0x3f8c>
  405a64:	ldr	x0, [sp, #40]
  405a68:	ldr	x0, [x0]
  405a6c:	cmp	x0, #0x0
  405a70:	b.eq	405ad0 <ferror@plt+0x3f70>  // b.none
  405a74:	ldr	x0, [sp, #24]
  405a78:	ldr	x0, [x0, #1024]
  405a7c:	ldr	x2, [x0, #48]
  405a80:	ldr	x0, [sp, #40]
  405a84:	ldr	x3, [x0]
  405a88:	ldr	x0, [sp, #24]
  405a8c:	ldr	x0, [x0, #1032]
  405a90:	mov	x1, x0
  405a94:	mov	x0, x3
  405a98:	blr	x2
  405a9c:	cmn	w0, #0x1
  405aa0:	b.ne	405aac <ferror@plt+0x3f4c>  // b.any
  405aa4:	mov	w0, #0xffffffff            	// #-1
  405aa8:	b	405aec <ferror@plt+0x3f8c>
  405aac:	ldr	x0, [sp, #24]
  405ab0:	ldr	x0, [x0, #1032]
  405ab4:	mov	x1, x0
  405ab8:	mov	w0, #0xa                   	// #10
  405abc:	bl	4017a0 <putc@plt>
  405ac0:	cmn	w0, #0x1
  405ac4:	b.ne	405ad0 <ferror@plt+0x3f70>  // b.any
  405ac8:	mov	w0, #0xffffffff            	// #-1
  405acc:	b	405aec <ferror@plt+0x3f8c>
  405ad0:	ldr	x0, [sp, #40]
  405ad4:	ldr	x0, [x0, #24]
  405ad8:	str	x0, [sp, #40]
  405adc:	ldr	x0, [sp, #40]
  405ae0:	cmp	x0, #0x0
  405ae4:	b.ne	4059e4 <ferror@plt+0x3e84>  // b.any
  405ae8:	mov	w0, #0x0                   	// #0
  405aec:	ldp	x29, x30, [sp], #48
  405af0:	ret
  405af4:	sub	sp, sp, #0x4b0
  405af8:	stp	x29, x30, [sp]
  405afc:	mov	x29, sp
  405b00:	str	x0, [sp, #24]
  405b04:	str	wzr, [sp, #1196]
  405b08:	ldr	x0, [sp, #24]
  405b0c:	ldrb	w0, [x0, #1080]
  405b10:	ubfx	x0, x0, #1, #1
  405b14:	and	w0, w0, #0xff
  405b18:	eor	w0, w0, #0x1
  405b1c:	and	w0, w0, #0xff
  405b20:	cmp	w0, #0x0
  405b24:	b.eq	405b40 <ferror@plt+0x3fe0>  // b.none
  405b28:	bl	401ac0 <__errno_location@plt>
  405b2c:	mov	x1, x0
  405b30:	mov	w0, #0x16                  	// #22
  405b34:	str	w0, [x1]
  405b38:	mov	w0, #0x0                   	// #0
  405b3c:	b	405e3c <ferror@plt+0x42dc>
  405b40:	ldr	x0, [sp, #24]
  405b44:	ldrb	w1, [x0, #1080]
  405b48:	and	w1, w1, #0xfffffffd
  405b4c:	strb	w1, [x0, #1080]
  405b50:	ldr	x0, [sp, #24]
  405b54:	ldrb	w0, [x0, #1080]
  405b58:	ubfx	x0, x0, #0, #1
  405b5c:	and	w0, w0, #0xff
  405b60:	eor	w0, w0, #0x1
  405b64:	and	w0, w0, #0xff
  405b68:	cmp	w0, #0x0
  405b6c:	b.ne	405b88 <ferror@plt+0x4028>  // b.any
  405b70:	ldr	x0, [sp, #24]
  405b74:	ldrb	w0, [x0, #1080]
  405b78:	and	w0, w0, #0x8
  405b7c:	and	w0, w0, #0xff
  405b80:	cmp	w0, #0x0
  405b84:	b.eq	405bb0 <ferror@plt+0x4050>  // b.none
  405b88:	ldr	x0, [sp, #24]
  405b8c:	ldr	x0, [x0, #1032]
  405b90:	cmp	x0, #0x0
  405b94:	b.eq	405e20 <ferror@plt+0x42c0>  // b.none
  405b98:	ldr	x0, [sp, #24]
  405b9c:	ldr	x0, [x0, #1032]
  405ba0:	bl	401810 <fclose@plt>
  405ba4:	ldr	x0, [sp, #24]
  405ba8:	str	xzr, [x0, #1032]
  405bac:	b	405e20 <ferror@plt+0x42c0>
  405bb0:	ldr	x0, [sp, #24]
  405bb4:	ldr	x0, [x0, #1024]
  405bb8:	ldr	x0, [x0, #64]
  405bbc:	cmp	x0, #0x0
  405bc0:	b.eq	405bdc <ferror@plt+0x407c>  // b.none
  405bc4:	ldr	x0, [sp, #24]
  405bc8:	ldr	x0, [x0, #1024]
  405bcc:	ldr	x0, [x0, #64]
  405bd0:	blr	x0
  405bd4:	cmp	w0, #0x0
  405bd8:	b.eq	405dfc <ferror@plt+0x429c>  // b.none
  405bdc:	add	x0, sp, #0x28
  405be0:	mov	x2, #0x80                  	// #128
  405be4:	mov	w1, #0x0                   	// #0
  405be8:	bl	401880 <memset@plt>
  405bec:	ldr	x0, [sp, #24]
  405bf0:	ldr	x0, [x0, #1032]
  405bf4:	cmp	x0, #0x0
  405bf8:	b.eq	405cb8 <ferror@plt+0x4158>  // b.none
  405bfc:	ldr	x0, [sp, #24]
  405c00:	ldr	x0, [x0, #1032]
  405c04:	bl	401800 <fileno@plt>
  405c08:	mov	w2, w0
  405c0c:	add	x0, sp, #0x28
  405c10:	mov	x1, x0
  405c14:	mov	w0, w2
  405c18:	bl	406d90 <ferror@plt+0x5230>
  405c1c:	cmp	w0, #0x0
  405c20:	b.eq	405c3c <ferror@plt+0x40dc>  // b.none
  405c24:	ldr	x0, [sp, #24]
  405c28:	ldr	x0, [x0, #1032]
  405c2c:	bl	401810 <fclose@plt>
  405c30:	ldr	x0, [sp, #24]
  405c34:	str	xzr, [x0, #1032]
  405c38:	b	405e10 <ferror@plt+0x42b0>
  405c3c:	ldr	x0, [sp, #24]
  405c40:	add	x4, sp, #0xa8
  405c44:	mov	x3, x0
  405c48:	adrp	x0, 407000 <ferror@plt+0x54a0>
  405c4c:	add	x2, x0, #0x358
  405c50:	mov	x1, #0x400                 	// #1024
  405c54:	mov	x0, x4
  405c58:	bl	4017f0 <snprintf@plt>
  405c5c:	ldr	x0, [sp, #24]
  405c60:	ldr	x1, [x0, #1032]
  405c64:	add	x0, sp, #0xa8
  405c68:	bl	4047ac <ferror@plt+0x2c4c>
  405c6c:	cmp	w0, #0x0
  405c70:	b.eq	405c80 <ferror@plt+0x4120>  // b.none
  405c74:	ldr	w0, [sp, #1196]
  405c78:	add	w0, w0, #0x1
  405c7c:	str	w0, [sp, #1196]
  405c80:	ldr	x0, [sp, #24]
  405c84:	ldr	x0, [x0, #1032]
  405c88:	bl	401810 <fclose@plt>
  405c8c:	cmp	w0, #0x0
  405c90:	b.eq	405ca0 <ferror@plt+0x4140>  // b.none
  405c94:	ldr	w0, [sp, #1196]
  405c98:	add	w0, w0, #0x1
  405c9c:	str	w0, [sp, #1196]
  405ca0:	ldr	w0, [sp, #1196]
  405ca4:	cmp	w0, #0x0
  405ca8:	b.eq	405cdc <ferror@plt+0x417c>  // b.none
  405cac:	ldr	x0, [sp, #24]
  405cb0:	str	xzr, [x0, #1032]
  405cb4:	b	405e10 <ferror@plt+0x42b0>
  405cb8:	ldr	x0, [sp, #24]
  405cbc:	ldr	w0, [x0, #1040]
  405cc0:	str	w0, [sp, #56]
  405cc4:	ldr	x0, [sp, #24]
  405cc8:	ldr	w0, [x0, #1044]
  405ccc:	str	w0, [sp, #64]
  405cd0:	ldr	x0, [sp, #24]
  405cd4:	ldr	w0, [x0, #1048]
  405cd8:	str	w0, [sp, #68]
  405cdc:	ldr	x0, [sp, #24]
  405ce0:	add	x4, sp, #0xa8
  405ce4:	mov	x3, x0
  405ce8:	adrp	x0, 407000 <ferror@plt+0x54a0>
  405cec:	add	x2, x0, #0x360
  405cf0:	mov	x1, #0x400                 	// #1024
  405cf4:	mov	x0, x4
  405cf8:	bl	4017f0 <snprintf@plt>
  405cfc:	add	x0, sp, #0x28
  405d00:	add	x3, sp, #0xa8
  405d04:	mov	x2, x0
  405d08:	adrp	x0, 407000 <ferror@plt+0x54a0>
  405d0c:	add	x1, x0, #0x2e0
  405d10:	mov	x0, x3
  405d14:	bl	4046d0 <ferror@plt+0x2b70>
  405d18:	mov	x1, x0
  405d1c:	ldr	x0, [sp, #24]
  405d20:	str	x1, [x0, #1032]
  405d24:	ldr	x0, [sp, #24]
  405d28:	ldr	x0, [x0, #1032]
  405d2c:	cmp	x0, #0x0
  405d30:	b.eq	405e04 <ferror@plt+0x42a4>  // b.none
  405d34:	ldr	x0, [sp, #24]
  405d38:	bl	4059c8 <ferror@plt+0x3e68>
  405d3c:	cmp	w0, #0x0
  405d40:	b.eq	405d50 <ferror@plt+0x41f0>  // b.none
  405d44:	ldr	w0, [sp, #1196]
  405d48:	add	w0, w0, #0x1
  405d4c:	str	w0, [sp, #1196]
  405d50:	ldr	x0, [sp, #24]
  405d54:	ldr	x0, [x0, #1032]
  405d58:	bl	401a20 <fflush@plt>
  405d5c:	cmp	w0, #0x0
  405d60:	b.eq	405d70 <ferror@plt+0x4210>  // b.none
  405d64:	ldr	w0, [sp, #1196]
  405d68:	add	w0, w0, #0x1
  405d6c:	str	w0, [sp, #1196]
  405d70:	ldr	x0, [sp, #24]
  405d74:	ldr	x0, [x0, #1032]
  405d78:	bl	401800 <fileno@plt>
  405d7c:	bl	401820 <fsync@plt>
  405d80:	cmp	w0, #0x0
  405d84:	b.eq	405d94 <ferror@plt+0x4234>  // b.none
  405d88:	ldr	w0, [sp, #1196]
  405d8c:	add	w0, w0, #0x1
  405d90:	str	w0, [sp, #1196]
  405d94:	ldr	x0, [sp, #24]
  405d98:	ldr	x0, [x0, #1032]
  405d9c:	bl	401810 <fclose@plt>
  405da0:	cmp	w0, #0x0
  405da4:	b.eq	405db4 <ferror@plt+0x4254>  // b.none
  405da8:	ldr	w0, [sp, #1196]
  405dac:	add	w0, w0, #0x1
  405db0:	str	w0, [sp, #1196]
  405db4:	ldr	x0, [sp, #24]
  405db8:	str	xzr, [x0, #1032]
  405dbc:	ldr	w0, [sp, #1196]
  405dc0:	cmp	w0, #0x0
  405dc4:	b.eq	405dd4 <ferror@plt+0x4274>  // b.none
  405dc8:	add	x0, sp, #0xa8
  405dcc:	bl	401af0 <unlink@plt>
  405dd0:	b	405e10 <ferror@plt+0x42b0>
  405dd4:	ldr	x1, [sp, #24]
  405dd8:	add	x0, sp, #0xa8
  405ddc:	bl	4040c0 <ferror@plt+0x2560>
  405de0:	cmp	w0, #0x0
  405de4:	b.ne	405e0c <ferror@plt+0x42ac>  // b.any
  405de8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  405dec:	add	x0, x0, #0xf5c
  405df0:	mov	w1, #0x1                   	// #1
  405df4:	strb	w1, [x0]
  405df8:	b	405e24 <ferror@plt+0x42c4>
  405dfc:	nop
  405e00:	b	405e10 <ferror@plt+0x42b0>
  405e04:	nop
  405e08:	b	405e10 <ferror@plt+0x42b0>
  405e0c:	nop
  405e10:	ldr	w0, [sp, #1196]
  405e14:	add	w0, w0, #0x1
  405e18:	str	w0, [sp, #1196]
  405e1c:	b	405e24 <ferror@plt+0x42c4>
  405e20:	nop
  405e24:	ldr	x0, [sp, #24]
  405e28:	bl	404900 <ferror@plt+0x2da0>
  405e2c:	ldr	w0, [sp, #1196]
  405e30:	cmp	w0, #0x0
  405e34:	cset	w0, eq  // eq = none
  405e38:	and	w0, w0, #0xff
  405e3c:	ldp	x29, x30, [sp]
  405e40:	add	sp, sp, #0x4b0
  405e44:	ret
  405e48:	stp	x29, x30, [sp, #-64]!
  405e4c:	mov	x29, sp
  405e50:	str	x0, [sp, #40]
  405e54:	str	x1, [sp, #32]
  405e58:	str	x2, [sp, #24]
  405e5c:	ldr	x0, [sp, #32]
  405e60:	cmp	x0, #0x0
  405e64:	b.ne	405e70 <ferror@plt+0x4310>  // b.any
  405e68:	mov	x0, #0x0                   	// #0
  405e6c:	b	405edc <ferror@plt+0x437c>
  405e70:	ldr	x0, [sp, #32]
  405e74:	str	x0, [sp, #56]
  405e78:	b	405ec4 <ferror@plt+0x4364>
  405e7c:	ldr	x0, [sp, #56]
  405e80:	ldr	x0, [x0, #8]
  405e84:	str	x0, [sp, #48]
  405e88:	ldr	x0, [sp, #48]
  405e8c:	cmp	x0, #0x0
  405e90:	b.eq	405eb8 <ferror@plt+0x4358>  // b.none
  405e94:	ldr	x0, [sp, #40]
  405e98:	ldr	x0, [x0, #1024]
  405e9c:	ldr	x1, [x0, #16]
  405ea0:	ldr	x0, [sp, #48]
  405ea4:	blr	x1
  405ea8:	ldr	x1, [sp, #24]
  405eac:	bl	4019b0 <strcmp@plt>
  405eb0:	cmp	w0, #0x0
  405eb4:	b.eq	405ed4 <ferror@plt+0x4374>  // b.none
  405eb8:	ldr	x0, [sp, #56]
  405ebc:	ldr	x0, [x0, #24]
  405ec0:	str	x0, [sp, #56]
  405ec4:	ldr	x0, [sp, #56]
  405ec8:	cmp	x0, #0x0
  405ecc:	b.ne	405e7c <ferror@plt+0x431c>  // b.any
  405ed0:	b	405ed8 <ferror@plt+0x4378>
  405ed4:	nop
  405ed8:	ldr	x0, [sp, #56]
  405edc:	ldp	x29, x30, [sp], #64
  405ee0:	ret
  405ee4:	stp	x29, x30, [sp, #-32]!
  405ee8:	mov	x29, sp
  405eec:	str	x0, [sp, #24]
  405ef0:	str	x1, [sp, #16]
  405ef4:	ldr	x0, [sp, #24]
  405ef8:	ldr	x0, [x0, #1056]
  405efc:	ldr	x2, [sp, #16]
  405f00:	mov	x1, x0
  405f04:	ldr	x0, [sp, #24]
  405f08:	bl	405e48 <ferror@plt+0x42e8>
  405f0c:	ldp	x29, x30, [sp], #32
  405f10:	ret
  405f14:	stp	x29, x30, [sp, #-64]!
  405f18:	mov	x29, sp
  405f1c:	stp	x19, x20, [sp, #16]
  405f20:	str	x0, [sp, #40]
  405f24:	str	x1, [sp, #32]
  405f28:	ldr	x0, [sp, #40]
  405f2c:	ldrb	w0, [x0, #1080]
  405f30:	ubfx	x0, x0, #1, #1
  405f34:	and	w0, w0, #0xff
  405f38:	eor	w0, w0, #0x1
  405f3c:	and	w0, w0, #0xff
  405f40:	cmp	w0, #0x0
  405f44:	b.ne	405f60 <ferror@plt+0x4400>  // b.any
  405f48:	ldr	x0, [sp, #40]
  405f4c:	ldrb	w0, [x0, #1080]
  405f50:	and	w0, w0, #0x8
  405f54:	and	w0, w0, #0xff
  405f58:	cmp	w0, #0x0
  405f5c:	b.eq	405f78 <ferror@plt+0x4418>  // b.none
  405f60:	bl	401ac0 <__errno_location@plt>
  405f64:	mov	x1, x0
  405f68:	mov	w0, #0x16                  	// #22
  405f6c:	str	w0, [x1]
  405f70:	mov	w0, #0x0                   	// #0
  405f74:	b	406160 <ferror@plt+0x4600>
  405f78:	ldr	x0, [sp, #40]
  405f7c:	ldr	x0, [x0, #1024]
  405f80:	ldr	x1, [x0]
  405f84:	ldr	x0, [sp, #32]
  405f88:	blr	x1
  405f8c:	str	x0, [sp, #56]
  405f90:	ldr	x0, [sp, #56]
  405f94:	cmp	x0, #0x0
  405f98:	b.ne	405fb4 <ferror@plt+0x4454>  // b.any
  405f9c:	bl	401ac0 <__errno_location@plt>
  405fa0:	mov	x1, x0
  405fa4:	mov	w0, #0xc                   	// #12
  405fa8:	str	w0, [x1]
  405fac:	mov	w0, #0x0                   	// #0
  405fb0:	b	406160 <ferror@plt+0x4600>
  405fb4:	ldr	x0, [sp, #40]
  405fb8:	ldr	x0, [x0, #1024]
  405fbc:	ldr	x1, [x0, #16]
  405fc0:	ldr	x0, [sp, #32]
  405fc4:	blr	x1
  405fc8:	mov	x1, x0
  405fcc:	ldr	x0, [sp, #40]
  405fd0:	bl	405ee4 <ferror@plt+0x4384>
  405fd4:	str	x0, [sp, #48]
  405fd8:	ldr	x0, [sp, #48]
  405fdc:	cmp	x0, #0x0
  405fe0:	b.eq	4060d8 <ferror@plt+0x4578>  // b.none
  405fe4:	ldr	x0, [sp, #48]
  405fe8:	ldr	x19, [x0, #24]
  405fec:	ldr	x0, [sp, #40]
  405ff0:	ldr	x0, [x0, #1024]
  405ff4:	ldr	x1, [x0, #16]
  405ff8:	ldr	x0, [sp, #32]
  405ffc:	blr	x1
  406000:	mov	x2, x0
  406004:	mov	x1, x19
  406008:	ldr	x0, [sp, #40]
  40600c:	bl	405e48 <ferror@plt+0x42e8>
  406010:	cmp	x0, #0x0
  406014:	b.eq	406080 <ferror@plt+0x4520>  // b.none
  406018:	adrp	x0, 419000 <ferror@plt+0x174a0>
  40601c:	add	x0, x0, #0xb20
  406020:	ldr	x19, [x0]
  406024:	adrp	x0, 407000 <ferror@plt+0x54a0>
  406028:	add	x0, x0, #0x368
  40602c:	bl	401b00 <gettext@plt>
  406030:	mov	x20, x0
  406034:	ldr	x0, [sp, #40]
  406038:	ldr	x0, [x0, #1024]
  40603c:	ldr	x1, [x0, #16]
  406040:	ldr	x0, [sp, #32]
  406044:	blr	x1
  406048:	mov	x1, x0
  40604c:	ldr	x0, [sp, #40]
  406050:	mov	x3, x0
  406054:	mov	x2, x1
  406058:	mov	x1, x20
  40605c:	mov	x0, x19
  406060:	bl	401b30 <fprintf@plt>
  406064:	ldr	x0, [sp, #40]
  406068:	ldr	x0, [x0, #1024]
  40606c:	ldr	x1, [x0, #8]
  406070:	ldr	x0, [sp, #56]
  406074:	blr	x1
  406078:	mov	w0, #0x0                   	// #0
  40607c:	b	406160 <ferror@plt+0x4600>
  406080:	ldr	x0, [sp, #40]
  406084:	ldr	x0, [x0, #1024]
  406088:	ldr	x1, [x0, #8]
  40608c:	ldr	x0, [sp, #48]
  406090:	ldr	x0, [x0, #8]
  406094:	blr	x1
  406098:	ldr	x0, [sp, #48]
  40609c:	ldr	x1, [sp, #56]
  4060a0:	str	x1, [x0, #8]
  4060a4:	ldr	x0, [sp, #48]
  4060a8:	ldrb	w1, [x0, #32]
  4060ac:	orr	w1, w1, #0x1
  4060b0:	strb	w1, [x0, #32]
  4060b4:	ldr	x0, [sp, #40]
  4060b8:	ldr	x1, [sp, #48]
  4060bc:	str	x1, [x0, #1072]
  4060c0:	ldr	x0, [sp, #40]
  4060c4:	ldrb	w1, [x0, #1080]
  4060c8:	orr	w1, w1, #0x1
  4060cc:	strb	w1, [x0, #1080]
  4060d0:	mov	w0, #0x1                   	// #1
  4060d4:	b	406160 <ferror@plt+0x4600>
  4060d8:	mov	x0, #0x28                  	// #40
  4060dc:	bl	401850 <malloc@plt>
  4060e0:	str	x0, [sp, #48]
  4060e4:	ldr	x0, [sp, #48]
  4060e8:	cmp	x0, #0x0
  4060ec:	b.ne	40611c <ferror@plt+0x45bc>  // b.any
  4060f0:	ldr	x0, [sp, #40]
  4060f4:	ldr	x0, [x0, #1024]
  4060f8:	ldr	x1, [x0, #8]
  4060fc:	ldr	x0, [sp, #56]
  406100:	blr	x1
  406104:	bl	401ac0 <__errno_location@plt>
  406108:	mov	x1, x0
  40610c:	mov	w0, #0xc                   	// #12
  406110:	str	w0, [x1]
  406114:	mov	w0, #0x0                   	// #0
  406118:	b	406160 <ferror@plt+0x4600>
  40611c:	ldr	x0, [sp, #48]
  406120:	ldr	x1, [sp, #56]
  406124:	str	x1, [x0, #8]
  406128:	ldr	x0, [sp, #48]
  40612c:	str	xzr, [x0]
  406130:	ldr	x0, [sp, #48]
  406134:	ldrb	w1, [x0, #32]
  406138:	orr	w1, w1, #0x1
  40613c:	strb	w1, [x0, #32]
  406140:	ldr	x1, [sp, #48]
  406144:	ldr	x0, [sp, #40]
  406148:	bl	404f10 <ferror@plt+0x33b0>
  40614c:	ldr	x0, [sp, #40]
  406150:	ldrb	w1, [x0, #1080]
  406154:	orr	w1, w1, #0x1
  406158:	strb	w1, [x0, #1080]
  40615c:	mov	w0, #0x1                   	// #1
  406160:	ldp	x19, x20, [sp, #16]
  406164:	ldp	x29, x30, [sp], #64
  406168:	ret
  40616c:	stp	x29, x30, [sp, #-48]!
  406170:	mov	x29, sp
  406174:	str	x0, [sp, #24]
  406178:	str	x1, [sp, #16]
  40617c:	ldr	x0, [sp, #24]
  406180:	ldrb	w0, [x0, #1080]
  406184:	ubfx	x0, x0, #1, #1
  406188:	and	w0, w0, #0xff
  40618c:	eor	w0, w0, #0x1
  406190:	and	w0, w0, #0xff
  406194:	cmp	w0, #0x0
  406198:	b.ne	4061b4 <ferror@plt+0x4654>  // b.any
  40619c:	ldr	x0, [sp, #24]
  4061a0:	ldrb	w0, [x0, #1080]
  4061a4:	and	w0, w0, #0x8
  4061a8:	and	w0, w0, #0xff
  4061ac:	cmp	w0, #0x0
  4061b0:	b.eq	4061cc <ferror@plt+0x466c>  // b.none
  4061b4:	bl	401ac0 <__errno_location@plt>
  4061b8:	mov	x1, x0
  4061bc:	mov	w0, #0x16                  	// #22
  4061c0:	str	w0, [x1]
  4061c4:	mov	w0, #0x0                   	// #0
  4061c8:	b	406290 <ferror@plt+0x4730>
  4061cc:	ldr	x0, [sp, #24]
  4061d0:	ldr	x0, [x0, #1024]
  4061d4:	ldr	x1, [x0]
  4061d8:	ldr	x0, [sp, #16]
  4061dc:	blr	x1
  4061e0:	str	x0, [sp, #40]
  4061e4:	ldr	x0, [sp, #40]
  4061e8:	cmp	x0, #0x0
  4061ec:	b.ne	406208 <ferror@plt+0x46a8>  // b.any
  4061f0:	bl	401ac0 <__errno_location@plt>
  4061f4:	mov	x1, x0
  4061f8:	mov	w0, #0xc                   	// #12
  4061fc:	str	w0, [x1]
  406200:	mov	w0, #0x0                   	// #0
  406204:	b	406290 <ferror@plt+0x4730>
  406208:	mov	x0, #0x28                  	// #40
  40620c:	bl	401850 <malloc@plt>
  406210:	str	x0, [sp, #32]
  406214:	ldr	x0, [sp, #32]
  406218:	cmp	x0, #0x0
  40621c:	b.ne	40624c <ferror@plt+0x46ec>  // b.any
  406220:	ldr	x0, [sp, #24]
  406224:	ldr	x0, [x0, #1024]
  406228:	ldr	x1, [x0, #8]
  40622c:	ldr	x0, [sp, #40]
  406230:	blr	x1
  406234:	bl	401ac0 <__errno_location@plt>
  406238:	mov	x1, x0
  40623c:	mov	w0, #0xc                   	// #12
  406240:	str	w0, [x1]
  406244:	mov	w0, #0x0                   	// #0
  406248:	b	406290 <ferror@plt+0x4730>
  40624c:	ldr	x0, [sp, #32]
  406250:	ldr	x1, [sp, #40]
  406254:	str	x1, [x0, #8]
  406258:	ldr	x0, [sp, #32]
  40625c:	str	xzr, [x0]
  406260:	ldr	x0, [sp, #32]
  406264:	ldrb	w1, [x0, #32]
  406268:	orr	w1, w1, #0x1
  40626c:	strb	w1, [x0, #32]
  406270:	ldr	x1, [sp, #32]
  406274:	ldr	x0, [sp, #24]
  406278:	bl	404e54 <ferror@plt+0x32f4>
  40627c:	ldr	x0, [sp, #24]
  406280:	ldrb	w1, [x0, #1080]
  406284:	orr	w1, w1, #0x1
  406288:	strb	w1, [x0, #1080]
  40628c:	mov	w0, #0x1                   	// #1
  406290:	ldp	x29, x30, [sp], #48
  406294:	ret
  406298:	sub	sp, sp, #0x10
  40629c:	str	x0, [sp, #8]
  4062a0:	str	x1, [sp]
  4062a4:	ldr	x0, [sp, #8]
  4062a8:	ldr	x0, [x0, #1072]
  4062ac:	ldr	x1, [sp]
  4062b0:	cmp	x1, x0
  4062b4:	b.ne	4062c8 <ferror@plt+0x4768>  // b.any
  4062b8:	ldr	x0, [sp]
  4062bc:	ldr	x1, [x0, #24]
  4062c0:	ldr	x0, [sp, #8]
  4062c4:	str	x1, [x0, #1072]
  4062c8:	ldr	x0, [sp]
  4062cc:	ldr	x0, [x0, #16]
  4062d0:	cmp	x0, #0x0
  4062d4:	b.eq	4062f0 <ferror@plt+0x4790>  // b.none
  4062d8:	ldr	x0, [sp]
  4062dc:	ldr	x0, [x0, #16]
  4062e0:	ldr	x1, [sp]
  4062e4:	ldr	x1, [x1, #24]
  4062e8:	str	x1, [x0, #24]
  4062ec:	b	406300 <ferror@plt+0x47a0>
  4062f0:	ldr	x0, [sp]
  4062f4:	ldr	x1, [x0, #24]
  4062f8:	ldr	x0, [sp, #8]
  4062fc:	str	x1, [x0, #1056]
  406300:	ldr	x0, [sp]
  406304:	ldr	x0, [x0, #24]
  406308:	cmp	x0, #0x0
  40630c:	b.eq	406328 <ferror@plt+0x47c8>  // b.none
  406310:	ldr	x0, [sp]
  406314:	ldr	x0, [x0, #24]
  406318:	ldr	x1, [sp]
  40631c:	ldr	x1, [x1, #16]
  406320:	str	x1, [x0, #16]
  406324:	b	406338 <ferror@plt+0x47d8>
  406328:	ldr	x0, [sp]
  40632c:	ldr	x1, [x0, #16]
  406330:	ldr	x0, [sp, #8]
  406334:	str	x1, [x0, #1064]
  406338:	ldr	x0, [sp, #8]
  40633c:	ldrb	w1, [x0, #1080]
  406340:	orr	w1, w1, #0x1
  406344:	strb	w1, [x0, #1080]
  406348:	nop
  40634c:	add	sp, sp, #0x10
  406350:	ret
  406354:	stp	x29, x30, [sp, #-64]!
  406358:	mov	x29, sp
  40635c:	str	x19, [sp, #16]
  406360:	str	x0, [sp, #40]
  406364:	str	x1, [sp, #32]
  406368:	ldr	x0, [sp, #40]
  40636c:	ldrb	w0, [x0, #1080]
  406370:	ubfx	x0, x0, #1, #1
  406374:	and	w0, w0, #0xff
  406378:	eor	w0, w0, #0x1
  40637c:	and	w0, w0, #0xff
  406380:	cmp	w0, #0x0
  406384:	b.ne	4063a0 <ferror@plt+0x4840>  // b.any
  406388:	ldr	x0, [sp, #40]
  40638c:	ldrb	w0, [x0, #1080]
  406390:	and	w0, w0, #0x8
  406394:	and	w0, w0, #0xff
  406398:	cmp	w0, #0x0
  40639c:	b.eq	4063b8 <ferror@plt+0x4858>  // b.none
  4063a0:	bl	401ac0 <__errno_location@plt>
  4063a4:	mov	x1, x0
  4063a8:	mov	w0, #0x16                  	// #22
  4063ac:	str	w0, [x1]
  4063b0:	mov	w0, #0x0                   	// #0
  4063b4:	b	406498 <ferror@plt+0x4938>
  4063b8:	ldr	x1, [sp, #32]
  4063bc:	ldr	x0, [sp, #40]
  4063c0:	bl	405ee4 <ferror@plt+0x4384>
  4063c4:	str	x0, [sp, #56]
  4063c8:	ldr	x0, [sp, #56]
  4063cc:	cmp	x0, #0x0
  4063d0:	b.ne	4063ec <ferror@plt+0x488c>  // b.any
  4063d4:	bl	401ac0 <__errno_location@plt>
  4063d8:	mov	x1, x0
  4063dc:	mov	w0, #0x2                   	// #2
  4063e0:	str	w0, [x1]
  4063e4:	mov	w0, #0x0                   	// #0
  4063e8:	b	406498 <ferror@plt+0x4938>
  4063ec:	ldr	x0, [sp, #56]
  4063f0:	ldr	x0, [x0, #24]
  4063f4:	ldr	x2, [sp, #32]
  4063f8:	mov	x1, x0
  4063fc:	ldr	x0, [sp, #40]
  406400:	bl	405e48 <ferror@plt+0x42e8>
  406404:	cmp	x0, #0x0
  406408:	b.eq	406444 <ferror@plt+0x48e4>  // b.none
  40640c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406410:	add	x0, x0, #0xb20
  406414:	ldr	x19, [x0]
  406418:	adrp	x0, 407000 <ferror@plt+0x54a0>
  40641c:	add	x0, x0, #0x368
  406420:	bl	401b00 <gettext@plt>
  406424:	mov	x1, x0
  406428:	ldr	x0, [sp, #40]
  40642c:	mov	x3, x0
  406430:	ldr	x2, [sp, #32]
  406434:	mov	x0, x19
  406438:	bl	401b30 <fprintf@plt>
  40643c:	mov	w0, #0x0                   	// #0
  406440:	b	406498 <ferror@plt+0x4938>
  406444:	ldr	x1, [sp, #56]
  406448:	ldr	x0, [sp, #40]
  40644c:	bl	406298 <ferror@plt+0x4738>
  406450:	ldr	x0, [sp, #56]
  406454:	ldr	x0, [x0]
  406458:	cmp	x0, #0x0
  40645c:	b.eq	40646c <ferror@plt+0x490c>  // b.none
  406460:	ldr	x0, [sp, #56]
  406464:	ldr	x0, [x0]
  406468:	bl	4019c0 <free@plt>
  40646c:	ldr	x0, [sp, #56]
  406470:	ldr	x0, [x0, #8]
  406474:	cmp	x0, #0x0
  406478:	b.eq	406494 <ferror@plt+0x4934>  // b.none
  40647c:	ldr	x0, [sp, #40]
  406480:	ldr	x0, [x0, #1024]
  406484:	ldr	x1, [x0, #8]
  406488:	ldr	x0, [sp, #56]
  40648c:	ldr	x0, [x0, #8]
  406490:	blr	x1
  406494:	mov	w0, #0x1                   	// #1
  406498:	ldr	x19, [sp, #16]
  40649c:	ldp	x29, x30, [sp], #64
  4064a0:	ret
  4064a4:	stp	x29, x30, [sp, #-48]!
  4064a8:	mov	x29, sp
  4064ac:	str	x0, [sp, #24]
  4064b0:	str	x1, [sp, #16]
  4064b4:	ldr	x0, [sp, #24]
  4064b8:	ldrb	w0, [x0, #1080]
  4064bc:	ubfx	x0, x0, #1, #1
  4064c0:	and	w0, w0, #0xff
  4064c4:	eor	w0, w0, #0x1
  4064c8:	and	w0, w0, #0xff
  4064cc:	cmp	w0, #0x0
  4064d0:	b.eq	4064ec <ferror@plt+0x498c>  // b.none
  4064d4:	bl	401ac0 <__errno_location@plt>
  4064d8:	mov	x1, x0
  4064dc:	mov	w0, #0x16                  	// #22
  4064e0:	str	w0, [x1]
  4064e4:	mov	x0, #0x0                   	// #0
  4064e8:	b	406534 <ferror@plt+0x49d4>
  4064ec:	ldr	x1, [sp, #16]
  4064f0:	ldr	x0, [sp, #24]
  4064f4:	bl	405ee4 <ferror@plt+0x4384>
  4064f8:	str	x0, [sp, #40]
  4064fc:	ldr	x0, [sp, #40]
  406500:	cmp	x0, #0x0
  406504:	b.ne	406520 <ferror@plt+0x49c0>  // b.any
  406508:	bl	401ac0 <__errno_location@plt>
  40650c:	mov	x1, x0
  406510:	mov	w0, #0x2                   	// #2
  406514:	str	w0, [x1]
  406518:	mov	x0, #0x0                   	// #0
  40651c:	b	406534 <ferror@plt+0x49d4>
  406520:	ldr	x0, [sp, #24]
  406524:	ldr	x1, [sp, #40]
  406528:	str	x1, [x0, #1072]
  40652c:	ldr	x0, [sp, #40]
  406530:	ldr	x0, [x0, #8]
  406534:	ldp	x29, x30, [sp], #48
  406538:	ret
  40653c:	stp	x29, x30, [sp, #-32]!
  406540:	mov	x29, sp
  406544:	str	x0, [sp, #24]
  406548:	ldr	x0, [sp, #24]
  40654c:	ldrb	w0, [x0, #1080]
  406550:	ubfx	x0, x0, #1, #1
  406554:	and	w0, w0, #0xff
  406558:	eor	w0, w0, #0x1
  40655c:	and	w0, w0, #0xff
  406560:	cmp	w0, #0x0
  406564:	b.eq	406580 <ferror@plt+0x4a20>  // b.none
  406568:	bl	401ac0 <__errno_location@plt>
  40656c:	mov	x1, x0
  406570:	mov	w0, #0x16                  	// #22
  406574:	str	w0, [x1]
  406578:	mov	w0, #0x0                   	// #0
  40657c:	b	40658c <ferror@plt+0x4a2c>
  406580:	ldr	x0, [sp, #24]
  406584:	str	xzr, [x0, #1072]
  406588:	mov	w0, #0x1                   	// #1
  40658c:	ldp	x29, x30, [sp], #32
  406590:	ret
  406594:	stp	x29, x30, [sp, #-48]!
  406598:	mov	x29, sp
  40659c:	str	x0, [sp, #24]
  4065a0:	ldr	x0, [sp, #24]
  4065a4:	ldrb	w0, [x0, #1080]
  4065a8:	ubfx	x0, x0, #1, #1
  4065ac:	and	w0, w0, #0xff
  4065b0:	eor	w0, w0, #0x1
  4065b4:	and	w0, w0, #0xff
  4065b8:	cmp	w0, #0x0
  4065bc:	b.eq	4065d8 <ferror@plt+0x4a78>  // b.none
  4065c0:	bl	401ac0 <__errno_location@plt>
  4065c4:	mov	x1, x0
  4065c8:	mov	w0, #0x16                  	// #22
  4065cc:	str	w0, [x1]
  4065d0:	mov	x0, #0x0                   	// #0
  4065d4:	b	406660 <ferror@plt+0x4b00>
  4065d8:	ldr	x0, [sp, #24]
  4065dc:	ldr	x0, [x0, #1072]
  4065e0:	cmp	x0, #0x0
  4065e4:	b.ne	4065fc <ferror@plt+0x4a9c>  // b.any
  4065e8:	ldr	x0, [sp, #24]
  4065ec:	ldr	x1, [x0, #1056]
  4065f0:	ldr	x0, [sp, #24]
  4065f4:	str	x1, [x0, #1072]
  4065f8:	b	40664c <ferror@plt+0x4aec>
  4065fc:	ldr	x0, [sp, #24]
  406600:	ldr	x0, [x0, #1072]
  406604:	ldr	x1, [x0, #24]
  406608:	ldr	x0, [sp, #24]
  40660c:	str	x1, [x0, #1072]
  406610:	b	40664c <ferror@plt+0x4aec>
  406614:	ldr	x0, [sp, #24]
  406618:	ldr	x0, [x0, #1072]
  40661c:	ldr	x0, [x0, #8]
  406620:	str	x0, [sp, #40]
  406624:	ldr	x0, [sp, #40]
  406628:	cmp	x0, #0x0
  40662c:	b.eq	406638 <ferror@plt+0x4ad8>  // b.none
  406630:	ldr	x0, [sp, #40]
  406634:	b	406660 <ferror@plt+0x4b00>
  406638:	ldr	x0, [sp, #24]
  40663c:	ldr	x0, [x0, #1072]
  406640:	ldr	x1, [x0, #24]
  406644:	ldr	x0, [sp, #24]
  406648:	str	x1, [x0, #1072]
  40664c:	ldr	x0, [sp, #24]
  406650:	ldr	x0, [x0, #1072]
  406654:	cmp	x0, #0x0
  406658:	b.ne	406614 <ferror@plt+0x4ab4>  // b.any
  40665c:	mov	x0, #0x0                   	// #0
  406660:	ldp	x29, x30, [sp], #48
  406664:	ret
  406668:	stp	x29, x30, [sp, #-112]!
  40666c:	mov	x29, sp
  406670:	str	x19, [sp, #16]
  406674:	str	x0, [sp, #40]
  406678:	adrp	x0, 407000 <ferror@plt+0x54a0>
  40667c:	add	x0, x0, #0x3c0
  406680:	str	x0, [sp, #104]
  406684:	add	x0, sp, #0x40
  406688:	adrp	x1, 407000 <ferror@plt+0x54a0>
  40668c:	add	x1, x1, #0x3d0
  406690:	str	x1, [x0]
  406694:	add	x0, sp, #0x40
  406698:	adrp	x1, 407000 <ferror@plt+0x54a0>
  40669c:	add	x1, x1, #0x3d8
  4066a0:	str	x1, [x0, #8]
  4066a4:	add	x0, sp, #0x40
  4066a8:	ldr	x1, [sp, #40]
  4066ac:	str	x1, [x0, #16]
  4066b0:	add	x0, sp, #0x40
  4066b4:	str	xzr, [x0, #24]
  4066b8:	str	xzr, [sp, #56]
  4066bc:	add	x2, sp, #0x60
  4066c0:	add	x1, sp, #0x38
  4066c4:	add	x0, sp, #0x40
  4066c8:	mov	x3, x2
  4066cc:	mov	x2, x1
  4066d0:	mov	x1, x0
  4066d4:	ldr	x0, [sp, #104]
  4066d8:	bl	406ae4 <ferror@plt+0x4f84>
  4066dc:	cmp	w0, #0x0
  4066e0:	b.eq	406720 <ferror@plt+0x4bc0>  // b.none
  4066e4:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4066e8:	add	x0, x0, #0xb20
  4066ec:	ldr	x19, [x0]
  4066f0:	adrp	x0, 407000 <ferror@plt+0x54a0>
  4066f4:	add	x0, x0, #0x3e0
  4066f8:	bl	401b00 <gettext@plt>
  4066fc:	mov	x1, x0
  406700:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406704:	add	x0, x0, #0xf60
  406708:	ldr	x0, [x0]
  40670c:	mov	x2, x0
  406710:	mov	x0, x19
  406714:	bl	401b30 <fprintf@plt>
  406718:	mov	w0, #0xffffffff            	// #-1
  40671c:	b	406838 <ferror@plt+0x4cd8>
  406720:	ldr	w0, [sp, #96]
  406724:	asr	w0, w0, #8
  406728:	and	w0, w0, #0xff
  40672c:	str	w0, [sp, #100]
  406730:	ldr	w0, [sp, #96]
  406734:	and	w0, w0, #0x7f
  406738:	cmp	w0, #0x0
  40673c:	b.eq	40678c <ferror@plt+0x4c2c>  // b.none
  406740:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406744:	add	x0, x0, #0xb20
  406748:	ldr	x19, [x0]
  40674c:	adrp	x0, 407000 <ferror@plt+0x54a0>
  406750:	add	x0, x0, #0x408
  406754:	bl	401b00 <gettext@plt>
  406758:	mov	x4, x0
  40675c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406760:	add	x0, x0, #0xf60
  406764:	ldr	x1, [x0]
  406768:	ldr	w0, [sp, #96]
  40676c:	and	w0, w0, #0x7f
  406770:	mov	w3, w0
  406774:	mov	x2, x1
  406778:	mov	x1, x4
  40677c:	mov	x0, x19
  406780:	bl	401b30 <fprintf@plt>
  406784:	mov	w0, #0xffffffff            	// #-1
  406788:	b	406838 <ferror@plt+0x4cd8>
  40678c:	ldr	w0, [sp, #100]
  406790:	cmp	w0, #0x7f
  406794:	b.ne	4067a0 <ferror@plt+0x4c40>  // b.any
  406798:	mov	w0, #0x0                   	// #0
  40679c:	b	406838 <ferror@plt+0x4cd8>
  4067a0:	ldr	w0, [sp, #100]
  4067a4:	cmp	w0, #0x1
  4067a8:	b.ne	4067b4 <ferror@plt+0x4c54>  // b.any
  4067ac:	mov	w0, #0x0                   	// #0
  4067b0:	b	406838 <ferror@plt+0x4cd8>
  4067b4:	ldr	w0, [sp, #100]
  4067b8:	cmp	w0, #0x0
  4067bc:	b.eq	406834 <ferror@plt+0x4cd4>  // b.none
  4067c0:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4067c4:	add	x0, x0, #0xb20
  4067c8:	ldr	x19, [x0]
  4067cc:	adrp	x0, 407000 <ferror@plt+0x54a0>
  4067d0:	add	x0, x0, #0x440
  4067d4:	bl	401b00 <gettext@plt>
  4067d8:	mov	x1, x0
  4067dc:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4067e0:	add	x0, x0, #0xf60
  4067e4:	ldr	x0, [x0]
  4067e8:	ldr	w3, [sp, #100]
  4067ec:	mov	x2, x0
  4067f0:	mov	x0, x19
  4067f4:	bl	401b30 <fprintf@plt>
  4067f8:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4067fc:	add	x0, x0, #0xb20
  406800:	ldr	x19, [x0]
  406804:	adrp	x0, 407000 <ferror@plt+0x54a0>
  406808:	add	x0, x0, #0x3e0
  40680c:	bl	401b00 <gettext@plt>
  406810:	mov	x1, x0
  406814:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406818:	add	x0, x0, #0xf60
  40681c:	ldr	x0, [x0]
  406820:	mov	x2, x0
  406824:	mov	x0, x19
  406828:	bl	401b30 <fprintf@plt>
  40682c:	mov	w0, #0xffffffff            	// #-1
  406830:	b	406838 <ferror@plt+0x4cd8>
  406834:	mov	w0, #0x0                   	// #0
  406838:	ldr	x19, [sp, #16]
  40683c:	ldp	x29, x30, [sp], #112
  406840:	ret
  406844:	stp	x29, x30, [sp, #-128]!
  406848:	mov	x29, sp
  40684c:	str	x19, [sp, #16]
  406850:	str	w0, [sp, #44]
  406854:	adrp	x0, 407000 <ferror@plt+0x54a0>
  406858:	add	x0, x0, #0x460
  40685c:	str	x0, [sp, #112]
  406860:	str	xzr, [sp, #104]
  406864:	adrp	x0, 407000 <ferror@plt+0x54a0>
  406868:	add	x0, x0, #0x478
  40686c:	str	x0, [sp, #64]
  406870:	str	xzr, [sp, #72]
  406874:	str	xzr, [sp, #80]
  406878:	str	xzr, [sp, #56]
  40687c:	str	wzr, [sp, #124]
  406880:	mov	x0, #0x4                   	// #4
  406884:	bl	401850 <malloc@plt>
  406888:	str	x0, [sp, #104]
  40688c:	ldr	x0, [sp, #104]
  406890:	cmp	x0, #0x0
  406894:	b.ne	4068a0 <ferror@plt+0x4d40>  // b.any
  406898:	mov	w0, #0xffffffff            	// #-1
  40689c:	b	406ad8 <ferror@plt+0x4f78>
  4068a0:	ldr	w0, [sp, #124]
  4068a4:	add	w1, w0, #0x1
  4068a8:	str	w1, [sp, #124]
  4068ac:	sxtw	x0, w0
  4068b0:	ldr	x1, [sp, #104]
  4068b4:	add	x0, x1, x0
  4068b8:	mov	w1, #0x2d                  	// #45
  4068bc:	strb	w1, [x0]
  4068c0:	ldr	w0, [sp, #44]
  4068c4:	and	w0, w0, #0x1
  4068c8:	cmp	w0, #0x0
  4068cc:	b.eq	4068f0 <ferror@plt+0x4d90>  // b.none
  4068d0:	ldr	w0, [sp, #124]
  4068d4:	add	w1, w0, #0x1
  4068d8:	str	w1, [sp, #124]
  4068dc:	sxtw	x0, w0
  4068e0:	ldr	x1, [sp, #104]
  4068e4:	add	x0, x1, x0
  4068e8:	mov	w1, #0x55                  	// #85
  4068ec:	strb	w1, [x0]
  4068f0:	ldr	w0, [sp, #44]
  4068f4:	and	w0, w0, #0x2
  4068f8:	cmp	w0, #0x0
  4068fc:	b.eq	406920 <ferror@plt+0x4dc0>  // b.none
  406900:	ldr	w0, [sp, #124]
  406904:	add	w1, w0, #0x1
  406908:	str	w1, [sp, #124]
  40690c:	sxtw	x0, w0
  406910:	ldr	x1, [sp, #104]
  406914:	add	x0, x1, x0
  406918:	mov	w1, #0x47                  	// #71
  40691c:	strb	w1, [x0]
  406920:	ldr	w0, [sp, #124]
  406924:	add	w1, w0, #0x1
  406928:	str	w1, [sp, #124]
  40692c:	sxtw	x0, w0
  406930:	ldr	x1, [sp, #104]
  406934:	add	x0, x1, x0
  406938:	strb	wzr, [x0]
  40693c:	ldr	w0, [sp, #124]
  406940:	cmp	w0, #0x2
  406944:	b.ne	406958 <ferror@plt+0x4df8>  // b.any
  406948:	ldr	x0, [sp, #104]
  40694c:	bl	4019c0 <free@plt>
  406950:	mov	w0, #0x0                   	// #0
  406954:	b	406ad8 <ferror@plt+0x4f78>
  406958:	ldr	x0, [sp, #104]
  40695c:	str	x0, [sp, #72]
  406960:	add	x2, sp, #0x5c
  406964:	add	x1, sp, #0x38
  406968:	add	x0, sp, #0x40
  40696c:	mov	x3, x2
  406970:	mov	x2, x1
  406974:	mov	x1, x0
  406978:	ldr	x0, [sp, #112]
  40697c:	bl	406ae4 <ferror@plt+0x4f84>
  406980:	str	w0, [sp, #100]
  406984:	ldr	x0, [sp, #104]
  406988:	bl	4019c0 <free@plt>
  40698c:	ldr	w0, [sp, #100]
  406990:	cmp	w0, #0x0
  406994:	b.eq	4069d4 <ferror@plt+0x4e74>  // b.none
  406998:	adrp	x0, 419000 <ferror@plt+0x174a0>
  40699c:	add	x0, x0, #0xb20
  4069a0:	ldr	x19, [x0]
  4069a4:	adrp	x0, 407000 <ferror@plt+0x54a0>
  4069a8:	add	x0, x0, #0x488
  4069ac:	bl	401b00 <gettext@plt>
  4069b0:	mov	x1, x0
  4069b4:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4069b8:	add	x0, x0, #0xf60
  4069bc:	ldr	x0, [x0]
  4069c0:	mov	x2, x0
  4069c4:	mov	x0, x19
  4069c8:	bl	401b30 <fprintf@plt>
  4069cc:	mov	w0, #0xffffffff            	// #-1
  4069d0:	b	406ad8 <ferror@plt+0x4f78>
  4069d4:	ldr	w0, [sp, #92]
  4069d8:	asr	w0, w0, #8
  4069dc:	and	w0, w0, #0xff
  4069e0:	str	w0, [sp, #96]
  4069e4:	ldr	w0, [sp, #92]
  4069e8:	and	w0, w0, #0x7f
  4069ec:	cmp	w0, #0x0
  4069f0:	b.eq	406a40 <ferror@plt+0x4ee0>  // b.none
  4069f4:	adrp	x0, 419000 <ferror@plt+0x174a0>
  4069f8:	add	x0, x0, #0xb20
  4069fc:	ldr	x19, [x0]
  406a00:	adrp	x0, 407000 <ferror@plt+0x54a0>
  406a04:	add	x0, x0, #0x4b0
  406a08:	bl	401b00 <gettext@plt>
  406a0c:	mov	x4, x0
  406a10:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406a14:	add	x0, x0, #0xf60
  406a18:	ldr	x1, [x0]
  406a1c:	ldr	w0, [sp, #92]
  406a20:	and	w0, w0, #0x7f
  406a24:	mov	w3, w0
  406a28:	mov	x2, x1
  406a2c:	mov	x1, x4
  406a30:	mov	x0, x19
  406a34:	bl	401b30 <fprintf@plt>
  406a38:	mov	w0, #0xffffffff            	// #-1
  406a3c:	b	406ad8 <ferror@plt+0x4f78>
  406a40:	ldr	w0, [sp, #96]
  406a44:	cmp	w0, #0x7f
  406a48:	b.ne	406a54 <ferror@plt+0x4ef4>  // b.any
  406a4c:	mov	w0, #0x0                   	// #0
  406a50:	b	406ad8 <ferror@plt+0x4f78>
  406a54:	ldr	w0, [sp, #96]
  406a58:	cmp	w0, #0x0
  406a5c:	b.eq	406ad4 <ferror@plt+0x4f74>  // b.none
  406a60:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406a64:	add	x0, x0, #0xb20
  406a68:	ldr	x19, [x0]
  406a6c:	adrp	x0, 407000 <ferror@plt+0x54a0>
  406a70:	add	x0, x0, #0x4e8
  406a74:	bl	401b00 <gettext@plt>
  406a78:	mov	x1, x0
  406a7c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406a80:	add	x0, x0, #0xf60
  406a84:	ldr	x0, [x0]
  406a88:	ldr	w3, [sp, #96]
  406a8c:	mov	x2, x0
  406a90:	mov	x0, x19
  406a94:	bl	401b30 <fprintf@plt>
  406a98:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406a9c:	add	x0, x0, #0xb20
  406aa0:	ldr	x19, [x0]
  406aa4:	adrp	x0, 407000 <ferror@plt+0x54a0>
  406aa8:	add	x0, x0, #0x488
  406aac:	bl	401b00 <gettext@plt>
  406ab0:	mov	x1, x0
  406ab4:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406ab8:	add	x0, x0, #0xf60
  406abc:	ldr	x0, [x0]
  406ac0:	mov	x2, x0
  406ac4:	mov	x0, x19
  406ac8:	bl	401b30 <fprintf@plt>
  406acc:	mov	w0, #0xffffffff            	// #-1
  406ad0:	b	406ad8 <ferror@plt+0x4f78>
  406ad4:	mov	w0, #0x0                   	// #0
  406ad8:	ldr	x19, [sp, #16]
  406adc:	ldp	x29, x30, [sp], #128
  406ae0:	ret
  406ae4:	stp	x29, x30, [sp, #-96]!
  406ae8:	mov	x29, sp
  406aec:	stp	x19, x20, [sp, #16]
  406af0:	str	x21, [sp, #32]
  406af4:	str	x0, [sp, #72]
  406af8:	str	x1, [sp, #64]
  406afc:	str	x2, [sp, #56]
  406b00:	str	x3, [sp, #48]
  406b04:	ldr	x0, [sp, #56]
  406b08:	cmp	x0, #0x0
  406b0c:	b.ne	406b20 <ferror@plt+0x4fc0>  // b.any
  406b10:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406b14:	add	x0, x0, #0xb30
  406b18:	ldr	x0, [x0]
  406b1c:	str	x0, [sp, #56]
  406b20:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406b24:	add	x0, x0, #0xb28
  406b28:	ldr	x0, [x0]
  406b2c:	bl	401a20 <fflush@plt>
  406b30:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406b34:	add	x0, x0, #0xb20
  406b38:	ldr	x0, [x0]
  406b3c:	bl	401a20 <fflush@plt>
  406b40:	bl	4017e0 <fork@plt>
  406b44:	str	w0, [sp, #92]
  406b48:	ldr	w0, [sp, #92]
  406b4c:	cmp	w0, #0x0
  406b50:	b.ne	406bc4 <ferror@plt+0x5064>  // b.any
  406b54:	ldr	x2, [sp, #56]
  406b58:	ldr	x1, [sp, #64]
  406b5c:	ldr	x0, [sp, #72]
  406b60:	bl	4019e0 <execve@plt>
  406b64:	bl	401ac0 <__errno_location@plt>
  406b68:	ldr	w0, [x0]
  406b6c:	cmp	w0, #0x2
  406b70:	b.ne	406b7c <ferror@plt+0x501c>  // b.any
  406b74:	mov	w0, #0x7f                  	// #127
  406b78:	bl	401730 <exit@plt>
  406b7c:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406b80:	add	x0, x0, #0xb20
  406b84:	ldr	x19, [x0]
  406b88:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406b8c:	add	x0, x0, #0xf60
  406b90:	ldr	x20, [x0]
  406b94:	bl	401ac0 <__errno_location@plt>
  406b98:	ldr	w0, [x0]
  406b9c:	bl	401920 <strerror@plt>
  406ba0:	mov	x4, x0
  406ba4:	ldr	x3, [sp, #72]
  406ba8:	mov	x2, x20
  406bac:	adrp	x0, 407000 <ferror@plt+0x54a0>
  406bb0:	add	x1, x0, #0x510
  406bb4:	mov	x0, x19
  406bb8:	bl	401b30 <fprintf@plt>
  406bbc:	mov	w0, #0x7e                  	// #126
  406bc0:	bl	401730 <exit@plt>
  406bc4:	ldr	w0, [sp, #92]
  406bc8:	cmn	w0, #0x1
  406bcc:	b.ne	406c18 <ferror@plt+0x50b8>  // b.any
  406bd0:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406bd4:	add	x0, x0, #0xb20
  406bd8:	ldr	x19, [x0]
  406bdc:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406be0:	add	x0, x0, #0xf60
  406be4:	ldr	x20, [x0]
  406be8:	bl	401ac0 <__errno_location@plt>
  406bec:	ldr	w0, [x0]
  406bf0:	bl	401920 <strerror@plt>
  406bf4:	mov	x4, x0
  406bf8:	ldr	x3, [sp, #72]
  406bfc:	mov	x2, x20
  406c00:	adrp	x0, 407000 <ferror@plt+0x54a0>
  406c04:	add	x1, x0, #0x510
  406c08:	mov	x0, x19
  406c0c:	bl	401b30 <fprintf@plt>
  406c10:	mov	w0, #0xffffffff            	// #-1
  406c14:	b	406ce8 <ferror@plt+0x5188>
  406c18:	mov	w2, #0x0                   	// #0
  406c1c:	ldr	x1, [sp, #48]
  406c20:	ldr	w0, [sp, #92]
  406c24:	bl	401ae0 <waitpid@plt>
  406c28:	str	w0, [sp, #88]
  406c2c:	ldr	w0, [sp, #88]
  406c30:	cmn	w0, #0x1
  406c34:	b.ne	406c48 <ferror@plt+0x50e8>  // b.any
  406c38:	bl	401ac0 <__errno_location@plt>
  406c3c:	ldr	w0, [x0]
  406c40:	cmp	w0, #0xa
  406c44:	b.eq	406c84 <ferror@plt+0x5124>  // b.none
  406c48:	ldr	w0, [sp, #88]
  406c4c:	cmn	w0, #0x1
  406c50:	b.ne	406c64 <ferror@plt+0x5104>  // b.any
  406c54:	bl	401ac0 <__errno_location@plt>
  406c58:	ldr	w0, [x0]
  406c5c:	cmp	w0, #0x4
  406c60:	b.eq	406c18 <ferror@plt+0x50b8>  // b.none
  406c64:	ldr	w0, [sp, #88]
  406c68:	cmn	w0, #0x1
  406c6c:	b.eq	406c88 <ferror@plt+0x5128>  // b.none
  406c70:	ldr	w1, [sp, #88]
  406c74:	ldr	w0, [sp, #92]
  406c78:	cmp	w1, w0
  406c7c:	b.ne	406c18 <ferror@plt+0x50b8>  // b.any
  406c80:	b	406c88 <ferror@plt+0x5128>
  406c84:	nop
  406c88:	ldr	w0, [sp, #88]
  406c8c:	cmn	w0, #0x1
  406c90:	b.ne	406ce4 <ferror@plt+0x5184>  // b.any
  406c94:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406c98:	add	x0, x0, #0xb20
  406c9c:	ldr	x19, [x0]
  406ca0:	adrp	x0, 419000 <ferror@plt+0x174a0>
  406ca4:	add	x0, x0, #0xf60
  406ca8:	ldr	x20, [x0]
  406cac:	ldr	x0, [sp, #48]
  406cb0:	ldr	w21, [x0]
  406cb4:	bl	401ac0 <__errno_location@plt>
  406cb8:	ldr	w0, [x0]
  406cbc:	bl	401920 <strerror@plt>
  406cc0:	mov	x4, x0
  406cc4:	mov	w3, w21
  406cc8:	mov	x2, x20
  406ccc:	adrp	x0, 407000 <ferror@plt+0x54a0>
  406cd0:	add	x1, x0, #0x530
  406cd4:	mov	x0, x19
  406cd8:	bl	401b30 <fprintf@plt>
  406cdc:	mov	w0, #0xffffffff            	// #-1
  406ce0:	b	406ce8 <ferror@plt+0x5188>
  406ce4:	mov	w0, #0x0                   	// #0
  406ce8:	ldp	x19, x20, [sp, #16]
  406cec:	ldr	x21, [sp, #32]
  406cf0:	ldp	x29, x30, [sp], #96
  406cf4:	ret
  406cf8:	stp	x29, x30, [sp, #-64]!
  406cfc:	mov	x29, sp
  406d00:	stp	x19, x20, [sp, #16]
  406d04:	adrp	x20, 418000 <ferror@plt+0x164a0>
  406d08:	add	x20, x20, #0xdf0
  406d0c:	stp	x21, x22, [sp, #32]
  406d10:	adrp	x21, 418000 <ferror@plt+0x164a0>
  406d14:	add	x21, x21, #0xde8
  406d18:	sub	x20, x20, x21
  406d1c:	mov	w22, w0
  406d20:	stp	x23, x24, [sp, #48]
  406d24:	mov	x23, x1
  406d28:	mov	x24, x2
  406d2c:	bl	4016a8 <getpwnam_r@plt-0x38>
  406d30:	cmp	xzr, x20, asr #3
  406d34:	b.eq	406d60 <ferror@plt+0x5200>  // b.none
  406d38:	asr	x20, x20, #3
  406d3c:	mov	x19, #0x0                   	// #0
  406d40:	ldr	x3, [x21, x19, lsl #3]
  406d44:	mov	x2, x24
  406d48:	add	x19, x19, #0x1
  406d4c:	mov	x1, x23
  406d50:	mov	w0, w22
  406d54:	blr	x3
  406d58:	cmp	x20, x19
  406d5c:	b.ne	406d40 <ferror@plt+0x51e0>  // b.any
  406d60:	ldp	x19, x20, [sp, #16]
  406d64:	ldp	x21, x22, [sp, #32]
  406d68:	ldp	x23, x24, [sp, #48]
  406d6c:	ldp	x29, x30, [sp], #64
  406d70:	ret
  406d74:	nop
  406d78:	ret
  406d7c:	nop
  406d80:	mov	x2, x1
  406d84:	mov	x1, x0
  406d88:	mov	w0, #0x0                   	// #0
  406d8c:	b	401ad0 <__xstat@plt>
  406d90:	mov	x2, x1
  406d94:	mov	w1, w0
  406d98:	mov	w0, #0x0                   	// #0
  406d9c:	b	401a60 <__fxstat@plt>
  406da0:	mov	x2, x1
  406da4:	mov	x1, x0
  406da8:	mov	w0, #0x0                   	// #0
  406dac:	b	401a40 <__lxstat@plt>

Disassembly of section .fini:

0000000000406db0 <.fini>:
  406db0:	stp	x29, x30, [sp, #-16]!
  406db4:	mov	x29, sp
  406db8:	ldp	x29, x30, [sp], #16
  406dbc:	ret
