Analysis & Elaboration report for P1
Fri Dec 29 19:29:24 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "RISC_V_Processor:dut|data_memory:datamem"
  6. Port Connectivity Checks: "RISC_V_Processor:dut|EXMEM:i3"
  7. Port Connectivity Checks: "RISC_V_Processor:dut|adder:adder2"
  8. Port Connectivity Checks: "RISC_V_Processor:dut|registerFile:regfile"
  9. Port Connectivity Checks: "RISC_V_Processor:dut|instruction_parser:ip"
 10. Port Connectivity Checks: "RISC_V_Processor:dut|adder:adder1"
 11. Analysis & Elaboration Messages
 12. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Dec 29 19:29:24 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; P1                                          ;
; Top-level Entity Name              ; testbench                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; testbench          ; P1                 ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Processor:dut|data_memory:datamem"                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; element1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; element2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; element3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; element4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; element5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; element6 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; element7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; element8 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Processor:dut|EXMEM:i3"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Processor:dut|adder:adder2" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; q[0] ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Processor:dut|registerFile:regfile"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; r8   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r19  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r20  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r21  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r22  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Processor:dut|instruction_parser:ip"                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; funct3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; funct7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Processor:dut|adder:adder1" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; q[63..3] ; Input ; Info     ; Stuck at GND                    ;
; q[1..0]  ; Input ; Info     ; Stuck at GND                    ;
; q[2]     ; Input ; Info     ; Stuck at VCC                    ;
+----------+-------+----------+---------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Dec 29 19:29:17 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file risc_v_processor.sv
    Info (12023): Found entity 1: RISC_V_Processor File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file twobyonemux.sv
    Info (12023): Found entity 1: TwobyOneMux File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/TwobyOneMux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file threebyonemux.sv
    Info (12023): Found entity 1: ThreebyOneMux File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.sv
    Info (12023): Found entity 1: registerFile File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/reg_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.sv
    Info (12023): Found entity 1: program_counter File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/program_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_flush.sv
    Info (12023): Found entity 1: pipeline_flush File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/pipeline_flush.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memwb.sv
    Info (12023): Found entity 1: MEMWB File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/MEMWB.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file instruction_parser.sv
    Info (12023): Found entity 1: instruction_parser File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/instruction_parser.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: instruction_memory File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/instruction_memory.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file imm_data_extractor.sv
    Info (12023): Found entity 1: imm_data_extractor File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ifid.sv
    Info (12023): Found entity 1: IFID File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/IFID.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file idex.sv
    Info (12023): Found entity 1: IDEX File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/IDEX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection_unit.sv
    Info (12023): Found entity 1: hazard_detection_unit File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/hazard_detection_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.sv
    Info (12023): Found entity 1: ForwardingUnit File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ForwardingUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exmem.sv
    Info (12023): Found entity 1: EXMEM File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/EXMEM.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: data_memory File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: CU File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branching_unit.sv
    Info (12023): Found entity 1: branching_unit File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/branching_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.sv
    Info (12023): Found entity 1: alu_control File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_64bit.sv
    Info (12023): Found entity 1: Alu64 File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/adder.sv Line: 1
Info (12127): Elaborating entity "testbench" for the top level hierarchy
Warning (10755): Verilog HDL warning at testbench.sv(29): assignments to clk create a combinational loop File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/testbench.sv Line: 29
Warning (10175): Verilog HDL warning at testbench.sv(35): ignoring unsupported system task File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/testbench.sv Line: 35
Warning (10175): Verilog HDL warning at testbench.sv(36): ignoring unsupported system task File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/testbench.sv Line: 36
Info (12128): Elaborating entity "RISC_V_Processor" for hierarchy "RISC_V_Processor:dut" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/testbench.sv Line: 25
Info (12128): Elaborating entity "pipeline_flush" for hierarchy "RISC_V_Processor:dut|pipeline_flush:p_flush" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 122
Info (12128): Elaborating entity "hazard_detection_unit" for hierarchy "RISC_V_Processor:dut|hazard_detection_unit:hu" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 131
Info (12128): Elaborating entity "program_counter" for hierarchy "RISC_V_Processor:dut|program_counter:pc" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 141
Info (12128): Elaborating entity "instruction_memory" for hierarchy "RISC_V_Processor:dut|instruction_memory:im" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 147
Info (12128): Elaborating entity "adder" for hierarchy "RISC_V_Processor:dut|adder:adder1" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 155
Info (12128): Elaborating entity "IFID" for hierarchy "RISC_V_Processor:dut|IFID:i1" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 167
Info (12128): Elaborating entity "instruction_parser" for hierarchy "RISC_V_Processor:dut|instruction_parser:ip" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 178
Info (12128): Elaborating entity "CU" for hierarchy "RISC_V_Processor:dut|CU:cu" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 191
Info (12128): Elaborating entity "imm_data_extractor" for hierarchy "RISC_V_Processor:dut|imm_data_extractor:immextr" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 197
Warning (10270): Verilog HDL Case Statement warning at imm_data_extractor.sv(10): incomplete case statement has no default case item File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv Line: 10
Warning (10240): Verilog HDL Always Construct warning at imm_data_extractor.sv(10): inferring latch(es) for variable "imm_data", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv Line: 10
Info (10041): Inferred latch for "imm_data[0]" at imm_data_extractor.sv(10) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv Line: 10
Info (10041): Inferred latch for "imm_data[1]" at imm_data_extractor.sv(10) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv Line: 10
Info (10041): Inferred latch for "imm_data[2]" at imm_data_extractor.sv(10) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv Line: 10
Info (10041): Inferred latch for "imm_data[3]" at imm_data_extractor.sv(10) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv Line: 10
Info (10041): Inferred latch for "imm_data[4]" at imm_data_extractor.sv(10) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv Line: 10
Info (10041): Inferred latch for "imm_data[5]" at imm_data_extractor.sv(10) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv Line: 10
Info (10041): Inferred latch for "imm_data[6]" at imm_data_extractor.sv(10) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv Line: 10
Info (10041): Inferred latch for "imm_data[7]" at imm_data_extractor.sv(10) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv Line: 10
Info (10041): Inferred latch for "imm_data[8]" at imm_data_extractor.sv(10) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv Line: 10
Info (10041): Inferred latch for "imm_data[9]" at imm_data_extractor.sv(10) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv Line: 10
Info (10041): Inferred latch for "imm_data[10]" at imm_data_extractor.sv(10) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv Line: 10
Info (12128): Elaborating entity "registerFile" for hierarchy "RISC_V_Processor:dut|registerFile:regfile" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 216
Info (12128): Elaborating entity "IDEX" for hierarchy "RISC_V_Processor:dut|IDEX:i2" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 234
Info (12128): Elaborating entity "ThreebyOneMux" for hierarchy "RISC_V_Processor:dut|ThreebyOneMux:m1" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 246
Warning (10270): Verilog HDL Case Statement warning at ThreebyOneMux.sv(12): incomplete case statement has no default case item File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Warning (10240): Verilog HDL Always Construct warning at ThreebyOneMux.sv(12): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[0]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[1]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[2]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[3]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[4]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[5]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[6]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[7]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[8]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[9]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[10]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[11]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[12]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[13]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[14]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[15]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[16]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[17]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[18]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[19]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[20]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[21]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[22]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[23]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[24]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[25]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[26]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[27]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[28]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[29]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[30]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[31]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[32]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[33]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[34]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[35]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[36]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[37]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[38]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[39]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[40]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[41]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[42]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[43]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[44]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[45]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[46]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[47]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[48]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[49]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[50]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[51]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[52]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[53]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[54]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[55]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[56]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[57]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[58]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[59]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[60]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[61]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[62]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (10041): Inferred latch for "out[63]" at ThreebyOneMux.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv Line: 12
Info (12128): Elaborating entity "TwobyOneMux" for hierarchy "RISC_V_Processor:dut|TwobyOneMux:mux1" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 256
Info (12128): Elaborating entity "Alu64" for hierarchy "RISC_V_Processor:dut|Alu64:alu" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 265
Warning (10270): Verilog HDL Case Statement warning at alu_64bit.sv(12): incomplete case statement has no default case item File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Warning (10240): Verilog HDL Always Construct warning at alu_64bit.sv(12): inferring latch(es) for variable "Result", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[0]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[1]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[2]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[3]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[4]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[5]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[6]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[7]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[8]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[9]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[10]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[11]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[12]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[13]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[14]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[15]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[16]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[17]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[18]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[19]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[20]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[21]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[22]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[23]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[24]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[25]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[26]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[27]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[28]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[29]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[30]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[31]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[32]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[33]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[34]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[35]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[36]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[37]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[38]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[39]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[40]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[41]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[42]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[43]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[44]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[45]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[46]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[47]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[48]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[49]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[50]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[51]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[52]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[53]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[54]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[55]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[56]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[57]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[58]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[59]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[60]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[61]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[62]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (10041): Inferred latch for "Result[63]" at alu_64bit.sv(12) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv Line: 12
Info (12128): Elaborating entity "alu_control" for hierarchy "RISC_V_Processor:dut|alu_control:ac" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 272
Warning (10240): Verilog HDL Always Construct warning at alu_control.sv(8): inferring latch(es) for variable "operation", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_control.sv Line: 8
Info (10041): Inferred latch for "operation[0]" at alu_control.sv(16) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_control.sv Line: 16
Info (10041): Inferred latch for "operation[1]" at alu_control.sv(16) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_control.sv Line: 16
Info (10041): Inferred latch for "operation[2]" at alu_control.sv(16) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_control.sv Line: 16
Info (10041): Inferred latch for "operation[3]" at alu_control.sv(16) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_control.sv Line: 16
Info (12128): Elaborating entity "EXMEM" for hierarchy "RISC_V_Processor:dut|EXMEM:i3" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 283
Info (12128): Elaborating entity "data_memory" for hierarchy "RISC_V_Processor:dut|data_memory:datamem" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 301
Warning (10240): Verilog HDL Always Construct warning at data_memory.sv(47): inferring latch(es) for variable "read_data", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[0]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[1]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[2]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[3]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[4]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[5]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[6]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[7]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[8]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[9]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[10]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[11]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[12]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[13]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[14]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[15]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[16]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[17]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[18]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[19]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[20]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[21]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[22]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[23]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[24]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[25]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[26]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[27]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[28]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[29]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[30]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[31]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[32]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[33]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[34]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[35]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[36]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[37]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[38]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[39]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[40]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[41]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[42]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[43]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[44]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[45]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[46]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[47]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[48]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[49]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[50]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[51]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[52]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[53]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[54]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[55]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[56]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[57]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[58]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[59]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[60]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[61]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[62]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (10041): Inferred latch for "read_data[63]" at data_memory.sv(47) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv Line: 47
Info (12128): Elaborating entity "MEMWB" for hierarchy "RISC_V_Processor:dut|MEMWB:i4" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 316
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "RISC_V_Processor:dut|ForwardingUnit:f1" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 330
Info (12128): Elaborating entity "branching_unit" for hierarchy "RISC_V_Processor:dut|branching_unit:branc" File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv Line: 336
Warning (10270): Verilog HDL Case Statement warning at branching_unit.sv(16): incomplete case statement has no default case item File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/branching_unit.sv Line: 16
Warning (10240): Verilog HDL Always Construct warning at branching_unit.sv(16): inferring latch(es) for variable "addermuxselect", which holds its previous value in one or more paths through the always construct File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/branching_unit.sv Line: 16
Info (10041): Inferred latch for "addermuxselect" at branching_unit.sv(16) File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/branching_unit.sv Line: 16
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/testbench.sv Line: 3
Info (144001): Generated suppressed messages file C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/output_files/P1.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4718 megabytes
    Info: Processing ended: Fri Dec 29 19:29:24 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:19


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/output_files/P1.map.smsg.


