Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Feb  5 20:56:07 2022
| Host         : blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file motor_driver_top_timing_summary_routed.rpt -pb motor_driver_top_timing_summary_routed.pb -rpx motor_driver_top_timing_summary_routed.rpx -warn_on_violation
| Design       : motor_driver_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  11          
TIMING-20  Warning   Non-clocked latch              16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (7)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: u0/timer_counter_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u0/timer_counter_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (7)
----------------------------
 There are 7 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.770        0.000                      0                   41        0.254        0.000                      0                   41        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.770        0.000                      0                   41        0.254        0.000                      0                   41        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/XLXI_7/inst/DEN
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.527ns (65.073%)  route 0.820ns (34.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     6.582 r  u1/XLXI_7/inst/EOC
                         net (fo=1, routed)           0.820     7.401    u1/XLXI_7/den_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.420    14.761    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
                         clock pessimism              0.294    15.055    
                         clock uncertainty           -0.035    15.020    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848    14.172    u1/XLXI_7/inst
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 1.788ns (56.455%)  route 1.379ns (43.545%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539     5.060    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 f  u2/counter_reg[18]/Q
                         net (fo=19, routed)          1.379     6.895    u2/counter_reg_n_0_[18]
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  u2/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.019    u2/counter[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.551 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    u2/counter_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    u2/counter_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    u2/counter_reg[8]_i_1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  u2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.893    u2/counter_reg[12]_i_1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.227 r  u2/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.227    u2/counter_reg[16]_i_1_n_6
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.423    14.764    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[17]/C
                         clock pessimism              0.296    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y71         FDRE (Setup_fdre_C_D)        0.062    15.087    u2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.682ns (54.947%)  route 1.379ns (45.052%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539     5.060    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 f  u2/counter_reg[18]/Q
                         net (fo=19, routed)          1.379     6.895    u2/counter_reg_n_0_[18]
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  u2/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.019    u2/counter[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.551 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    u2/counter_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    u2/counter_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    u2/counter_reg[8]_i_1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  u2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.893    u2/counter_reg[12]_i_1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.121 r  u2/counter_reg[16]_i_1/CO[2]
                         net (fo=1, routed)           0.000     8.121    u2/counter_reg[16]_i_1_n_1
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.423    14.764    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[18]/C
                         clock pessimism              0.296    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y71         FDRE (Setup_fdre_C_D)        0.046    15.071    u2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  6.950    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 1.674ns (54.829%)  route 1.379ns (45.171%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539     5.060    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 f  u2/counter_reg[18]/Q
                         net (fo=19, routed)          1.379     6.895    u2/counter_reg_n_0_[18]
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  u2/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.019    u2/counter[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.551 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    u2/counter_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    u2/counter_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    u2/counter_reg[8]_i_1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.113 r  u2/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.113    u2/counter_reg[12]_i_1_n_6
    SLICE_X32Y70         FDRE                                         r  u2/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.424    14.765    u2/dclk_in
    SLICE_X32Y70         FDRE                                         r  u2/counter_reg[13]/C
                         clock pessimism              0.273    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)        0.062    15.065    u2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 1.677ns (54.874%)  route 1.379ns (45.126%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539     5.060    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 f  u2/counter_reg[18]/Q
                         net (fo=19, routed)          1.379     6.895    u2/counter_reg_n_0_[18]
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  u2/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.019    u2/counter[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.551 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    u2/counter_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    u2/counter_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    u2/counter_reg[8]_i_1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  u2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.893    u2/counter_reg[12]_i_1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.116 r  u2/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.116    u2/counter_reg[16]_i_1_n_7
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.423    14.764    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[16]/C
                         clock pessimism              0.296    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y71         FDRE (Setup_fdre_C_D)        0.062    15.087    u2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 1.653ns (54.517%)  route 1.379ns (45.483%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539     5.060    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 f  u2/counter_reg[18]/Q
                         net (fo=19, routed)          1.379     6.895    u2/counter_reg_n_0_[18]
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  u2/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.019    u2/counter[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.551 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    u2/counter_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    u2/counter_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    u2/counter_reg[8]_i_1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.092 r  u2/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.092    u2/counter_reg[12]_i_1_n_4
    SLICE_X32Y70         FDRE                                         r  u2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.424    14.765    u2/dclk_in
    SLICE_X32Y70         FDRE                                         r  u2/counter_reg[15]/C
                         clock pessimism              0.273    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)        0.062    15.065    u2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.973    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 1.579ns (53.379%)  route 1.379ns (46.621%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539     5.060    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 f  u2/counter_reg[18]/Q
                         net (fo=19, routed)          1.379     6.895    u2/counter_reg_n_0_[18]
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  u2/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.019    u2/counter[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.551 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    u2/counter_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    u2/counter_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    u2/counter_reg[8]_i_1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.018 r  u2/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.018    u2/counter_reg[12]_i_1_n_5
    SLICE_X32Y70         FDRE                                         r  u2/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.424    14.765    u2/dclk_in
    SLICE_X32Y70         FDRE                                         r  u2/counter_reg[14]/C
                         clock pessimism              0.273    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)        0.062    15.065    u2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 1.563ns (53.125%)  route 1.379ns (46.875%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539     5.060    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 f  u2/counter_reg[18]/Q
                         net (fo=19, routed)          1.379     6.895    u2/counter_reg_n_0_[18]
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  u2/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.019    u2/counter[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.551 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    u2/counter_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    u2/counter_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  u2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.779    u2/counter_reg[8]_i_1_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.002 r  u2/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.002    u2/counter_reg[12]_i_1_n_7
    SLICE_X32Y70         FDRE                                         r  u2/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.424    14.765    u2/dclk_in
    SLICE_X32Y70         FDRE                                         r  u2/counter_reg[12]/C
                         clock pessimism              0.273    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)        0.062    15.065    u2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 1.560ns (53.077%)  route 1.379ns (46.923%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539     5.060    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 f  u2/counter_reg[18]/Q
                         net (fo=19, routed)          1.379     6.895    u2/counter_reg_n_0_[18]
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  u2/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.019    u2/counter[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.551 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    u2/counter_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    u2/counter_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.999 r  u2/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.999    u2/counter_reg[8]_i_1_n_6
    SLICE_X32Y69         FDRE                                         r  u2/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.424    14.765    u2/dclk_in
    SLICE_X32Y69         FDRE                                         r  u2/counter_reg[9]/C
                         clock pessimism              0.273    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y69         FDRE (Setup_fdre_C_D)        0.062    15.065    u2/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 1.539ns (52.740%)  route 1.379ns (47.260%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539     5.060    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 f  u2/counter_reg[18]/Q
                         net (fo=19, routed)          1.379     6.895    u2/counter_reg_n_0_[18]
    SLICE_X32Y67         LUT2 (Prop_lut2_I1_O)        0.124     7.019 r  u2/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     7.019    u2/counter[0]_i_6_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.551 r  u2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    u2/counter_reg[0]_i_1_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  u2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    u2/counter_reg[4]_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.978 r  u2/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.978    u2/counter_reg[8]_i_1_n_4
    SLICE_X32Y69         FDRE                                         r  u2/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.424    14.765    u2/dclk_in
    SLICE_X32Y69         FDRE                                         r  u2/counter_reg[11]/C
                         clock pessimism              0.273    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y69         FDRE (Setup_fdre_C_D)        0.062    15.065    u2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  7.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u0/timer_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/timer_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    u0/dclk_in
    SLICE_X6Y42          FDRE                                         r  u0/timer_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u0/timer_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.754    u0/timer_counter_reg_n_0_[10]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  u0/timer_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    u0/timer_counter_reg[8]_i_1_n_5
    SLICE_X6Y42          FDRE                                         r  u0/timer_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    u0/dclk_in
    SLICE_X6Y42          FDRE                                         r  u0/timer_counter_reg[10]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.134     1.609    u0/timer_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u0/timer_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/timer_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    u0/dclk_in
    SLICE_X6Y40          FDRE                                         r  u0/timer_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u0/timer_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.754    u0/timer_counter_reg_n_0_[2]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  u0/timer_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    u0/timer_counter_reg[0]_i_1_n_5
    SLICE_X6Y40          FDRE                                         r  u0/timer_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    u0/dclk_in
    SLICE_X6Y40          FDRE                                         r  u0/timer_counter_reg[2]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.134     1.609    u0/timer_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u0/timer_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/timer_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    u0/dclk_in
    SLICE_X6Y41          FDRE                                         r  u0/timer_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u0/timer_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.754    u0/timer_counter_reg_n_0_[6]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  u0/timer_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    u0/timer_counter_reg[4]_i_1_n_5
    SLICE_X6Y41          FDRE                                         r  u0/timer_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    u0/dclk_in
    SLICE_X6Y41          FDRE                                         r  u0/timer_counter_reg[6]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.134     1.609    u0/timer_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u0/timer_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/timer_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    u0/dclk_in
    SLICE_X6Y43          FDRE                                         r  u0/timer_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  u0/timer_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.755    u0/timer_counter_reg_n_0_[14]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  u0/timer_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    u0/timer_counter_reg[12]_i_1_n_5
    SLICE_X6Y43          FDRE                                         r  u0/timer_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.991    u0/dclk_in
    SLICE_X6Y43          FDRE                                         r  u0/timer_counter_reg[14]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.134     1.610    u0/timer_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u1/addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/addr_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.549     1.432    u1/dclk_in
    SLICE_X29Y76         FDRE                                         r  u1/addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  u1/addr_in_reg[3]/Q
                         net (fo=2, routed)           0.168     1.741    u1/addr_in[3]
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.045     1.786 r  u1/addr_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.786    u1/addr_in[3]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  u1/addr_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.816     1.943    u1/dclk_in
    SLICE_X29Y76         FDRE                                         r  u1/addr_in_reg[3]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.091     1.523    u1/addr_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u0/timer_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/timer_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    u0/dclk_in
    SLICE_X6Y42          FDRE                                         r  u0/timer_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u0/timer_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.754    u0/timer_counter_reg_n_0_[10]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.900 r  u0/timer_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    u0/timer_counter_reg[8]_i_1_n_4
    SLICE_X6Y42          FDRE                                         r  u0/timer_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    u0/dclk_in
    SLICE_X6Y42          FDRE                                         r  u0/timer_counter_reg[11]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.134     1.609    u0/timer_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u0/timer_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/timer_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    u0/dclk_in
    SLICE_X6Y40          FDRE                                         r  u0/timer_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u0/timer_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.754    u0/timer_counter_reg_n_0_[2]
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.900 r  u0/timer_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    u0/timer_counter_reg[0]_i_1_n_4
    SLICE_X6Y40          FDRE                                         r  u0/timer_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    u0/dclk_in
    SLICE_X6Y40          FDRE                                         r  u0/timer_counter_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.134     1.609    u0/timer_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u0/timer_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/timer_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.475    u0/dclk_in
    SLICE_X6Y41          FDRE                                         r  u0/timer_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u0/timer_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.754    u0/timer_counter_reg_n_0_[6]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.900 r  u0/timer_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    u0/timer_counter_reg[4]_i_1_n_4
    SLICE_X6Y41          FDRE                                         r  u0/timer_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.990    u0/dclk_in
    SLICE_X6Y41          FDRE                                         r  u0/timer_counter_reg[7]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.134     1.609    u0/timer_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u0/timer_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/timer_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    u0/dclk_in
    SLICE_X6Y43          FDRE                                         r  u0/timer_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  u0/timer_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.755    u0/timer_counter_reg_n_0_[14]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.901 r  u0/timer_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    u0/timer_counter_reg[12]_i_1_n_4
    SLICE_X6Y43          FDRE                                         r  u0/timer_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     1.991    u0/dclk_in
    SLICE_X6Y43          FDRE                                         r  u0/timer_counter_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.134     1.610    u0/timer_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.251ns (60.732%)  route 0.162ns (39.268%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.551     1.434    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  u2/counter_reg[18]/Q
                         net (fo=19, routed)          0.162     1.738    u2/counter_reg_n_0_[18]
    SLICE_X32Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.783 r  u2/counter[12]_i_4/O
                         net (fo=1, routed)           0.000     1.783    u2/counter[12]_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.848 r  u2/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.848    u2/counter_reg[12]_i_1_n_6
    SLICE_X32Y70         FDRE                                         r  u2/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.818     1.946    u2/dclk_in
    SLICE_X32Y70         FDRE                                         r  u2/counter_reg[13]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X32Y70         FDRE (Hold_fdre_C_D)         0.105     1.554    u2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      u1/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X6Y40    u0/timer_counter_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X6Y42    u0/timer_counter_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X6Y42    u0/timer_counter_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X6Y43    u0/timer_counter_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X6Y43    u0/timer_counter_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X6Y43    u0/timer_counter_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X6Y43    u0/timer_counter_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X6Y44    u0/timer_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y40    u0/timer_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y40    u0/timer_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y42    u0/timer_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y42    u0/timer_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y42    u0/timer_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y42    u0/timer_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y43    u0/timer_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y43    u0/timer_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y43    u0/timer_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y43    u0/timer_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y40    u0/timer_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y40    u0/timer_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y42    u0/timer_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y42    u0/timer_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y42    u0/timer_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y42    u0/timer_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y43    u0/timer_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y43    u0/timer_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y43    u0/timer_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X6Y43    u0/timer_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.145ns  (logic 5.584ns (34.586%)  route 10.561ns (65.414%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.208     5.667    u2/LED_OBUF[0]
    SLICE_X33Y74         LUT4 (Prop_lut4_I1_O)        0.124     5.791 r  u2/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.912     6.703    u2/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.827 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.169     7.996    u2/LED_BCD[0]
    SLICE_X36Y71         LUT4 (Prop_lut4_I1_O)        0.154     8.150 r  u2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.272    12.422    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    16.145 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.145    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.010ns  (logic 5.362ns (33.494%)  route 10.647ns (66.506%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.208     5.667    u2/LED_OBUF[0]
    SLICE_X33Y74         LUT4 (Prop_lut4_I1_O)        0.124     5.791 r  u2/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.912     6.703    u2/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.827 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.037     7.863    u2/LED_BCD[0]
    SLICE_X36Y71         LUT4 (Prop_lut4_I0_O)        0.124     7.987 r  u2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.491    12.478    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.010 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.010    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.859ns  (logic 5.571ns (35.130%)  route 10.288ns (64.870%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.208     5.667    u2/LED_OBUF[0]
    SLICE_X33Y74         LUT4 (Prop_lut4_I1_O)        0.124     5.791 r  u2/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.912     6.703    u2/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.827 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.864     7.690    u2/LED_BCD[0]
    SLICE_X36Y71         LUT4 (Prop_lut4_I1_O)        0.152     7.842 r  u2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.304    12.147    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    15.859 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.859    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.746ns  (logic 5.366ns (34.081%)  route 10.380ns (65.919%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.208     5.667    u2/LED_OBUF[0]
    SLICE_X33Y74         LUT4 (Prop_lut4_I1_O)        0.124     5.791 r  u2/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.912     6.703    u2/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.827 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.169     7.996    u2/LED_BCD[0]
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.124     8.120 r  u2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.091    12.211    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.746 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.746    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.645ns  (logic 5.570ns (35.599%)  route 10.076ns (64.401%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.208     5.667    u2/LED_OBUF[0]
    SLICE_X33Y74         LUT4 (Prop_lut4_I1_O)        0.124     5.791 r  u2/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.912     6.703    u2/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.827 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.872     7.698    u2/LED_BCD[0]
    SLICE_X36Y71         LUT4 (Prop_lut4_I2_O)        0.150     7.848 r  u2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.084    11.933    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    15.646 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.646    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.278ns  (logic 5.366ns (35.123%)  route 9.912ns (64.877%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.208     5.667    u2/LED_OBUF[0]
    SLICE_X33Y74         LUT4 (Prop_lut4_I1_O)        0.124     5.791 f  u2/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.912     6.703    u2/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.827 f  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.864     7.690    u2/LED_BCD[0]
    SLICE_X36Y71         LUT4 (Prop_lut4_I2_O)        0.124     7.814 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.928    11.743    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.278 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.278    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.265ns  (logic 5.360ns (35.113%)  route 9.905ns (64.887%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.208     5.667    u2/LED_OBUF[0]
    SLICE_X33Y74         LUT4 (Prop_lut4_I1_O)        0.124     5.791 r  u2/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.912     6.703    u2/SEG_OBUF[6]_inst_i_6_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.827 r  u2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.872     7.698    u2/LED_BCD[0]
    SLICE_X36Y71         LUT4 (Prop_lut4_I0_O)        0.124     7.822 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.913    11.736    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.265 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.265    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/in_temp_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.111ns  (logic 4.064ns (44.606%)  route 5.047ns (55.394%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          LDCE                         0.000     0.000 r  u0/in_temp_reg[2]/G
    SLICE_X4Y44          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u0/in_temp_reg[2]/Q
                         net (fo=2, routed)           5.047     5.606    IN_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         3.505     9.111 r  IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.111    IN[1]
    J1                                                                r  IN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/in_temp_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.997ns  (logic 4.064ns (45.164%)  route 4.934ns (54.836%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          LDCE                         0.000     0.000 r  u0/in_temp_reg[3]/G
    SLICE_X4Y44          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u0/in_temp_reg[3]/Q
                         net (fo=2, routed)           4.934     5.493    IN_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         3.505     8.997 r  IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.997    IN[0]
    H1                                                                r  IN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/in_temp_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            IN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.839ns  (logic 4.075ns (46.105%)  route 4.764ns (53.895%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          LDCE                         0.000     0.000 r  u0/in_temp_reg[2]/G
    SLICE_X4Y44          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  u0/in_temp_reg[2]/Q
                         net (fo=2, routed)           4.764     5.323    IN_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516     8.839 r  IN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.839    IN[2]
    L2                                                                r  IN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/pwm_count_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.203ns (60.358%)  route 0.133ns (39.642%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE                         0.000     0.000 r  u0/pwm_count_reg[2]/G
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[2]/Q
                         net (fo=9, routed)           0.133     0.291    u0/pwm_count[2]
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.045     0.336 r  u0/pwm_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.336    u0/pwm_count_reg[5]_i_1_n_0
    SLICE_X4Y40          LDCE                                         r  u0/pwm_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.203ns (58.097%)  route 0.146ns (41.903%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          LDCE                         0.000     0.000 r  u0/pwm_count_reg[4]/G
    SLICE_X4Y41          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[4]/Q
                         net (fo=7, routed)           0.146     0.304    u0/pwm_count[4]
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.045     0.349 r  u0/pwm_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.349    u0/pwm_count_reg[6]_i_1_n_0
    SLICE_X4Y40          LDCE                                         r  u0/pwm_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.206ns (48.581%)  route 0.218ns (51.419%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          LDCE                         0.000     0.000 r  u0/pwm_count_reg[0]/G
    SLICE_X4Y41          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[0]/Q
                         net (fo=11, routed)          0.218     0.376    u0/pwm_count[0]
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.048     0.424 r  u0/pwm_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.424    u0/pwm_count_reg[2]_i_1_n_0
    SLICE_X4Y40          LDCE                                         r  u0/pwm_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.203ns (38.810%)  route 0.320ns (61.190%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          LDCE                         0.000     0.000 r  u0/pwm_count_reg[1]/G
    SLICE_X4Y42          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[1]/Q
                         net (fo=10, routed)          0.198     0.356    u0/pwm_count[1]
    SLICE_X4Y42          LUT2 (Prop_lut2_I1_O)        0.045     0.401 r  u0/pwm_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.122     0.523    u0/pwm_count_reg[1]_i_1_n_0
    SLICE_X4Y42          LDCE                                         r  u0/pwm_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.203ns (38.208%)  route 0.328ns (61.792%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE                         0.000     0.000 r  u0/pwm_count_reg[5]/G
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[5]/Q
                         net (fo=5, routed)           0.141     0.299    u0/pwm_count[5]
    SLICE_X5Y41          LUT6 (Prop_lut6_I4_O)        0.045     0.344 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.187     0.531    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X4Y41          LDCE                                         f  u0/pwm_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.203ns (38.208%)  route 0.328ns (61.792%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE                         0.000     0.000 r  u0/pwm_count_reg[5]/G
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[5]/Q
                         net (fo=5, routed)           0.141     0.299    u0/pwm_count[5]
    SLICE_X5Y41          LUT6 (Prop_lut6_I4_O)        0.045     0.344 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.187     0.531    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X4Y41          LDCE                                         f  u0/pwm_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.203ns (37.684%)  route 0.336ns (62.316%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE                         0.000     0.000 r  u0/pwm_count_reg[5]/G
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[5]/Q
                         net (fo=5, routed)           0.141     0.299    u0/pwm_count[5]
    SLICE_X5Y41          LUT6 (Prop_lut6_I4_O)        0.045     0.344 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.194     0.539    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  u0/pwm_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.203ns (37.684%)  route 0.336ns (62.316%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE                         0.000     0.000 r  u0/pwm_count_reg[5]/G
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[5]/Q
                         net (fo=5, routed)           0.141     0.299    u0/pwm_count[5]
    SLICE_X5Y41          LUT6 (Prop_lut6_I4_O)        0.045     0.344 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.194     0.539    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  u0/pwm_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.203ns (37.684%)  route 0.336ns (62.316%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE                         0.000     0.000 r  u0/pwm_count_reg[5]/G
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[5]/Q
                         net (fo=5, routed)           0.141     0.299    u0/pwm_count[5]
    SLICE_X5Y41          LUT6 (Prop_lut6_I4_O)        0.045     0.344 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.194     0.539    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  u0/pwm_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/pwm_count_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u0/pwm_count_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.203ns (37.684%)  route 0.336ns (62.316%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE                         0.000     0.000 r  u0/pwm_count_reg[5]/G
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u0/pwm_count_reg[5]/Q
                         net (fo=5, routed)           0.141     0.299    u0/pwm_count[5]
    SLICE_X5Y41          LUT6 (Prop_lut6_I4_O)        0.045     0.344 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.194     0.539    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  u0/pwm_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.756ns  (logic 11.592ns (40.312%)  route 17.164ns (59.688%))
  Logic Levels:           26  (CARRY4=11 LUT2=4 LUT3=3 LUT4=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[6]
                         net (fo=5, routed)           1.509     7.777    u1/do_out[6]
    SLICE_X28Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.901 r  u1/LED_BCD1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.901    u2/LED_BCD1_carry__0_0[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.451 r  u2/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.009     8.460    u2/LED_BCD1_carry_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  u2/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.574    u2/LED_BCD1_carry__0_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  u2/LED_BCD1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.688    u2/LED_BCD1_carry__1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.910 r  u2/LED_BCD1_carry__2/O[0]
                         net (fo=9, routed)           0.920     9.831    u2/bbstub_do_out[11][0]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.299    10.130 r  u2/LED_BCD1__33_carry_i_6/O
                         net (fo=1, routed)           0.000    10.130    u2/LED_BCD1__33_carry_i_6_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.710 r  u2/LED_BCD1__33_carry/O[2]
                         net (fo=3, routed)           0.978    11.688    u2/LED_BCD1__33_carry_n_5
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.990 r  u2/LED_BCD1__49_carry_i_6/O
                         net (fo=1, routed)           0.000    11.990    u2/LED_BCD1__49_carry_i_6_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.242 r  u2/LED_BCD1__49_carry/O[0]
                         net (fo=1, routed)           0.803    13.045    u1/LED_BCD1__58_carry__1_6[0]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.295    13.340 r  u1/LED_BCD1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.340    u2/i___14_carry_i_5_0[3]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.741 r  u2/LED_BCD1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.741    u2/LED_BCD1__58_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.963 f  u2/LED_BCD1__58_carry__1/O[0]
                         net (fo=15, routed)          1.004    14.967    u1/i___13_carry_i_4[0]
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.325    15.292 f  u1/i__carry__0_i_11/O
                         net (fo=2, routed)           0.451    15.743    u2/i___14_carry__0_i_7
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.326    16.069 r  u2/i__carry__0_i_9/O
                         net (fo=13, routed)          1.679    17.747    u1/LED_BCD0_inferred__1/i__carry__1_0
    SLICE_X34Y75         LUT3 (Prop_lut3_I1_O)        0.124    17.871 r  u1/i__carry__1_i_5/O
                         net (fo=3, routed)           0.687    18.558    u1/i__carry__1_i_5_n_0
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.682 r  u1/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000    18.682    u2/i___13_carry__0_i_1_0[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.109 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.826    19.935    u2/i__carry__1_i_4__0_0[1]
    SLICE_X32Y73         LUT3 (Prop_lut3_I2_O)        0.306    20.241 r  u2/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    20.241    u2/i___13_carry_i_4_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.639 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    20.639    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.973 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.158    22.132    u2/LED_BCD1_inferred__0/i___13_carry__0_n_6
    SLICE_X33Y73         LUT6 (Prop_lut6_I4_O)        0.303    22.435 r  u2/SEG_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.828    23.262    u2/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124    23.386 r  u2/SEG_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.682    24.068    u2/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    24.192 f  u2/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.161    24.353    u2/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    24.477 f  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.165    25.643    u2/LED_BCD[2]
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.152    25.795 r  u2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.304    30.099    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    33.811 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    33.811    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.658ns  (logic 11.571ns (40.376%)  route 17.087ns (59.624%))
  Logic Levels:           26  (CARRY4=11 LUT2=4 LUT3=3 LUT4=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[6]
                         net (fo=5, routed)           1.509     7.777    u1/do_out[6]
    SLICE_X28Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.901 r  u1/LED_BCD1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.901    u2/LED_BCD1_carry__0_0[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.451 r  u2/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.009     8.460    u2/LED_BCD1_carry_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  u2/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.574    u2/LED_BCD1_carry__0_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  u2/LED_BCD1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.688    u2/LED_BCD1_carry__1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.910 r  u2/LED_BCD1_carry__2/O[0]
                         net (fo=9, routed)           0.920     9.831    u2/bbstub_do_out[11][0]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.299    10.130 r  u2/LED_BCD1__33_carry_i_6/O
                         net (fo=1, routed)           0.000    10.130    u2/LED_BCD1__33_carry_i_6_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.710 r  u2/LED_BCD1__33_carry/O[2]
                         net (fo=3, routed)           0.978    11.688    u2/LED_BCD1__33_carry_n_5
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.990 r  u2/LED_BCD1__49_carry_i_6/O
                         net (fo=1, routed)           0.000    11.990    u2/LED_BCD1__49_carry_i_6_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.242 r  u2/LED_BCD1__49_carry/O[0]
                         net (fo=1, routed)           0.803    13.045    u1/LED_BCD1__58_carry__1_6[0]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.295    13.340 r  u1/LED_BCD1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.340    u2/i___14_carry_i_5_0[3]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.741 r  u2/LED_BCD1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.741    u2/LED_BCD1__58_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.963 f  u2/LED_BCD1__58_carry__1/O[0]
                         net (fo=15, routed)          1.004    14.967    u1/i___13_carry_i_4[0]
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.325    15.292 f  u1/i__carry__0_i_11/O
                         net (fo=2, routed)           0.451    15.743    u2/i___14_carry__0_i_7
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.326    16.069 r  u2/i__carry__0_i_9/O
                         net (fo=13, routed)          1.679    17.747    u1/LED_BCD0_inferred__1/i__carry__1_0
    SLICE_X34Y75         LUT3 (Prop_lut3_I1_O)        0.124    17.871 r  u1/i__carry__1_i_5/O
                         net (fo=3, routed)           0.687    18.558    u1/i__carry__1_i_5_n_0
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.682 r  u1/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000    18.682    u2/i___13_carry__0_i_1_0[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.109 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.826    19.935    u2/i__carry__1_i_4__0_0[1]
    SLICE_X32Y73         LUT3 (Prop_lut3_I2_O)        0.306    20.241 r  u2/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    20.241    u2/i___13_carry_i_4_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.639 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    20.639    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.973 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.158    22.132    u2/LED_BCD1_inferred__0/i___13_carry__0_n_6
    SLICE_X33Y73         LUT6 (Prop_lut6_I4_O)        0.303    22.435 r  u2/SEG_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.828    23.262    u2/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124    23.386 r  u2/SEG_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.897    24.283    u2/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I0_O)        0.124    24.407 f  u2/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.264    24.671    u2/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    24.795 f  u2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.803    25.598    u2/LED_BCD[1]
    SLICE_X36Y71         LUT4 (Prop_lut4_I2_O)        0.120    25.718 r  u2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.272    29.990    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    33.713 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    33.713    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.534ns  (logic 11.593ns (40.627%)  route 16.941ns (59.372%))
  Logic Levels:           26  (CARRY4=11 LUT2=4 LUT3=3 LUT4=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[6]
                         net (fo=5, routed)           1.509     7.777    u1/do_out[6]
    SLICE_X28Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.901 r  u1/LED_BCD1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.901    u2/LED_BCD1_carry__0_0[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.451 r  u2/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.009     8.460    u2/LED_BCD1_carry_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  u2/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.574    u2/LED_BCD1_carry__0_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  u2/LED_BCD1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.688    u2/LED_BCD1_carry__1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.910 r  u2/LED_BCD1_carry__2/O[0]
                         net (fo=9, routed)           0.920     9.831    u2/bbstub_do_out[11][0]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.299    10.130 r  u2/LED_BCD1__33_carry_i_6/O
                         net (fo=1, routed)           0.000    10.130    u2/LED_BCD1__33_carry_i_6_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.710 r  u2/LED_BCD1__33_carry/O[2]
                         net (fo=3, routed)           0.978    11.688    u2/LED_BCD1__33_carry_n_5
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.990 r  u2/LED_BCD1__49_carry_i_6/O
                         net (fo=1, routed)           0.000    11.990    u2/LED_BCD1__49_carry_i_6_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.242 r  u2/LED_BCD1__49_carry/O[0]
                         net (fo=1, routed)           0.803    13.045    u1/LED_BCD1__58_carry__1_6[0]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.295    13.340 r  u1/LED_BCD1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.340    u2/i___14_carry_i_5_0[3]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.741 r  u2/LED_BCD1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.741    u2/LED_BCD1__58_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.963 f  u2/LED_BCD1__58_carry__1/O[0]
                         net (fo=15, routed)          1.004    14.967    u1/i___13_carry_i_4[0]
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.325    15.292 f  u1/i__carry__0_i_11/O
                         net (fo=2, routed)           0.451    15.743    u2/i___14_carry__0_i_7
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.326    16.069 r  u2/i__carry__0_i_9/O
                         net (fo=13, routed)          1.679    17.747    u1/LED_BCD0_inferred__1/i__carry__1_0
    SLICE_X34Y75         LUT3 (Prop_lut3_I1_O)        0.124    17.871 r  u1/i__carry__1_i_5/O
                         net (fo=3, routed)           0.687    18.558    u1/i__carry__1_i_5_n_0
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.682 r  u1/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000    18.682    u2/i___13_carry__0_i_1_0[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.109 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.826    19.935    u2/i__carry__1_i_4__0_0[1]
    SLICE_X32Y73         LUT3 (Prop_lut3_I2_O)        0.306    20.241 r  u2/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    20.241    u2/i___13_carry_i_4_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.639 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    20.639    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.973 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.158    22.132    u2/LED_BCD1_inferred__0/i___13_carry__0_n_6
    SLICE_X33Y73         LUT6 (Prop_lut6_I4_O)        0.303    22.435 r  u2/SEG_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.828    23.262    u2/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124    23.386 r  u2/SEG_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.682    24.068    u2/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    24.192 r  u2/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.161    24.353    u2/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    24.477 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.163    25.640    u2/LED_BCD[2]
    SLICE_X36Y71         LUT4 (Prop_lut4_I0_O)        0.152    25.792 r  u2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.084    29.876    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    33.589 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.589    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.532ns  (logic 11.383ns (39.897%)  route 17.149ns (60.103%))
  Logic Levels:           26  (CARRY4=11 LUT2=4 LUT3=3 LUT4=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[6]
                         net (fo=5, routed)           1.509     7.777    u1/do_out[6]
    SLICE_X28Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.901 r  u1/LED_BCD1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.901    u2/LED_BCD1_carry__0_0[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.451 r  u2/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.009     8.460    u2/LED_BCD1_carry_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  u2/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.574    u2/LED_BCD1_carry__0_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  u2/LED_BCD1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.688    u2/LED_BCD1_carry__1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.910 r  u2/LED_BCD1_carry__2/O[0]
                         net (fo=9, routed)           0.920     9.831    u2/bbstub_do_out[11][0]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.299    10.130 r  u2/LED_BCD1__33_carry_i_6/O
                         net (fo=1, routed)           0.000    10.130    u2/LED_BCD1__33_carry_i_6_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.710 r  u2/LED_BCD1__33_carry/O[2]
                         net (fo=3, routed)           0.978    11.688    u2/LED_BCD1__33_carry_n_5
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.990 r  u2/LED_BCD1__49_carry_i_6/O
                         net (fo=1, routed)           0.000    11.990    u2/LED_BCD1__49_carry_i_6_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.242 r  u2/LED_BCD1__49_carry/O[0]
                         net (fo=1, routed)           0.803    13.045    u1/LED_BCD1__58_carry__1_6[0]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.295    13.340 r  u1/LED_BCD1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.340    u2/i___14_carry_i_5_0[3]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.741 r  u2/LED_BCD1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.741    u2/LED_BCD1__58_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.963 f  u2/LED_BCD1__58_carry__1/O[0]
                         net (fo=15, routed)          1.004    14.967    u1/i___13_carry_i_4[0]
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.325    15.292 f  u1/i__carry__0_i_11/O
                         net (fo=2, routed)           0.451    15.743    u2/i___14_carry__0_i_7
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.326    16.069 r  u2/i__carry__0_i_9/O
                         net (fo=13, routed)          1.679    17.747    u1/LED_BCD0_inferred__1/i__carry__1_0
    SLICE_X34Y75         LUT3 (Prop_lut3_I1_O)        0.124    17.871 r  u1/i__carry__1_i_5/O
                         net (fo=3, routed)           0.687    18.558    u1/i__carry__1_i_5_n_0
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.682 r  u1/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000    18.682    u2/i___13_carry__0_i_1_0[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.109 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.826    19.935    u2/i__carry__1_i_4__0_0[1]
    SLICE_X32Y73         LUT3 (Prop_lut3_I2_O)        0.306    20.241 r  u2/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    20.241    u2/i___13_carry_i_4_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.639 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    20.639    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.973 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.158    22.132    u2/LED_BCD1_inferred__0/i___13_carry__0_n_6
    SLICE_X33Y73         LUT6 (Prop_lut6_I4_O)        0.303    22.435 r  u2/SEG_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.828    23.262    u2/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124    23.386 r  u2/SEG_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.682    24.068    u2/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    24.192 r  u2/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.161    24.353    u2/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    24.477 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.964    25.441    u2/LED_BCD[2]
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.124    25.565 r  u2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.491    30.056    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    33.587 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    33.587    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.294ns  (logic 11.388ns (40.248%)  route 16.906ns (59.752%))
  Logic Levels:           26  (CARRY4=11 LUT2=4 LUT3=3 LUT4=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[6]
                         net (fo=5, routed)           1.509     7.777    u1/do_out[6]
    SLICE_X28Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.901 r  u1/LED_BCD1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.901    u2/LED_BCD1_carry__0_0[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.451 r  u2/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.009     8.460    u2/LED_BCD1_carry_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  u2/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.574    u2/LED_BCD1_carry__0_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  u2/LED_BCD1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.688    u2/LED_BCD1_carry__1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.910 r  u2/LED_BCD1_carry__2/O[0]
                         net (fo=9, routed)           0.920     9.831    u2/bbstub_do_out[11][0]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.299    10.130 r  u2/LED_BCD1__33_carry_i_6/O
                         net (fo=1, routed)           0.000    10.130    u2/LED_BCD1__33_carry_i_6_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.710 r  u2/LED_BCD1__33_carry/O[2]
                         net (fo=3, routed)           0.978    11.688    u2/LED_BCD1__33_carry_n_5
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.990 r  u2/LED_BCD1__49_carry_i_6/O
                         net (fo=1, routed)           0.000    11.990    u2/LED_BCD1__49_carry_i_6_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.242 r  u2/LED_BCD1__49_carry/O[0]
                         net (fo=1, routed)           0.803    13.045    u1/LED_BCD1__58_carry__1_6[0]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.295    13.340 r  u1/LED_BCD1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.340    u2/i___14_carry_i_5_0[3]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.741 r  u2/LED_BCD1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.741    u2/LED_BCD1__58_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.963 f  u2/LED_BCD1__58_carry__1/O[0]
                         net (fo=15, routed)          1.004    14.967    u1/i___13_carry_i_4[0]
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.325    15.292 f  u1/i__carry__0_i_11/O
                         net (fo=2, routed)           0.451    15.743    u2/i___14_carry__0_i_7
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.326    16.069 r  u2/i__carry__0_i_9/O
                         net (fo=13, routed)          1.679    17.747    u1/LED_BCD0_inferred__1/i__carry__1_0
    SLICE_X34Y75         LUT3 (Prop_lut3_I1_O)        0.124    17.871 r  u1/i__carry__1_i_5/O
                         net (fo=3, routed)           0.687    18.558    u1/i__carry__1_i_5_n_0
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.682 r  u1/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000    18.682    u2/i___13_carry__0_i_1_0[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.109 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.826    19.935    u2/i__carry__1_i_4__0_0[1]
    SLICE_X32Y73         LUT3 (Prop_lut3_I2_O)        0.306    20.241 r  u2/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    20.241    u2/i___13_carry_i_4_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.639 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    20.639    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.973 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.158    22.132    u2/LED_BCD1_inferred__0/i___13_carry__0_n_6
    SLICE_X33Y73         LUT6 (Prop_lut6_I4_O)        0.303    22.435 r  u2/SEG_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.828    23.262    u2/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124    23.386 r  u2/SEG_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.897    24.283    u2/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X35Y73         LUT4 (Prop_lut4_I0_O)        0.124    24.407 r  u2/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.264    24.671    u2/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.124    24.795 r  u2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.803    25.598    u2/LED_BCD[1]
    SLICE_X36Y71         LUT4 (Prop_lut4_I0_O)        0.124    25.722 r  u2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.091    29.813    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    33.349 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.349    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.175ns  (logic 11.387ns (40.415%)  route 16.788ns (59.585%))
  Logic Levels:           26  (CARRY4=11 LUT2=4 LUT3=3 LUT4=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[6]
                         net (fo=5, routed)           1.509     7.777    u1/do_out[6]
    SLICE_X28Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.901 r  u1/LED_BCD1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.901    u2/LED_BCD1_carry__0_0[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.451 r  u2/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.009     8.460    u2/LED_BCD1_carry_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  u2/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.574    u2/LED_BCD1_carry__0_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  u2/LED_BCD1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.688    u2/LED_BCD1_carry__1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.910 r  u2/LED_BCD1_carry__2/O[0]
                         net (fo=9, routed)           0.920     9.831    u2/bbstub_do_out[11][0]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.299    10.130 r  u2/LED_BCD1__33_carry_i_6/O
                         net (fo=1, routed)           0.000    10.130    u2/LED_BCD1__33_carry_i_6_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.710 r  u2/LED_BCD1__33_carry/O[2]
                         net (fo=3, routed)           0.978    11.688    u2/LED_BCD1__33_carry_n_5
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.990 r  u2/LED_BCD1__49_carry_i_6/O
                         net (fo=1, routed)           0.000    11.990    u2/LED_BCD1__49_carry_i_6_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.242 r  u2/LED_BCD1__49_carry/O[0]
                         net (fo=1, routed)           0.803    13.045    u1/LED_BCD1__58_carry__1_6[0]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.295    13.340 r  u1/LED_BCD1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.340    u2/i___14_carry_i_5_0[3]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.741 r  u2/LED_BCD1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.741    u2/LED_BCD1__58_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.963 f  u2/LED_BCD1__58_carry__1/O[0]
                         net (fo=15, routed)          1.004    14.967    u1/i___13_carry_i_4[0]
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.325    15.292 f  u1/i__carry__0_i_11/O
                         net (fo=2, routed)           0.451    15.743    u2/i___14_carry__0_i_7
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.326    16.069 r  u2/i__carry__0_i_9/O
                         net (fo=13, routed)          1.679    17.747    u1/LED_BCD0_inferred__1/i__carry__1_0
    SLICE_X34Y75         LUT3 (Prop_lut3_I1_O)        0.124    17.871 r  u1/i__carry__1_i_5/O
                         net (fo=3, routed)           0.687    18.558    u1/i__carry__1_i_5_n_0
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.682 r  u1/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000    18.682    u2/i___13_carry__0_i_1_0[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.109 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.826    19.935    u2/i__carry__1_i_4__0_0[1]
    SLICE_X32Y73         LUT3 (Prop_lut3_I2_O)        0.306    20.241 r  u2/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    20.241    u2/i___13_carry_i_4_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.639 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    20.639    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.973 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.158    22.132    u2/LED_BCD1_inferred__0/i___13_carry__0_n_6
    SLICE_X33Y73         LUT6 (Prop_lut6_I4_O)        0.303    22.435 r  u2/SEG_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.828    23.262    u2/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124    23.386 r  u2/SEG_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.682    24.068    u2/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    24.192 f  u2/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.161    24.353    u2/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    24.477 f  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.165    25.643    u2/LED_BCD[2]
    SLICE_X36Y71         LUT4 (Prop_lut4_I0_O)        0.124    25.767 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.928    29.695    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    33.230 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.230    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.152ns  (logic 11.381ns (40.428%)  route 16.770ns (59.572%))
  Logic Levels:           26  (CARRY4=11 LUT2=4 LUT3=3 LUT4=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[6]
                         net (fo=5, routed)           1.509     7.777    u1/do_out[6]
    SLICE_X28Y74         LUT2 (Prop_lut2_I0_O)        0.124     7.901 r  u1/LED_BCD1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.901    u2/LED_BCD1_carry__0_0[0]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.451 r  u2/LED_BCD1_carry/CO[3]
                         net (fo=1, routed)           0.009     8.460    u2/LED_BCD1_carry_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.574 r  u2/LED_BCD1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.574    u2/LED_BCD1_carry__0_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.688 r  u2/LED_BCD1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.688    u2/LED_BCD1_carry__1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.910 r  u2/LED_BCD1_carry__2/O[0]
                         net (fo=9, routed)           0.920     9.831    u2/bbstub_do_out[11][0]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.299    10.130 r  u2/LED_BCD1__33_carry_i_6/O
                         net (fo=1, routed)           0.000    10.130    u2/LED_BCD1__33_carry_i_6_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.710 r  u2/LED_BCD1__33_carry/O[2]
                         net (fo=3, routed)           0.978    11.688    u2/LED_BCD1__33_carry_n_5
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.990 r  u2/LED_BCD1__49_carry_i_6/O
                         net (fo=1, routed)           0.000    11.990    u2/LED_BCD1__49_carry_i_6_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.242 r  u2/LED_BCD1__49_carry/O[0]
                         net (fo=1, routed)           0.803    13.045    u1/LED_BCD1__58_carry__1_6[0]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.295    13.340 r  u1/LED_BCD1__58_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.340    u2/i___14_carry_i_5_0[3]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.741 r  u2/LED_BCD1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.741    u2/LED_BCD1__58_carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.963 f  u2/LED_BCD1__58_carry__1/O[0]
                         net (fo=15, routed)          1.004    14.967    u1/i___13_carry_i_4[0]
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.325    15.292 f  u1/i__carry__0_i_11/O
                         net (fo=2, routed)           0.451    15.743    u2/i___14_carry__0_i_7
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.326    16.069 r  u2/i__carry__0_i_9/O
                         net (fo=13, routed)          1.679    17.747    u1/LED_BCD0_inferred__1/i__carry__1_0
    SLICE_X34Y75         LUT3 (Prop_lut3_I1_O)        0.124    17.871 r  u1/i__carry__1_i_5/O
                         net (fo=3, routed)           0.687    18.558    u1/i__carry__1_i_5_n_0
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.682 r  u1/i__carry__1_i_4__0/O
                         net (fo=1, routed)           0.000    18.682    u2/i___13_carry__0_i_1_0[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.109 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.826    19.935    u2/i__carry__1_i_4__0_0[1]
    SLICE_X32Y73         LUT3 (Prop_lut3_I2_O)        0.306    20.241 r  u2/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    20.241    u2/i___13_carry_i_4_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.639 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    20.639    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.973 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[1]
                         net (fo=7, routed)           1.158    22.132    u2/LED_BCD1_inferred__0/i___13_carry__0_n_6
    SLICE_X33Y73         LUT6 (Prop_lut6_I4_O)        0.303    22.435 r  u2/SEG_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.828    23.262    u2/SEG_OBUF[6]_inst_i_18_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124    23.386 r  u2/SEG_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.682    24.068    u2/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    24.192 r  u2/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.161    24.353    u2/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.124    24.477 r  u2/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.163    25.640    u2/LED_BCD[2]
    SLICE_X36Y71         LUT4 (Prop_lut4_I3_O)        0.124    25.764 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.913    29.677    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    33.206 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.206    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.224ns  (logic 4.318ns (46.818%)  route 4.905ns (53.182%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539     5.060    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  u2/counter_reg[16]/Q
                         net (fo=12, routed)          0.853     6.369    u2/p_0_in[0]
    SLICE_X35Y73         LUT2 (Prop_lut2_I0_O)        0.150     6.519 r  u2/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.053    10.571    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    14.283 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.283    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.882ns  (logic 4.331ns (48.762%)  route 4.551ns (51.238%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539     5.060    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 f  u2/counter_reg[16]/Q
                         net (fo=12, routed)          0.856     6.372    u2/p_0_in[0]
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.150     6.522 r  u2/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.695    10.217    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    13.942 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.942    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.753ns  (logic 4.079ns (46.602%)  route 4.674ns (53.398%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.539     5.060    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  u2/counter_reg[16]/Q
                         net (fo=12, routed)          0.856     6.372    u2/p_0_in[0]
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.496 r  u2/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.818    10.314    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.813 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.813    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/timer_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/pwm_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.209ns (35.203%)  route 0.385ns (64.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    u0/dclk_in
    SLICE_X6Y44          FDRE                                         r  u0/timer_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  u0/timer_counter_reg[16]/Q
                         net (fo=3, routed)           0.198     1.838    u0/timer_counter_reg[16]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.045     1.883 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.187     2.070    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X4Y41          LDCE                                         f  u0/pwm_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/timer_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/pwm_count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.209ns (35.203%)  route 0.385ns (64.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    u0/dclk_in
    SLICE_X6Y44          FDRE                                         r  u0/timer_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  u0/timer_counter_reg[16]/Q
                         net (fo=3, routed)           0.198     1.838    u0/timer_counter_reg[16]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.045     1.883 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.187     2.070    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X4Y41          LDCE                                         f  u0/pwm_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/timer_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/pwm_count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.209ns (34.770%)  route 0.392ns (65.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    u0/dclk_in
    SLICE_X6Y44          FDRE                                         r  u0/timer_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  u0/timer_counter_reg[16]/Q
                         net (fo=3, routed)           0.198     1.838    u0/timer_counter_reg[16]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.045     1.883 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.194     2.077    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  u0/pwm_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/timer_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/pwm_count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.209ns (34.770%)  route 0.392ns (65.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    u0/dclk_in
    SLICE_X6Y44          FDRE                                         r  u0/timer_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  u0/timer_counter_reg[16]/Q
                         net (fo=3, routed)           0.198     1.838    u0/timer_counter_reg[16]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.045     1.883 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.194     2.077    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  u0/pwm_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/timer_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/pwm_count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.209ns (34.770%)  route 0.392ns (65.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    u0/dclk_in
    SLICE_X6Y44          FDRE                                         r  u0/timer_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  u0/timer_counter_reg[16]/Q
                         net (fo=3, routed)           0.198     1.838    u0/timer_counter_reg[16]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.045     1.883 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.194     2.077    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  u0/pwm_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/timer_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/pwm_count_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.209ns (34.770%)  route 0.392ns (65.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    u0/dclk_in
    SLICE_X6Y44          FDRE                                         r  u0/timer_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  u0/timer_counter_reg[16]/Q
                         net (fo=3, routed)           0.198     1.838    u0/timer_counter_reg[16]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.045     1.883 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.194     2.077    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  u0/pwm_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/timer_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/pwm_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.209ns (33.570%)  route 0.414ns (66.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    u0/dclk_in
    SLICE_X6Y44          FDRE                                         r  u0/timer_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  u0/timer_counter_reg[16]/Q
                         net (fo=3, routed)           0.198     1.838    u0/timer_counter_reg[16]
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.045     1.883 f  u0/pwm_count_reg[6]_i_2/O
                         net (fo=7, routed)           0.216     2.099    u0/pwm_count_reg[6]_i_2_n_0
    SLICE_X4Y42          LDCE                                         f  u0/pwm_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.916ns  (logic 1.390ns (47.678%)  route 1.525ns (52.322%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.551     1.434    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  u2/counter_reg[16]/Q
                         net (fo=12, routed)          0.246     1.821    u2/p_0_in[0]
    SLICE_X34Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.866 r  u2/AN_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.280     3.146    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.350 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.350    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.955ns  (logic 1.386ns (46.907%)  route 1.569ns (53.093%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.551     1.434    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  u2/counter_reg[17]/Q
                         net (fo=13, routed)          0.239     1.814    u2/p_0_in[1]
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.045     1.859 r  u2/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.330     3.189    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.390 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.390    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.014ns  (logic 1.475ns (48.936%)  route 1.539ns (51.064%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.551     1.434    u2/dclk_in
    SLICE_X32Y71         FDRE                                         r  u2/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  u2/counter_reg[17]/Q
                         net (fo=13, routed)          0.239     1.814    u2/p_0_in[1]
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.048     1.862 r  u2/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.300     3.162    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     4.448 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.448    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





