ğŸ¶ ZedBoard Audio In/Out with FIR Filter
ğŸ“Œ Overview

The goal of this project is to implement and test birdsong playback chain using a pre-filtered WAV file. The FPGA design does not perform filtering on-board; instead, it receives the filtered audio via an SDK-generated bitstream and plays it through the audio interface.

ğŸ“‚ Repository Contents

ğŸ“„ Procedure.pdf â†’ Step-by-step documentation for setup & execution

ğŸ“¦ Project.zip â†’ Source files & setup package for ZedBoard

ğŸµ birdsong.wav â†’ Example input audio

ğŸ”¢ birdsong.hex â†’ Input audio samples (int16 HEX format)

ğŸ”¢ coeffs.hex â†’ FIR filter coefficients (Q15, HEX format)

ğŸ§ filtered_preview.wav â†’ Software FIR preview

ğŸ”¢ output.hex â†’ FPGA FIR output (captured)

ğŸ§ birdsong_out.wav â†’ Final reconstructed audio

ğŸ› ï¸ Features

Real-time Audio In â†’ FIR â†’ Audio Out pipeline on ZedBoard

65-tap FIR band-pass filter (2â€“6 kHz) with Q15 scaling

MATLAB utilities for audio â†’ HEX conversion and FPGA output â†’ WAV

SDK integration for audio drivers

Procedure PDF for easy replication

â–¶ï¸ Setup & Usage

Refer to Procedure.pdf for detailed step-by-step setup instructions.

Load the project files from Project.zip into your Xilinx Vivado/SDK environment.

Connect the ZedBoard with audio input/output peripherals.

Run the design â†’ test with output.wav.


ğŸ¥ Demo Video

ğŸ“º Watch the project in action on YouTube:
ğŸ”— Audio In/Out on ZedBoard â€“ Demo

ğŸš€ Future Enhancements

Real-time adjustable filter coefficients

Support for multiple filter types (LPF, HPF, BPF, BSF)

Expansion to AGC, RMS meter, and noise gate modules
