// Seed: 249346940
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    output tri id_3
);
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wire id_6
);
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_2,
      id_1
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    input tri0 id_0
    , id_17,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    input wand id_4,
    output wand id_5,
    input tri id_6,
    input tri1 id_7,
    output logic id_8,
    input wor id_9,
    output wor id_10,
    input supply0 id_11,
    input tri1 id_12,
    input supply1 id_13,
    output tri1 id_14,
    input wire id_15
);
  always_comb id_8 <= #1 1;
  wire id_18, id_19, id_20, id_21;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_5
  );
  assign modCall_1.type_6 = 0;
endmodule
