#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1873b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x184f160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1899ff0 .functor NOT 1, L_0x189d180, C4<0>, C4<0>, C4<0>;
L_0x189cf60 .functor XOR 5, L_0x189cd90, L_0x189ce30, C4<00000>, C4<00000>;
L_0x189d070 .functor XOR 5, L_0x189cf60, L_0x189cfd0, C4<00000>, C4<00000>;
v0x1899370_0 .net *"_ivl_10", 4 0, L_0x189cfd0;  1 drivers
v0x1899470_0 .net *"_ivl_12", 4 0, L_0x189d070;  1 drivers
v0x1899550_0 .net *"_ivl_2", 4 0, L_0x189ccf0;  1 drivers
v0x1899610_0 .net *"_ivl_4", 4 0, L_0x189cd90;  1 drivers
v0x18996f0_0 .net *"_ivl_6", 4 0, L_0x189ce30;  1 drivers
v0x1899820_0 .net *"_ivl_8", 4 0, L_0x189cf60;  1 drivers
v0x1899900_0 .var "clk", 0 0;
v0x18999a0_0 .var/2u "stats1", 159 0;
v0x1899a60_0 .var/2u "strobe", 0 0;
RS_0x7fe594843d68 .resolv tri, L_0x189c410, L_0x189c670;
v0x1899bb0_0 .net8 "sum_dut", 4 0, RS_0x7fe594843d68;  2 drivers
v0x1899c70_0 .net "sum_ref", 4 0, L_0x189a3f0;  1 drivers
v0x1899d10_0 .net "tb_match", 0 0, L_0x189d180;  1 drivers
v0x1899db0_0 .net "tb_mismatch", 0 0, L_0x1899ff0;  1 drivers
v0x1899e70_0 .net "x", 3 0, v0x18957f0_0;  1 drivers
v0x1899f30_0 .net "y", 3 0, v0x18958b0_0;  1 drivers
L_0x189ccf0 .concat [ 5 0 0 0], L_0x189a3f0;
L_0x189cd90 .concat [ 5 0 0 0], L_0x189a3f0;
L_0x189ce30 .concat [ 5 0 0 0], RS_0x7fe594843d68;
L_0x189cfd0 .concat [ 5 0 0 0], L_0x189a3f0;
L_0x189d180 .cmp/eeq 5, L_0x189ccf0, L_0x189d070;
S_0x1858770 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x184f160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1875050_0 .net *"_ivl_0", 4 0, L_0x189a0e0;  1 drivers
L_0x7fe5947fa018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18750f0_0 .net *"_ivl_3", 0 0, L_0x7fe5947fa018;  1 drivers
v0x1894fe0_0 .net *"_ivl_4", 4 0, L_0x189a270;  1 drivers
L_0x7fe5947fa060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18950a0_0 .net *"_ivl_7", 0 0, L_0x7fe5947fa060;  1 drivers
v0x1895180_0 .net "sum", 4 0, L_0x189a3f0;  alias, 1 drivers
v0x18952b0_0 .net "x", 3 0, v0x18957f0_0;  alias, 1 drivers
v0x1895390_0 .net "y", 3 0, v0x18958b0_0;  alias, 1 drivers
L_0x189a0e0 .concat [ 4 1 0 0], v0x18957f0_0, L_0x7fe5947fa018;
L_0x189a270 .concat [ 4 1 0 0], v0x18958b0_0, L_0x7fe5947fa060;
L_0x189a3f0 .arith/sum 5, L_0x189a0e0, L_0x189a270;
S_0x18954f0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x184f160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1895710_0 .net "clk", 0 0, v0x1899900_0;  1 drivers
v0x18957f0_0 .var "x", 3 0;
v0x18958b0_0 .var "y", 3 0;
E_0x1862f20/0 .event negedge, v0x1895710_0;
E_0x1862f20/1 .event posedge, v0x1895710_0;
E_0x1862f20 .event/or E_0x1862f20/0, E_0x1862f20/1;
S_0x1895990 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x184f160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x189c5b0 .functor BUFZ 4, L_0x189c2d0, C4<0000>, C4<0000>, C4<0000>;
L_0x189c8c0 .functor XOR 1, L_0x189c710, L_0x189c820, C4<0>, C4<0>;
RS_0x7fe594843408 .resolv tri, L_0x189a950, L_0x189b000, L_0x189b650;
L_0x189c9d0 .functor XOR 1, L_0x189c8c0, RS_0x7fe594843408, C4<0>, C4<0>;
v0x18987d0_0 .net *"_ivl_33", 3 0, L_0x189c5b0;  1 drivers
v0x18988d0_0 .net *"_ivl_37", 0 0, L_0x189c710;  1 drivers
v0x18989b0_0 .net *"_ivl_39", 0 0, L_0x189c820;  1 drivers
v0x1898a70_0 .net *"_ivl_40", 0 0, L_0x189c8c0;  1 drivers
v0x1898b50_0 .net *"_ivl_42", 0 0, L_0x189c9d0;  1 drivers
v0x1898c30_0 .net8 "carry_out", 0 0, RS_0x7fe594843408;  3 drivers
v0x1898cd0_0 .net "intermediate_sum", 3 0, L_0x189c2d0;  1 drivers
v0x1898db0_0 .net8 "sum", 4 0, RS_0x7fe594843d68;  alias, 2 drivers
v0x1898e90_0 .net "x", 3 0, v0x18957f0_0;  alias, 1 drivers
v0x1898fe0_0 .net "y", 3 0, v0x18958b0_0;  alias, 1 drivers
L_0x189aaa0 .part v0x18957f0_0, 0, 1;
L_0x189abd0 .part v0x18958b0_0, 0, 1;
L_0x189b150 .part v0x18957f0_0, 1, 1;
L_0x189b1f0 .part v0x18958b0_0, 1, 1;
L_0x189b7a0 .part v0x18957f0_0, 2, 1;
L_0x189b8d0 .part v0x18958b0_0, 2, 1;
L_0x189be90 .part v0x18957f0_0, 3, 1;
L_0x189c0d0 .part v0x18958b0_0, 3, 1;
L_0x189c2d0 .concat8 [ 1 1 1 1], L_0x189a5a0, L_0x189ad70, L_0x189b3c0, L_0x189bab0;
L_0x189c410 .concat8 [ 4 1 0 0], L_0x189c5b0, L_0x189bd40;
L_0x189c670 .part/pv L_0x189c9d0, 0, 1, 5;
L_0x189c710 .part v0x18957f0_0, 0, 1;
L_0x189c820 .part v0x18958b0_0, 0, 1;
S_0x1895b70 .scope module, "full_adder_0" "full_adder" 4 11, 4 23 0, S_0x1895990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x189a490 .functor XOR 1, L_0x189aaa0, L_0x189abd0, C4<0>, C4<0>;
L_0x7fe5947fa0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x189a5a0 .functor XOR 1, L_0x189a490, L_0x7fe5947fa0a8, C4<0>, C4<0>;
L_0x189a660 .functor AND 1, L_0x189aaa0, L_0x189abd0, C4<1>, C4<1>;
L_0x189a7a0 .functor XOR 1, L_0x189aaa0, L_0x189abd0, C4<0>, C4<0>;
L_0x189a840 .functor AND 1, L_0x7fe5947fa0a8, L_0x189a7a0, C4<1>, C4<1>;
L_0x189a950 .functor OR 1, L_0x189a660, L_0x189a840, C4<0>, C4<0>;
v0x1895e00_0 .net *"_ivl_0", 0 0, L_0x189a490;  1 drivers
v0x1895f00_0 .net *"_ivl_4", 0 0, L_0x189a660;  1 drivers
v0x1895fe0_0 .net *"_ivl_6", 0 0, L_0x189a7a0;  1 drivers
v0x18960d0_0 .net *"_ivl_8", 0 0, L_0x189a840;  1 drivers
v0x18961b0_0 .net "a", 0 0, L_0x189aaa0;  1 drivers
v0x18962c0_0 .net "b", 0 0, L_0x189abd0;  1 drivers
v0x1896380_0 .net "carry_in", 0 0, L_0x7fe5947fa0a8;  1 drivers
v0x1896440_0 .net8 "carry_out", 0 0, RS_0x7fe594843408;  alias, 3 drivers
v0x1896500_0 .net "sum", 0 0, L_0x189a5a0;  1 drivers
S_0x1896660 .scope module, "full_adder_1" "full_adder" 4 12, 4 23 0, S_0x1895990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x189ad00 .functor XOR 1, L_0x189b150, L_0x189b1f0, C4<0>, C4<0>;
L_0x189ad70 .functor XOR 1, L_0x189ad00, RS_0x7fe594843408, C4<0>, C4<0>;
L_0x189ade0 .functor AND 1, L_0x189b150, L_0x189b1f0, C4<1>, C4<1>;
L_0x189aea0 .functor XOR 1, L_0x189b150, L_0x189b1f0, C4<0>, C4<0>;
L_0x189af40 .functor AND 1, RS_0x7fe594843408, L_0x189aea0, C4<1>, C4<1>;
L_0x189b000 .functor OR 1, L_0x189ade0, L_0x189af40, C4<0>, C4<0>;
v0x18968c0_0 .net *"_ivl_0", 0 0, L_0x189ad00;  1 drivers
v0x18969a0_0 .net *"_ivl_4", 0 0, L_0x189ade0;  1 drivers
v0x1896a80_0 .net *"_ivl_6", 0 0, L_0x189aea0;  1 drivers
v0x1896b70_0 .net *"_ivl_8", 0 0, L_0x189af40;  1 drivers
v0x1896c50_0 .net "a", 0 0, L_0x189b150;  1 drivers
v0x1896d60_0 .net "b", 0 0, L_0x189b1f0;  1 drivers
v0x1896e20_0 .net8 "carry_in", 0 0, RS_0x7fe594843408;  alias, 3 drivers
v0x1896ec0_0 .net8 "carry_out", 0 0, RS_0x7fe594843408;  alias, 3 drivers
v0x1896fb0_0 .net "sum", 0 0, L_0x189ad70;  1 drivers
S_0x1897180 .scope module, "full_adder_2" "full_adder" 4 13, 4 23 0, S_0x1895990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x189b350 .functor XOR 1, L_0x189b7a0, L_0x189b8d0, C4<0>, C4<0>;
L_0x189b3c0 .functor XOR 1, L_0x189b350, RS_0x7fe594843408, C4<0>, C4<0>;
L_0x189b430 .functor AND 1, L_0x189b7a0, L_0x189b8d0, C4<1>, C4<1>;
L_0x189b4f0 .functor XOR 1, L_0x189b7a0, L_0x189b8d0, C4<0>, C4<0>;
L_0x189b590 .functor AND 1, RS_0x7fe594843408, L_0x189b4f0, C4<1>, C4<1>;
L_0x189b650 .functor OR 1, L_0x189b430, L_0x189b590, C4<0>, C4<0>;
v0x18973f0_0 .net *"_ivl_0", 0 0, L_0x189b350;  1 drivers
v0x18974d0_0 .net *"_ivl_4", 0 0, L_0x189b430;  1 drivers
v0x18975b0_0 .net *"_ivl_6", 0 0, L_0x189b4f0;  1 drivers
v0x18976a0_0 .net *"_ivl_8", 0 0, L_0x189b590;  1 drivers
v0x1897780_0 .net "a", 0 0, L_0x189b7a0;  1 drivers
v0x1897890_0 .net "b", 0 0, L_0x189b8d0;  1 drivers
v0x1897950_0 .net8 "carry_in", 0 0, RS_0x7fe594843408;  alias, 3 drivers
v0x18979f0_0 .net8 "carry_out", 0 0, RS_0x7fe594843408;  alias, 3 drivers
v0x1897b20_0 .net "sum", 0 0, L_0x189b3c0;  1 drivers
S_0x1897d10 .scope module, "full_adder_3" "full_adder" 4 16, 4 23 0, S_0x1895990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x189ba40 .functor XOR 1, L_0x189be90, L_0x189c0d0, C4<0>, C4<0>;
L_0x189bab0 .functor XOR 1, L_0x189ba40, RS_0x7fe594843408, C4<0>, C4<0>;
L_0x189bb20 .functor AND 1, L_0x189be90, L_0x189c0d0, C4<1>, C4<1>;
L_0x189bbe0 .functor XOR 1, L_0x189be90, L_0x189c0d0, C4<0>, C4<0>;
L_0x189bc80 .functor AND 1, RS_0x7fe594843408, L_0x189bbe0, C4<1>, C4<1>;
L_0x189bd40 .functor OR 1, L_0x189bb20, L_0x189bc80, C4<0>, C4<0>;
v0x1897f50_0 .net *"_ivl_0", 0 0, L_0x189ba40;  1 drivers
v0x1898050_0 .net *"_ivl_4", 0 0, L_0x189bb20;  1 drivers
v0x1898130_0 .net *"_ivl_6", 0 0, L_0x189bbe0;  1 drivers
v0x1898220_0 .net *"_ivl_8", 0 0, L_0x189bc80;  1 drivers
v0x1898300_0 .net "a", 0 0, L_0x189be90;  1 drivers
v0x18983c0_0 .net "b", 0 0, L_0x189c0d0;  1 drivers
v0x1898480_0 .net8 "carry_in", 0 0, RS_0x7fe594843408;  alias, 3 drivers
v0x1898520_0 .net "carry_out", 0 0, L_0x189bd40;  1 drivers
v0x18985e0_0 .net "sum", 0 0, L_0x189bab0;  1 drivers
S_0x1899170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x184f160;
 .timescale -12 -12;
E_0x18633d0 .event anyedge, v0x1899a60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1899a60_0;
    %nor/r;
    %assign/vec4 v0x1899a60_0, 0;
    %wait E_0x18633d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18954f0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1862f20;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x18958b0_0, 0;
    %assign/vec4 v0x18957f0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x184f160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1899900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1899a60_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x184f160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1899900_0;
    %inv;
    %store/vec4 v0x1899900_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x184f160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1895710_0, v0x1899db0_0, v0x1899e70_0, v0x1899f30_0, v0x1899c70_0, v0x1899bb0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x184f160;
T_5 ;
    %load/vec4 v0x18999a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x18999a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18999a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x18999a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18999a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18999a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18999a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x184f160;
T_6 ;
    %wait E_0x1862f20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18999a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18999a0_0, 4, 32;
    %load/vec4 v0x1899d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x18999a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18999a0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18999a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18999a0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1899c70_0;
    %load/vec4 v0x1899c70_0;
    %load/vec4 v0x1899bb0_0;
    %xor;
    %load/vec4 v0x1899c70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x18999a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18999a0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x18999a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18999a0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth1/human/m2014_q4j/iter0/response0/top_module.sv";
