###############################################################################
#
# IAR ANSI C/C++ Compiler V7.40.3.8902/W32 for ARM        11/Jan/2016  15:10:25
# Copyright 1999-2015 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\src\spi\SPI.c
#    Command line =  
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\src\spi\SPI.c
#        -D MCU_MK21DN512 -D gEepromType_d=gEepromDevice_AT45DB161E_c
#        --preprocess=cl
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\BootloaderOTAP_KW24D512\List\
#        -lC
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\BootloaderOTAP_KW24D512\List\
#        -lA
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\BootloaderOTAP_KW24D512\List\
#        --diag_suppress Pa039 -o
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\BootloaderOTAP_KW24D512\Obj\
#        --no_cse --no_unroll --no_inline --no_code_motion --no_tbaa
#        --no_clustering --no_scheduling --debug --endian=little
#        --cpu=Cortex-M4 -e --fpu=None -I
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\src\OtapSerialBootloader\
#        -I
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\src\eeprom\
#        -I
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\src\spi\
#        -I
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\src\flash\
#        -I
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\src\include\
#        -I
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\src\
#        -I
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\src\include\cfg\
#        -I
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\
#        -On --c89
#    List file    =  
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\BootloaderOTAP_KW24D512\List\SPI.lst
#    Object file  =  
#        C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\BootloaderOTAP_KW24D512\Obj\SPI.o
#
###############################################################################

C:\Freescale\KW40Z_Connectivity_Software_1.0.1\ConnSw\framework\Bootloader\Bootloader_OTAP_Serial\src\spi\SPI.c
      1          /*!
      2          * Copyright (c) 2015, Freescale Semiconductor, Inc.
      3          * All rights reserved.
      4          *
      5          * \file SPI.c
      6          *
      7          * Redistribution and use in source and binary forms, with or without modification,
      8          * are permitted provided that the following conditions are met:
      9          *
     10          * o Redistributions of source code must retain the above copyright notice, this list
     11          *   of conditions and the following disclaimer.
     12          *
     13          * o Redistributions in binary form must reproduce the above copyright notice, this
     14          *   list of conditions and the following disclaimer in the documentation and/or
     15          *   other materials provided with the distribution.
     16          *
     17          * o Neither the name of Freescale Semiconductor, Inc. nor the names of its
     18          *   contributors may be used to endorse or promote products derived from this
     19          *   software without specific prior written permission.
     20          *
     21          * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
     22          * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
     23          * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
     24          * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
     25          * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
     26          * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
     27          * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
     28          * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     29          * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
     30          * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     31          */
     32          
     33          
     34          /*! *********************************************************************************
     35          *************************************************************************************
     36          * Include
     37          *************************************************************************************
     38          ********************************************************************************** */
     39          
     40          #include "EmbeddedTypes.h"
     41          #include "SPI.h"
     42          
     43          
     44          /*! *********************************************************************************
     45          *************************************************************************************
     46          * Public Functions
     47          *************************************************************************************
     48          ********************************************************************************** */
     49          
     50          /*! *********************************************************************************
     51          * \brief   This function initialized the SPI module
     52          *
     53          * \param[in]  interfaceId        SPI module number
     54          *
     55          ********************************************************************************** */
     56          void spi_master_init(uint32_t instance)
     57          {
     58              (void)instance;
     59              /* Enable SPI PORT clock */
     60              BOOT_SPI_PORT_SIM_SCG |= cSPI_PORT_SIM_SCG_Config_c;
     61              /* Enable SPI clock */
     62              BOOT_SPI_SIM_SCG |= cSPI_SIM_SCG_Config_c;
     63              /* Initialize SPI Pin Control registers */
     64              BOOT_SPI_SCLK_PCR &= ~PORT_PCR_MUX_MASK;
     65              BOOT_SPI_SCLK_PCR |= PORT_PCR_MUX(2);
     66              BOOT_SPI_MOSI_PCR &= ~PORT_PCR_MUX_MASK;
     67              BOOT_SPI_MOSI_PCR |= PORT_PCR_MUX(2);
     68              BOOT_SPI_MISO_PCR &= ~PORT_PCR_MUX_MASK;
     69              BOOT_SPI_MISO_PCR |= PORT_PCR_MUX(2);
     70              //  BOOT_SPI_SSEL_PCR &= ~PORT_PCR_MUX_MASK;
     71              //  BOOT_SPI_SSEL_PCR |= PORT_PCR_MUX(2);
     72              /* CS is used as a GPIO */
     73              BOOT_SPI_SSEL_PCR &= ~PORT_PCR_MUX_MASK;
     74              BOOT_SPI_SSEL_PCR |= PORT_PCR_MUX(1);
     75              BOOT_SPI_SSEL_PDDR |= 1 << BOOT_SPI_SSEL_PIN_Number_c;
     76              deassert_cs();
     77          
     78              /* Initialize SPI module */
     79          #if gSPI_HW_TYPE_c == gDSPI_HW_c
     80              SPI_MCR_REG(BOOT_SPI_BaseAddr) = SPI_MCR_MSTR_MASK    |
     81                                               SPI_MCR_ROOE_MASK    |
     82                                               SPI_MCR_CLR_RXF_MASK |
     83                                               SPI_MCR_CLR_TXF_MASK |
     84                                               SPI_MCR_PCSIS(1)     |
     85                                               SPI_MCR_SMPL_PT(2)   |
     86                                               SPI_MCR_HALT_MASK;
     87          #else
     88              SPI_C1_REG(BOOT_SPI_BaseAddr) = SPI_C1_MSTR_MASK;
     89              SPI_C2_REG(BOOT_SPI_BaseAddr) = 0x00;
     90              SPI_C1_REG(BOOT_SPI_BaseAddr) |= SPI_C1_SPE_MASK;
     91          #endif
     92          }
     93          
     94          /*! *********************************************************************************
     95          * \brief   This function configures the SPI interface
     96          *
     97          * \param[in]  interfaceId        SPI module number
     98          * \param[in]  device             device config strucure
     99          *
    100          ********************************************************************************** */
    101          void spi_master_configure_bus(uint32_t instance, const spi_user_config_t * device)
    102          {
    103          #if gSPI_HW_TYPE_c == gDSPI_HW_c
    104              SPI_CTAR_REG(BOOT_SPI_BaseAddr,0) = SPI_CTAR_PBR(0)    | SPI_CTAR_BR(0x01)    |
    105                                                  SPI_CTAR_PCSSCK(1) | SPI_CTAR_CSSCK(0x04) |
    106                                                  SPI_CTAR_PASC(3)   | SPI_CTAR_ASC(0x04)   |
    107                                                  SPI_CTAR_PDT(3)    | SPI_CTAR_DT(0x05)    |
    108                                                  SPI_CTAR_FMSZ(7);
    109          #else
    110              SPI_BR_REG(BOOT_SPI_BaseAddr) = SPI_BR_SPPR(1) | SPI_BR_SPR(0);
    111          #endif
    112          }
    113          
    114          
    115          /*! *********************************************************************************
    116          * \brief   This function transferes bytes over the SPI interface
    117          *
    118          * \param[in]  interfaceId        SPI module number
    119          * \param[in]  device             device config strucure
    120          * \param[in]  sendBuffer         location of data to be Tx. NULL if no Tx needed
    121          * \param[out] receiveBuffer      location where Rx data is stored. NULL if no Rx needed
    122          * \param[in]  transferByteCount  number of bytes to be transfered
    123          *
    124          * \return spi_status_t
    125          *
    126          ********************************************************************************** */
    127          spi_status_t spi_master_transfer(uint32_t instance,
    128                                           const uint8_t * sendBuffer,
    129                                           uint8_t * receiveBuffer,
    130                                           uint32_t transferByteCount)
    131          {
    132              volatile uint8_t dummy = 0;
    133          
    134              if( !transferByteCount )
    135                  return 0;
    136          
    137              if( !sendBuffer && !receiveBuffer )
    138                  return 1;
    139          
    140          #if gSPI_HW_TYPE_c == gDSPI_HW_c
    141              /* Flush SPI FIFOs */
    142              SPI_MCR_REG(BOOT_SPI_BaseAddr) |= SPI_MCR_CLR_RXF_MASK | SPI_MCR_CLR_TXF_MASK;
    143              /* Clear the EOQF, TCF and RFDF flags by writting a 1 to them */
    144              SPI_SR_REG(BOOT_SPI_BaseAddr)  |= SPI_SR_EOQF_MASK | SPI_SR_TCF_MASK | SPI_SR_RFDF_MASK;
    145          #else
    146              dummy = SPI_S_REG(BOOT_SPI_BaseAddr);
    147          #endif
    148          
    149              while( transferByteCount-- )
    150              {
    151                  if( sendBuffer )
    152                  {
    153                      dummy = *sendBuffer;
    154                      sendBuffer++;
    155                  }
    156                  else
    157                  {
    158                      dummy = 0xFF;
    159                  }
    160          
    161          #if gSPI_HW_TYPE_c == gDSPI_HW_c
    162                  /* Write data */
    163                  SPI_PUSHR_REG(BOOT_SPI_BaseAddr) = dummy;
    164                  /* Start SPI Transfer */
    165                  SPI_MCR_REG(BOOT_SPI_BaseAddr) &= ~SPI_MCR_HALT_MASK;
    166                  /* Wait Transfer complete */
    167                  while( !(SPI_SR_REG(BOOT_SPI_BaseAddr) & SPI_SR_TCF_MASK) );
    168                  /* Clear Transfer complete flag */
    169                  SPI_SR_REG(BOOT_SPI_BaseAddr) |= SPI_SR_TCF_MASK;
    170                  /* Stop SPI transfer */
    171                  SPI_MCR_REG(BOOT_SPI_BaseAddr) |= SPI_MCR_HALT_MASK;
    172                  /* Get received datad */
    173                  dummy = SPI_POPR_REG(BOOT_SPI_BaseAddr);
    174          #else
    175                  /* Write data */
    176                  SPI_DL_REG(BOOT_SPI_BaseAddr) = dummy;
    177                  /* Wait for transfer complete */
    178                  //        while(!(SPI1_S & SPI_S_SPTEF_MASK));
    179                  while(!(SPI_S_REG(BOOT_SPI_BaseAddr) & SPI_S_SPRF_MASK));
    180                  /* Get received datad */
    181                  dummy = SPI_DL_REG(BOOT_SPI_BaseAddr);
    182          #endif
    183          
    184                  if( receiveBuffer )
    185                  {
    186                      *receiveBuffer = dummy;
    187                      receiveBuffer++;
    188                  }
    189              }
    190          
    191              (void)dummy;
    192              return 0;
    193          }

Errors: 1
Warnings: none
